Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 12:04:03 2023
| Host         : DESKTOP-AD5K116 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (315)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (315)
--------------------------------
 There are 315 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.039       -0.039                      1                  752        0.057        0.000                      0                  752        4.500        0.000                       0                   321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0          -0.039       -0.039                      1                  752        0.300        0.000                      0                  752        4.500        0.000                       0                   317  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1        -0.022       -0.022                      1                  752        0.300        0.000                      0                  752        4.500        0.000                       0                   317  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0         -0.039       -0.039                      1                  752        0.057        0.000                      0                  752  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1       -0.039       -0.039                      1                  752        0.057        0.000                      0                  752  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.039ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.468ns (30.534%)  route 3.340ns (69.466%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.583     3.813    cmdProc1/txData[5]_i_3_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.937 r  cmdProc1/txData[4]_i_1/O
                         net (fo=1, routed)           0.000     3.937    cmdProc1/txData[4]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.035     3.898    cmdProc1/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          3.898    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.592ns (33.898%)  route 3.104ns (66.102%))
  Logic Levels:           7  (LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.098     0.684    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     0.808 r  dataGen1/g7_b3/O
                         net (fo=1, routed)           0.000     0.808    dataGen1/g7_b3_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.025 r  dataGen1/dataConsume1_i_25/O
                         net (fo=1, routed)           0.637     1.662    dataGen1/dataConsume1_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.299     1.961 r  dataGen1/dataConsume1_i_5/O
                         net (fo=12, routed)          0.617     2.577    cmdProc1/byte[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.701 f  cmdProc1/txData[1]_i_10/O
                         net (fo=1, routed)           0.433     3.134    cmdProc1/txData[1]_i_10_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.258 r  cmdProc1/txData[1]_i_6/O
                         net (fo=1, routed)           0.159     3.417    cmdProc1/txData[1]_i_6_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.541 f  cmdProc1/txData[1]_i_2/O
                         net (fo=1, routed)           0.161     3.702    cmdProc1/txData[1]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  cmdProc1/txData[1]_i_1/O
                         net (fo=1, routed)           0.000     3.826    cmdProc1/txData[1]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X0Y53          FDRE (Setup_fdre_C_D)        0.035     3.886    cmdProc1/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.592ns (33.984%)  route 3.092ns (66.016%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.312     3.003    cmdProc1/txData[5]_i_6_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.127 r  cmdProc1/txData[3]_i_13/O
                         net (fo=1, routed)           0.154     3.281    cmdProc1/txData[3]_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.405 r  cmdProc1/txData[3]_i_6/O
                         net (fo=1, routed)           0.285     3.690    cmdProc1/txData[3]_i_6_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.814 r  cmdProc1/txData[3]_i_1/O
                         net (fo=1, routed)           0.000     3.814    cmdProc1/txData[3]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.034     3.885    cmdProc1/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.468ns (31.426%)  route 3.203ns (68.574%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.446     3.677    cmdProc1/txData[5]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     3.801 r  cmdProc1/txData[5]_i_1/O
                         net (fo=1, routed)           0.000     3.801    cmdProc1/txData[5]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.034     3.897    cmdProc1/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.592ns (34.122%)  route 3.074ns (65.878%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.590     2.688    cmdProc1/byte[6]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.124     2.812 r  cmdProc1/txData[0]_i_12/O
                         net (fo=1, routed)           0.292     3.104    cmdProc1/txData[0]_i_12_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.228 r  cmdProc1/txData[0]_i_7/O
                         net (fo=1, routed)           0.158     3.386    cmdProc1/txData[0]_i_7_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124     3.510 r  cmdProc1/txData[0]_i_4/O
                         net (fo=1, routed)           0.162     3.671    cmdProc1/txData[0]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.795 r  cmdProc1/txData[0]_i_1/O
                         net (fo=1, routed)           0.000     3.795    cmdProc1/txData[0]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.032     3.895    cmdProc1/txData_reg[0]
  -------------------------------------------------------------------
                         required time                          3.895    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.468ns (31.544%)  route 3.186ns (68.456%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 3.534 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.842     2.940    cmdProc1/byte[6]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     3.064 r  cmdProc1/txData[2]_i_9/O
                         net (fo=1, routed)           0.310     3.374    cmdProc1/txData[2]_i_9_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  cmdProc1/txData[2]_i_3/O
                         net (fo=1, routed)           0.162     3.660    cmdProc1/txData[2]_i_3_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.784 r  cmdProc1/txData[2]_i_1/O
                         net (fo=1, routed)           0.000     3.784    cmdProc1/txData[2]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.510     3.534    cmdProc1/clk_out
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.095    
                         clock uncertainty           -0.242     3.852    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.086     3.938    cmdProc1/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.468ns (32.124%)  route 3.102ns (67.876%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.813     2.910    cmdProc1/byte[6]
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  cmdProc1/txData[6]_i_13/O
                         net (fo=1, routed)           0.263     3.297    cmdProc1/txData[6]_i_13_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.421 r  cmdProc1/txData[6]_i_4/O
                         net (fo=1, routed)           0.154     3.576    cmdProc1/txData[6]_i_4_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.700 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.700    cmdProc1/txData[6]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.032     3.883    cmdProc1/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          3.883    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txNow_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y52          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.410 r  cmdProc1/FSM_onehot_currState_reg[22]/Q
                         net (fo=10, routed)          1.546     1.136    cmdProc1/FSM_onehot_currState_reg_n_0_[22]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  cmdProc1/txNow_i_5/O
                         net (fo=1, routed)           0.831     2.091    cmdProc1/txNow_i_5_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     2.215 r  cmdProc1/txNow_i_1/O
                         net (fo=2, routed)           0.350     2.565    cmdProc1/txNow_buf
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507     3.531    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.064     3.799    cmdProc1/txNow_reg
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 cmdProc1/txNow_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.825ns  (logic 0.583ns (20.640%)  route 2.242ns (79.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 4.131 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.624     4.131    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459     4.590 r  cmdProc1/txNow_reg/Q
                         net (fo=9, routed)           2.242     6.831    tx/E[0]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124     6.955 r  tx/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.955    tx/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.501     8.525    tx/clk_out
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.857    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.029     8.886    tx/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 cmdProc1/txBusyMarker_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/start_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.580ns (21.351%)  route 2.136ns (78.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y51          FDRE                                         r  cmdProc1/txBusyMarker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.410 f  cmdProc1/txBusyMarker_reg/Q
                         net (fo=93, routed)          2.136     1.726    cmdProc1/txBusyMarker
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.124     1.850 r  cmdProc1/start_i_1/O
                         net (fo=1, routed)           0.000     1.850    cmdProc1/start_i_1_n_0
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.436     3.460    cmdProc1/clk_out
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/C  (IS_INVERTED)
                         clock pessimism              0.561     4.021    
                         clock uncertainty           -0.242     3.778    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.082     3.860    cmdProc1/start_reg
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                          -1.850    
  -------------------------------------------------------------------
                         slack                                  2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.646%)  route 0.224ns (61.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.590    -0.574    dataConsume1/clk
    SLICE_X7Y59          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  dataConsume1/dataArrayCurrent_reg[3][0]/Q
                         net (fo=1, routed)           0.224    -0.209    dataConsume1/dataArrayCurrent_reg[3]__0[0]
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.810    dataConsume1/clk
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.052    -0.509    dataConsume1/dataArraySaved_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.118%)  route 0.180ns (54.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.592    -0.572    dataConsume1/clk
    SLICE_X6Y51          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  dataConsume1/dataArrayCurrent_reg[2][3]/Q
                         net (fo=2, routed)           0.180    -0.244    dataConsume1/dataArrayCurrent_reg[2]__0[3]
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.863    -0.808    dataConsume1/clk
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.012    -0.544    dataConsume1/dataArraySaved_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_currState_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.714%)  route 0.203ns (49.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.589    -0.575    cmdProc1/clk_out
    SLICE_X6Y60          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cmdProc1/FSM_onehot_currState_reg[15]/Q
                         net (fo=12, routed)          0.203    -0.208    cmdProc1/FSM_onehot_currState_reg_n_0_[15]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  cmdProc1/FSM_onehot_currState[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    cmdProc1/FSM_onehot_currState[16]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.811    cmdProc1/clk_out
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.092    -0.467    cmdProc1/FSM_onehot_currState_reg[16]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.911%)  route 0.263ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.588    -0.576    rx/CLK
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.172    rx/RxD_reg
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.063    -0.481    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  tx/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.176    -0.238    tx/bitTmr_reg[11]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.129 r  tx/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    tx/bitTmr_reg[8]_i_1_n_4
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.853    -0.817    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.445    tx/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.273ns (60.536%)  route 0.178ns (39.464%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.586    -0.578    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  tx/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.178    -0.236    tx/bitTmr_reg[7]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  tx/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    tx/bitTmr_reg[4]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.816    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.444    tx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.198%)  route 0.207ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDSE (Prop_fdse_C_Q)         0.164    -0.415 r  rx/rcvShiftReg_reg[9]/Q
                         net (fo=2, routed)           0.207    -0.208    rx/rcvShiftReg_reg_n_0_[9]
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.052    -0.527    rx/rcvShiftReg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.577    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.413 f  tx/bitTmr_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.237    tx/bitTmr_reg[0]
    SLICE_X2Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  tx/bitTmr[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.192    tx/bitTmr[0]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.122 r  tx/bitTmr_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.122    tx/bitTmr_reg[0]_i_2_n_7
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.855    -0.815    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.443    tx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.504%)  route 0.213ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  rx/rcvShiftReg_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.237    rx/p_0_in__1[6]
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X4Y67          FDSE (Hold_fdse_C_D)         0.018    -0.561    rx/rcvShiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rx/baudClkX8Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/baudClkX8Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.606%)  route 0.248ns (57.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.581    -0.583    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rx/baudClkX8Count_reg[0]/Q
                         net (fo=6, routed)           0.248    -0.194    rx/baudClkX8Count_reg[0]
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.043    -0.151 r  rx/baudClkX8Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    rx/p_0_in[1]
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.822    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.107    -0.476    rx/baudClkX8Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y60      cmdProc1/FSM_onehot_currState_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y60      cmdProc1/FSM_onehot_currState_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y61      cmdProc1/FSM_onehot_currState_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.022ns,  Total Violation       -0.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.468ns (30.534%)  route 3.340ns (69.466%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.583     3.813    cmdProc1/txData[5]_i_3_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.937 r  cmdProc1/txData[4]_i_1/O
                         net (fo=1, routed)           0.000     3.937    cmdProc1/txData[4]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.226     3.880    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.035     3.915    cmdProc1/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          3.915    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.592ns (33.898%)  route 3.104ns (66.102%))
  Logic Levels:           7  (LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.098     0.684    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     0.808 r  dataGen1/g7_b3/O
                         net (fo=1, routed)           0.000     0.808    dataGen1/g7_b3_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.025 r  dataGen1/dataConsume1_i_25/O
                         net (fo=1, routed)           0.637     1.662    dataGen1/dataConsume1_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.299     1.961 r  dataGen1/dataConsume1_i_5/O
                         net (fo=12, routed)          0.617     2.577    cmdProc1/byte[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.701 f  cmdProc1/txData[1]_i_10/O
                         net (fo=1, routed)           0.433     3.134    cmdProc1/txData[1]_i_10_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.258 r  cmdProc1/txData[1]_i_6/O
                         net (fo=1, routed)           0.159     3.417    cmdProc1/txData[1]_i_6_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.541 f  cmdProc1/txData[1]_i_2/O
                         net (fo=1, routed)           0.161     3.702    cmdProc1/txData[1]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  cmdProc1/txData[1]_i_1/O
                         net (fo=1, routed)           0.000     3.826    cmdProc1/txData[1]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.226     3.868    
    SLICE_X0Y53          FDRE (Setup_fdre_C_D)        0.035     3.903    cmdProc1/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          3.903    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.592ns (33.984%)  route 3.092ns (66.016%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.312     3.003    cmdProc1/txData[5]_i_6_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.127 r  cmdProc1/txData[3]_i_13/O
                         net (fo=1, routed)           0.154     3.281    cmdProc1/txData[3]_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.405 r  cmdProc1/txData[3]_i_6/O
                         net (fo=1, routed)           0.285     3.690    cmdProc1/txData[3]_i_6_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.814 r  cmdProc1/txData[3]_i_1/O
                         net (fo=1, routed)           0.000     3.814    cmdProc1/txData[3]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.226     3.868    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.034     3.902    cmdProc1/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          3.902    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.468ns (31.426%)  route 3.203ns (68.574%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.446     3.677    cmdProc1/txData[5]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     3.801 r  cmdProc1/txData[5]_i_1/O
                         net (fo=1, routed)           0.000     3.801    cmdProc1/txData[5]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.226     3.880    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.034     3.914    cmdProc1/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          3.914    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.592ns (34.122%)  route 3.074ns (65.878%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.590     2.688    cmdProc1/byte[6]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.124     2.812 r  cmdProc1/txData[0]_i_12/O
                         net (fo=1, routed)           0.292     3.104    cmdProc1/txData[0]_i_12_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.228 r  cmdProc1/txData[0]_i_7/O
                         net (fo=1, routed)           0.158     3.386    cmdProc1/txData[0]_i_7_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124     3.510 r  cmdProc1/txData[0]_i_4/O
                         net (fo=1, routed)           0.162     3.671    cmdProc1/txData[0]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.795 r  cmdProc1/txData[0]_i_1/O
                         net (fo=1, routed)           0.000     3.795    cmdProc1/txData[0]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.226     3.880    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.032     3.912    cmdProc1/txData_reg[0]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.468ns (31.544%)  route 3.186ns (68.456%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 3.534 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.842     2.940    cmdProc1/byte[6]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     3.064 r  cmdProc1/txData[2]_i_9/O
                         net (fo=1, routed)           0.310     3.374    cmdProc1/txData[2]_i_9_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  cmdProc1/txData[2]_i_3/O
                         net (fo=1, routed)           0.162     3.660    cmdProc1/txData[2]_i_3_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.784 r  cmdProc1/txData[2]_i_1/O
                         net (fo=1, routed)           0.000     3.784    cmdProc1/txData[2]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.510     3.534    cmdProc1/clk_out
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.095    
                         clock uncertainty           -0.226     3.869    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.086     3.955    cmdProc1/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.468ns (32.124%)  route 3.102ns (67.876%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.813     2.910    cmdProc1/byte[6]
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  cmdProc1/txData[6]_i_13/O
                         net (fo=1, routed)           0.263     3.297    cmdProc1/txData[6]_i_13_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.421 r  cmdProc1/txData[6]_i_4/O
                         net (fo=1, routed)           0.154     3.576    cmdProc1/txData[6]_i_4_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.700 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.700    cmdProc1/txData[6]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.226     3.868    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.032     3.900    cmdProc1/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txNow_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y52          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.410 r  cmdProc1/FSM_onehot_currState_reg[22]/Q
                         net (fo=10, routed)          1.546     1.136    cmdProc1/FSM_onehot_currState_reg_n_0_[22]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  cmdProc1/txNow_i_5/O
                         net (fo=1, routed)           0.831     2.091    cmdProc1/txNow_i_5_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     2.215 r  cmdProc1/txNow_i_1/O
                         net (fo=2, routed)           0.350     2.565    cmdProc1/txNow_buf
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507     3.531    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     4.106    
                         clock uncertainty           -0.226     3.880    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.064     3.816    cmdProc1/txNow_reg
  -------------------------------------------------------------------
                         required time                          3.816    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 cmdProc1/txNow_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.825ns  (logic 0.583ns (20.640%)  route 2.242ns (79.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 4.131 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.624     4.131    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459     4.590 r  cmdProc1/txNow_reg/Q
                         net (fo=9, routed)           2.242     6.831    tx/E[0]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124     6.955 r  tx/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.955    tx/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.501     8.524    tx/clk_out
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.226     8.874    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.029     8.903    tx/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 cmdProc1/txBusyMarker_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/start_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.580ns (21.351%)  route 2.136ns (78.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y51          FDRE                                         r  cmdProc1/txBusyMarker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.410 f  cmdProc1/txBusyMarker_reg/Q
                         net (fo=93, routed)          2.136     1.726    cmdProc1/txBusyMarker
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.124     1.850 r  cmdProc1/start_i_1/O
                         net (fo=1, routed)           0.000     1.850    cmdProc1/start_i_1_n_0
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.436     3.460    cmdProc1/clk_out
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/C  (IS_INVERTED)
                         clock pessimism              0.561     4.021    
                         clock uncertainty           -0.226     3.795    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.082     3.877    cmdProc1/start_reg
  -------------------------------------------------------------------
                         required time                          3.877    
                         arrival time                          -1.850    
  -------------------------------------------------------------------
                         slack                                  2.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.646%)  route 0.224ns (61.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.590    -0.574    dataConsume1/clk
    SLICE_X7Y59          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  dataConsume1/dataArrayCurrent_reg[3][0]/Q
                         net (fo=1, routed)           0.224    -0.209    dataConsume1/dataArrayCurrent_reg[3]__0[0]
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.810    dataConsume1/clk
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.052    -0.509    dataConsume1/dataArraySaved_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.118%)  route 0.180ns (54.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.592    -0.572    dataConsume1/clk
    SLICE_X6Y51          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  dataConsume1/dataArrayCurrent_reg[2][3]/Q
                         net (fo=2, routed)           0.180    -0.244    dataConsume1/dataArrayCurrent_reg[2]__0[3]
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.863    -0.808    dataConsume1/clk
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.012    -0.544    dataConsume1/dataArraySaved_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_currState_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.714%)  route 0.203ns (49.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.589    -0.575    cmdProc1/clk_out
    SLICE_X6Y60          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cmdProc1/FSM_onehot_currState_reg[15]/Q
                         net (fo=12, routed)          0.203    -0.208    cmdProc1/FSM_onehot_currState_reg_n_0_[15]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  cmdProc1/FSM_onehot_currState[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    cmdProc1/FSM_onehot_currState[16]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.811    cmdProc1/clk_out
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.092    -0.467    cmdProc1/FSM_onehot_currState_reg[16]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.911%)  route 0.263ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.588    -0.576    rx/CLK
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.172    rx/RxD_reg
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.273    -0.544    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.063    -0.481    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  tx/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.176    -0.238    tx/bitTmr_reg[11]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.129 r  tx/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    tx/bitTmr_reg[8]_i_1_n_4
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.853    -0.817    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.445    tx/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.273ns (60.536%)  route 0.178ns (39.464%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.586    -0.578    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  tx/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.178    -0.236    tx/bitTmr_reg[7]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  tx/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    tx/bitTmr_reg[4]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.816    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.444    tx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.198%)  route 0.207ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDSE (Prop_fdse_C_Q)         0.164    -0.415 r  rx/rcvShiftReg_reg[9]/Q
                         net (fo=2, routed)           0.207    -0.208    rx/rcvShiftReg_reg_n_0_[9]
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.052    -0.527    rx/rcvShiftReg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.577    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.413 f  tx/bitTmr_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.237    tx/bitTmr_reg[0]
    SLICE_X2Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  tx/bitTmr[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.192    tx/bitTmr[0]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.122 r  tx/bitTmr_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.122    tx/bitTmr_reg[0]_i_2_n_7
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.855    -0.815    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.443    tx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.504%)  route 0.213ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  rx/rcvShiftReg_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.237    rx/p_0_in__1[6]
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X4Y67          FDSE (Hold_fdse_C_D)         0.018    -0.561    rx/rcvShiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rx/baudClkX8Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/baudClkX8Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.606%)  route 0.248ns (57.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.581    -0.583    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rx/baudClkX8Count_reg[0]/Q
                         net (fo=6, routed)           0.248    -0.194    rx/baudClkX8Count_reg[0]
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.043    -0.151 r  rx/baudClkX8Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    rx/p_0_in[1]
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.822    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.107    -0.476    rx/baudClkX8Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y60      cmdProc1/FSM_onehot_currState_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y60      cmdProc1/FSM_onehot_currState_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y61      cmdProc1/FSM_onehot_currState_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61      cmdProc1/FSM_onehot_currState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58      cmdProc1/FSM_onehot_currState_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      cmdProc1/FSM_onehot_currState_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y61      cmdProc1/FSM_onehot_currState_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y60      cmdProc1/FSM_onehot_currState_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.039ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.468ns (30.534%)  route 3.340ns (69.466%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.583     3.813    cmdProc1/txData[5]_i_3_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.937 r  cmdProc1/txData[4]_i_1/O
                         net (fo=1, routed)           0.000     3.937    cmdProc1/txData[4]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.035     3.898    cmdProc1/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          3.898    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.592ns (33.898%)  route 3.104ns (66.102%))
  Logic Levels:           7  (LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.098     0.684    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     0.808 r  dataGen1/g7_b3/O
                         net (fo=1, routed)           0.000     0.808    dataGen1/g7_b3_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.025 r  dataGen1/dataConsume1_i_25/O
                         net (fo=1, routed)           0.637     1.662    dataGen1/dataConsume1_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.299     1.961 r  dataGen1/dataConsume1_i_5/O
                         net (fo=12, routed)          0.617     2.577    cmdProc1/byte[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.701 f  cmdProc1/txData[1]_i_10/O
                         net (fo=1, routed)           0.433     3.134    cmdProc1/txData[1]_i_10_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.258 r  cmdProc1/txData[1]_i_6/O
                         net (fo=1, routed)           0.159     3.417    cmdProc1/txData[1]_i_6_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.541 f  cmdProc1/txData[1]_i_2/O
                         net (fo=1, routed)           0.161     3.702    cmdProc1/txData[1]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  cmdProc1/txData[1]_i_1/O
                         net (fo=1, routed)           0.000     3.826    cmdProc1/txData[1]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X0Y53          FDRE (Setup_fdre_C_D)        0.035     3.886    cmdProc1/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.592ns (33.984%)  route 3.092ns (66.016%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.312     3.003    cmdProc1/txData[5]_i_6_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.127 r  cmdProc1/txData[3]_i_13/O
                         net (fo=1, routed)           0.154     3.281    cmdProc1/txData[3]_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.405 r  cmdProc1/txData[3]_i_6/O
                         net (fo=1, routed)           0.285     3.690    cmdProc1/txData[3]_i_6_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.814 r  cmdProc1/txData[3]_i_1/O
                         net (fo=1, routed)           0.000     3.814    cmdProc1/txData[3]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.034     3.885    cmdProc1/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.468ns (31.426%)  route 3.203ns (68.574%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.446     3.677    cmdProc1/txData[5]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     3.801 r  cmdProc1/txData[5]_i_1/O
                         net (fo=1, routed)           0.000     3.801    cmdProc1/txData[5]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.034     3.897    cmdProc1/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.592ns (34.122%)  route 3.074ns (65.878%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.590     2.688    cmdProc1/byte[6]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.124     2.812 r  cmdProc1/txData[0]_i_12/O
                         net (fo=1, routed)           0.292     3.104    cmdProc1/txData[0]_i_12_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.228 r  cmdProc1/txData[0]_i_7/O
                         net (fo=1, routed)           0.158     3.386    cmdProc1/txData[0]_i_7_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124     3.510 r  cmdProc1/txData[0]_i_4/O
                         net (fo=1, routed)           0.162     3.671    cmdProc1/txData[0]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.795 r  cmdProc1/txData[0]_i_1/O
                         net (fo=1, routed)           0.000     3.795    cmdProc1/txData[0]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.032     3.895    cmdProc1/txData_reg[0]
  -------------------------------------------------------------------
                         required time                          3.895    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.468ns (31.544%)  route 3.186ns (68.456%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 3.534 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.842     2.940    cmdProc1/byte[6]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     3.064 r  cmdProc1/txData[2]_i_9/O
                         net (fo=1, routed)           0.310     3.374    cmdProc1/txData[2]_i_9_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  cmdProc1/txData[2]_i_3/O
                         net (fo=1, routed)           0.162     3.660    cmdProc1/txData[2]_i_3_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.784 r  cmdProc1/txData[2]_i_1/O
                         net (fo=1, routed)           0.000     3.784    cmdProc1/txData[2]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.510     3.534    cmdProc1/clk_out
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.095    
                         clock uncertainty           -0.242     3.852    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.086     3.938    cmdProc1/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.468ns (32.124%)  route 3.102ns (67.876%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.813     2.910    cmdProc1/byte[6]
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  cmdProc1/txData[6]_i_13/O
                         net (fo=1, routed)           0.263     3.297    cmdProc1/txData[6]_i_13_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.421 r  cmdProc1/txData[6]_i_4/O
                         net (fo=1, routed)           0.154     3.576    cmdProc1/txData[6]_i_4_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.700 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.700    cmdProc1/txData[6]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.032     3.883    cmdProc1/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          3.883    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txNow_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y52          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.410 r  cmdProc1/FSM_onehot_currState_reg[22]/Q
                         net (fo=10, routed)          1.546     1.136    cmdProc1/FSM_onehot_currState_reg_n_0_[22]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  cmdProc1/txNow_i_5/O
                         net (fo=1, routed)           0.831     2.091    cmdProc1/txNow_i_5_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     2.215 r  cmdProc1/txNow_i_1/O
                         net (fo=2, routed)           0.350     2.565    cmdProc1/txNow_buf
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507     3.531    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.064     3.799    cmdProc1/txNow_reg
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 cmdProc1/txNow_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.825ns  (logic 0.583ns (20.640%)  route 2.242ns (79.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 4.131 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.624     4.131    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459     4.590 r  cmdProc1/txNow_reg/Q
                         net (fo=9, routed)           2.242     6.831    tx/E[0]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124     6.955 r  tx/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.955    tx/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.501     8.525    tx/clk_out
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.857    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.029     8.886    tx/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 cmdProc1/txBusyMarker_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/start_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 fall@5.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.580ns (21.351%)  route 2.136ns (78.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y51          FDRE                                         r  cmdProc1/txBusyMarker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.410 f  cmdProc1/txBusyMarker_reg/Q
                         net (fo=93, routed)          2.136     1.726    cmdProc1/txBusyMarker
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.124     1.850 r  cmdProc1/start_i_1/O
                         net (fo=1, routed)           0.000     1.850    cmdProc1/start_i_1_n_0
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.436     3.460    cmdProc1/clk_out
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/C  (IS_INVERTED)
                         clock pessimism              0.561     4.021    
                         clock uncertainty           -0.242     3.778    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.082     3.860    cmdProc1/start_reg
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                          -1.850    
  -------------------------------------------------------------------
                         slack                                  2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.646%)  route 0.224ns (61.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.590    -0.574    dataConsume1/clk
    SLICE_X7Y59          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  dataConsume1/dataArrayCurrent_reg[3][0]/Q
                         net (fo=1, routed)           0.224    -0.209    dataConsume1/dataArrayCurrent_reg[3]__0[0]
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.810    dataConsume1/clk
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.242    -0.318    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.052    -0.266    dataConsume1/dataArraySaved_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.118%)  route 0.180ns (54.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.592    -0.572    dataConsume1/clk
    SLICE_X6Y51          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  dataConsume1/dataArrayCurrent_reg[2][3]/Q
                         net (fo=2, routed)           0.180    -0.244    dataConsume1/dataArrayCurrent_reg[2]__0[3]
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.863    -0.808    dataConsume1/clk
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.242    -0.313    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.012    -0.301    dataConsume1/dataArraySaved_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_currState_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.714%)  route 0.203ns (49.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.589    -0.575    cmdProc1/clk_out
    SLICE_X6Y60          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cmdProc1/FSM_onehot_currState_reg[15]/Q
                         net (fo=12, routed)          0.203    -0.208    cmdProc1/FSM_onehot_currState_reg_n_0_[15]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  cmdProc1/FSM_onehot_currState[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    cmdProc1/FSM_onehot_currState[16]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.811    cmdProc1/clk_out
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.092    -0.224    cmdProc1/FSM_onehot_currState_reg[16]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.911%)  route 0.263ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.588    -0.576    rx/CLK
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.172    rx/RxD_reg
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.063    -0.238    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  tx/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.176    -0.238    tx/bitTmr_reg[11]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.129 r  tx/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    tx/bitTmr_reg[8]_i_1_n_4
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.853    -0.817    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.202    tx/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.273ns (60.536%)  route 0.178ns (39.464%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.586    -0.578    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  tx/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.178    -0.236    tx/bitTmr_reg[7]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  tx/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    tx/bitTmr_reg[4]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.816    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.242    -0.335    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.201    tx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.198%)  route 0.207ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDSE (Prop_fdse_C_Q)         0.164    -0.415 r  rx/rcvShiftReg_reg[9]/Q
                         net (fo=2, routed)           0.207    -0.208    rx/rcvShiftReg_reg_n_0_[9]
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.052    -0.284    rx/rcvShiftReg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.577    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.413 f  tx/bitTmr_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.237    tx/bitTmr_reg[0]
    SLICE_X2Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  tx/bitTmr[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.192    tx/bitTmr[0]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.122 r  tx/bitTmr_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.122    tx/bitTmr_reg[0]_i_2_n_7
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.855    -0.815    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.242    -0.334    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.200    tx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.504%)  route 0.213ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  rx/rcvShiftReg_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.237    rx/p_0_in__1[6]
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X4Y67          FDSE (Hold_fdse_C_D)         0.018    -0.318    rx/rcvShiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rx/baudClkX8Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/baudClkX8Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.606%)  route 0.248ns (57.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.581    -0.583    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rx/baudClkX8Count_reg[0]/Q
                         net (fo=6, routed)           0.248    -0.194    rx/baudClkX8Count_reg[0]
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.043    -0.151 r  rx/baudClkX8Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    rx/p_0_in[1]
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.822    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.242    -0.340    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.107    -0.233    rx/baudClkX8Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.039ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.468ns (30.534%)  route 3.340ns (69.466%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.583     3.813    cmdProc1/txData[5]_i_3_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.937 r  cmdProc1/txData[4]_i_1/O
                         net (fo=1, routed)           0.000     3.937    cmdProc1/txData[4]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X7Y52          FDRE                                         r  cmdProc1/txData_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.035     3.898    cmdProc1/txData_reg[4]
  -------------------------------------------------------------------
                         required time                          3.898    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.592ns (33.898%)  route 3.104ns (66.102%))
  Logic Levels:           7  (LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.098     0.684    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     0.808 r  dataGen1/g7_b3/O
                         net (fo=1, routed)           0.000     0.808    dataGen1/g7_b3_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.025 r  dataGen1/dataConsume1_i_25/O
                         net (fo=1, routed)           0.637     1.662    dataGen1/dataConsume1_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.299     1.961 r  dataGen1/dataConsume1_i_5/O
                         net (fo=12, routed)          0.617     2.577    cmdProc1/byte[3]
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.124     2.701 f  cmdProc1/txData[1]_i_10/O
                         net (fo=1, routed)           0.433     3.134    cmdProc1/txData[1]_i_10_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.258 r  cmdProc1/txData[1]_i_6/O
                         net (fo=1, routed)           0.159     3.417    cmdProc1/txData[1]_i_6_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.541 f  cmdProc1/txData[1]_i_2/O
                         net (fo=1, routed)           0.161     3.702    cmdProc1/txData[1]_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  cmdProc1/txData[1]_i_1/O
                         net (fo=1, routed)           0.000     3.826    cmdProc1/txData[1]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X0Y53          FDRE                                         r  cmdProc1/txData_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X0Y53          FDRE (Setup_fdre_C_D)        0.035     3.886    cmdProc1/txData_reg[1]
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.592ns (33.984%)  route 3.092ns (66.016%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.312     3.003    cmdProc1/txData[5]_i_6_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.127 r  cmdProc1/txData[3]_i_13/O
                         net (fo=1, routed)           0.154     3.281    cmdProc1/txData[3]_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I4_O)        0.124     3.405 r  cmdProc1/txData[3]_i_6/O
                         net (fo=1, routed)           0.285     3.690    cmdProc1/txData[3]_i_6_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.814 r  cmdProc1/txData[3]_i_1/O
                         net (fo=1, routed)           0.000     3.814    cmdProc1/txData[3]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.034     3.885    cmdProc1/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.468ns (31.426%)  route 3.203ns (68.574%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 f  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 f  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 f  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.469     2.567    cmdProc1/byte[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.691 f  cmdProc1/txData[5]_i_6/O
                         net (fo=2, routed)           0.416     3.107    cmdProc1/txData[5]_i_6_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.231 f  cmdProc1/txData[5]_i_3/O
                         net (fo=2, routed)           0.446     3.677    cmdProc1/txData[5]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     3.801 r  cmdProc1/txData[5]_i_1/O
                         net (fo=1, routed)           0.000     3.801    cmdProc1/txData[5]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X5Y50          FDRE                                         r  cmdProc1/txData_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.034     3.897    cmdProc1/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.592ns (34.122%)  route 3.074ns (65.878%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.590     2.688    cmdProc1/byte[6]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.124     2.812 r  cmdProc1/txData[0]_i_12/O
                         net (fo=1, routed)           0.292     3.104    cmdProc1/txData[0]_i_12_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.228 r  cmdProc1/txData[0]_i_7/O
                         net (fo=1, routed)           0.158     3.386    cmdProc1/txData[0]_i_7_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124     3.510 r  cmdProc1/txData[0]_i_4/O
                         net (fo=1, routed)           0.162     3.671    cmdProc1/txData[0]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I2_O)        0.124     3.795 r  cmdProc1/txData[0]_i_1/O
                         net (fo=1, routed)           0.000     3.795    cmdProc1/txData[0]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.508     3.532    cmdProc1/clk_out
    SLICE_X4Y52          FDRE                                         r  cmdProc1/txData_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.032     3.895    cmdProc1/txData_reg[0]
  -------------------------------------------------------------------
                         required time                          3.895    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.468ns (31.544%)  route 3.186ns (68.456%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 3.534 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.842     2.940    cmdProc1/byte[6]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     3.064 r  cmdProc1/txData[2]_i_9/O
                         net (fo=1, routed)           0.310     3.374    cmdProc1/txData[2]_i_9_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  cmdProc1/txData[2]_i_3/O
                         net (fo=1, routed)           0.162     3.660    cmdProc1/txData[2]_i_3_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.124     3.784 r  cmdProc1/txData[2]_i_1/O
                         net (fo=1, routed)           0.000     3.784    cmdProc1/txData[2]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.510     3.534    cmdProc1/clk_out
    SLICE_X2Y52          FDRE                                         r  cmdProc1/txData_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.095    
                         clock uncertainty           -0.242     3.852    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.086     3.938    cmdProc1/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.468ns (32.124%)  route 3.102ns (67.876%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.623    -0.870    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.218     0.804    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.928 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     0.928    dataGen1/g5_b6_n_0
    SLICE_X5Y54          MUXF7 (Prop_muxf7_I1_O)      0.217     1.145 r  dataGen1/dataConsume1_i_14/O
                         net (fo=1, routed)           0.654     1.799    dataGen1/dataConsume1_i_14_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     2.098 r  dataGen1/dataConsume1_i_2/O
                         net (fo=11, routed)          0.813     2.910    cmdProc1/byte[6]
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.124     3.034 f  cmdProc1/txData[6]_i_13/O
                         net (fo=1, routed)           0.263     3.297    cmdProc1/txData[6]_i_13_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.421 r  cmdProc1/txData[6]_i_4/O
                         net (fo=1, routed)           0.154     3.576    cmdProc1/txData[6]_i_4_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     3.700 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.700    cmdProc1/txData[6]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.509     3.533    cmdProc1/clk_out
    SLICE_X1Y53          FDRE                                         r  cmdProc1/txData_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.561     4.094    
                         clock uncertainty           -0.242     3.851    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.032     3.883    cmdProc1/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          3.883    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txNow_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.704ns (20.518%)  route 2.727ns (79.482%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y52          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.410 r  cmdProc1/FSM_onehot_currState_reg[22]/Q
                         net (fo=10, routed)          1.546     1.136    cmdProc1/FSM_onehot_currState_reg_n_0_[22]
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  cmdProc1/txNow_i_5/O
                         net (fo=1, routed)           0.831     2.091    cmdProc1/txNow_i_5_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     2.215 r  cmdProc1/txNow_i_1/O
                         net (fo=2, routed)           0.350     2.565    cmdProc1/txNow_buf
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507     3.531    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
                         clock pessimism              0.575     4.106    
                         clock uncertainty           -0.242     3.863    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.064     3.799    cmdProc1/txNow_reg
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 cmdProc1/txNow_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.825ns  (logic 0.583ns (20.640%)  route 2.242ns (79.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 4.131 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.507 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.624     4.131    cmdProc1/clk_out
    SLICE_X3Y60          FDRE                                         r  cmdProc1/txNow_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459     4.590 r  cmdProc1/txNow_reg/Q
                         net (fo=9, routed)           2.242     6.831    tx/E[0]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124     6.955 r  tx/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.955    tx/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.501     8.524    tx/clk_out
    SLICE_X3Y67          FDRE                                         r  tx/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.242     8.857    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.029     8.886    tx/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 cmdProc1/txBusyMarker_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/start_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0_1 fall@5.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.580ns (21.351%)  route 2.136ns (78.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.627    -0.866    cmdProc1/clk_out
    SLICE_X1Y51          FDRE                                         r  cmdProc1/txBusyMarker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456    -0.410 f  cmdProc1/txBusyMarker_reg/Q
                         net (fo=93, routed)          2.136     1.726    cmdProc1/txBusyMarker
    SLICE_X8Y62          LUT3 (Prop_lut3_I0_O)        0.124     1.850 r  cmdProc1/start_i_1/O
                         net (fo=1, routed)           0.000     1.850    cmdProc1/start_i_1_n_0
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.405 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.436     3.460    cmdProc1/clk_out
    SLICE_X8Y62          FDRE                                         r  cmdProc1/start_reg/C  (IS_INVERTED)
                         clock pessimism              0.561     4.021    
                         clock uncertainty           -0.242     3.778    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.082     3.860    cmdProc1/start_reg
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                          -1.850    
  -------------------------------------------------------------------
                         slack                                  2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.646%)  route 0.224ns (61.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.590    -0.574    dataConsume1/clk
    SLICE_X7Y59          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  dataConsume1/dataArrayCurrent_reg[3][0]/Q
                         net (fo=1, routed)           0.224    -0.209    dataConsume1/dataArrayCurrent_reg[3]__0[0]
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.810    dataConsume1/clk
    SLICE_X6Y59          FDRE                                         r  dataConsume1/dataArraySaved_reg[6][0]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.242    -0.318    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.052    -0.266    dataConsume1/dataArraySaved_reg[6][0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dataConsume1/dataArrayCurrent_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataArraySaved_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.118%)  route 0.180ns (54.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.592    -0.572    dataConsume1/clk
    SLICE_X6Y51          FDRE                                         r  dataConsume1/dataArrayCurrent_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  dataConsume1/dataArrayCurrent_reg[2][3]/Q
                         net (fo=2, routed)           0.180    -0.244    dataConsume1/dataArrayCurrent_reg[2]__0[3]
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.863    -0.808    dataConsume1/clk
    SLICE_X5Y52          FDRE                                         r  dataConsume1/dataArraySaved_reg[5][3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.242    -0.313    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.012    -0.301    dataConsume1/dataArraySaved_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_currState_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_currState_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.714%)  route 0.203ns (49.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.589    -0.575    cmdProc1/clk_out
    SLICE_X6Y60          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cmdProc1/FSM_onehot_currState_reg[15]/Q
                         net (fo=12, routed)          0.203    -0.208    cmdProc1/FSM_onehot_currState_reg_n_0_[15]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  cmdProc1/FSM_onehot_currState[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    cmdProc1/FSM_onehot_currState[16]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.860    -0.811    cmdProc1/clk_out
    SLICE_X4Y61          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[16]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.092    -0.224    cmdProc1/FSM_onehot_currState_reg[16]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rx/RxD_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.911%)  route 0.263ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.588    -0.576    rx/CLK
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rx/RxD_reg_reg/Q
                         net (fo=3, routed)           0.263    -0.172    rx/RxD_reg
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
                         clock pessimism              0.273    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.063    -0.238    rx/rcvShiftReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  tx/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.176    -0.238    tx/bitTmr_reg[11]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.129 r  tx/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    tx/bitTmr_reg[8]_i_1_n_4
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.853    -0.817    tx/clk_out
    SLICE_X2Y69          FDRE                                         r  tx/bitTmr_reg[11]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.202    tx/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.273ns (60.536%)  route 0.178ns (39.464%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.586    -0.578    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  tx/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.178    -0.236    tx/bitTmr_reg[7]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.127 r  tx/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    tx/bitTmr_reg[4]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.816    tx/clk_out
    SLICE_X2Y68          FDRE                                         r  tx/bitTmr_reg[7]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.242    -0.335    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.201    tx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.198%)  route 0.207ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDSE (Prop_fdse_C_Q)         0.164    -0.415 r  rx/rcvShiftReg_reg[9]/Q
                         net (fo=2, routed)           0.207    -0.208    rx/rcvShiftReg_reg_n_0_[9]
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X6Y67          FDSE                                         r  rx/rcvShiftReg_reg[8]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X6Y67          FDSE (Hold_fdse_C_D)         0.052    -0.284    rx/rcvShiftReg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tx/bitTmr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/bitTmr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.587    -0.577    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.413 f  tx/bitTmr_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.237    tx/bitTmr_reg[0]
    SLICE_X2Y67          LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  tx/bitTmr[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.192    tx/bitTmr[0]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.122 r  tx/bitTmr_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.122    tx/bitTmr_reg[0]_i_2_n_7
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.855    -0.815    tx/clk_out
    SLICE_X2Y67          FDRE                                         r  tx/bitTmr_reg[0]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.242    -0.334    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.200    tx/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvShiftReg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.504%)  route 0.213ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.585    -0.579    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  rx/rcvShiftReg_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.237    rx/p_0_in__1[6]
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[6]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X4Y67          FDSE (Hold_fdse_C_D)         0.018    -0.318    rx/rcvShiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rx/baudClkX8Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/baudClkX8Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.606%)  route 0.248ns (57.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.581    -0.583    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  rx/baudClkX8Count_reg[0]/Q
                         net (fo=6, routed)           0.248    -0.194    rx/baudClkX8Count_reg[0]
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.043    -0.151 r  rx/baudClkX8Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    rx/p_0_in[1]
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.822    rx/CLK
    SLICE_X4Y72          FDRE                                         r  rx/baudClkX8Count_reg[1]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.242    -0.340    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.107    -0.233    rx/baudClkX8Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.082    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 3.981ns (59.694%)  route 2.688ns (40.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.621    -0.872    tx/clk_out
    SLICE_X1Y63          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.688     2.272    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.796 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.796    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.367ns (64.510%)  route 0.752ns (35.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.589    -0.575    tx/clk_out
    SLICE_X1Y63          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDSE (Prop_fdse_C_Q)         0.141    -0.434 r  tx/txBit_reg/Q
                         net (fo=1, routed)           0.752     0.318    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.544 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.544    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 3.981ns (59.694%)  route 2.688ns (40.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.621    -0.872    tx/clk_out
    SLICE_X1Y63          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDSE (Prop_fdse_C_Q)         0.456    -0.416 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.688     2.272    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.796 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.796    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.367ns (64.510%)  route 0.752ns (35.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.589    -0.575    tx/clk_out
    SLICE_X1Y63          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDSE (Prop_fdse_C_Q)         0.141    -0.434 r  tx/txBit_reg/Q
                         net (fo=1, routed)           0.752     0.318    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.544 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.544    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 1.463ns (21.258%)  route 5.419ns (78.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          5.419     6.882    dataGen1/reset_IBUF
    SLICE_X4Y53          FDRE                                         r  dataGen1/index_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X4Y53          FDRE                                         r  dataGen1/index_reg_rep[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.463ns (22.776%)  route 4.960ns (77.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.960     6.423    dataGen1/reset_IBUF
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/FSM_onehot_currState_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.422ns  (logic 1.587ns (24.712%)  route 4.835ns (75.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          3.085     4.548    rx/reset_IBUF
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.672 r  rx/FSM_onehot_currState[24]_i_1/O
                         net (fo=25, routed)          1.750     6.422    cmdProc1/SR[0]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.506    -1.470    cmdProc1/clk_out
    SLICE_X7Y58          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.463ns (22.791%)  route 4.956ns (77.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.956     6.419    dataGen1/reset_IBUF
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.463ns (22.791%)  route 4.956ns (77.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.956     6.419    dataGen1/reset_IBUF
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.463ns (22.791%)  route 4.956ns (77.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.956     6.419    dataGen1/reset_IBUF
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataArraySaved_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.311ns  (logic 1.587ns (25.145%)  route 4.724ns (74.855%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          2.595     4.058    dataConsume1/reset
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124     4.182 r  dataConsume1/maxIndex_reg[2][3]_i_1/O
                         net (fo=92, routed)          2.130     6.311    dataConsume1/dataArraySaved_reg[0]0
    SLICE_X0Y51          FDRE                                         r  dataConsume1/dataArraySaved_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.510    -1.466    dataConsume1/clk
    SLICE_X0Y51          FDRE                                         r  dataConsume1/dataArraySaved_reg[2][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 1.463ns (23.308%)  route 4.814ns (76.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.814     6.277    dataGen1/reset_IBUF
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 1.463ns (23.308%)  route 4.814ns (76.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.814     6.277    dataGen1/reset_IBUF
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/var_bcdCount_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 1.587ns (25.573%)  route 4.619ns (74.427%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.051     5.514    dataConsume1/reset
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.638 r  dataConsume1/var_bcdCount[2][3]_i_1/O
                         net (fo=4, routed)           0.568     6.206    dataConsume1/var_bcdCount[2][3]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  dataConsume1/var_bcdCount_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.501    -1.475    dataConsume1/clk
    SLICE_X5Y65          FDRE                                         r  dataConsume1/var_bcdCount_reg[2][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.234ns (24.648%)  route 0.716ns (75.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.716     0.950    rx/rxData_IBUF
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.856    -0.814    rx/CLK
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.231ns (18.909%)  route 0.991ns (81.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.222    rx/reset_IBUF
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.850    -0.821    rx/CLK
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.231ns (18.909%)  route 0.991ns (81.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.222    rx/reset_IBUF
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.850    -0.821    rx/CLK
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.231ns (18.909%)  route 0.991ns (81.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.222    rx/reset_IBUF
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.850    -0.821    rx/CLK
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.231ns (16.691%)  route 1.153ns (83.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.153     1.384    rx/reset_IBUF
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.231ns (16.691%)  route 1.153ns (83.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.153     1.384    rx/reset_IBUF
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 1.463ns (21.258%)  route 5.419ns (78.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          5.419     6.882    dataGen1/reset_IBUF
    SLICE_X4Y53          FDRE                                         r  dataGen1/index_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X4Y53          FDRE                                         r  dataGen1/index_reg_rep[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.463ns (22.776%)  route 4.960ns (77.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.960     6.423    dataGen1/reset_IBUF
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X4Y54          FDRE                                         r  dataGen1/index_reg_rep[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/FSM_onehot_currState_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.422ns  (logic 1.587ns (24.712%)  route 4.835ns (75.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          3.085     4.548    rx/reset_IBUF
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.672 r  rx/FSM_onehot_currState[24]_i_1/O
                         net (fo=25, routed)          1.750     6.422    cmdProc1/SR[0]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.506    -1.470    cmdProc1/clk_out
    SLICE_X7Y58          FDRE                                         r  cmdProc1/FSM_onehot_currState_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.463ns (22.791%)  route 4.956ns (77.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.956     6.419    dataGen1/reset_IBUF
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.463ns (22.791%)  route 4.956ns (77.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.956     6.419    dataGen1/reset_IBUF
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 1.463ns (22.791%)  route 4.956ns (77.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.956     6.419    dataGen1/reset_IBUF
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X5Y54          FDRE                                         r  dataGen1/index_reg_rep[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataArraySaved_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.311ns  (logic 1.587ns (25.145%)  route 4.724ns (74.855%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          2.595     4.058    dataConsume1/reset
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124     4.182 r  dataConsume1/maxIndex_reg[2][3]_i_1/O
                         net (fo=92, routed)          2.130     6.311    dataConsume1/dataArraySaved_reg[0]0
    SLICE_X0Y51          FDRE                                         r  dataConsume1/dataArraySaved_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.510    -1.466    dataConsume1/clk
    SLICE_X0Y51          FDRE                                         r  dataConsume1/dataArraySaved_reg[2][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 1.463ns (23.308%)  route 4.814ns (76.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.814     6.277    dataGen1/reset_IBUF
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 1.463ns (23.308%)  route 4.814ns (76.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.814     6.277    dataGen1/reset_IBUF
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.469    dataGen1/CLK
    SLICE_X6Y55          FDRE                                         r  dataGen1/index_reg_rep[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/var_bcdCount_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 1.587ns (25.573%)  route 4.619ns (74.427%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=57, routed)          4.051     5.514    dataConsume1/reset
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.638 r  dataConsume1/var_bcdCount[2][3]_i_1/O
                         net (fo=4, routed)           0.568     6.206    dataConsume1/var_bcdCount[2][3]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  dataConsume1/var_bcdCount_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         1.501    -1.475    dataConsume1/clk
    SLICE_X5Y65          FDRE                                         r  dataConsume1/var_bcdCount_reg[2][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.234ns (24.648%)  route 0.716ns (75.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.716     0.950    rx/rxData_IBUF
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.856    -0.814    rx/CLK
    SLICE_X0Y66          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.231ns (18.909%)  route 0.991ns (81.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.222    rx/reset_IBUF
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.850    -0.821    rx/CLK
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.231ns (18.909%)  route 0.991ns (81.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.222    rx/reset_IBUF
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.850    -0.821    rx/CLK
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.231ns (18.909%)  route 0.991ns (81.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.222    rx/reset_IBUF
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.850    -0.821    rx/CLK
    SLICE_X4Y71          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.231ns (16.691%)  route 1.153ns (83.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.153     1.384    rx/reset_IBUF
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.231ns (16.691%)  route 1.153ns (83.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.153     1.384    rx/reset_IBUF
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X5Y67          FDSE                                         r  rx/rcvDataReg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvShiftReg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.231ns (16.638%)  route 1.157ns (83.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=57, routed)          1.157     1.388    rx/reset_IBUF
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=315, routed)         0.854    -0.817    rx/CLK
    SLICE_X4Y67          FDSE                                         r  rx/rcvShiftReg_reg[4]/C





