
Spin_a_Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ac4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08003c54  08003c54  00004c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d08  08003d08  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003d08  08003d08  00004d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d10  08003d10  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d10  08003d10  00004d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d14  08003d14  00004d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003d18  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000068  08003d80  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  08003d80  00005224  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a74e  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b0d  00000000  00000000  0000f7e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  000112f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000938  00000000  00000000  00011f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000270a3  00000000  00000000  00012840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d394  00000000  00000000  000398e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee73d  00000000  00000000  00046c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001353b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038d0  00000000  00000000  001353f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00138cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003c3c 	.word	0x08003c3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003c3c 	.word	0x08003c3c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b590      	push	{r4, r7, lr}
 8000272:	b089      	sub	sp, #36	@ 0x24
 8000274:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000276:	f000 fc08 	bl	8000a8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027a:	f000 f83d 	bl	80002f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027e:	f000 f927 	bl	80004d0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000282:	f000 f88b 	bl	800039c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
  //HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);

  // Make a motor object
      motor_t mot1 = {.duty    = 0,
 8000286:	4b19      	ldr	r3, [pc, #100]	@ (80002ec <main+0x7c>)
 8000288:	f107 0410 	add.w	r4, r7, #16
 800028c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800028e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                      .channel1 = TIM_CHANNEL_1,
      	  	  	  	  .channel2 = TIM_CHANNEL_2,
      	  	  	  	  .hal_tim = &htim2
      	  	  	  	  };
      motor_t mot2 = {.duty    = 0,
 8000292:	4b17      	ldr	r3, [pc, #92]	@ (80002f0 <main+0x80>)
 8000294:	463c      	mov	r4, r7
 8000296:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000298:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            	  	  .channel2 = TIM_CHANNEL_4,
            	  	  .hal_tim = &htim2
            	  	  	  	  };

      //start PWM generation for both motors
      start_PWM(&mot1, 1);
 800029c:	f107 0310 	add.w	r3, r7, #16
 80002a0:	2101      	movs	r1, #1
 80002a2:	4618      	mov	r0, r3
 80002a4:	f000 f952 	bl	800054c <start_PWM>
      start_PWM(&mot1, 2);
 80002a8:	f107 0310 	add.w	r3, r7, #16
 80002ac:	2102      	movs	r1, #2
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 f94c 	bl	800054c <start_PWM>
      start_PWM(&mot2, 1);
 80002b4:	463b      	mov	r3, r7
 80002b6:	2101      	movs	r1, #1
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 f947 	bl	800054c <start_PWM>
      start_PWM(&mot2, 2);
 80002be:	463b      	mov	r3, r7
 80002c0:	2102      	movs	r1, #2
 80002c2:	4618      	mov	r0, r3
 80002c4:	f000 f942 	bl	800054c <start_PWM>
  {

	  //__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,pwm_sig_IN1);
	 // __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,pwm_sig_IN2);

	  set_duty(&mot1,640);
 80002c8:	f107 0310 	add.w	r3, r7, #16
 80002cc:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80002d0:	4618      	mov	r0, r3
 80002d2:	f000 f959 	bl	8000588 <set_duty>
	  set_duty(&mot2,-640);
 80002d6:	463b      	mov	r3, r7
 80002d8:	4906      	ldr	r1, [pc, #24]	@ (80002f4 <main+0x84>)
 80002da:	4618      	mov	r0, r3
 80002dc:	f000 f954 	bl	8000588 <set_duty>
	  HAL_Delay(10);
 80002e0:	200a      	movs	r0, #10
 80002e2:	f000 fc47 	bl	8000b74 <HAL_Delay>
	  set_duty(&mot1,640);
 80002e6:	bf00      	nop
 80002e8:	e7ee      	b.n	80002c8 <main+0x58>
 80002ea:	bf00      	nop
 80002ec:	08003c54 	.word	0x08003c54
 80002f0:	08003c64 	.word	0x08003c64
 80002f4:	fffffd80 	.word	0xfffffd80

080002f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b096      	sub	sp, #88	@ 0x58
 80002fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fe:	f107 0314 	add.w	r3, r7, #20
 8000302:	2244      	movs	r2, #68	@ 0x44
 8000304:	2100      	movs	r1, #0
 8000306:	4618      	mov	r0, r3
 8000308:	f002 fe7f 	bl	800300a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800030c:	463b      	mov	r3, r7
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
 8000312:	605a      	str	r2, [r3, #4]
 8000314:	609a      	str	r2, [r3, #8]
 8000316:	60da      	str	r2, [r3, #12]
 8000318:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800031a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800031e:	f000 feeb 	bl	80010f8 <HAL_PWREx_ControlVoltageScaling>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000328:	f000 f90a 	bl	8000540 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800032c:	2310      	movs	r3, #16
 800032e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000330:	2301      	movs	r3, #1
 8000332:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000334:	2300      	movs	r3, #0
 8000336:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000338:	2360      	movs	r3, #96	@ 0x60
 800033a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800033c:	2302      	movs	r3, #2
 800033e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000340:	2301      	movs	r3, #1
 8000342:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000344:	2301      	movs	r3, #1
 8000346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000348:	2328      	movs	r3, #40	@ 0x28
 800034a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800034c:	2307      	movs	r3, #7
 800034e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000350:	2302      	movs	r3, #2
 8000352:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000354:	2302      	movs	r3, #2
 8000356:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000358:	f107 0314 	add.w	r3, r7, #20
 800035c:	4618      	mov	r0, r3
 800035e:	f000 ff21 	bl	80011a4 <HAL_RCC_OscConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000368:	f000 f8ea 	bl	8000540 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036c:	230f      	movs	r3, #15
 800036e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000370:	2303      	movs	r3, #3
 8000372:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000380:	463b      	mov	r3, r7
 8000382:	2104      	movs	r1, #4
 8000384:	4618      	mov	r0, r3
 8000386:	f001 fae9 	bl	800195c <HAL_RCC_ClockConfig>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000390:	f000 f8d6 	bl	8000540 <Error_Handler>
  }
}
 8000394:	bf00      	nop
 8000396:	3758      	adds	r7, #88	@ 0x58
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}

0800039c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b08e      	sub	sp, #56	@ 0x38
 80003a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003b0:	f107 031c 	add.w	r3, r7, #28
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003bc:	463b      	mov	r3, r7
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]
 80003c8:	611a      	str	r2, [r3, #16]
 80003ca:	615a      	str	r2, [r3, #20]
 80003cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003ce:	4b3f      	ldr	r3, [pc, #252]	@ (80004cc <MX_TIM2_Init+0x130>)
 80003d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80003d6:	4b3d      	ldr	r3, [pc, #244]	@ (80004cc <MX_TIM2_Init+0x130>)
 80003d8:	2200      	movs	r2, #0
 80003da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003dc:	4b3b      	ldr	r3, [pc, #236]	@ (80004cc <MX_TIM2_Init+0x130>)
 80003de:	2200      	movs	r2, #0
 80003e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1599;
 80003e2:	4b3a      	ldr	r3, [pc, #232]	@ (80004cc <MX_TIM2_Init+0x130>)
 80003e4:	f240 623f 	movw	r2, #1599	@ 0x63f
 80003e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003ea:	4b38      	ldr	r3, [pc, #224]	@ (80004cc <MX_TIM2_Init+0x130>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003f0:	4b36      	ldr	r3, [pc, #216]	@ (80004cc <MX_TIM2_Init+0x130>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003f6:	4835      	ldr	r0, [pc, #212]	@ (80004cc <MX_TIM2_Init+0x130>)
 80003f8:	f001 fc9c 	bl	8001d34 <HAL_TIM_Base_Init>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000402:	f000 f89d 	bl	8000540 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000406:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800040a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800040c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000410:	4619      	mov	r1, r3
 8000412:	482e      	ldr	r0, [pc, #184]	@ (80004cc <MX_TIM2_Init+0x130>)
 8000414:	f001 ff60 	bl	80022d8 <HAL_TIM_ConfigClockSource>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800041e:	f000 f88f 	bl	8000540 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000422:	482a      	ldr	r0, [pc, #168]	@ (80004cc <MX_TIM2_Init+0x130>)
 8000424:	f001 fcdd 	bl	8001de2 <HAL_TIM_PWM_Init>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800042e:	f000 f887 	bl	8000540 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000432:	2300      	movs	r3, #0
 8000434:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000436:	2300      	movs	r3, #0
 8000438:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800043a:	f107 031c 	add.w	r3, r7, #28
 800043e:	4619      	mov	r1, r3
 8000440:	4822      	ldr	r0, [pc, #136]	@ (80004cc <MX_TIM2_Init+0x130>)
 8000442:	f002 fc43 	bl	8002ccc <HAL_TIMEx_MasterConfigSynchronization>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800044c:	f000 f878 	bl	8000540 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000450:	2360      	movs	r3, #96	@ 0x60
 8000452:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 640;
 8000454:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000458:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800045a:	2300      	movs	r3, #0
 800045c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800045e:	2300      	movs	r3, #0
 8000460:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000462:	463b      	mov	r3, r7
 8000464:	2200      	movs	r2, #0
 8000466:	4619      	mov	r1, r3
 8000468:	4818      	ldr	r0, [pc, #96]	@ (80004cc <MX_TIM2_Init+0x130>)
 800046a:	f001 fe21 	bl	80020b0 <HAL_TIM_PWM_ConfigChannel>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000474:	f000 f864 	bl	8000540 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000478:	2300      	movs	r3, #0
 800047a:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800047c:	463b      	mov	r3, r7
 800047e:	2204      	movs	r2, #4
 8000480:	4619      	mov	r1, r3
 8000482:	4812      	ldr	r0, [pc, #72]	@ (80004cc <MX_TIM2_Init+0x130>)
 8000484:	f001 fe14 	bl	80020b0 <HAL_TIM_PWM_ConfigChannel>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 800048e:	f000 f857 	bl	8000540 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000492:	463b      	mov	r3, r7
 8000494:	2208      	movs	r2, #8
 8000496:	4619      	mov	r1, r3
 8000498:	480c      	ldr	r0, [pc, #48]	@ (80004cc <MX_TIM2_Init+0x130>)
 800049a:	f001 fe09 	bl	80020b0 <HAL_TIM_PWM_ConfigChannel>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_TIM2_Init+0x10c>
  {
    Error_Handler();
 80004a4:	f000 f84c 	bl	8000540 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80004a8:	463b      	mov	r3, r7
 80004aa:	220c      	movs	r2, #12
 80004ac:	4619      	mov	r1, r3
 80004ae:	4807      	ldr	r0, [pc, #28]	@ (80004cc <MX_TIM2_Init+0x130>)
 80004b0:	f001 fdfe 	bl	80020b0 <HAL_TIM_PWM_ConfigChannel>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <MX_TIM2_Init+0x122>
  {
    Error_Handler();
 80004ba:	f000 f841 	bl	8000540 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80004be:	4803      	ldr	r0, [pc, #12]	@ (80004cc <MX_TIM2_Init+0x130>)
 80004c0:	f000 f9a2 	bl	8000808 <HAL_TIM_MspPostInit>

}
 80004c4:	bf00      	nop
 80004c6:	3738      	adds	r7, #56	@ 0x38
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	20000084 	.word	0x20000084

080004d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d6:	f107 030c 	add.w	r3, r7, #12
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e6:	4b14      	ldr	r3, [pc, #80]	@ (8000538 <MX_GPIO_Init+0x68>)
 80004e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ea:	4a13      	ldr	r2, [pc, #76]	@ (8000538 <MX_GPIO_Init+0x68>)
 80004ec:	f043 0304 	orr.w	r3, r3, #4
 80004f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004f2:	4b11      	ldr	r3, [pc, #68]	@ (8000538 <MX_GPIO_Init+0x68>)
 80004f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	60bb      	str	r3, [r7, #8]
 80004fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <MX_GPIO_Init+0x68>)
 8000500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000502:	4a0d      	ldr	r2, [pc, #52]	@ (8000538 <MX_GPIO_Init+0x68>)
 8000504:	f043 0301 	orr.w	r3, r3, #1
 8000508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800050a:	4b0b      	ldr	r3, [pc, #44]	@ (8000538 <MX_GPIO_Init+0x68>)
 800050c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	607b      	str	r3, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 8000516:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800051a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800051c:	2300      	movs	r3, #0
 800051e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 8000524:	f107 030c 	add.w	r3, r7, #12
 8000528:	4619      	mov	r1, r3
 800052a:	4804      	ldr	r0, [pc, #16]	@ (800053c <MX_GPIO_Init+0x6c>)
 800052c:	f000 fc2c 	bl	8000d88 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000530:	bf00      	nop
 8000532:	3720      	adds	r7, #32
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	40021000 	.word	0x40021000
 800053c:	48000800 	.word	0x48000800

08000540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000544:	b672      	cpsid	i
}
 8000546:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <Error_Handler+0x8>

0800054c <start_PWM>:

#include "motor_driver.h"

//A function to enable one of the motor driver channels
void start_PWM(motor_t* p_mot, uint32_t channel)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	6039      	str	r1, [r7, #0]
	if (channel==1){
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	2b01      	cmp	r3, #1
 800055a:	d108      	bne.n	800056e <start_PWM+0x22>

		HAL_TIM_PWM_Start(p_mot->hal_tim, p_mot->channel1);
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	68da      	ldr	r2, [r3, #12]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	4619      	mov	r1, r3
 8000566:	4610      	mov	r0, r2
 8000568:	f001 fc9c 	bl	8001ea4 <HAL_TIM_PWM_Start>
	}

	//not sure about the channel reference here
	//HAL_TIM_PWM_Start(p_mot->hal_tim, channel);

}
 800056c:	e007      	b.n	800057e <start_PWM+0x32>
		HAL_TIM_PWM_Start(p_mot->hal_tim, p_mot->channel2);
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	68da      	ldr	r2, [r3, #12]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	689b      	ldr	r3, [r3, #8]
 8000576:	4619      	mov	r1, r3
 8000578:	4610      	mov	r0, r2
 800057a:	f001 fc93 	bl	8001ea4 <HAL_TIM_PWM_Start>
}
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
	...

08000588 <set_duty>:
		}

}

void set_duty(motor_t* p_mot, int32_t duty)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	6039      	str	r1, [r7, #0]
    // Print to the console so we can see what's happening
    printf("Setting Motor Duty Cycle to %ld", duty);
 8000592:	6839      	ldr	r1, [r7, #0]
 8000594:	487a      	ldr	r0, [pc, #488]	@ (8000780 <set_duty+0x1f8>)
 8000596:	f002 fce3 	bl	8002f60 <iprintf>

    // Assign the duty cycle to a field in the structure
    p_mot->duty = duty;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	683a      	ldr	r2, [r7, #0]
 800059e:	601a      	str	r2, [r3, #0]
    // dereferencing and accessing struct fields
    // p_mot->duty = duty;
    // is shorthand for
    // (*p_mot).duty = duty;

    if (duty >= 0) {
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db6e      	blt.n	8000684 <set_duty+0xfc>

    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel1,duty);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d105      	bne.n	80005ba <set_duty+0x32>
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	68db      	ldr	r3, [r3, #12]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	683a      	ldr	r2, [r7, #0]
 80005b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80005b8:	e02c      	b.n	8000614 <set_duty+0x8c>
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	2b04      	cmp	r3, #4
 80005c0:	d105      	bne.n	80005ce <set_duty+0x46>
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	6393      	str	r3, [r2, #56]	@ 0x38
 80005cc:	e022      	b.n	8000614 <set_duty+0x8c>
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	2b08      	cmp	r3, #8
 80005d4:	d105      	bne.n	80005e2 <set_duty+0x5a>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	68db      	ldr	r3, [r3, #12]
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80005e0:	e018      	b.n	8000614 <set_duty+0x8c>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	685b      	ldr	r3, [r3, #4]
 80005e6:	2b0c      	cmp	r3, #12
 80005e8:	d105      	bne.n	80005f6 <set_duty+0x6e>
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	68db      	ldr	r3, [r3, #12]
 80005ee:	681a      	ldr	r2, [r3, #0]
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80005f4:	e00e      	b.n	8000614 <set_duty+0x8c>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	685b      	ldr	r3, [r3, #4]
 80005fa:	2b10      	cmp	r3, #16
 80005fc:	d105      	bne.n	800060a <set_duty+0x82>
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	68db      	ldr	r3, [r3, #12]
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	6593      	str	r3, [r2, #88]	@ 0x58
 8000608:	e004      	b.n	8000614 <set_duty+0x8c>
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	68db      	ldr	r3, [r3, #12]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	65d3      	str	r3, [r2, #92]	@ 0x5c
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,0);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	689b      	ldr	r3, [r3, #8]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d105      	bne.n	8000628 <set_duty+0xa0>
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	2200      	movs	r2, #0
 8000624:	635a      	str	r2, [r3, #52]	@ 0x34
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel1,0);
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-1*duty);
      }


}
 8000626:	e0a7      	b.n	8000778 <set_duty+0x1f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,0);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	2b04      	cmp	r3, #4
 800062e:	d105      	bne.n	800063c <set_duty+0xb4>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	68db      	ldr	r3, [r3, #12]
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	2300      	movs	r3, #0
 8000638:	6393      	str	r3, [r2, #56]	@ 0x38
 800063a:	e09d      	b.n	8000778 <set_duty+0x1f0>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	689b      	ldr	r3, [r3, #8]
 8000640:	2b08      	cmp	r3, #8
 8000642:	d105      	bne.n	8000650 <set_duty+0xc8>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	2300      	movs	r3, #0
 800064c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800064e:	e093      	b.n	8000778 <set_duty+0x1f0>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	689b      	ldr	r3, [r3, #8]
 8000654:	2b0c      	cmp	r3, #12
 8000656:	d105      	bne.n	8000664 <set_duty+0xdc>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	2300      	movs	r3, #0
 8000660:	6413      	str	r3, [r2, #64]	@ 0x40
 8000662:	e089      	b.n	8000778 <set_duty+0x1f0>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	689b      	ldr	r3, [r3, #8]
 8000668:	2b10      	cmp	r3, #16
 800066a:	d105      	bne.n	8000678 <set_duty+0xf0>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	2300      	movs	r3, #0
 8000674:	6593      	str	r3, [r2, #88]	@ 0x58
 8000676:	e07f      	b.n	8000778 <set_duty+0x1f0>
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	681a      	ldr	r2, [r3, #0]
 800067e:	2300      	movs	r3, #0
 8000680:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000682:	e079      	b.n	8000778 <set_duty+0x1f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel1,0);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d105      	bne.n	8000698 <set_duty+0x110>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	2200      	movs	r2, #0
 8000694:	635a      	str	r2, [r3, #52]	@ 0x34
 8000696:	e02c      	b.n	80006f2 <set_duty+0x16a>
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	685b      	ldr	r3, [r3, #4]
 800069c:	2b04      	cmp	r3, #4
 800069e:	d105      	bne.n	80006ac <set_duty+0x124>
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	68db      	ldr	r3, [r3, #12]
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	2300      	movs	r3, #0
 80006a8:	6393      	str	r3, [r2, #56]	@ 0x38
 80006aa:	e022      	b.n	80006f2 <set_duty+0x16a>
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	2b08      	cmp	r3, #8
 80006b2:	d105      	bne.n	80006c0 <set_duty+0x138>
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	2300      	movs	r3, #0
 80006bc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80006be:	e018      	b.n	80006f2 <set_duty+0x16a>
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	2b0c      	cmp	r3, #12
 80006c6:	d105      	bne.n	80006d4 <set_duty+0x14c>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	2300      	movs	r3, #0
 80006d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d2:	e00e      	b.n	80006f2 <set_duty+0x16a>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	2b10      	cmp	r3, #16
 80006da:	d105      	bne.n	80006e8 <set_duty+0x160>
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	2300      	movs	r3, #0
 80006e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80006e6:	e004      	b.n	80006f2 <set_duty+0x16a>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	2300      	movs	r3, #0
 80006f0:	65d3      	str	r3, [r2, #92]	@ 0x5c
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-1*duty);
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	689b      	ldr	r3, [r3, #8]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d106      	bne.n	8000708 <set_duty+0x180>
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	425a      	negs	r2, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	68db      	ldr	r3, [r3, #12]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000706:	e037      	b.n	8000778 <set_duty+0x1f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-1*duty);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	689b      	ldr	r3, [r3, #8]
 800070c:	2b04      	cmp	r3, #4
 800070e:	d107      	bne.n	8000720 <set_duty+0x198>
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	4259      	negs	r1, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	460b      	mov	r3, r1
 800071c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800071e:	e02b      	b.n	8000778 <set_duty+0x1f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-1*duty);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	689b      	ldr	r3, [r3, #8]
 8000724:	2b08      	cmp	r3, #8
 8000726:	d107      	bne.n	8000738 <set_duty+0x1b0>
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	4259      	negs	r1, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	460b      	mov	r3, r1
 8000734:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000736:	e01f      	b.n	8000778 <set_duty+0x1f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-1*duty);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	2b0c      	cmp	r3, #12
 800073e:	d107      	bne.n	8000750 <set_duty+0x1c8>
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	4259      	negs	r1, r3
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	68db      	ldr	r3, [r3, #12]
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	460b      	mov	r3, r1
 800074c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800074e:	e013      	b.n	8000778 <set_duty+0x1f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-1*duty);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	689b      	ldr	r3, [r3, #8]
 8000754:	2b10      	cmp	r3, #16
 8000756:	d107      	bne.n	8000768 <set_duty+0x1e0>
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	4259      	negs	r1, r3
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	68db      	ldr	r3, [r3, #12]
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	460b      	mov	r3, r1
 8000764:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000766:	e007      	b.n	8000778 <set_duty+0x1f0>
    	__HAL_TIM_SET_COMPARE(p_mot->hal_tim, p_mot->channel2,-1*duty);
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	4259      	negs	r1, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	460b      	mov	r3, r1
 8000774:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000776:	e7ff      	b.n	8000778 <set_duty+0x1f0>
 8000778:	bf00      	nop
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	08003c74 	.word	0x08003c74

08000784 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078a:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <HAL_MspInit+0x44>)
 800078c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800078e:	4a0e      	ldr	r2, [pc, #56]	@ (80007c8 <HAL_MspInit+0x44>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6613      	str	r3, [r2, #96]	@ 0x60
 8000796:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <HAL_MspInit+0x44>)
 8000798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a2:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <HAL_MspInit+0x44>)
 80007a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007a6:	4a08      	ldr	r2, [pc, #32]	@ (80007c8 <HAL_MspInit+0x44>)
 80007a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ae:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <HAL_MspInit+0x44>)
 80007b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	bf00      	nop
 80007bc:	370c      	adds	r7, #12
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000

080007cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007dc:	d10b      	bne.n	80007f6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <HAL_TIM_Base_MspInit+0x38>)
 80007e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007e2:	4a08      	ldr	r2, [pc, #32]	@ (8000804 <HAL_TIM_Base_MspInit+0x38>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <HAL_TIM_Base_MspInit+0x38>)
 80007ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80007f6:	bf00      	nop
 80007f8:	3714      	adds	r7, #20
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40021000 	.word	0x40021000

08000808 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000828:	d11c      	bne.n	8000864 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	4b10      	ldr	r3, [pc, #64]	@ (800086c <HAL_TIM_MspPostInit+0x64>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a0f      	ldr	r2, [pc, #60]	@ (800086c <HAL_TIM_MspPostInit+0x64>)
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b0d      	ldr	r3, [pc, #52]	@ (800086c <HAL_TIM_MspPostInit+0x64>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000842:	230f      	movs	r3, #15
 8000844:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000846:	2302      	movs	r3, #2
 8000848:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	2300      	movs	r3, #0
 8000850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000852:	2301      	movs	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000856:	f107 030c 	add.w	r3, r7, #12
 800085a:	4619      	mov	r1, r3
 800085c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000860:	f000 fa92 	bl	8000d88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000864:	bf00      	nop
 8000866:	3720      	adds	r7, #32
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40021000 	.word	0x40021000

08000870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <NMI_Handler+0x4>

08000878 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <HardFault_Handler+0x4>

08000880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <MemManage_Handler+0x4>

08000888 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <BusFault_Handler+0x4>

08000890 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <UsageFault_Handler+0x4>

08000898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr

080008a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008a6:	b480      	push	{r7}
 80008a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr

080008c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c6:	f000 f935 	bl	8000b34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}

080008ce <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b086      	sub	sp, #24
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	60f8      	str	r0, [r7, #12]
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]
 80008de:	e00a      	b.n	80008f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008e0:	f3af 8000 	nop.w
 80008e4:	4601      	mov	r1, r0
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	1c5a      	adds	r2, r3, #1
 80008ea:	60ba      	str	r2, [r7, #8]
 80008ec:	b2ca      	uxtb	r2, r1
 80008ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	3301      	adds	r3, #1
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	697a      	ldr	r2, [r7, #20]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	dbf0      	blt.n	80008e0 <_read+0x12>
  }

  return len;
 80008fe:	687b      	ldr	r3, [r7, #4]
}
 8000900:	4618      	mov	r0, r3
 8000902:	3718      	adds	r7, #24
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
 8000918:	e009      	b.n	800092e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	1c5a      	adds	r2, r3, #1
 800091e:	60ba      	str	r2, [r7, #8]
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	4618      	mov	r0, r3
 8000924:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	3301      	adds	r3, #1
 800092c:	617b      	str	r3, [r7, #20]
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	429a      	cmp	r2, r3
 8000934:	dbf1      	blt.n	800091a <_write+0x12>
  }
  return len;
 8000936:	687b      	ldr	r3, [r7, #4]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <_close>:

int _close(int file)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000948:	f04f 33ff 	mov.w	r3, #4294967295
}
 800094c:	4618      	mov	r0, r3
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000968:	605a      	str	r2, [r3, #4]
  return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <_isatty>:

int _isatty(int file)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000980:	2301      	movs	r3, #1
}
 8000982:	4618      	mov	r0, r3
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr

0800098e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800098e:	b480      	push	{r7}
 8000990:	b085      	sub	sp, #20
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	60b9      	str	r1, [r7, #8]
 8000998:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800099a:	2300      	movs	r3, #0
}
 800099c:	4618      	mov	r0, r3
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009b0:	4a14      	ldr	r2, [pc, #80]	@ (8000a04 <_sbrk+0x5c>)
 80009b2:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <_sbrk+0x60>)
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009bc:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <_sbrk+0x64>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d102      	bne.n	80009ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <_sbrk+0x64>)
 80009c6:	4a12      	ldr	r2, [pc, #72]	@ (8000a10 <_sbrk+0x68>)
 80009c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <_sbrk+0x64>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4413      	add	r3, r2
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d207      	bcs.n	80009e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d8:	f002 fb66 	bl	80030a8 <__errno>
 80009dc:	4603      	mov	r3, r0
 80009de:	220c      	movs	r2, #12
 80009e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009e2:	f04f 33ff 	mov.w	r3, #4294967295
 80009e6:	e009      	b.n	80009fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e8:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <_sbrk+0x64>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ee:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <_sbrk+0x64>)
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4413      	add	r3, r2
 80009f6:	4a05      	ldr	r2, [pc, #20]	@ (8000a0c <_sbrk+0x64>)
 80009f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009fa:	68fb      	ldr	r3, [r7, #12]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3718      	adds	r7, #24
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20018000 	.word	0x20018000
 8000a08:	00000400 	.word	0x00000400
 8000a0c:	200000d0 	.word	0x200000d0
 8000a10:	20000228 	.word	0x20000228

08000a14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a18:	4b06      	ldr	r3, [pc, #24]	@ (8000a34 <SystemInit+0x20>)
 8000a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a1e:	4a05      	ldr	r2, [pc, #20]	@ (8000a34 <SystemInit+0x20>)
 8000a20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	e000ed00 	.word	0xe000ed00

08000a38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a3c:	f7ff ffea 	bl	8000a14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a40:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a42:	490d      	ldr	r1, [pc, #52]	@ (8000a78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a44:	4a0d      	ldr	r2, [pc, #52]	@ (8000a7c <LoopForever+0xe>)
  movs r3, #0
 8000a46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a48:	e002      	b.n	8000a50 <LoopCopyDataInit>

08000a4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a4e:	3304      	adds	r3, #4

08000a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a54:	d3f9      	bcc.n	8000a4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a56:	4a0a      	ldr	r2, [pc, #40]	@ (8000a80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a58:	4c0a      	ldr	r4, [pc, #40]	@ (8000a84 <LoopForever+0x16>)
  movs r3, #0
 8000a5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a5c:	e001      	b.n	8000a62 <LoopFillZerobss>

08000a5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a60:	3204      	adds	r2, #4

08000a62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a64:	d3fb      	bcc.n	8000a5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a66:	f002 fb25 	bl	80030b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a6a:	f7ff fc01 	bl	8000270 <main>

08000a6e <LoopForever>:

LoopForever:
    b LoopForever
 8000a6e:	e7fe      	b.n	8000a6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a70:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a78:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a7c:	08003d18 	.word	0x08003d18
  ldr r2, =_sbss
 8000a80:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a84:	20000224 	.word	0x20000224

08000a88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a88:	e7fe      	b.n	8000a88 <ADC1_2_IRQHandler>

08000a8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a90:	2300      	movs	r3, #0
 8000a92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a94:	2003      	movs	r0, #3
 8000a96:	f000 f943 	bl	8000d20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a9a:	200f      	movs	r0, #15
 8000a9c:	f000 f80e 	bl	8000abc <HAL_InitTick>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d002      	beq.n	8000aac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	71fb      	strb	r3, [r7, #7]
 8000aaa:	e001      	b.n	8000ab0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000aac:	f7ff fe6a 	bl	8000784 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ac8:	4b17      	ldr	r3, [pc, #92]	@ (8000b28 <HAL_InitTick+0x6c>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d023      	beq.n	8000b18 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ad0:	4b16      	ldr	r3, [pc, #88]	@ (8000b2c <HAL_InitTick+0x70>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <HAL_InitTick+0x6c>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f941 	bl	8000d6e <HAL_SYSTICK_Config>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d10f      	bne.n	8000b12 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b0f      	cmp	r3, #15
 8000af6:	d809      	bhi.n	8000b0c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000af8:	2200      	movs	r2, #0
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	f04f 30ff 	mov.w	r0, #4294967295
 8000b00:	f000 f919 	bl	8000d36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b04:	4a0a      	ldr	r2, [pc, #40]	@ (8000b30 <HAL_InitTick+0x74>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	e007      	b.n	8000b1c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	73fb      	strb	r3, [r7, #15]
 8000b10:	e004      	b.n	8000b1c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
 8000b14:	73fb      	strb	r3, [r7, #15]
 8000b16:	e001      	b.n	8000b1c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	20000000 	.word	0x20000000
 8000b30:	20000004 	.word	0x20000004

08000b34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b38:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <HAL_IncTick+0x20>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <HAL_IncTick+0x24>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4413      	add	r3, r2
 8000b44:	4a04      	ldr	r2, [pc, #16]	@ (8000b58 <HAL_IncTick+0x24>)
 8000b46:	6013      	str	r3, [r2, #0]
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	20000008 	.word	0x20000008
 8000b58:	200000d4 	.word	0x200000d4

08000b5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b60:	4b03      	ldr	r3, [pc, #12]	@ (8000b70 <HAL_GetTick+0x14>)
 8000b62:	681b      	ldr	r3, [r3, #0]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	200000d4 	.word	0x200000d4

08000b74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b7c:	f7ff ffee 	bl	8000b5c <HAL_GetTick>
 8000b80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b8c:	d005      	beq.n	8000b9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <HAL_Delay+0x44>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	461a      	mov	r2, r3
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	4413      	add	r3, r2
 8000b98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b9a:	bf00      	nop
 8000b9c:	f7ff ffde 	bl	8000b5c <HAL_GetTick>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d8f7      	bhi.n	8000b9c <HAL_Delay+0x28>
  {
  }
}
 8000bac:	bf00      	nop
 8000bae:	bf00      	nop
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20000008 	.word	0x20000008

08000bbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <__NVIC_SetPriorityGrouping+0x44>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bd2:	68ba      	ldr	r2, [r7, #8]
 8000bd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bd8:	4013      	ands	r3, r2
 8000bda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000be4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000be8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bee:	4a04      	ldr	r2, [pc, #16]	@ (8000c00 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	60d3      	str	r3, [r2, #12]
}
 8000bf4:	bf00      	nop
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c08:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <__NVIC_GetPriorityGrouping+0x18>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	0a1b      	lsrs	r3, r3, #8
 8000c0e:	f003 0307 	and.w	r3, r3, #7
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db0a      	blt.n	8000c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	490c      	ldr	r1, [pc, #48]	@ (8000c6c <__NVIC_SetPriority+0x4c>)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	0112      	lsls	r2, r2, #4
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	440b      	add	r3, r1
 8000c44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c48:	e00a      	b.n	8000c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4908      	ldr	r1, [pc, #32]	@ (8000c70 <__NVIC_SetPriority+0x50>)
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	f003 030f 	and.w	r3, r3, #15
 8000c56:	3b04      	subs	r3, #4
 8000c58:	0112      	lsls	r2, r2, #4
 8000c5a:	b2d2      	uxtb	r2, r2
 8000c5c:	440b      	add	r3, r1
 8000c5e:	761a      	strb	r2, [r3, #24]
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000e100 	.word	0xe000e100
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b089      	sub	sp, #36	@ 0x24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	f1c3 0307 	rsb	r3, r3, #7
 8000c8e:	2b04      	cmp	r3, #4
 8000c90:	bf28      	it	cs
 8000c92:	2304      	movcs	r3, #4
 8000c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	2b06      	cmp	r3, #6
 8000c9c:	d902      	bls.n	8000ca4 <NVIC_EncodePriority+0x30>
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	3b03      	subs	r3, #3
 8000ca2:	e000      	b.n	8000ca6 <NVIC_EncodePriority+0x32>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	43da      	mvns	r2, r3
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	401a      	ands	r2, r3
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc6:	43d9      	mvns	r1, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ccc:	4313      	orrs	r3, r2
         );
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3724      	adds	r7, #36	@ 0x24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
	...

08000cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cec:	d301      	bcc.n	8000cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e00f      	b.n	8000d12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <SysTick_Config+0x40>)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cfa:	210f      	movs	r1, #15
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	f7ff ff8e 	bl	8000c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d04:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <SysTick_Config+0x40>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d0a:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <SysTick_Config+0x40>)
 8000d0c:	2207      	movs	r2, #7
 8000d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	e000e010 	.word	0xe000e010

08000d20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ff47 	bl	8000bbc <__NVIC_SetPriorityGrouping>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b086      	sub	sp, #24
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
 8000d42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d48:	f7ff ff5c 	bl	8000c04 <__NVIC_GetPriorityGrouping>
 8000d4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	68b9      	ldr	r1, [r7, #8]
 8000d52:	6978      	ldr	r0, [r7, #20]
 8000d54:	f7ff ff8e 	bl	8000c74 <NVIC_EncodePriority>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d5e:	4611      	mov	r1, r2
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff ff5d 	bl	8000c20 <__NVIC_SetPriority>
}
 8000d66:	bf00      	nop
 8000d68:	3718      	adds	r7, #24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b082      	sub	sp, #8
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f7ff ffb0 	bl	8000cdc <SysTick_Config>
 8000d7c:	4603      	mov	r3, r0
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
	...

08000d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b087      	sub	sp, #28
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d96:	e17f      	b.n	8001098 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	fa01 f303 	lsl.w	r3, r1, r3
 8000da4:	4013      	ands	r3, r2
 8000da6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	f000 8171 	beq.w	8001092 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 0303 	and.w	r3, r3, #3
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d005      	beq.n	8000dc8 <HAL_GPIO_Init+0x40>
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	f003 0303 	and.w	r3, r3, #3
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d130      	bne.n	8000e2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	2203      	movs	r2, #3
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	68da      	ldr	r2, [r3, #12]
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dfe:	2201      	movs	r2, #1
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	091b      	lsrs	r3, r3, #4
 8000e14:	f003 0201 	and.w	r2, r3, #1
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 0303 	and.w	r3, r3, #3
 8000e32:	2b03      	cmp	r3, #3
 8000e34:	d118      	bne.n	8000e68 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	08db      	lsrs	r3, r3, #3
 8000e52:	f003 0201 	and.w	r2, r3, #1
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 0303 	and.w	r3, r3, #3
 8000e70:	2b03      	cmp	r3, #3
 8000e72:	d017      	beq.n	8000ea4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	2203      	movs	r2, #3
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	43db      	mvns	r3, r3
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	689a      	ldr	r2, [r3, #8]
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 0303 	and.w	r3, r3, #3
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d123      	bne.n	8000ef8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	08da      	lsrs	r2, r3, #3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3208      	adds	r2, #8
 8000eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	f003 0307 	and.w	r3, r3, #7
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	220f      	movs	r2, #15
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	691a      	ldr	r2, [r3, #16]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	f003 0307 	and.w	r3, r3, #7
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	08da      	lsrs	r2, r3, #3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	3208      	adds	r2, #8
 8000ef2:	6939      	ldr	r1, [r7, #16]
 8000ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	2203      	movs	r2, #3
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f003 0203 	and.w	r2, r3, #3
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	f000 80ac 	beq.w	8001092 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	4b5f      	ldr	r3, [pc, #380]	@ (80010b8 <HAL_GPIO_Init+0x330>)
 8000f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f3e:	4a5e      	ldr	r2, [pc, #376]	@ (80010b8 <HAL_GPIO_Init+0x330>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f46:	4b5c      	ldr	r3, [pc, #368]	@ (80010b8 <HAL_GPIO_Init+0x330>)
 8000f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f52:	4a5a      	ldr	r2, [pc, #360]	@ (80010bc <HAL_GPIO_Init+0x334>)
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	089b      	lsrs	r3, r3, #2
 8000f58:	3302      	adds	r3, #2
 8000f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	f003 0303 	and.w	r3, r3, #3
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	220f      	movs	r2, #15
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	4013      	ands	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f7c:	d025      	beq.n	8000fca <HAL_GPIO_Init+0x242>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a4f      	ldr	r2, [pc, #316]	@ (80010c0 <HAL_GPIO_Init+0x338>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d01f      	beq.n	8000fc6 <HAL_GPIO_Init+0x23e>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a4e      	ldr	r2, [pc, #312]	@ (80010c4 <HAL_GPIO_Init+0x33c>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d019      	beq.n	8000fc2 <HAL_GPIO_Init+0x23a>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a4d      	ldr	r2, [pc, #308]	@ (80010c8 <HAL_GPIO_Init+0x340>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d013      	beq.n	8000fbe <HAL_GPIO_Init+0x236>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a4c      	ldr	r2, [pc, #304]	@ (80010cc <HAL_GPIO_Init+0x344>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d00d      	beq.n	8000fba <HAL_GPIO_Init+0x232>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a4b      	ldr	r2, [pc, #300]	@ (80010d0 <HAL_GPIO_Init+0x348>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d007      	beq.n	8000fb6 <HAL_GPIO_Init+0x22e>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4a      	ldr	r2, [pc, #296]	@ (80010d4 <HAL_GPIO_Init+0x34c>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d101      	bne.n	8000fb2 <HAL_GPIO_Init+0x22a>
 8000fae:	2306      	movs	r3, #6
 8000fb0:	e00c      	b.n	8000fcc <HAL_GPIO_Init+0x244>
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	e00a      	b.n	8000fcc <HAL_GPIO_Init+0x244>
 8000fb6:	2305      	movs	r3, #5
 8000fb8:	e008      	b.n	8000fcc <HAL_GPIO_Init+0x244>
 8000fba:	2304      	movs	r3, #4
 8000fbc:	e006      	b.n	8000fcc <HAL_GPIO_Init+0x244>
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e004      	b.n	8000fcc <HAL_GPIO_Init+0x244>
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	e002      	b.n	8000fcc <HAL_GPIO_Init+0x244>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e000      	b.n	8000fcc <HAL_GPIO_Init+0x244>
 8000fca:	2300      	movs	r3, #0
 8000fcc:	697a      	ldr	r2, [r7, #20]
 8000fce:	f002 0203 	and.w	r2, r2, #3
 8000fd2:	0092      	lsls	r2, r2, #2
 8000fd4:	4093      	lsls	r3, r2
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fdc:	4937      	ldr	r1, [pc, #220]	@ (80010bc <HAL_GPIO_Init+0x334>)
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	089b      	lsrs	r3, r3, #2
 8000fe2:	3302      	adds	r3, #2
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fea:	4b3b      	ldr	r3, [pc, #236]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4313      	orrs	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800100e:	4a32      	ldr	r2, [pc, #200]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001014:	4b30      	ldr	r3, [pc, #192]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	43db      	mvns	r3, r3
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	4013      	ands	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800102c:	2b00      	cmp	r3, #0
 800102e:	d003      	beq.n	8001038 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001038:	4a27      	ldr	r2, [pc, #156]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800103e:	4b26      	ldr	r3, [pc, #152]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	43db      	mvns	r3, r3
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	4013      	ands	r3, r2
 800104c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d003      	beq.n	8001062 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	4313      	orrs	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001062:	4a1d      	ldr	r2, [pc, #116]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001068:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	43db      	mvns	r3, r3
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	4013      	ands	r3, r2
 8001076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001080:	2b00      	cmp	r3, #0
 8001082:	d003      	beq.n	800108c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	4313      	orrs	r3, r2
 800108a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800108c:	4a12      	ldr	r2, [pc, #72]	@ (80010d8 <HAL_GPIO_Init+0x350>)
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	3301      	adds	r3, #1
 8001096:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	fa22 f303 	lsr.w	r3, r2, r3
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f47f ae78 	bne.w	8000d98 <HAL_GPIO_Init+0x10>
  }
}
 80010a8:	bf00      	nop
 80010aa:	bf00      	nop
 80010ac:	371c      	adds	r7, #28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40010000 	.word	0x40010000
 80010c0:	48000400 	.word	0x48000400
 80010c4:	48000800 	.word	0x48000800
 80010c8:	48000c00 	.word	0x48000c00
 80010cc:	48001000 	.word	0x48001000
 80010d0:	48001400 	.word	0x48001400
 80010d4:	48001800 	.word	0x48001800
 80010d8:	40010400 	.word	0x40010400

080010dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80010e0:	4b04      	ldr	r3, [pc, #16]	@ (80010f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	40007000 	.word	0x40007000

080010f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001106:	d130      	bne.n	800116a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001108:	4b23      	ldr	r3, [pc, #140]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001110:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001114:	d038      	beq.n	8001188 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001116:	4b20      	ldr	r3, [pc, #128]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800111e:	4a1e      	ldr	r2, [pc, #120]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001120:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001124:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001126:	4b1d      	ldr	r3, [pc, #116]	@ (800119c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2232      	movs	r2, #50	@ 0x32
 800112c:	fb02 f303 	mul.w	r3, r2, r3
 8001130:	4a1b      	ldr	r2, [pc, #108]	@ (80011a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001132:	fba2 2303 	umull	r2, r3, r2, r3
 8001136:	0c9b      	lsrs	r3, r3, #18
 8001138:	3301      	adds	r3, #1
 800113a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800113c:	e002      	b.n	8001144 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3b01      	subs	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001144:	4b14      	ldr	r3, [pc, #80]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800114c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001150:	d102      	bne.n	8001158 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1f2      	bne.n	800113e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001158:	4b0f      	ldr	r3, [pc, #60]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800115a:	695b      	ldr	r3, [r3, #20]
 800115c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001164:	d110      	bne.n	8001188 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e00f      	b.n	800118a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001176:	d007      	beq.n	8001188 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001178:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001180:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001182:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001186:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40007000 	.word	0x40007000
 800119c:	20000000 	.word	0x20000000
 80011a0:	431bde83 	.word	0x431bde83

080011a4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b088      	sub	sp, #32
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d101      	bne.n	80011b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e3ca      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011b6:	4b97      	ldr	r3, [pc, #604]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 030c 	and.w	r3, r3, #12
 80011be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011c0:	4b94      	ldr	r3, [pc, #592]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	f003 0303 	and.w	r3, r3, #3
 80011c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0310 	and.w	r3, r3, #16
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	f000 80e4 	beq.w	80013a0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d007      	beq.n	80011ee <HAL_RCC_OscConfig+0x4a>
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	2b0c      	cmp	r3, #12
 80011e2:	f040 808b 	bne.w	80012fc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	f040 8087 	bne.w	80012fc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011ee:	4b89      	ldr	r3, [pc, #548]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d005      	beq.n	8001206 <HAL_RCC_OscConfig+0x62>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e3a2      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6a1a      	ldr	r2, [r3, #32]
 800120a:	4b82      	ldr	r3, [pc, #520]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0308 	and.w	r3, r3, #8
 8001212:	2b00      	cmp	r3, #0
 8001214:	d004      	beq.n	8001220 <HAL_RCC_OscConfig+0x7c>
 8001216:	4b7f      	ldr	r3, [pc, #508]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800121e:	e005      	b.n	800122c <HAL_RCC_OscConfig+0x88>
 8001220:	4b7c      	ldr	r3, [pc, #496]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001222:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001226:	091b      	lsrs	r3, r3, #4
 8001228:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800122c:	4293      	cmp	r3, r2
 800122e:	d223      	bcs.n	8001278 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a1b      	ldr	r3, [r3, #32]
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fd1d 	bl	8001c74 <RCC_SetFlashLatencyFromMSIRange>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e383      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001244:	4b73      	ldr	r3, [pc, #460]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a72      	ldr	r2, [pc, #456]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800124a:	f043 0308 	orr.w	r3, r3, #8
 800124e:	6013      	str	r3, [r2, #0]
 8001250:	4b70      	ldr	r3, [pc, #448]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a1b      	ldr	r3, [r3, #32]
 800125c:	496d      	ldr	r1, [pc, #436]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800125e:	4313      	orrs	r3, r2
 8001260:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001262:	4b6c      	ldr	r3, [pc, #432]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	021b      	lsls	r3, r3, #8
 8001270:	4968      	ldr	r1, [pc, #416]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001272:	4313      	orrs	r3, r2
 8001274:	604b      	str	r3, [r1, #4]
 8001276:	e025      	b.n	80012c4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001278:	4b66      	ldr	r3, [pc, #408]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a65      	ldr	r2, [pc, #404]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800127e:	f043 0308 	orr.w	r3, r3, #8
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	4b63      	ldr	r3, [pc, #396]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a1b      	ldr	r3, [r3, #32]
 8001290:	4960      	ldr	r1, [pc, #384]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001292:	4313      	orrs	r3, r2
 8001294:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001296:	4b5f      	ldr	r3, [pc, #380]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	021b      	lsls	r3, r3, #8
 80012a4:	495b      	ldr	r1, [pc, #364]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d109      	bne.n	80012c4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f000 fcdd 	bl	8001c74 <RCC_SetFlashLatencyFromMSIRange>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e343      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80012c4:	f000 fc4a 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 80012c8:	4602      	mov	r2, r0
 80012ca:	4b52      	ldr	r3, [pc, #328]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	091b      	lsrs	r3, r3, #4
 80012d0:	f003 030f 	and.w	r3, r3, #15
 80012d4:	4950      	ldr	r1, [pc, #320]	@ (8001418 <HAL_RCC_OscConfig+0x274>)
 80012d6:	5ccb      	ldrb	r3, [r1, r3]
 80012d8:	f003 031f 	and.w	r3, r3, #31
 80012dc:	fa22 f303 	lsr.w	r3, r2, r3
 80012e0:	4a4e      	ldr	r2, [pc, #312]	@ (800141c <HAL_RCC_OscConfig+0x278>)
 80012e2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001420 <HAL_RCC_OscConfig+0x27c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fbe7 	bl	8000abc <HAL_InitTick>
 80012ee:	4603      	mov	r3, r0
 80012f0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d052      	beq.n	800139e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	e327      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d032      	beq.n	800136a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001304:	4b43      	ldr	r3, [pc, #268]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a42      	ldr	r2, [pc, #264]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001310:	f7ff fc24 	bl	8000b5c <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001318:	f7ff fc20 	bl	8000b5c <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e310      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800132a:	4b3a      	ldr	r3, [pc, #232]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f0      	beq.n	8001318 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001336:	4b37      	ldr	r3, [pc, #220]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a36      	ldr	r2, [pc, #216]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800133c:	f043 0308 	orr.w	r3, r3, #8
 8001340:	6013      	str	r3, [r2, #0]
 8001342:	4b34      	ldr	r3, [pc, #208]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	4931      	ldr	r1, [pc, #196]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001350:	4313      	orrs	r3, r2
 8001352:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001354:	4b2f      	ldr	r3, [pc, #188]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	69db      	ldr	r3, [r3, #28]
 8001360:	021b      	lsls	r3, r3, #8
 8001362:	492c      	ldr	r1, [pc, #176]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001364:	4313      	orrs	r3, r2
 8001366:	604b      	str	r3, [r1, #4]
 8001368:	e01a      	b.n	80013a0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800136a:	4b2a      	ldr	r3, [pc, #168]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a29      	ldr	r2, [pc, #164]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001370:	f023 0301 	bic.w	r3, r3, #1
 8001374:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001376:	f7ff fbf1 	bl	8000b5c <HAL_GetTick>
 800137a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800137c:	e008      	b.n	8001390 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800137e:	f7ff fbed 	bl	8000b5c <HAL_GetTick>
 8001382:	4602      	mov	r2, r0
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	2b02      	cmp	r3, #2
 800138a:	d901      	bls.n	8001390 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	e2dd      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0302 	and.w	r3, r3, #2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f0      	bne.n	800137e <HAL_RCC_OscConfig+0x1da>
 800139c:	e000      	b.n	80013a0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800139e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d074      	beq.n	8001496 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d005      	beq.n	80013be <HAL_RCC_OscConfig+0x21a>
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	2b0c      	cmp	r3, #12
 80013b6:	d10e      	bne.n	80013d6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d10b      	bne.n	80013d6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013be:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d064      	beq.n	8001494 <HAL_RCC_OscConfig+0x2f0>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d160      	bne.n	8001494 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e2ba      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013de:	d106      	bne.n	80013ee <HAL_RCC_OscConfig+0x24a>
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80013e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	e026      	b.n	800143c <HAL_RCC_OscConfig+0x298>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013f6:	d115      	bne.n	8001424 <HAL_RCC_OscConfig+0x280>
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a05      	ldr	r2, [pc, #20]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 80013fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a02      	ldr	r2, [pc, #8]	@ (8001414 <HAL_RCC_OscConfig+0x270>)
 800140a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	e014      	b.n	800143c <HAL_RCC_OscConfig+0x298>
 8001412:	bf00      	nop
 8001414:	40021000 	.word	0x40021000
 8001418:	08003c94 	.word	0x08003c94
 800141c:	20000000 	.word	0x20000000
 8001420:	20000004 	.word	0x20000004
 8001424:	4ba0      	ldr	r3, [pc, #640]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a9f      	ldr	r2, [pc, #636]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800142a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	4b9d      	ldr	r3, [pc, #628]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a9c      	ldr	r2, [pc, #624]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001436:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800143a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d013      	beq.n	800146c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001444:	f7ff fb8a 	bl	8000b5c <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800144c:	f7ff fb86 	bl	8000b5c <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b64      	cmp	r3, #100	@ 0x64
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e276      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800145e:	4b92      	ldr	r3, [pc, #584]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d0f0      	beq.n	800144c <HAL_RCC_OscConfig+0x2a8>
 800146a:	e014      	b.n	8001496 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800146c:	f7ff fb76 	bl	8000b5c <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001474:	f7ff fb72 	bl	8000b5c <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b64      	cmp	r3, #100	@ 0x64
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e262      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001486:	4b88      	ldr	r3, [pc, #544]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d1f0      	bne.n	8001474 <HAL_RCC_OscConfig+0x2d0>
 8001492:	e000      	b.n	8001496 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001494:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d060      	beq.n	8001564 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	2b04      	cmp	r3, #4
 80014a6:	d005      	beq.n	80014b4 <HAL_RCC_OscConfig+0x310>
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2b0c      	cmp	r3, #12
 80014ac:	d119      	bne.n	80014e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d116      	bne.n	80014e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014b4:	4b7c      	ldr	r3, [pc, #496]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d005      	beq.n	80014cc <HAL_RCC_OscConfig+0x328>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d101      	bne.n	80014cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e23f      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014cc:	4b76      	ldr	r3, [pc, #472]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	061b      	lsls	r3, r3, #24
 80014da:	4973      	ldr	r1, [pc, #460]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80014dc:	4313      	orrs	r3, r2
 80014de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014e0:	e040      	b.n	8001564 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d023      	beq.n	8001532 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014ea:	4b6f      	ldr	r3, [pc, #444]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a6e      	ldr	r2, [pc, #440]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80014f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f6:	f7ff fb31 	bl	8000b5c <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014fe:	f7ff fb2d 	bl	8000b5c <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e21d      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001510:	4b65      	ldr	r3, [pc, #404]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0f0      	beq.n	80014fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800151c:	4b62      	ldr	r3, [pc, #392]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	061b      	lsls	r3, r3, #24
 800152a:	495f      	ldr	r1, [pc, #380]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800152c:	4313      	orrs	r3, r2
 800152e:	604b      	str	r3, [r1, #4]
 8001530:	e018      	b.n	8001564 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001532:	4b5d      	ldr	r3, [pc, #372]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a5c      	ldr	r2, [pc, #368]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800153c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153e:	f7ff fb0d 	bl	8000b5c <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001546:	f7ff fb09 	bl	8000b5c <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e1f9      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001558:	4b53      	ldr	r3, [pc, #332]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f0      	bne.n	8001546 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0308 	and.w	r3, r3, #8
 800156c:	2b00      	cmp	r3, #0
 800156e:	d03c      	beq.n	80015ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	695b      	ldr	r3, [r3, #20]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d01c      	beq.n	80015b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001578:	4b4b      	ldr	r3, [pc, #300]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800157a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800157e:	4a4a      	ldr	r2, [pc, #296]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001588:	f7ff fae8 	bl	8000b5c <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001590:	f7ff fae4 	bl	8000b5c <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e1d4      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015a2:	4b41      	ldr	r3, [pc, #260]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80015a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0ef      	beq.n	8001590 <HAL_RCC_OscConfig+0x3ec>
 80015b0:	e01b      	b.n	80015ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015b2:	4b3d      	ldr	r3, [pc, #244]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80015b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015b8:	4a3b      	ldr	r2, [pc, #236]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80015ba:	f023 0301 	bic.w	r3, r3, #1
 80015be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c2:	f7ff facb 	bl	8000b5c <HAL_GetTick>
 80015c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ca:	f7ff fac7 	bl	8000b5c <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e1b7      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015dc:	4b32      	ldr	r3, [pc, #200]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80015de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1ef      	bne.n	80015ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f000 80a6 	beq.w	8001744 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015f8:	2300      	movs	r3, #0
 80015fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80015fc:	4b2a      	ldr	r3, [pc, #168]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 80015fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d10d      	bne.n	8001624 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001608:	4b27      	ldr	r3, [pc, #156]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800160a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160c:	4a26      	ldr	r2, [pc, #152]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800160e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001612:	6593      	str	r3, [r2, #88]	@ 0x58
 8001614:	4b24      	ldr	r3, [pc, #144]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001618:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161c:	60bb      	str	r3, [r7, #8]
 800161e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001620:	2301      	movs	r3, #1
 8001622:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001624:	4b21      	ldr	r3, [pc, #132]	@ (80016ac <HAL_RCC_OscConfig+0x508>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800162c:	2b00      	cmp	r3, #0
 800162e:	d118      	bne.n	8001662 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001630:	4b1e      	ldr	r3, [pc, #120]	@ (80016ac <HAL_RCC_OscConfig+0x508>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a1d      	ldr	r2, [pc, #116]	@ (80016ac <HAL_RCC_OscConfig+0x508>)
 8001636:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800163a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800163c:	f7ff fa8e 	bl	8000b5c <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001642:	e008      	b.n	8001656 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001644:	f7ff fa8a 	bl	8000b5c <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e17a      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001656:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <HAL_RCC_OscConfig+0x508>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f0      	beq.n	8001644 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d108      	bne.n	800167c <HAL_RCC_OscConfig+0x4d8>
 800166a:	4b0f      	ldr	r3, [pc, #60]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800166c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001670:	4a0d      	ldr	r2, [pc, #52]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800167a:	e029      	b.n	80016d0 <HAL_RCC_OscConfig+0x52c>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	2b05      	cmp	r3, #5
 8001682:	d115      	bne.n	80016b0 <HAL_RCC_OscConfig+0x50c>
 8001684:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800168a:	4a07      	ldr	r2, [pc, #28]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001694:	4b04      	ldr	r3, [pc, #16]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 8001696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800169a:	4a03      	ldr	r2, [pc, #12]	@ (80016a8 <HAL_RCC_OscConfig+0x504>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016a4:	e014      	b.n	80016d0 <HAL_RCC_OscConfig+0x52c>
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000
 80016ac:	40007000 	.word	0x40007000
 80016b0:	4b9c      	ldr	r3, [pc, #624]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80016b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016b6:	4a9b      	ldr	r2, [pc, #620]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80016b8:	f023 0301 	bic.w	r3, r3, #1
 80016bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016c0:	4b98      	ldr	r3, [pc, #608]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80016c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016c6:	4a97      	ldr	r2, [pc, #604]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80016c8:	f023 0304 	bic.w	r3, r3, #4
 80016cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d016      	beq.n	8001706 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d8:	f7ff fa40 	bl	8000b5c <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016de:	e00a      	b.n	80016f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016e0:	f7ff fa3c 	bl	8000b5c <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e12a      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016f6:	4b8b      	ldr	r3, [pc, #556]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80016f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016fc:	f003 0302 	and.w	r3, r3, #2
 8001700:	2b00      	cmp	r3, #0
 8001702:	d0ed      	beq.n	80016e0 <HAL_RCC_OscConfig+0x53c>
 8001704:	e015      	b.n	8001732 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001706:	f7ff fa29 	bl	8000b5c <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800170c:	e00a      	b.n	8001724 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800170e:	f7ff fa25 	bl	8000b5c <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	f241 3288 	movw	r2, #5000	@ 0x1388
 800171c:	4293      	cmp	r3, r2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e113      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001724:	4b7f      	ldr	r3, [pc, #508]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 8001726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1ed      	bne.n	800170e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001732:	7ffb      	ldrb	r3, [r7, #31]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d105      	bne.n	8001744 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001738:	4b7a      	ldr	r3, [pc, #488]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 800173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173c:	4a79      	ldr	r2, [pc, #484]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 800173e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001742:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001748:	2b00      	cmp	r3, #0
 800174a:	f000 80fe 	beq.w	800194a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001752:	2b02      	cmp	r3, #2
 8001754:	f040 80d0 	bne.w	80018f8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001758:	4b72      	ldr	r3, [pc, #456]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	f003 0203 	and.w	r2, r3, #3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001768:	429a      	cmp	r2, r3
 800176a:	d130      	bne.n	80017ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	3b01      	subs	r3, #1
 8001778:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800177a:	429a      	cmp	r2, r3
 800177c:	d127      	bne.n	80017ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001788:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800178a:	429a      	cmp	r2, r3
 800178c:	d11f      	bne.n	80017ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001798:	2a07      	cmp	r2, #7
 800179a:	bf14      	ite	ne
 800179c:	2201      	movne	r2, #1
 800179e:	2200      	moveq	r2, #0
 80017a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d113      	bne.n	80017ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017b0:	085b      	lsrs	r3, r3, #1
 80017b2:	3b01      	subs	r3, #1
 80017b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d109      	bne.n	80017ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c4:	085b      	lsrs	r3, r3, #1
 80017c6:	3b01      	subs	r3, #1
 80017c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d06e      	beq.n	80018ac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	2b0c      	cmp	r3, #12
 80017d2:	d069      	beq.n	80018a8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80017d4:	4b53      	ldr	r3, [pc, #332]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d105      	bne.n	80017ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80017e0:	4b50      	ldr	r3, [pc, #320]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0ad      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80017f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80017f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80017fc:	f7ff f9ae 	bl	8000b5c <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001804:	f7ff f9aa 	bl	8000b5c <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e09a      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001816:	4b43      	ldr	r3, [pc, #268]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f0      	bne.n	8001804 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001822:	4b40      	ldr	r3, [pc, #256]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 8001824:	68da      	ldr	r2, [r3, #12]
 8001826:	4b40      	ldr	r3, [pc, #256]	@ (8001928 <HAL_RCC_OscConfig+0x784>)
 8001828:	4013      	ands	r3, r2
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001832:	3a01      	subs	r2, #1
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	4311      	orrs	r1, r2
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800183c:	0212      	lsls	r2, r2, #8
 800183e:	4311      	orrs	r1, r2
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001844:	0852      	lsrs	r2, r2, #1
 8001846:	3a01      	subs	r2, #1
 8001848:	0552      	lsls	r2, r2, #21
 800184a:	4311      	orrs	r1, r2
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001850:	0852      	lsrs	r2, r2, #1
 8001852:	3a01      	subs	r2, #1
 8001854:	0652      	lsls	r2, r2, #25
 8001856:	4311      	orrs	r1, r2
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800185c:	0912      	lsrs	r2, r2, #4
 800185e:	0452      	lsls	r2, r2, #17
 8001860:	430a      	orrs	r2, r1
 8001862:	4930      	ldr	r1, [pc, #192]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 8001864:	4313      	orrs	r3, r2
 8001866:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001868:	4b2e      	ldr	r3, [pc, #184]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a2d      	ldr	r2, [pc, #180]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 800186e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001872:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001874:	4b2b      	ldr	r3, [pc, #172]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	4a2a      	ldr	r2, [pc, #168]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 800187a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800187e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001880:	f7ff f96c 	bl	8000b5c <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001888:	f7ff f968 	bl	8000b5c <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e058      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800189a:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d0f0      	beq.n	8001888 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018a6:	e050      	b.n	800194a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e04f      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d148      	bne.n	800194a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a19      	ldr	r2, [pc, #100]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80018be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018c4:	4b17      	ldr	r3, [pc, #92]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	4a16      	ldr	r2, [pc, #88]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80018ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018d0:	f7ff f944 	bl	8000b5c <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d8:	f7ff f940 	bl	8000b5c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e030      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d0f0      	beq.n	80018d8 <HAL_RCC_OscConfig+0x734>
 80018f6:	e028      	b.n	800194a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	2b0c      	cmp	r3, #12
 80018fc:	d023      	beq.n	8001946 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fe:	4b09      	ldr	r3, [pc, #36]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a08      	ldr	r2, [pc, #32]	@ (8001924 <HAL_RCC_OscConfig+0x780>)
 8001904:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001908:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800190a:	f7ff f927 	bl	8000b5c <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001910:	e00c      	b.n	800192c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001912:	f7ff f923 	bl	8000b5c <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d905      	bls.n	800192c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e013      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
 8001924:	40021000 	.word	0x40021000
 8001928:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800192c:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <HAL_RCC_OscConfig+0x7b0>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1ec      	bne.n	8001912 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <HAL_RCC_OscConfig+0x7b0>)
 800193a:	68da      	ldr	r2, [r3, #12]
 800193c:	4905      	ldr	r1, [pc, #20]	@ (8001954 <HAL_RCC_OscConfig+0x7b0>)
 800193e:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <HAL_RCC_OscConfig+0x7b4>)
 8001940:	4013      	ands	r3, r2
 8001942:	60cb      	str	r3, [r1, #12]
 8001944:	e001      	b.n	800194a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3720      	adds	r7, #32
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40021000 	.word	0x40021000
 8001958:	feeefffc 	.word	0xfeeefffc

0800195c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d101      	bne.n	8001970 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e0e7      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001970:	4b75      	ldr	r3, [pc, #468]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d910      	bls.n	80019a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197e:	4b72      	ldr	r3, [pc, #456]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f023 0207 	bic.w	r2, r3, #7
 8001986:	4970      	ldr	r1, [pc, #448]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	4313      	orrs	r3, r2
 800198c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800198e:	4b6e      	ldr	r3, [pc, #440]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	429a      	cmp	r2, r3
 800199a:	d001      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e0cf      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d010      	beq.n	80019ce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	4b66      	ldr	r3, [pc, #408]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d908      	bls.n	80019ce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019bc:	4b63      	ldr	r3, [pc, #396]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	4960      	ldr	r1, [pc, #384]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d04c      	beq.n	8001a74 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2b03      	cmp	r3, #3
 80019e0:	d107      	bne.n	80019f2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e2:	4b5a      	ldr	r3, [pc, #360]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d121      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e0a6      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d107      	bne.n	8001a0a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019fa:	4b54      	ldr	r3, [pc, #336]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d115      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e09a      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d107      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a12:	4b4e      	ldr	r3, [pc, #312]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d109      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e08e      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a22:	4b4a      	ldr	r3, [pc, #296]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e086      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a32:	4b46      	ldr	r3, [pc, #280]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f023 0203 	bic.w	r2, r3, #3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	4943      	ldr	r1, [pc, #268]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a40:	4313      	orrs	r3, r2
 8001a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a44:	f7ff f88a 	bl	8000b5c <HAL_GetTick>
 8001a48:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4a:	e00a      	b.n	8001a62 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a4c:	f7ff f886 	bl	8000b5c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e06e      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a62:	4b3a      	ldr	r3, [pc, #232]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 020c 	and.w	r2, r3, #12
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d1eb      	bne.n	8001a4c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d010      	beq.n	8001aa2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689a      	ldr	r2, [r3, #8]
 8001a84:	4b31      	ldr	r3, [pc, #196]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d208      	bcs.n	8001aa2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a90:	4b2e      	ldr	r3, [pc, #184]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	492b      	ldr	r1, [pc, #172]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001aa2:	4b29      	ldr	r3, [pc, #164]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	683a      	ldr	r2, [r7, #0]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d210      	bcs.n	8001ad2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab0:	4b25      	ldr	r3, [pc, #148]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f023 0207 	bic.w	r2, r3, #7
 8001ab8:	4923      	ldr	r1, [pc, #140]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ac0:	4b21      	ldr	r3, [pc, #132]	@ (8001b48 <HAL_RCC_ClockConfig+0x1ec>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0307 	and.w	r3, r3, #7
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d001      	beq.n	8001ad2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e036      	b.n	8001b40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0304 	and.w	r3, r3, #4
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d008      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ade:	4b1b      	ldr	r3, [pc, #108]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	4918      	ldr	r1, [pc, #96]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0308 	and.w	r3, r3, #8
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d009      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001afc:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	691b      	ldr	r3, [r3, #16]
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	4910      	ldr	r1, [pc, #64]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b10:	f000 f824 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 8001b14:	4602      	mov	r2, r0
 8001b16:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <HAL_RCC_ClockConfig+0x1f0>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	091b      	lsrs	r3, r3, #4
 8001b1c:	f003 030f 	and.w	r3, r3, #15
 8001b20:	490b      	ldr	r1, [pc, #44]	@ (8001b50 <HAL_RCC_ClockConfig+0x1f4>)
 8001b22:	5ccb      	ldrb	r3, [r1, r3]
 8001b24:	f003 031f 	and.w	r3, r3, #31
 8001b28:	fa22 f303 	lsr.w	r3, r2, r3
 8001b2c:	4a09      	ldr	r2, [pc, #36]	@ (8001b54 <HAL_RCC_ClockConfig+0x1f8>)
 8001b2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b30:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <HAL_RCC_ClockConfig+0x1fc>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe ffc1 	bl	8000abc <HAL_InitTick>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b3e:	7afb      	ldrb	r3, [r7, #11]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40022000 	.word	0x40022000
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	08003c94 	.word	0x08003c94
 8001b54:	20000000 	.word	0x20000000
 8001b58:	20000004 	.word	0x20000004

08001b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b089      	sub	sp, #36	@ 0x24
 8001b60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	61fb      	str	r3, [r7, #28]
 8001b66:	2300      	movs	r3, #0
 8001b68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b6a:	4b3e      	ldr	r3, [pc, #248]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b74:	4b3b      	ldr	r3, [pc, #236]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <HAL_RCC_GetSysClockFreq+0x34>
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	2b0c      	cmp	r3, #12
 8001b88:	d121      	bne.n	8001bce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d11e      	bne.n	8001bce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001b90:	4b34      	ldr	r3, [pc, #208]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0308 	and.w	r3, r3, #8
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d107      	bne.n	8001bac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001b9c:	4b31      	ldr	r3, [pc, #196]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ba2:	0a1b      	lsrs	r3, r3, #8
 8001ba4:	f003 030f 	and.w	r3, r3, #15
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	e005      	b.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001bac:	4b2d      	ldr	r3, [pc, #180]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	091b      	lsrs	r3, r3, #4
 8001bb2:	f003 030f 	and.w	r3, r3, #15
 8001bb6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8001c68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10d      	bne.n	8001be4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bcc:	e00a      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d102      	bne.n	8001bda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bd4:	4b25      	ldr	r3, [pc, #148]	@ (8001c6c <HAL_RCC_GetSysClockFreq+0x110>)
 8001bd6:	61bb      	str	r3, [r7, #24]
 8001bd8:	e004      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d101      	bne.n	8001be4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001be0:	4b23      	ldr	r3, [pc, #140]	@ (8001c70 <HAL_RCC_GetSysClockFreq+0x114>)
 8001be2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	2b0c      	cmp	r3, #12
 8001be8:	d134      	bne.n	8001c54 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bea:	4b1e      	ldr	r3, [pc, #120]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d003      	beq.n	8001c02 <HAL_RCC_GetSysClockFreq+0xa6>
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d003      	beq.n	8001c08 <HAL_RCC_GetSysClockFreq+0xac>
 8001c00:	e005      	b.n	8001c0e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c02:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <HAL_RCC_GetSysClockFreq+0x110>)
 8001c04:	617b      	str	r3, [r7, #20]
      break;
 8001c06:	e005      	b.n	8001c14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c08:	4b19      	ldr	r3, [pc, #100]	@ (8001c70 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c0a:	617b      	str	r3, [r7, #20]
      break;
 8001c0c:	e002      	b.n	8001c14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	617b      	str	r3, [r7, #20]
      break;
 8001c12:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c14:	4b13      	ldr	r3, [pc, #76]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	091b      	lsrs	r3, r3, #4
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	3301      	adds	r3, #1
 8001c20:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c22:	4b10      	ldr	r3, [pc, #64]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	0a1b      	lsrs	r3, r3, #8
 8001c28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	fb03 f202 	mul.w	r2, r3, r2
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c38:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	0e5b      	lsrs	r3, r3, #25
 8001c40:	f003 0303 	and.w	r3, r3, #3
 8001c44:	3301      	adds	r3, #1
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c52:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c54:	69bb      	ldr	r3, [r7, #24]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3724      	adds	r7, #36	@ 0x24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40021000 	.word	0x40021000
 8001c68:	08003ca4 	.word	0x08003ca4
 8001c6c:	00f42400 	.word	0x00f42400
 8001c70:	007a1200 	.word	0x007a1200

08001c74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c80:	4b2a      	ldr	r3, [pc, #168]	@ (8001d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c8c:	f7ff fa26 	bl	80010dc <HAL_PWREx_GetVoltageRange>
 8001c90:	6178      	str	r0, [r7, #20]
 8001c92:	e014      	b.n	8001cbe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c94:	4b25      	ldr	r3, [pc, #148]	@ (8001d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c98:	4a24      	ldr	r2, [pc, #144]	@ (8001d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ca0:	4b22      	ldr	r3, [pc, #136]	@ (8001d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001cac:	f7ff fa16 	bl	80010dc <HAL_PWREx_GetVoltageRange>
 8001cb0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb6:	4a1d      	ldr	r2, [pc, #116]	@ (8001d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cc4:	d10b      	bne.n	8001cde <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b80      	cmp	r3, #128	@ 0x80
 8001cca:	d919      	bls.n	8001d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2ba0      	cmp	r3, #160	@ 0xa0
 8001cd0:	d902      	bls.n	8001cd8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	e013      	b.n	8001d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cd8:	2301      	movs	r3, #1
 8001cda:	613b      	str	r3, [r7, #16]
 8001cdc:	e010      	b.n	8001d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b80      	cmp	r3, #128	@ 0x80
 8001ce2:	d902      	bls.n	8001cea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	e00a      	b.n	8001d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b80      	cmp	r3, #128	@ 0x80
 8001cee:	d102      	bne.n	8001cf6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	e004      	b.n	8001d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b70      	cmp	r3, #112	@ 0x70
 8001cfa:	d101      	bne.n	8001d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d00:	4b0b      	ldr	r3, [pc, #44]	@ (8001d30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f023 0207 	bic.w	r2, r3, #7
 8001d08:	4909      	ldr	r1, [pc, #36]	@ (8001d30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001d10:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d001      	beq.n	8001d22 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e000      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40022000 	.word	0x40022000

08001d34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e049      	b.n	8001dda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d106      	bne.n	8001d60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7fe fd36 	bl	80007cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2202      	movs	r2, #2
 8001d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3304      	adds	r3, #4
 8001d70:	4619      	mov	r1, r3
 8001d72:	4610      	mov	r0, r2
 8001d74:	f000 fb7a 	bl	800246c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e049      	b.n	8001e88 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d106      	bne.n	8001e0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 f841 	bl	8001e90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2202      	movs	r2, #2
 8001e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4610      	mov	r0, r2
 8001e22:	f000 fb23 	bl	800246c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d109      	bne.n	8001ec8 <HAL_TIM_PWM_Start+0x24>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	bf14      	ite	ne
 8001ec0:	2301      	movne	r3, #1
 8001ec2:	2300      	moveq	r3, #0
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	e03c      	b.n	8001f42 <HAL_TIM_PWM_Start+0x9e>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	d109      	bne.n	8001ee2 <HAL_TIM_PWM_Start+0x3e>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	bf14      	ite	ne
 8001eda:	2301      	movne	r3, #1
 8001edc:	2300      	moveq	r3, #0
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	e02f      	b.n	8001f42 <HAL_TIM_PWM_Start+0x9e>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b08      	cmp	r3, #8
 8001ee6:	d109      	bne.n	8001efc <HAL_TIM_PWM_Start+0x58>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	bf14      	ite	ne
 8001ef4:	2301      	movne	r3, #1
 8001ef6:	2300      	moveq	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	e022      	b.n	8001f42 <HAL_TIM_PWM_Start+0x9e>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	2b0c      	cmp	r3, #12
 8001f00:	d109      	bne.n	8001f16 <HAL_TIM_PWM_Start+0x72>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	bf14      	ite	ne
 8001f0e:	2301      	movne	r3, #1
 8001f10:	2300      	moveq	r3, #0
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	e015      	b.n	8001f42 <HAL_TIM_PWM_Start+0x9e>
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	2b10      	cmp	r3, #16
 8001f1a:	d109      	bne.n	8001f30 <HAL_TIM_PWM_Start+0x8c>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	bf14      	ite	ne
 8001f28:	2301      	movne	r3, #1
 8001f2a:	2300      	moveq	r3, #0
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	e008      	b.n	8001f42 <HAL_TIM_PWM_Start+0x9e>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	bf14      	ite	ne
 8001f3c:	2301      	movne	r3, #1
 8001f3e:	2300      	moveq	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e09c      	b.n	8002084 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d104      	bne.n	8001f5a <HAL_TIM_PWM_Start+0xb6>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2202      	movs	r2, #2
 8001f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f58:	e023      	b.n	8001fa2 <HAL_TIM_PWM_Start+0xfe>
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	2b04      	cmp	r3, #4
 8001f5e:	d104      	bne.n	8001f6a <HAL_TIM_PWM_Start+0xc6>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f68:	e01b      	b.n	8001fa2 <HAL_TIM_PWM_Start+0xfe>
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d104      	bne.n	8001f7a <HAL_TIM_PWM_Start+0xd6>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2202      	movs	r2, #2
 8001f74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f78:	e013      	b.n	8001fa2 <HAL_TIM_PWM_Start+0xfe>
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	2b0c      	cmp	r3, #12
 8001f7e:	d104      	bne.n	8001f8a <HAL_TIM_PWM_Start+0xe6>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2202      	movs	r2, #2
 8001f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001f88:	e00b      	b.n	8001fa2 <HAL_TIM_PWM_Start+0xfe>
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	2b10      	cmp	r3, #16
 8001f8e:	d104      	bne.n	8001f9a <HAL_TIM_PWM_Start+0xf6>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f98:	e003      	b.n	8001fa2 <HAL_TIM_PWM_Start+0xfe>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	6839      	ldr	r1, [r7, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 fe68 	bl	8002c80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a35      	ldr	r2, [pc, #212]	@ (800208c <HAL_TIM_PWM_Start+0x1e8>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d013      	beq.n	8001fe2 <HAL_TIM_PWM_Start+0x13e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a34      	ldr	r2, [pc, #208]	@ (8002090 <HAL_TIM_PWM_Start+0x1ec>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d00e      	beq.n	8001fe2 <HAL_TIM_PWM_Start+0x13e>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a32      	ldr	r2, [pc, #200]	@ (8002094 <HAL_TIM_PWM_Start+0x1f0>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d009      	beq.n	8001fe2 <HAL_TIM_PWM_Start+0x13e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a31      	ldr	r2, [pc, #196]	@ (8002098 <HAL_TIM_PWM_Start+0x1f4>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d004      	beq.n	8001fe2 <HAL_TIM_PWM_Start+0x13e>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a2f      	ldr	r2, [pc, #188]	@ (800209c <HAL_TIM_PWM_Start+0x1f8>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d101      	bne.n	8001fe6 <HAL_TIM_PWM_Start+0x142>
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e000      	b.n	8001fe8 <HAL_TIM_PWM_Start+0x144>
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d007      	beq.n	8001ffc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ffa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a22      	ldr	r2, [pc, #136]	@ (800208c <HAL_TIM_PWM_Start+0x1e8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d01d      	beq.n	8002042 <HAL_TIM_PWM_Start+0x19e>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800200e:	d018      	beq.n	8002042 <HAL_TIM_PWM_Start+0x19e>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a22      	ldr	r2, [pc, #136]	@ (80020a0 <HAL_TIM_PWM_Start+0x1fc>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d013      	beq.n	8002042 <HAL_TIM_PWM_Start+0x19e>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a21      	ldr	r2, [pc, #132]	@ (80020a4 <HAL_TIM_PWM_Start+0x200>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d00e      	beq.n	8002042 <HAL_TIM_PWM_Start+0x19e>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a1f      	ldr	r2, [pc, #124]	@ (80020a8 <HAL_TIM_PWM_Start+0x204>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d009      	beq.n	8002042 <HAL_TIM_PWM_Start+0x19e>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a17      	ldr	r2, [pc, #92]	@ (8002090 <HAL_TIM_PWM_Start+0x1ec>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d004      	beq.n	8002042 <HAL_TIM_PWM_Start+0x19e>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a15      	ldr	r2, [pc, #84]	@ (8002094 <HAL_TIM_PWM_Start+0x1f0>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d115      	bne.n	800206e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	4b18      	ldr	r3, [pc, #96]	@ (80020ac <HAL_TIM_PWM_Start+0x208>)
 800204a:	4013      	ands	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2b06      	cmp	r3, #6
 8002052:	d015      	beq.n	8002080 <HAL_TIM_PWM_Start+0x1dc>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800205a:	d011      	beq.n	8002080 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f042 0201 	orr.w	r2, r2, #1
 800206a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800206c:	e008      	b.n	8002080 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f042 0201 	orr.w	r2, r2, #1
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	e000      	b.n	8002082 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002080:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40012c00 	.word	0x40012c00
 8002090:	40013400 	.word	0x40013400
 8002094:	40014000 	.word	0x40014000
 8002098:	40014400 	.word	0x40014400
 800209c:	40014800 	.word	0x40014800
 80020a0:	40000400 	.word	0x40000400
 80020a4:	40000800 	.word	0x40000800
 80020a8:	40000c00 	.word	0x40000c00
 80020ac:	00010007 	.word	0x00010007

080020b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d101      	bne.n	80020ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80020ca:	2302      	movs	r3, #2
 80020cc:	e0ff      	b.n	80022ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2201      	movs	r2, #1
 80020d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b14      	cmp	r3, #20
 80020da:	f200 80f0 	bhi.w	80022be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80020de:	a201      	add	r2, pc, #4	@ (adr r2, 80020e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80020e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e4:	08002139 	.word	0x08002139
 80020e8:	080022bf 	.word	0x080022bf
 80020ec:	080022bf 	.word	0x080022bf
 80020f0:	080022bf 	.word	0x080022bf
 80020f4:	08002179 	.word	0x08002179
 80020f8:	080022bf 	.word	0x080022bf
 80020fc:	080022bf 	.word	0x080022bf
 8002100:	080022bf 	.word	0x080022bf
 8002104:	080021bb 	.word	0x080021bb
 8002108:	080022bf 	.word	0x080022bf
 800210c:	080022bf 	.word	0x080022bf
 8002110:	080022bf 	.word	0x080022bf
 8002114:	080021fb 	.word	0x080021fb
 8002118:	080022bf 	.word	0x080022bf
 800211c:	080022bf 	.word	0x080022bf
 8002120:	080022bf 	.word	0x080022bf
 8002124:	0800223d 	.word	0x0800223d
 8002128:	080022bf 	.word	0x080022bf
 800212c:	080022bf 	.word	0x080022bf
 8002130:	080022bf 	.word	0x080022bf
 8002134:	0800227d 	.word	0x0800227d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68b9      	ldr	r1, [r7, #8]
 800213e:	4618      	mov	r0, r3
 8002140:	f000 fa2e 	bl	80025a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	699a      	ldr	r2, [r3, #24]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0208 	orr.w	r2, r2, #8
 8002152:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	699a      	ldr	r2, [r3, #24]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f022 0204 	bic.w	r2, r2, #4
 8002162:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6999      	ldr	r1, [r3, #24]
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	691a      	ldr	r2, [r3, #16]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	619a      	str	r2, [r3, #24]
      break;
 8002176:	e0a5      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68b9      	ldr	r1, [r7, #8]
 800217e:	4618      	mov	r0, r3
 8002180:	f000 fa9e 	bl	80026c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	699a      	ldr	r2, [r3, #24]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	699a      	ldr	r2, [r3, #24]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6999      	ldr	r1, [r3, #24]
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	021a      	lsls	r2, r3, #8
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	619a      	str	r2, [r3, #24]
      break;
 80021b8:	e084      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fb07 	bl	80027d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	69da      	ldr	r2, [r3, #28]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f042 0208 	orr.w	r2, r2, #8
 80021d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	69da      	ldr	r2, [r3, #28]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 0204 	bic.w	r2, r2, #4
 80021e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	69d9      	ldr	r1, [r3, #28]
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	61da      	str	r2, [r3, #28]
      break;
 80021f8:	e064      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68b9      	ldr	r1, [r7, #8]
 8002200:	4618      	mov	r0, r3
 8002202:	f000 fb6f 	bl	80028e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	69da      	ldr	r2, [r3, #28]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	69da      	ldr	r2, [r3, #28]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	69d9      	ldr	r1, [r3, #28]
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	021a      	lsls	r2, r3, #8
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	61da      	str	r2, [r3, #28]
      break;
 800223a:	e043      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	4618      	mov	r0, r3
 8002244:	f000 fbb8 	bl	80029b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0208 	orr.w	r2, r2, #8
 8002256:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f022 0204 	bic.w	r2, r2, #4
 8002266:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	691a      	ldr	r2, [r3, #16]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800227a:	e023      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	4618      	mov	r0, r3
 8002284:	f000 fbfc 	bl	8002a80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002296:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	021a      	lsls	r2, r3, #8
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80022bc:	e002      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	75fb      	strb	r3, [r7, #23]
      break;
 80022c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80022cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3718      	adds	r7, #24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop

080022d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d101      	bne.n	80022f4 <HAL_TIM_ConfigClockSource+0x1c>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e0b6      	b.n	8002462 <HAL_TIM_ConfigClockSource+0x18a>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2202      	movs	r2, #2
 8002300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002312:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800231e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68ba      	ldr	r2, [r7, #8]
 8002326:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002330:	d03e      	beq.n	80023b0 <HAL_TIM_ConfigClockSource+0xd8>
 8002332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002336:	f200 8087 	bhi.w	8002448 <HAL_TIM_ConfigClockSource+0x170>
 800233a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800233e:	f000 8086 	beq.w	800244e <HAL_TIM_ConfigClockSource+0x176>
 8002342:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002346:	d87f      	bhi.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
 8002348:	2b70      	cmp	r3, #112	@ 0x70
 800234a:	d01a      	beq.n	8002382 <HAL_TIM_ConfigClockSource+0xaa>
 800234c:	2b70      	cmp	r3, #112	@ 0x70
 800234e:	d87b      	bhi.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
 8002350:	2b60      	cmp	r3, #96	@ 0x60
 8002352:	d050      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x11e>
 8002354:	2b60      	cmp	r3, #96	@ 0x60
 8002356:	d877      	bhi.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
 8002358:	2b50      	cmp	r3, #80	@ 0x50
 800235a:	d03c      	beq.n	80023d6 <HAL_TIM_ConfigClockSource+0xfe>
 800235c:	2b50      	cmp	r3, #80	@ 0x50
 800235e:	d873      	bhi.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
 8002360:	2b40      	cmp	r3, #64	@ 0x40
 8002362:	d058      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x13e>
 8002364:	2b40      	cmp	r3, #64	@ 0x40
 8002366:	d86f      	bhi.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
 8002368:	2b30      	cmp	r3, #48	@ 0x30
 800236a:	d064      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0x15e>
 800236c:	2b30      	cmp	r3, #48	@ 0x30
 800236e:	d86b      	bhi.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
 8002370:	2b20      	cmp	r3, #32
 8002372:	d060      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0x15e>
 8002374:	2b20      	cmp	r3, #32
 8002376:	d867      	bhi.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
 8002378:	2b00      	cmp	r3, #0
 800237a:	d05c      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0x15e>
 800237c:	2b10      	cmp	r3, #16
 800237e:	d05a      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0x15e>
 8002380:	e062      	b.n	8002448 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002392:	f000 fc55 	bl	8002c40 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80023a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	609a      	str	r2, [r3, #8]
      break;
 80023ae:	e04f      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023c0:	f000 fc3e 	bl	8002c40 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689a      	ldr	r2, [r3, #8]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023d2:	609a      	str	r2, [r3, #8]
      break;
 80023d4:	e03c      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023e2:	461a      	mov	r2, r3
 80023e4:	f000 fbb2 	bl	8002b4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2150      	movs	r1, #80	@ 0x50
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 fc0b 	bl	8002c0a <TIM_ITRx_SetConfig>
      break;
 80023f4:	e02c      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002402:	461a      	mov	r2, r3
 8002404:	f000 fbd1 	bl	8002baa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2160      	movs	r1, #96	@ 0x60
 800240e:	4618      	mov	r0, r3
 8002410:	f000 fbfb 	bl	8002c0a <TIM_ITRx_SetConfig>
      break;
 8002414:	e01c      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002422:	461a      	mov	r2, r3
 8002424:	f000 fb92 	bl	8002b4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2140      	movs	r1, #64	@ 0x40
 800242e:	4618      	mov	r0, r3
 8002430:	f000 fbeb 	bl	8002c0a <TIM_ITRx_SetConfig>
      break;
 8002434:	e00c      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4619      	mov	r1, r3
 8002440:	4610      	mov	r0, r2
 8002442:	f000 fbe2 	bl	8002c0a <TIM_ITRx_SetConfig>
      break;
 8002446:	e003      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
      break;
 800244c:	e000      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800244e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002460:	7bfb      	ldrb	r3, [r7, #15]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
	...

0800246c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a40      	ldr	r2, [pc, #256]	@ (8002580 <TIM_Base_SetConfig+0x114>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d013      	beq.n	80024ac <TIM_Base_SetConfig+0x40>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800248a:	d00f      	beq.n	80024ac <TIM_Base_SetConfig+0x40>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a3d      	ldr	r2, [pc, #244]	@ (8002584 <TIM_Base_SetConfig+0x118>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d00b      	beq.n	80024ac <TIM_Base_SetConfig+0x40>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a3c      	ldr	r2, [pc, #240]	@ (8002588 <TIM_Base_SetConfig+0x11c>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d007      	beq.n	80024ac <TIM_Base_SetConfig+0x40>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a3b      	ldr	r2, [pc, #236]	@ (800258c <TIM_Base_SetConfig+0x120>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d003      	beq.n	80024ac <TIM_Base_SetConfig+0x40>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a3a      	ldr	r2, [pc, #232]	@ (8002590 <TIM_Base_SetConfig+0x124>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d108      	bne.n	80024be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a2f      	ldr	r2, [pc, #188]	@ (8002580 <TIM_Base_SetConfig+0x114>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d01f      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024cc:	d01b      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a2c      	ldr	r2, [pc, #176]	@ (8002584 <TIM_Base_SetConfig+0x118>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d017      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002588 <TIM_Base_SetConfig+0x11c>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d013      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a2a      	ldr	r2, [pc, #168]	@ (800258c <TIM_Base_SetConfig+0x120>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d00f      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a29      	ldr	r2, [pc, #164]	@ (8002590 <TIM_Base_SetConfig+0x124>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00b      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a28      	ldr	r2, [pc, #160]	@ (8002594 <TIM_Base_SetConfig+0x128>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d007      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a27      	ldr	r2, [pc, #156]	@ (8002598 <TIM_Base_SetConfig+0x12c>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d003      	beq.n	8002506 <TIM_Base_SetConfig+0x9a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a26      	ldr	r2, [pc, #152]	@ (800259c <TIM_Base_SetConfig+0x130>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d108      	bne.n	8002518 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800250c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	4313      	orrs	r3, r2
 8002516:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	4313      	orrs	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a10      	ldr	r2, [pc, #64]	@ (8002580 <TIM_Base_SetConfig+0x114>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d00f      	beq.n	8002564 <TIM_Base_SetConfig+0xf8>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a12      	ldr	r2, [pc, #72]	@ (8002590 <TIM_Base_SetConfig+0x124>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d00b      	beq.n	8002564 <TIM_Base_SetConfig+0xf8>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a11      	ldr	r2, [pc, #68]	@ (8002594 <TIM_Base_SetConfig+0x128>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d007      	beq.n	8002564 <TIM_Base_SetConfig+0xf8>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a10      	ldr	r2, [pc, #64]	@ (8002598 <TIM_Base_SetConfig+0x12c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d003      	beq.n	8002564 <TIM_Base_SetConfig+0xf8>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a0f      	ldr	r2, [pc, #60]	@ (800259c <TIM_Base_SetConfig+0x130>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d103      	bne.n	800256c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	615a      	str	r2, [r3, #20]
}
 8002572:	bf00      	nop
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	40012c00 	.word	0x40012c00
 8002584:	40000400 	.word	0x40000400
 8002588:	40000800 	.word	0x40000800
 800258c:	40000c00 	.word	0x40000c00
 8002590:	40013400 	.word	0x40013400
 8002594:	40014000 	.word	0x40014000
 8002598:	40014400 	.word	0x40014400
 800259c:	40014800 	.word	0x40014800

080025a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b087      	sub	sp, #28
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	f023 0201 	bic.w	r2, r3, #1
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 0303 	bic.w	r3, r3, #3
 80025da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f023 0302 	bic.w	r3, r3, #2
 80025ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a2c      	ldr	r2, [pc, #176]	@ (80026ac <TIM_OC1_SetConfig+0x10c>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d00f      	beq.n	8002620 <TIM_OC1_SetConfig+0x80>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a2b      	ldr	r2, [pc, #172]	@ (80026b0 <TIM_OC1_SetConfig+0x110>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d00b      	beq.n	8002620 <TIM_OC1_SetConfig+0x80>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a2a      	ldr	r2, [pc, #168]	@ (80026b4 <TIM_OC1_SetConfig+0x114>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d007      	beq.n	8002620 <TIM_OC1_SetConfig+0x80>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a29      	ldr	r2, [pc, #164]	@ (80026b8 <TIM_OC1_SetConfig+0x118>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d003      	beq.n	8002620 <TIM_OC1_SetConfig+0x80>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4a28      	ldr	r2, [pc, #160]	@ (80026bc <TIM_OC1_SetConfig+0x11c>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d10c      	bne.n	800263a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	f023 0308 	bic.w	r3, r3, #8
 8002626:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	4313      	orrs	r3, r2
 8002630:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f023 0304 	bic.w	r3, r3, #4
 8002638:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a1b      	ldr	r2, [pc, #108]	@ (80026ac <TIM_OC1_SetConfig+0x10c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00f      	beq.n	8002662 <TIM_OC1_SetConfig+0xc2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a1a      	ldr	r2, [pc, #104]	@ (80026b0 <TIM_OC1_SetConfig+0x110>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d00b      	beq.n	8002662 <TIM_OC1_SetConfig+0xc2>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a19      	ldr	r2, [pc, #100]	@ (80026b4 <TIM_OC1_SetConfig+0x114>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d007      	beq.n	8002662 <TIM_OC1_SetConfig+0xc2>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a18      	ldr	r2, [pc, #96]	@ (80026b8 <TIM_OC1_SetConfig+0x118>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d003      	beq.n	8002662 <TIM_OC1_SetConfig+0xc2>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a17      	ldr	r2, [pc, #92]	@ (80026bc <TIM_OC1_SetConfig+0x11c>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d111      	bne.n	8002686 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	697a      	ldr	r2, [r7, #20]
 800269e:	621a      	str	r2, [r3, #32]
}
 80026a0:	bf00      	nop
 80026a2:	371c      	adds	r7, #28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	40012c00 	.word	0x40012c00
 80026b0:	40013400 	.word	0x40013400
 80026b4:	40014000 	.word	0x40014000
 80026b8:	40014400 	.word	0x40014400
 80026bc:	40014800 	.word	0x40014800

080026c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	f023 0210 	bic.w	r2, r3, #16
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	021b      	lsls	r3, r3, #8
 8002702:	68fa      	ldr	r2, [r7, #12]
 8002704:	4313      	orrs	r3, r2
 8002706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	f023 0320 	bic.w	r3, r3, #32
 800270e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	011b      	lsls	r3, r3, #4
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	4313      	orrs	r3, r2
 800271a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4a28      	ldr	r2, [pc, #160]	@ (80027c0 <TIM_OC2_SetConfig+0x100>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d003      	beq.n	800272c <TIM_OC2_SetConfig+0x6c>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a27      	ldr	r2, [pc, #156]	@ (80027c4 <TIM_OC2_SetConfig+0x104>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d10d      	bne.n	8002748 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002732:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	4313      	orrs	r3, r2
 800273e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002746:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a1d      	ldr	r2, [pc, #116]	@ (80027c0 <TIM_OC2_SetConfig+0x100>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00f      	beq.n	8002770 <TIM_OC2_SetConfig+0xb0>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a1c      	ldr	r2, [pc, #112]	@ (80027c4 <TIM_OC2_SetConfig+0x104>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d00b      	beq.n	8002770 <TIM_OC2_SetConfig+0xb0>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a1b      	ldr	r2, [pc, #108]	@ (80027c8 <TIM_OC2_SetConfig+0x108>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d007      	beq.n	8002770 <TIM_OC2_SetConfig+0xb0>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a1a      	ldr	r2, [pc, #104]	@ (80027cc <TIM_OC2_SetConfig+0x10c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d003      	beq.n	8002770 <TIM_OC2_SetConfig+0xb0>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4a19      	ldr	r2, [pc, #100]	@ (80027d0 <TIM_OC2_SetConfig+0x110>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d113      	bne.n	8002798 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002776:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800277e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	4313      	orrs	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	4313      	orrs	r3, r2
 8002796:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	621a      	str	r2, [r3, #32]
}
 80027b2:	bf00      	nop
 80027b4:	371c      	adds	r7, #28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40012c00 	.word	0x40012c00
 80027c4:	40013400 	.word	0x40013400
 80027c8:	40014000 	.word	0x40014000
 80027cc:	40014400 	.word	0x40014400
 80027d0:	40014800 	.word	0x40014800

080027d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b087      	sub	sp, #28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f023 0303 	bic.w	r3, r3, #3
 800280e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	4313      	orrs	r3, r2
 8002818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	021b      	lsls	r3, r3, #8
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	4313      	orrs	r3, r2
 800282c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a27      	ldr	r2, [pc, #156]	@ (80028d0 <TIM_OC3_SetConfig+0xfc>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d003      	beq.n	800283e <TIM_OC3_SetConfig+0x6a>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a26      	ldr	r2, [pc, #152]	@ (80028d4 <TIM_OC3_SetConfig+0x100>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d10d      	bne.n	800285a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002844:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	021b      	lsls	r3, r3, #8
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	4313      	orrs	r3, r2
 8002850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a1c      	ldr	r2, [pc, #112]	@ (80028d0 <TIM_OC3_SetConfig+0xfc>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d00f      	beq.n	8002882 <TIM_OC3_SetConfig+0xae>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a1b      	ldr	r2, [pc, #108]	@ (80028d4 <TIM_OC3_SetConfig+0x100>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d00b      	beq.n	8002882 <TIM_OC3_SetConfig+0xae>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a1a      	ldr	r2, [pc, #104]	@ (80028d8 <TIM_OC3_SetConfig+0x104>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d007      	beq.n	8002882 <TIM_OC3_SetConfig+0xae>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a19      	ldr	r2, [pc, #100]	@ (80028dc <TIM_OC3_SetConfig+0x108>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d003      	beq.n	8002882 <TIM_OC3_SetConfig+0xae>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a18      	ldr	r2, [pc, #96]	@ (80028e0 <TIM_OC3_SetConfig+0x10c>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d113      	bne.n	80028aa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4313      	orrs	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	011b      	lsls	r3, r3, #4
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	621a      	str	r2, [r3, #32]
}
 80028c4:	bf00      	nop
 80028c6:	371c      	adds	r7, #28
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	40012c00 	.word	0x40012c00
 80028d4:	40013400 	.word	0x40013400
 80028d8:	40014000 	.word	0x40014000
 80028dc:	40014400 	.word	0x40014400
 80028e0:	40014800 	.word	0x40014800

080028e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002912:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800291e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	021b      	lsls	r3, r3, #8
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4313      	orrs	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002932:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	031b      	lsls	r3, r3, #12
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	4313      	orrs	r3, r2
 800293e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a18      	ldr	r2, [pc, #96]	@ (80029a4 <TIM_OC4_SetConfig+0xc0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d00f      	beq.n	8002968 <TIM_OC4_SetConfig+0x84>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a17      	ldr	r2, [pc, #92]	@ (80029a8 <TIM_OC4_SetConfig+0xc4>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d00b      	beq.n	8002968 <TIM_OC4_SetConfig+0x84>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a16      	ldr	r2, [pc, #88]	@ (80029ac <TIM_OC4_SetConfig+0xc8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d007      	beq.n	8002968 <TIM_OC4_SetConfig+0x84>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a15      	ldr	r2, [pc, #84]	@ (80029b0 <TIM_OC4_SetConfig+0xcc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d003      	beq.n	8002968 <TIM_OC4_SetConfig+0x84>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a14      	ldr	r2, [pc, #80]	@ (80029b4 <TIM_OC4_SetConfig+0xd0>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d109      	bne.n	800297c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800296e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	019b      	lsls	r3, r3, #6
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	4313      	orrs	r3, r2
 800297a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	621a      	str	r2, [r3, #32]
}
 8002996:	bf00      	nop
 8002998:	371c      	adds	r7, #28
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	40012c00 	.word	0x40012c00
 80029a8:	40013400 	.word	0x40013400
 80029ac:	40014000 	.word	0x40014000
 80029b0:	40014400 	.word	0x40014400
 80029b4:	40014800 	.word	0x40014800

080029b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b087      	sub	sp, #28
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80029fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	041b      	lsls	r3, r3, #16
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a17      	ldr	r2, [pc, #92]	@ (8002a6c <TIM_OC5_SetConfig+0xb4>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d00f      	beq.n	8002a32 <TIM_OC5_SetConfig+0x7a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a16      	ldr	r2, [pc, #88]	@ (8002a70 <TIM_OC5_SetConfig+0xb8>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00b      	beq.n	8002a32 <TIM_OC5_SetConfig+0x7a>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a15      	ldr	r2, [pc, #84]	@ (8002a74 <TIM_OC5_SetConfig+0xbc>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d007      	beq.n	8002a32 <TIM_OC5_SetConfig+0x7a>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a14      	ldr	r2, [pc, #80]	@ (8002a78 <TIM_OC5_SetConfig+0xc0>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d003      	beq.n	8002a32 <TIM_OC5_SetConfig+0x7a>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a13      	ldr	r2, [pc, #76]	@ (8002a7c <TIM_OC5_SetConfig+0xc4>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d109      	bne.n	8002a46 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a38:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	021b      	lsls	r3, r3, #8
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	621a      	str	r2, [r3, #32]
}
 8002a60:	bf00      	nop
 8002a62:	371c      	adds	r7, #28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr
 8002a6c:	40012c00 	.word	0x40012c00
 8002a70:	40013400 	.word	0x40013400
 8002a74:	40014000 	.word	0x40014000
 8002a78:	40014400 	.word	0x40014400
 8002a7c:	40014800 	.word	0x40014800

08002a80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b087      	sub	sp, #28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	021b      	lsls	r3, r3, #8
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ac6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	051b      	lsls	r3, r3, #20
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a18      	ldr	r2, [pc, #96]	@ (8002b38 <TIM_OC6_SetConfig+0xb8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d00f      	beq.n	8002afc <TIM_OC6_SetConfig+0x7c>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a17      	ldr	r2, [pc, #92]	@ (8002b3c <TIM_OC6_SetConfig+0xbc>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d00b      	beq.n	8002afc <TIM_OC6_SetConfig+0x7c>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a16      	ldr	r2, [pc, #88]	@ (8002b40 <TIM_OC6_SetConfig+0xc0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d007      	beq.n	8002afc <TIM_OC6_SetConfig+0x7c>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a15      	ldr	r2, [pc, #84]	@ (8002b44 <TIM_OC6_SetConfig+0xc4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d003      	beq.n	8002afc <TIM_OC6_SetConfig+0x7c>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a14      	ldr	r2, [pc, #80]	@ (8002b48 <TIM_OC6_SetConfig+0xc8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d109      	bne.n	8002b10 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	029b      	lsls	r3, r3, #10
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	621a      	str	r2, [r3, #32]
}
 8002b2a:	bf00      	nop
 8002b2c:	371c      	adds	r7, #28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40012c00 	.word	0x40012c00
 8002b3c:	40013400 	.word	0x40013400
 8002b40:	40014000 	.word	0x40014000
 8002b44:	40014400 	.word	0x40014400
 8002b48:	40014800 	.word	0x40014800

08002b4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b087      	sub	sp, #28
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	f023 0201 	bic.w	r2, r3, #1
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	011b      	lsls	r3, r3, #4
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f023 030a 	bic.w	r3, r3, #10
 8002b88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	621a      	str	r2, [r3, #32]
}
 8002b9e:	bf00      	nop
 8002ba0:	371c      	adds	r7, #28
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b087      	sub	sp, #28
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	f023 0210 	bic.w	r2, r3, #16
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002bd4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	031b      	lsls	r3, r3, #12
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002be6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	011b      	lsls	r3, r3, #4
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	621a      	str	r2, [r3, #32]
}
 8002bfe:	bf00      	nop
 8002c00:	371c      	adds	r7, #28
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b085      	sub	sp, #20
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	f043 0307 	orr.w	r3, r3, #7
 8002c2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	609a      	str	r2, [r3, #8]
}
 8002c34:	bf00      	nop
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
 8002c4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	021a      	lsls	r2, r3, #8
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	431a      	orrs	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	609a      	str	r2, [r3, #8]
}
 8002c74:	bf00      	nop
 8002c76:	371c      	adds	r7, #28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	f003 031f 	and.w	r3, r3, #31
 8002c92:	2201      	movs	r2, #1
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a1a      	ldr	r2, [r3, #32]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6a1a      	ldr	r2, [r3, #32]
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f003 031f 	and.w	r3, r3, #31
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	621a      	str	r2, [r3, #32]
}
 8002cbe:	bf00      	nop
 8002cc0:	371c      	adds	r7, #28
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
	...

08002ccc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d101      	bne.n	8002ce4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	e068      	b.n	8002db6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2202      	movs	r2, #2
 8002cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a2e      	ldr	r2, [pc, #184]	@ (8002dc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d004      	beq.n	8002d18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a2d      	ldr	r2, [pc, #180]	@ (8002dc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d108      	bne.n	8002d2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002d1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a1e      	ldr	r2, [pc, #120]	@ (8002dc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d01d      	beq.n	8002d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d56:	d018      	beq.n	8002d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a1b      	ldr	r2, [pc, #108]	@ (8002dcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d013      	beq.n	8002d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a1a      	ldr	r2, [pc, #104]	@ (8002dd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d00e      	beq.n	8002d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a18      	ldr	r2, [pc, #96]	@ (8002dd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d009      	beq.n	8002d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a13      	ldr	r2, [pc, #76]	@ (8002dc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d004      	beq.n	8002d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a14      	ldr	r2, [pc, #80]	@ (8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d10c      	bne.n	8002da4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40012c00 	.word	0x40012c00
 8002dc8:	40013400 	.word	0x40013400
 8002dcc:	40000400 	.word	0x40000400
 8002dd0:	40000800 	.word	0x40000800
 8002dd4:	40000c00 	.word	0x40000c00
 8002dd8:	40014000 	.word	0x40014000

08002ddc <std>:
 8002ddc:	2300      	movs	r3, #0
 8002dde:	b510      	push	{r4, lr}
 8002de0:	4604      	mov	r4, r0
 8002de2:	e9c0 3300 	strd	r3, r3, [r0]
 8002de6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dea:	6083      	str	r3, [r0, #8]
 8002dec:	8181      	strh	r1, [r0, #12]
 8002dee:	6643      	str	r3, [r0, #100]	@ 0x64
 8002df0:	81c2      	strh	r2, [r0, #14]
 8002df2:	6183      	str	r3, [r0, #24]
 8002df4:	4619      	mov	r1, r3
 8002df6:	2208      	movs	r2, #8
 8002df8:	305c      	adds	r0, #92	@ 0x5c
 8002dfa:	f000 f906 	bl	800300a <memset>
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002e34 <std+0x58>)
 8002e00:	6263      	str	r3, [r4, #36]	@ 0x24
 8002e02:	4b0d      	ldr	r3, [pc, #52]	@ (8002e38 <std+0x5c>)
 8002e04:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002e06:	4b0d      	ldr	r3, [pc, #52]	@ (8002e3c <std+0x60>)
 8002e08:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e40 <std+0x64>)
 8002e0c:	6323      	str	r3, [r4, #48]	@ 0x30
 8002e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e44 <std+0x68>)
 8002e10:	6224      	str	r4, [r4, #32]
 8002e12:	429c      	cmp	r4, r3
 8002e14:	d006      	beq.n	8002e24 <std+0x48>
 8002e16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002e1a:	4294      	cmp	r4, r2
 8002e1c:	d002      	beq.n	8002e24 <std+0x48>
 8002e1e:	33d0      	adds	r3, #208	@ 0xd0
 8002e20:	429c      	cmp	r4, r3
 8002e22:	d105      	bne.n	8002e30 <std+0x54>
 8002e24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e2c:	f000 b966 	b.w	80030fc <__retarget_lock_init_recursive>
 8002e30:	bd10      	pop	{r4, pc}
 8002e32:	bf00      	nop
 8002e34:	08002f85 	.word	0x08002f85
 8002e38:	08002fa7 	.word	0x08002fa7
 8002e3c:	08002fdf 	.word	0x08002fdf
 8002e40:	08003003 	.word	0x08003003
 8002e44:	200000d8 	.word	0x200000d8

08002e48 <stdio_exit_handler>:
 8002e48:	4a02      	ldr	r2, [pc, #8]	@ (8002e54 <stdio_exit_handler+0xc>)
 8002e4a:	4903      	ldr	r1, [pc, #12]	@ (8002e58 <stdio_exit_handler+0x10>)
 8002e4c:	4803      	ldr	r0, [pc, #12]	@ (8002e5c <stdio_exit_handler+0x14>)
 8002e4e:	f000 b869 	b.w	8002f24 <_fwalk_sglue>
 8002e52:	bf00      	nop
 8002e54:	2000000c 	.word	0x2000000c
 8002e58:	0800399d 	.word	0x0800399d
 8002e5c:	2000001c 	.word	0x2000001c

08002e60 <cleanup_stdio>:
 8002e60:	6841      	ldr	r1, [r0, #4]
 8002e62:	4b0c      	ldr	r3, [pc, #48]	@ (8002e94 <cleanup_stdio+0x34>)
 8002e64:	4299      	cmp	r1, r3
 8002e66:	b510      	push	{r4, lr}
 8002e68:	4604      	mov	r4, r0
 8002e6a:	d001      	beq.n	8002e70 <cleanup_stdio+0x10>
 8002e6c:	f000 fd96 	bl	800399c <_fflush_r>
 8002e70:	68a1      	ldr	r1, [r4, #8]
 8002e72:	4b09      	ldr	r3, [pc, #36]	@ (8002e98 <cleanup_stdio+0x38>)
 8002e74:	4299      	cmp	r1, r3
 8002e76:	d002      	beq.n	8002e7e <cleanup_stdio+0x1e>
 8002e78:	4620      	mov	r0, r4
 8002e7a:	f000 fd8f 	bl	800399c <_fflush_r>
 8002e7e:	68e1      	ldr	r1, [r4, #12]
 8002e80:	4b06      	ldr	r3, [pc, #24]	@ (8002e9c <cleanup_stdio+0x3c>)
 8002e82:	4299      	cmp	r1, r3
 8002e84:	d004      	beq.n	8002e90 <cleanup_stdio+0x30>
 8002e86:	4620      	mov	r0, r4
 8002e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e8c:	f000 bd86 	b.w	800399c <_fflush_r>
 8002e90:	bd10      	pop	{r4, pc}
 8002e92:	bf00      	nop
 8002e94:	200000d8 	.word	0x200000d8
 8002e98:	20000140 	.word	0x20000140
 8002e9c:	200001a8 	.word	0x200001a8

08002ea0 <global_stdio_init.part.0>:
 8002ea0:	b510      	push	{r4, lr}
 8002ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed0 <global_stdio_init.part.0+0x30>)
 8002ea4:	4c0b      	ldr	r4, [pc, #44]	@ (8002ed4 <global_stdio_init.part.0+0x34>)
 8002ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8002ed8 <global_stdio_init.part.0+0x38>)
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	4620      	mov	r0, r4
 8002eac:	2200      	movs	r2, #0
 8002eae:	2104      	movs	r1, #4
 8002eb0:	f7ff ff94 	bl	8002ddc <std>
 8002eb4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002eb8:	2201      	movs	r2, #1
 8002eba:	2109      	movs	r1, #9
 8002ebc:	f7ff ff8e 	bl	8002ddc <std>
 8002ec0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eca:	2112      	movs	r1, #18
 8002ecc:	f7ff bf86 	b.w	8002ddc <std>
 8002ed0:	20000210 	.word	0x20000210
 8002ed4:	200000d8 	.word	0x200000d8
 8002ed8:	08002e49 	.word	0x08002e49

08002edc <__sfp_lock_acquire>:
 8002edc:	4801      	ldr	r0, [pc, #4]	@ (8002ee4 <__sfp_lock_acquire+0x8>)
 8002ede:	f000 b90e 	b.w	80030fe <__retarget_lock_acquire_recursive>
 8002ee2:	bf00      	nop
 8002ee4:	20000219 	.word	0x20000219

08002ee8 <__sfp_lock_release>:
 8002ee8:	4801      	ldr	r0, [pc, #4]	@ (8002ef0 <__sfp_lock_release+0x8>)
 8002eea:	f000 b909 	b.w	8003100 <__retarget_lock_release_recursive>
 8002eee:	bf00      	nop
 8002ef0:	20000219 	.word	0x20000219

08002ef4 <__sinit>:
 8002ef4:	b510      	push	{r4, lr}
 8002ef6:	4604      	mov	r4, r0
 8002ef8:	f7ff fff0 	bl	8002edc <__sfp_lock_acquire>
 8002efc:	6a23      	ldr	r3, [r4, #32]
 8002efe:	b11b      	cbz	r3, 8002f08 <__sinit+0x14>
 8002f00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f04:	f7ff bff0 	b.w	8002ee8 <__sfp_lock_release>
 8002f08:	4b04      	ldr	r3, [pc, #16]	@ (8002f1c <__sinit+0x28>)
 8002f0a:	6223      	str	r3, [r4, #32]
 8002f0c:	4b04      	ldr	r3, [pc, #16]	@ (8002f20 <__sinit+0x2c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1f5      	bne.n	8002f00 <__sinit+0xc>
 8002f14:	f7ff ffc4 	bl	8002ea0 <global_stdio_init.part.0>
 8002f18:	e7f2      	b.n	8002f00 <__sinit+0xc>
 8002f1a:	bf00      	nop
 8002f1c:	08002e61 	.word	0x08002e61
 8002f20:	20000210 	.word	0x20000210

08002f24 <_fwalk_sglue>:
 8002f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f28:	4607      	mov	r7, r0
 8002f2a:	4688      	mov	r8, r1
 8002f2c:	4614      	mov	r4, r2
 8002f2e:	2600      	movs	r6, #0
 8002f30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f34:	f1b9 0901 	subs.w	r9, r9, #1
 8002f38:	d505      	bpl.n	8002f46 <_fwalk_sglue+0x22>
 8002f3a:	6824      	ldr	r4, [r4, #0]
 8002f3c:	2c00      	cmp	r4, #0
 8002f3e:	d1f7      	bne.n	8002f30 <_fwalk_sglue+0xc>
 8002f40:	4630      	mov	r0, r6
 8002f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f46:	89ab      	ldrh	r3, [r5, #12]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d907      	bls.n	8002f5c <_fwalk_sglue+0x38>
 8002f4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f50:	3301      	adds	r3, #1
 8002f52:	d003      	beq.n	8002f5c <_fwalk_sglue+0x38>
 8002f54:	4629      	mov	r1, r5
 8002f56:	4638      	mov	r0, r7
 8002f58:	47c0      	blx	r8
 8002f5a:	4306      	orrs	r6, r0
 8002f5c:	3568      	adds	r5, #104	@ 0x68
 8002f5e:	e7e9      	b.n	8002f34 <_fwalk_sglue+0x10>

08002f60 <iprintf>:
 8002f60:	b40f      	push	{r0, r1, r2, r3}
 8002f62:	b507      	push	{r0, r1, r2, lr}
 8002f64:	4906      	ldr	r1, [pc, #24]	@ (8002f80 <iprintf+0x20>)
 8002f66:	ab04      	add	r3, sp, #16
 8002f68:	6808      	ldr	r0, [r1, #0]
 8002f6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f6e:	6881      	ldr	r1, [r0, #8]
 8002f70:	9301      	str	r3, [sp, #4]
 8002f72:	f000 f9e9 	bl	8003348 <_vfiprintf_r>
 8002f76:	b003      	add	sp, #12
 8002f78:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f7c:	b004      	add	sp, #16
 8002f7e:	4770      	bx	lr
 8002f80:	20000018 	.word	0x20000018

08002f84 <__sread>:
 8002f84:	b510      	push	{r4, lr}
 8002f86:	460c      	mov	r4, r1
 8002f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f8c:	f000 f868 	bl	8003060 <_read_r>
 8002f90:	2800      	cmp	r0, #0
 8002f92:	bfab      	itete	ge
 8002f94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002f96:	89a3      	ldrhlt	r3, [r4, #12]
 8002f98:	181b      	addge	r3, r3, r0
 8002f9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002f9e:	bfac      	ite	ge
 8002fa0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002fa2:	81a3      	strhlt	r3, [r4, #12]
 8002fa4:	bd10      	pop	{r4, pc}

08002fa6 <__swrite>:
 8002fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002faa:	461f      	mov	r7, r3
 8002fac:	898b      	ldrh	r3, [r1, #12]
 8002fae:	05db      	lsls	r3, r3, #23
 8002fb0:	4605      	mov	r5, r0
 8002fb2:	460c      	mov	r4, r1
 8002fb4:	4616      	mov	r6, r2
 8002fb6:	d505      	bpl.n	8002fc4 <__swrite+0x1e>
 8002fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f000 f83c 	bl	800303c <_lseek_r>
 8002fc4:	89a3      	ldrh	r3, [r4, #12]
 8002fc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002fce:	81a3      	strh	r3, [r4, #12]
 8002fd0:	4632      	mov	r2, r6
 8002fd2:	463b      	mov	r3, r7
 8002fd4:	4628      	mov	r0, r5
 8002fd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fda:	f000 b853 	b.w	8003084 <_write_r>

08002fde <__sseek>:
 8002fde:	b510      	push	{r4, lr}
 8002fe0:	460c      	mov	r4, r1
 8002fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fe6:	f000 f829 	bl	800303c <_lseek_r>
 8002fea:	1c43      	adds	r3, r0, #1
 8002fec:	89a3      	ldrh	r3, [r4, #12]
 8002fee:	bf15      	itete	ne
 8002ff0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002ff2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002ff6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002ffa:	81a3      	strheq	r3, [r4, #12]
 8002ffc:	bf18      	it	ne
 8002ffe:	81a3      	strhne	r3, [r4, #12]
 8003000:	bd10      	pop	{r4, pc}

08003002 <__sclose>:
 8003002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003006:	f000 b809 	b.w	800301c <_close_r>

0800300a <memset>:
 800300a:	4402      	add	r2, r0
 800300c:	4603      	mov	r3, r0
 800300e:	4293      	cmp	r3, r2
 8003010:	d100      	bne.n	8003014 <memset+0xa>
 8003012:	4770      	bx	lr
 8003014:	f803 1b01 	strb.w	r1, [r3], #1
 8003018:	e7f9      	b.n	800300e <memset+0x4>
	...

0800301c <_close_r>:
 800301c:	b538      	push	{r3, r4, r5, lr}
 800301e:	4d06      	ldr	r5, [pc, #24]	@ (8003038 <_close_r+0x1c>)
 8003020:	2300      	movs	r3, #0
 8003022:	4604      	mov	r4, r0
 8003024:	4608      	mov	r0, r1
 8003026:	602b      	str	r3, [r5, #0]
 8003028:	f7fd fc8a 	bl	8000940 <_close>
 800302c:	1c43      	adds	r3, r0, #1
 800302e:	d102      	bne.n	8003036 <_close_r+0x1a>
 8003030:	682b      	ldr	r3, [r5, #0]
 8003032:	b103      	cbz	r3, 8003036 <_close_r+0x1a>
 8003034:	6023      	str	r3, [r4, #0]
 8003036:	bd38      	pop	{r3, r4, r5, pc}
 8003038:	20000214 	.word	0x20000214

0800303c <_lseek_r>:
 800303c:	b538      	push	{r3, r4, r5, lr}
 800303e:	4d07      	ldr	r5, [pc, #28]	@ (800305c <_lseek_r+0x20>)
 8003040:	4604      	mov	r4, r0
 8003042:	4608      	mov	r0, r1
 8003044:	4611      	mov	r1, r2
 8003046:	2200      	movs	r2, #0
 8003048:	602a      	str	r2, [r5, #0]
 800304a:	461a      	mov	r2, r3
 800304c:	f7fd fc9f 	bl	800098e <_lseek>
 8003050:	1c43      	adds	r3, r0, #1
 8003052:	d102      	bne.n	800305a <_lseek_r+0x1e>
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	b103      	cbz	r3, 800305a <_lseek_r+0x1e>
 8003058:	6023      	str	r3, [r4, #0]
 800305a:	bd38      	pop	{r3, r4, r5, pc}
 800305c:	20000214 	.word	0x20000214

08003060 <_read_r>:
 8003060:	b538      	push	{r3, r4, r5, lr}
 8003062:	4d07      	ldr	r5, [pc, #28]	@ (8003080 <_read_r+0x20>)
 8003064:	4604      	mov	r4, r0
 8003066:	4608      	mov	r0, r1
 8003068:	4611      	mov	r1, r2
 800306a:	2200      	movs	r2, #0
 800306c:	602a      	str	r2, [r5, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	f7fd fc2d 	bl	80008ce <_read>
 8003074:	1c43      	adds	r3, r0, #1
 8003076:	d102      	bne.n	800307e <_read_r+0x1e>
 8003078:	682b      	ldr	r3, [r5, #0]
 800307a:	b103      	cbz	r3, 800307e <_read_r+0x1e>
 800307c:	6023      	str	r3, [r4, #0]
 800307e:	bd38      	pop	{r3, r4, r5, pc}
 8003080:	20000214 	.word	0x20000214

08003084 <_write_r>:
 8003084:	b538      	push	{r3, r4, r5, lr}
 8003086:	4d07      	ldr	r5, [pc, #28]	@ (80030a4 <_write_r+0x20>)
 8003088:	4604      	mov	r4, r0
 800308a:	4608      	mov	r0, r1
 800308c:	4611      	mov	r1, r2
 800308e:	2200      	movs	r2, #0
 8003090:	602a      	str	r2, [r5, #0]
 8003092:	461a      	mov	r2, r3
 8003094:	f7fd fc38 	bl	8000908 <_write>
 8003098:	1c43      	adds	r3, r0, #1
 800309a:	d102      	bne.n	80030a2 <_write_r+0x1e>
 800309c:	682b      	ldr	r3, [r5, #0]
 800309e:	b103      	cbz	r3, 80030a2 <_write_r+0x1e>
 80030a0:	6023      	str	r3, [r4, #0]
 80030a2:	bd38      	pop	{r3, r4, r5, pc}
 80030a4:	20000214 	.word	0x20000214

080030a8 <__errno>:
 80030a8:	4b01      	ldr	r3, [pc, #4]	@ (80030b0 <__errno+0x8>)
 80030aa:	6818      	ldr	r0, [r3, #0]
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	20000018 	.word	0x20000018

080030b4 <__libc_init_array>:
 80030b4:	b570      	push	{r4, r5, r6, lr}
 80030b6:	4d0d      	ldr	r5, [pc, #52]	@ (80030ec <__libc_init_array+0x38>)
 80030b8:	4c0d      	ldr	r4, [pc, #52]	@ (80030f0 <__libc_init_array+0x3c>)
 80030ba:	1b64      	subs	r4, r4, r5
 80030bc:	10a4      	asrs	r4, r4, #2
 80030be:	2600      	movs	r6, #0
 80030c0:	42a6      	cmp	r6, r4
 80030c2:	d109      	bne.n	80030d8 <__libc_init_array+0x24>
 80030c4:	4d0b      	ldr	r5, [pc, #44]	@ (80030f4 <__libc_init_array+0x40>)
 80030c6:	4c0c      	ldr	r4, [pc, #48]	@ (80030f8 <__libc_init_array+0x44>)
 80030c8:	f000 fdb8 	bl	8003c3c <_init>
 80030cc:	1b64      	subs	r4, r4, r5
 80030ce:	10a4      	asrs	r4, r4, #2
 80030d0:	2600      	movs	r6, #0
 80030d2:	42a6      	cmp	r6, r4
 80030d4:	d105      	bne.n	80030e2 <__libc_init_array+0x2e>
 80030d6:	bd70      	pop	{r4, r5, r6, pc}
 80030d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80030dc:	4798      	blx	r3
 80030de:	3601      	adds	r6, #1
 80030e0:	e7ee      	b.n	80030c0 <__libc_init_array+0xc>
 80030e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80030e6:	4798      	blx	r3
 80030e8:	3601      	adds	r6, #1
 80030ea:	e7f2      	b.n	80030d2 <__libc_init_array+0x1e>
 80030ec:	08003d10 	.word	0x08003d10
 80030f0:	08003d10 	.word	0x08003d10
 80030f4:	08003d10 	.word	0x08003d10
 80030f8:	08003d14 	.word	0x08003d14

080030fc <__retarget_lock_init_recursive>:
 80030fc:	4770      	bx	lr

080030fe <__retarget_lock_acquire_recursive>:
 80030fe:	4770      	bx	lr

08003100 <__retarget_lock_release_recursive>:
 8003100:	4770      	bx	lr
	...

08003104 <_free_r>:
 8003104:	b538      	push	{r3, r4, r5, lr}
 8003106:	4605      	mov	r5, r0
 8003108:	2900      	cmp	r1, #0
 800310a:	d041      	beq.n	8003190 <_free_r+0x8c>
 800310c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003110:	1f0c      	subs	r4, r1, #4
 8003112:	2b00      	cmp	r3, #0
 8003114:	bfb8      	it	lt
 8003116:	18e4      	addlt	r4, r4, r3
 8003118:	f000 f8e0 	bl	80032dc <__malloc_lock>
 800311c:	4a1d      	ldr	r2, [pc, #116]	@ (8003194 <_free_r+0x90>)
 800311e:	6813      	ldr	r3, [r2, #0]
 8003120:	b933      	cbnz	r3, 8003130 <_free_r+0x2c>
 8003122:	6063      	str	r3, [r4, #4]
 8003124:	6014      	str	r4, [r2, #0]
 8003126:	4628      	mov	r0, r5
 8003128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800312c:	f000 b8dc 	b.w	80032e8 <__malloc_unlock>
 8003130:	42a3      	cmp	r3, r4
 8003132:	d908      	bls.n	8003146 <_free_r+0x42>
 8003134:	6820      	ldr	r0, [r4, #0]
 8003136:	1821      	adds	r1, r4, r0
 8003138:	428b      	cmp	r3, r1
 800313a:	bf01      	itttt	eq
 800313c:	6819      	ldreq	r1, [r3, #0]
 800313e:	685b      	ldreq	r3, [r3, #4]
 8003140:	1809      	addeq	r1, r1, r0
 8003142:	6021      	streq	r1, [r4, #0]
 8003144:	e7ed      	b.n	8003122 <_free_r+0x1e>
 8003146:	461a      	mov	r2, r3
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	b10b      	cbz	r3, 8003150 <_free_r+0x4c>
 800314c:	42a3      	cmp	r3, r4
 800314e:	d9fa      	bls.n	8003146 <_free_r+0x42>
 8003150:	6811      	ldr	r1, [r2, #0]
 8003152:	1850      	adds	r0, r2, r1
 8003154:	42a0      	cmp	r0, r4
 8003156:	d10b      	bne.n	8003170 <_free_r+0x6c>
 8003158:	6820      	ldr	r0, [r4, #0]
 800315a:	4401      	add	r1, r0
 800315c:	1850      	adds	r0, r2, r1
 800315e:	4283      	cmp	r3, r0
 8003160:	6011      	str	r1, [r2, #0]
 8003162:	d1e0      	bne.n	8003126 <_free_r+0x22>
 8003164:	6818      	ldr	r0, [r3, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	6053      	str	r3, [r2, #4]
 800316a:	4408      	add	r0, r1
 800316c:	6010      	str	r0, [r2, #0]
 800316e:	e7da      	b.n	8003126 <_free_r+0x22>
 8003170:	d902      	bls.n	8003178 <_free_r+0x74>
 8003172:	230c      	movs	r3, #12
 8003174:	602b      	str	r3, [r5, #0]
 8003176:	e7d6      	b.n	8003126 <_free_r+0x22>
 8003178:	6820      	ldr	r0, [r4, #0]
 800317a:	1821      	adds	r1, r4, r0
 800317c:	428b      	cmp	r3, r1
 800317e:	bf04      	itt	eq
 8003180:	6819      	ldreq	r1, [r3, #0]
 8003182:	685b      	ldreq	r3, [r3, #4]
 8003184:	6063      	str	r3, [r4, #4]
 8003186:	bf04      	itt	eq
 8003188:	1809      	addeq	r1, r1, r0
 800318a:	6021      	streq	r1, [r4, #0]
 800318c:	6054      	str	r4, [r2, #4]
 800318e:	e7ca      	b.n	8003126 <_free_r+0x22>
 8003190:	bd38      	pop	{r3, r4, r5, pc}
 8003192:	bf00      	nop
 8003194:	20000220 	.word	0x20000220

08003198 <sbrk_aligned>:
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	4e0f      	ldr	r6, [pc, #60]	@ (80031d8 <sbrk_aligned+0x40>)
 800319c:	460c      	mov	r4, r1
 800319e:	6831      	ldr	r1, [r6, #0]
 80031a0:	4605      	mov	r5, r0
 80031a2:	b911      	cbnz	r1, 80031aa <sbrk_aligned+0x12>
 80031a4:	f000 fcb6 	bl	8003b14 <_sbrk_r>
 80031a8:	6030      	str	r0, [r6, #0]
 80031aa:	4621      	mov	r1, r4
 80031ac:	4628      	mov	r0, r5
 80031ae:	f000 fcb1 	bl	8003b14 <_sbrk_r>
 80031b2:	1c43      	adds	r3, r0, #1
 80031b4:	d103      	bne.n	80031be <sbrk_aligned+0x26>
 80031b6:	f04f 34ff 	mov.w	r4, #4294967295
 80031ba:	4620      	mov	r0, r4
 80031bc:	bd70      	pop	{r4, r5, r6, pc}
 80031be:	1cc4      	adds	r4, r0, #3
 80031c0:	f024 0403 	bic.w	r4, r4, #3
 80031c4:	42a0      	cmp	r0, r4
 80031c6:	d0f8      	beq.n	80031ba <sbrk_aligned+0x22>
 80031c8:	1a21      	subs	r1, r4, r0
 80031ca:	4628      	mov	r0, r5
 80031cc:	f000 fca2 	bl	8003b14 <_sbrk_r>
 80031d0:	3001      	adds	r0, #1
 80031d2:	d1f2      	bne.n	80031ba <sbrk_aligned+0x22>
 80031d4:	e7ef      	b.n	80031b6 <sbrk_aligned+0x1e>
 80031d6:	bf00      	nop
 80031d8:	2000021c 	.word	0x2000021c

080031dc <_malloc_r>:
 80031dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031e0:	1ccd      	adds	r5, r1, #3
 80031e2:	f025 0503 	bic.w	r5, r5, #3
 80031e6:	3508      	adds	r5, #8
 80031e8:	2d0c      	cmp	r5, #12
 80031ea:	bf38      	it	cc
 80031ec:	250c      	movcc	r5, #12
 80031ee:	2d00      	cmp	r5, #0
 80031f0:	4606      	mov	r6, r0
 80031f2:	db01      	blt.n	80031f8 <_malloc_r+0x1c>
 80031f4:	42a9      	cmp	r1, r5
 80031f6:	d904      	bls.n	8003202 <_malloc_r+0x26>
 80031f8:	230c      	movs	r3, #12
 80031fa:	6033      	str	r3, [r6, #0]
 80031fc:	2000      	movs	r0, #0
 80031fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003202:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80032d8 <_malloc_r+0xfc>
 8003206:	f000 f869 	bl	80032dc <__malloc_lock>
 800320a:	f8d8 3000 	ldr.w	r3, [r8]
 800320e:	461c      	mov	r4, r3
 8003210:	bb44      	cbnz	r4, 8003264 <_malloc_r+0x88>
 8003212:	4629      	mov	r1, r5
 8003214:	4630      	mov	r0, r6
 8003216:	f7ff ffbf 	bl	8003198 <sbrk_aligned>
 800321a:	1c43      	adds	r3, r0, #1
 800321c:	4604      	mov	r4, r0
 800321e:	d158      	bne.n	80032d2 <_malloc_r+0xf6>
 8003220:	f8d8 4000 	ldr.w	r4, [r8]
 8003224:	4627      	mov	r7, r4
 8003226:	2f00      	cmp	r7, #0
 8003228:	d143      	bne.n	80032b2 <_malloc_r+0xd6>
 800322a:	2c00      	cmp	r4, #0
 800322c:	d04b      	beq.n	80032c6 <_malloc_r+0xea>
 800322e:	6823      	ldr	r3, [r4, #0]
 8003230:	4639      	mov	r1, r7
 8003232:	4630      	mov	r0, r6
 8003234:	eb04 0903 	add.w	r9, r4, r3
 8003238:	f000 fc6c 	bl	8003b14 <_sbrk_r>
 800323c:	4581      	cmp	r9, r0
 800323e:	d142      	bne.n	80032c6 <_malloc_r+0xea>
 8003240:	6821      	ldr	r1, [r4, #0]
 8003242:	1a6d      	subs	r5, r5, r1
 8003244:	4629      	mov	r1, r5
 8003246:	4630      	mov	r0, r6
 8003248:	f7ff ffa6 	bl	8003198 <sbrk_aligned>
 800324c:	3001      	adds	r0, #1
 800324e:	d03a      	beq.n	80032c6 <_malloc_r+0xea>
 8003250:	6823      	ldr	r3, [r4, #0]
 8003252:	442b      	add	r3, r5
 8003254:	6023      	str	r3, [r4, #0]
 8003256:	f8d8 3000 	ldr.w	r3, [r8]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	bb62      	cbnz	r2, 80032b8 <_malloc_r+0xdc>
 800325e:	f8c8 7000 	str.w	r7, [r8]
 8003262:	e00f      	b.n	8003284 <_malloc_r+0xa8>
 8003264:	6822      	ldr	r2, [r4, #0]
 8003266:	1b52      	subs	r2, r2, r5
 8003268:	d420      	bmi.n	80032ac <_malloc_r+0xd0>
 800326a:	2a0b      	cmp	r2, #11
 800326c:	d917      	bls.n	800329e <_malloc_r+0xc2>
 800326e:	1961      	adds	r1, r4, r5
 8003270:	42a3      	cmp	r3, r4
 8003272:	6025      	str	r5, [r4, #0]
 8003274:	bf18      	it	ne
 8003276:	6059      	strne	r1, [r3, #4]
 8003278:	6863      	ldr	r3, [r4, #4]
 800327a:	bf08      	it	eq
 800327c:	f8c8 1000 	streq.w	r1, [r8]
 8003280:	5162      	str	r2, [r4, r5]
 8003282:	604b      	str	r3, [r1, #4]
 8003284:	4630      	mov	r0, r6
 8003286:	f000 f82f 	bl	80032e8 <__malloc_unlock>
 800328a:	f104 000b 	add.w	r0, r4, #11
 800328e:	1d23      	adds	r3, r4, #4
 8003290:	f020 0007 	bic.w	r0, r0, #7
 8003294:	1ac2      	subs	r2, r0, r3
 8003296:	bf1c      	itt	ne
 8003298:	1a1b      	subne	r3, r3, r0
 800329a:	50a3      	strne	r3, [r4, r2]
 800329c:	e7af      	b.n	80031fe <_malloc_r+0x22>
 800329e:	6862      	ldr	r2, [r4, #4]
 80032a0:	42a3      	cmp	r3, r4
 80032a2:	bf0c      	ite	eq
 80032a4:	f8c8 2000 	streq.w	r2, [r8]
 80032a8:	605a      	strne	r2, [r3, #4]
 80032aa:	e7eb      	b.n	8003284 <_malloc_r+0xa8>
 80032ac:	4623      	mov	r3, r4
 80032ae:	6864      	ldr	r4, [r4, #4]
 80032b0:	e7ae      	b.n	8003210 <_malloc_r+0x34>
 80032b2:	463c      	mov	r4, r7
 80032b4:	687f      	ldr	r7, [r7, #4]
 80032b6:	e7b6      	b.n	8003226 <_malloc_r+0x4a>
 80032b8:	461a      	mov	r2, r3
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	42a3      	cmp	r3, r4
 80032be:	d1fb      	bne.n	80032b8 <_malloc_r+0xdc>
 80032c0:	2300      	movs	r3, #0
 80032c2:	6053      	str	r3, [r2, #4]
 80032c4:	e7de      	b.n	8003284 <_malloc_r+0xa8>
 80032c6:	230c      	movs	r3, #12
 80032c8:	6033      	str	r3, [r6, #0]
 80032ca:	4630      	mov	r0, r6
 80032cc:	f000 f80c 	bl	80032e8 <__malloc_unlock>
 80032d0:	e794      	b.n	80031fc <_malloc_r+0x20>
 80032d2:	6005      	str	r5, [r0, #0]
 80032d4:	e7d6      	b.n	8003284 <_malloc_r+0xa8>
 80032d6:	bf00      	nop
 80032d8:	20000220 	.word	0x20000220

080032dc <__malloc_lock>:
 80032dc:	4801      	ldr	r0, [pc, #4]	@ (80032e4 <__malloc_lock+0x8>)
 80032de:	f7ff bf0e 	b.w	80030fe <__retarget_lock_acquire_recursive>
 80032e2:	bf00      	nop
 80032e4:	20000218 	.word	0x20000218

080032e8 <__malloc_unlock>:
 80032e8:	4801      	ldr	r0, [pc, #4]	@ (80032f0 <__malloc_unlock+0x8>)
 80032ea:	f7ff bf09 	b.w	8003100 <__retarget_lock_release_recursive>
 80032ee:	bf00      	nop
 80032f0:	20000218 	.word	0x20000218

080032f4 <__sfputc_r>:
 80032f4:	6893      	ldr	r3, [r2, #8]
 80032f6:	3b01      	subs	r3, #1
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	b410      	push	{r4}
 80032fc:	6093      	str	r3, [r2, #8]
 80032fe:	da08      	bge.n	8003312 <__sfputc_r+0x1e>
 8003300:	6994      	ldr	r4, [r2, #24]
 8003302:	42a3      	cmp	r3, r4
 8003304:	db01      	blt.n	800330a <__sfputc_r+0x16>
 8003306:	290a      	cmp	r1, #10
 8003308:	d103      	bne.n	8003312 <__sfputc_r+0x1e>
 800330a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800330e:	f000 bb6d 	b.w	80039ec <__swbuf_r>
 8003312:	6813      	ldr	r3, [r2, #0]
 8003314:	1c58      	adds	r0, r3, #1
 8003316:	6010      	str	r0, [r2, #0]
 8003318:	7019      	strb	r1, [r3, #0]
 800331a:	4608      	mov	r0, r1
 800331c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003320:	4770      	bx	lr

08003322 <__sfputs_r>:
 8003322:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003324:	4606      	mov	r6, r0
 8003326:	460f      	mov	r7, r1
 8003328:	4614      	mov	r4, r2
 800332a:	18d5      	adds	r5, r2, r3
 800332c:	42ac      	cmp	r4, r5
 800332e:	d101      	bne.n	8003334 <__sfputs_r+0x12>
 8003330:	2000      	movs	r0, #0
 8003332:	e007      	b.n	8003344 <__sfputs_r+0x22>
 8003334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003338:	463a      	mov	r2, r7
 800333a:	4630      	mov	r0, r6
 800333c:	f7ff ffda 	bl	80032f4 <__sfputc_r>
 8003340:	1c43      	adds	r3, r0, #1
 8003342:	d1f3      	bne.n	800332c <__sfputs_r+0xa>
 8003344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003348 <_vfiprintf_r>:
 8003348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800334c:	460d      	mov	r5, r1
 800334e:	b09d      	sub	sp, #116	@ 0x74
 8003350:	4614      	mov	r4, r2
 8003352:	4698      	mov	r8, r3
 8003354:	4606      	mov	r6, r0
 8003356:	b118      	cbz	r0, 8003360 <_vfiprintf_r+0x18>
 8003358:	6a03      	ldr	r3, [r0, #32]
 800335a:	b90b      	cbnz	r3, 8003360 <_vfiprintf_r+0x18>
 800335c:	f7ff fdca 	bl	8002ef4 <__sinit>
 8003360:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003362:	07d9      	lsls	r1, r3, #31
 8003364:	d405      	bmi.n	8003372 <_vfiprintf_r+0x2a>
 8003366:	89ab      	ldrh	r3, [r5, #12]
 8003368:	059a      	lsls	r2, r3, #22
 800336a:	d402      	bmi.n	8003372 <_vfiprintf_r+0x2a>
 800336c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800336e:	f7ff fec6 	bl	80030fe <__retarget_lock_acquire_recursive>
 8003372:	89ab      	ldrh	r3, [r5, #12]
 8003374:	071b      	lsls	r3, r3, #28
 8003376:	d501      	bpl.n	800337c <_vfiprintf_r+0x34>
 8003378:	692b      	ldr	r3, [r5, #16]
 800337a:	b99b      	cbnz	r3, 80033a4 <_vfiprintf_r+0x5c>
 800337c:	4629      	mov	r1, r5
 800337e:	4630      	mov	r0, r6
 8003380:	f000 fb72 	bl	8003a68 <__swsetup_r>
 8003384:	b170      	cbz	r0, 80033a4 <_vfiprintf_r+0x5c>
 8003386:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003388:	07dc      	lsls	r4, r3, #31
 800338a:	d504      	bpl.n	8003396 <_vfiprintf_r+0x4e>
 800338c:	f04f 30ff 	mov.w	r0, #4294967295
 8003390:	b01d      	add	sp, #116	@ 0x74
 8003392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003396:	89ab      	ldrh	r3, [r5, #12]
 8003398:	0598      	lsls	r0, r3, #22
 800339a:	d4f7      	bmi.n	800338c <_vfiprintf_r+0x44>
 800339c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800339e:	f7ff feaf 	bl	8003100 <__retarget_lock_release_recursive>
 80033a2:	e7f3      	b.n	800338c <_vfiprintf_r+0x44>
 80033a4:	2300      	movs	r3, #0
 80033a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80033a8:	2320      	movs	r3, #32
 80033aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80033ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80033b2:	2330      	movs	r3, #48	@ 0x30
 80033b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003564 <_vfiprintf_r+0x21c>
 80033b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80033bc:	f04f 0901 	mov.w	r9, #1
 80033c0:	4623      	mov	r3, r4
 80033c2:	469a      	mov	sl, r3
 80033c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033c8:	b10a      	cbz	r2, 80033ce <_vfiprintf_r+0x86>
 80033ca:	2a25      	cmp	r2, #37	@ 0x25
 80033cc:	d1f9      	bne.n	80033c2 <_vfiprintf_r+0x7a>
 80033ce:	ebba 0b04 	subs.w	fp, sl, r4
 80033d2:	d00b      	beq.n	80033ec <_vfiprintf_r+0xa4>
 80033d4:	465b      	mov	r3, fp
 80033d6:	4622      	mov	r2, r4
 80033d8:	4629      	mov	r1, r5
 80033da:	4630      	mov	r0, r6
 80033dc:	f7ff ffa1 	bl	8003322 <__sfputs_r>
 80033e0:	3001      	adds	r0, #1
 80033e2:	f000 80a7 	beq.w	8003534 <_vfiprintf_r+0x1ec>
 80033e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80033e8:	445a      	add	r2, fp
 80033ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80033ec:	f89a 3000 	ldrb.w	r3, [sl]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 809f 	beq.w	8003534 <_vfiprintf_r+0x1ec>
 80033f6:	2300      	movs	r3, #0
 80033f8:	f04f 32ff 	mov.w	r2, #4294967295
 80033fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003400:	f10a 0a01 	add.w	sl, sl, #1
 8003404:	9304      	str	r3, [sp, #16]
 8003406:	9307      	str	r3, [sp, #28]
 8003408:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800340c:	931a      	str	r3, [sp, #104]	@ 0x68
 800340e:	4654      	mov	r4, sl
 8003410:	2205      	movs	r2, #5
 8003412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003416:	4853      	ldr	r0, [pc, #332]	@ (8003564 <_vfiprintf_r+0x21c>)
 8003418:	f7fc feda 	bl	80001d0 <memchr>
 800341c:	9a04      	ldr	r2, [sp, #16]
 800341e:	b9d8      	cbnz	r0, 8003458 <_vfiprintf_r+0x110>
 8003420:	06d1      	lsls	r1, r2, #27
 8003422:	bf44      	itt	mi
 8003424:	2320      	movmi	r3, #32
 8003426:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800342a:	0713      	lsls	r3, r2, #28
 800342c:	bf44      	itt	mi
 800342e:	232b      	movmi	r3, #43	@ 0x2b
 8003430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003434:	f89a 3000 	ldrb.w	r3, [sl]
 8003438:	2b2a      	cmp	r3, #42	@ 0x2a
 800343a:	d015      	beq.n	8003468 <_vfiprintf_r+0x120>
 800343c:	9a07      	ldr	r2, [sp, #28]
 800343e:	4654      	mov	r4, sl
 8003440:	2000      	movs	r0, #0
 8003442:	f04f 0c0a 	mov.w	ip, #10
 8003446:	4621      	mov	r1, r4
 8003448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800344c:	3b30      	subs	r3, #48	@ 0x30
 800344e:	2b09      	cmp	r3, #9
 8003450:	d94b      	bls.n	80034ea <_vfiprintf_r+0x1a2>
 8003452:	b1b0      	cbz	r0, 8003482 <_vfiprintf_r+0x13a>
 8003454:	9207      	str	r2, [sp, #28]
 8003456:	e014      	b.n	8003482 <_vfiprintf_r+0x13a>
 8003458:	eba0 0308 	sub.w	r3, r0, r8
 800345c:	fa09 f303 	lsl.w	r3, r9, r3
 8003460:	4313      	orrs	r3, r2
 8003462:	9304      	str	r3, [sp, #16]
 8003464:	46a2      	mov	sl, r4
 8003466:	e7d2      	b.n	800340e <_vfiprintf_r+0xc6>
 8003468:	9b03      	ldr	r3, [sp, #12]
 800346a:	1d19      	adds	r1, r3, #4
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	9103      	str	r1, [sp, #12]
 8003470:	2b00      	cmp	r3, #0
 8003472:	bfbb      	ittet	lt
 8003474:	425b      	neglt	r3, r3
 8003476:	f042 0202 	orrlt.w	r2, r2, #2
 800347a:	9307      	strge	r3, [sp, #28]
 800347c:	9307      	strlt	r3, [sp, #28]
 800347e:	bfb8      	it	lt
 8003480:	9204      	strlt	r2, [sp, #16]
 8003482:	7823      	ldrb	r3, [r4, #0]
 8003484:	2b2e      	cmp	r3, #46	@ 0x2e
 8003486:	d10a      	bne.n	800349e <_vfiprintf_r+0x156>
 8003488:	7863      	ldrb	r3, [r4, #1]
 800348a:	2b2a      	cmp	r3, #42	@ 0x2a
 800348c:	d132      	bne.n	80034f4 <_vfiprintf_r+0x1ac>
 800348e:	9b03      	ldr	r3, [sp, #12]
 8003490:	1d1a      	adds	r2, r3, #4
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	9203      	str	r2, [sp, #12]
 8003496:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800349a:	3402      	adds	r4, #2
 800349c:	9305      	str	r3, [sp, #20]
 800349e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003574 <_vfiprintf_r+0x22c>
 80034a2:	7821      	ldrb	r1, [r4, #0]
 80034a4:	2203      	movs	r2, #3
 80034a6:	4650      	mov	r0, sl
 80034a8:	f7fc fe92 	bl	80001d0 <memchr>
 80034ac:	b138      	cbz	r0, 80034be <_vfiprintf_r+0x176>
 80034ae:	9b04      	ldr	r3, [sp, #16]
 80034b0:	eba0 000a 	sub.w	r0, r0, sl
 80034b4:	2240      	movs	r2, #64	@ 0x40
 80034b6:	4082      	lsls	r2, r0
 80034b8:	4313      	orrs	r3, r2
 80034ba:	3401      	adds	r4, #1
 80034bc:	9304      	str	r3, [sp, #16]
 80034be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034c2:	4829      	ldr	r0, [pc, #164]	@ (8003568 <_vfiprintf_r+0x220>)
 80034c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80034c8:	2206      	movs	r2, #6
 80034ca:	f7fc fe81 	bl	80001d0 <memchr>
 80034ce:	2800      	cmp	r0, #0
 80034d0:	d03f      	beq.n	8003552 <_vfiprintf_r+0x20a>
 80034d2:	4b26      	ldr	r3, [pc, #152]	@ (800356c <_vfiprintf_r+0x224>)
 80034d4:	bb1b      	cbnz	r3, 800351e <_vfiprintf_r+0x1d6>
 80034d6:	9b03      	ldr	r3, [sp, #12]
 80034d8:	3307      	adds	r3, #7
 80034da:	f023 0307 	bic.w	r3, r3, #7
 80034de:	3308      	adds	r3, #8
 80034e0:	9303      	str	r3, [sp, #12]
 80034e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034e4:	443b      	add	r3, r7
 80034e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80034e8:	e76a      	b.n	80033c0 <_vfiprintf_r+0x78>
 80034ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80034ee:	460c      	mov	r4, r1
 80034f0:	2001      	movs	r0, #1
 80034f2:	e7a8      	b.n	8003446 <_vfiprintf_r+0xfe>
 80034f4:	2300      	movs	r3, #0
 80034f6:	3401      	adds	r4, #1
 80034f8:	9305      	str	r3, [sp, #20]
 80034fa:	4619      	mov	r1, r3
 80034fc:	f04f 0c0a 	mov.w	ip, #10
 8003500:	4620      	mov	r0, r4
 8003502:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003506:	3a30      	subs	r2, #48	@ 0x30
 8003508:	2a09      	cmp	r2, #9
 800350a:	d903      	bls.n	8003514 <_vfiprintf_r+0x1cc>
 800350c:	2b00      	cmp	r3, #0
 800350e:	d0c6      	beq.n	800349e <_vfiprintf_r+0x156>
 8003510:	9105      	str	r1, [sp, #20]
 8003512:	e7c4      	b.n	800349e <_vfiprintf_r+0x156>
 8003514:	fb0c 2101 	mla	r1, ip, r1, r2
 8003518:	4604      	mov	r4, r0
 800351a:	2301      	movs	r3, #1
 800351c:	e7f0      	b.n	8003500 <_vfiprintf_r+0x1b8>
 800351e:	ab03      	add	r3, sp, #12
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	462a      	mov	r2, r5
 8003524:	4b12      	ldr	r3, [pc, #72]	@ (8003570 <_vfiprintf_r+0x228>)
 8003526:	a904      	add	r1, sp, #16
 8003528:	4630      	mov	r0, r6
 800352a:	f3af 8000 	nop.w
 800352e:	4607      	mov	r7, r0
 8003530:	1c78      	adds	r0, r7, #1
 8003532:	d1d6      	bne.n	80034e2 <_vfiprintf_r+0x19a>
 8003534:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003536:	07d9      	lsls	r1, r3, #31
 8003538:	d405      	bmi.n	8003546 <_vfiprintf_r+0x1fe>
 800353a:	89ab      	ldrh	r3, [r5, #12]
 800353c:	059a      	lsls	r2, r3, #22
 800353e:	d402      	bmi.n	8003546 <_vfiprintf_r+0x1fe>
 8003540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003542:	f7ff fddd 	bl	8003100 <__retarget_lock_release_recursive>
 8003546:	89ab      	ldrh	r3, [r5, #12]
 8003548:	065b      	lsls	r3, r3, #25
 800354a:	f53f af1f 	bmi.w	800338c <_vfiprintf_r+0x44>
 800354e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003550:	e71e      	b.n	8003390 <_vfiprintf_r+0x48>
 8003552:	ab03      	add	r3, sp, #12
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	462a      	mov	r2, r5
 8003558:	4b05      	ldr	r3, [pc, #20]	@ (8003570 <_vfiprintf_r+0x228>)
 800355a:	a904      	add	r1, sp, #16
 800355c:	4630      	mov	r0, r6
 800355e:	f000 f879 	bl	8003654 <_printf_i>
 8003562:	e7e4      	b.n	800352e <_vfiprintf_r+0x1e6>
 8003564:	08003cd4 	.word	0x08003cd4
 8003568:	08003cde 	.word	0x08003cde
 800356c:	00000000 	.word	0x00000000
 8003570:	08003323 	.word	0x08003323
 8003574:	08003cda 	.word	0x08003cda

08003578 <_printf_common>:
 8003578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800357c:	4616      	mov	r6, r2
 800357e:	4698      	mov	r8, r3
 8003580:	688a      	ldr	r2, [r1, #8]
 8003582:	690b      	ldr	r3, [r1, #16]
 8003584:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003588:	4293      	cmp	r3, r2
 800358a:	bfb8      	it	lt
 800358c:	4613      	movlt	r3, r2
 800358e:	6033      	str	r3, [r6, #0]
 8003590:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003594:	4607      	mov	r7, r0
 8003596:	460c      	mov	r4, r1
 8003598:	b10a      	cbz	r2, 800359e <_printf_common+0x26>
 800359a:	3301      	adds	r3, #1
 800359c:	6033      	str	r3, [r6, #0]
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	0699      	lsls	r1, r3, #26
 80035a2:	bf42      	ittt	mi
 80035a4:	6833      	ldrmi	r3, [r6, #0]
 80035a6:	3302      	addmi	r3, #2
 80035a8:	6033      	strmi	r3, [r6, #0]
 80035aa:	6825      	ldr	r5, [r4, #0]
 80035ac:	f015 0506 	ands.w	r5, r5, #6
 80035b0:	d106      	bne.n	80035c0 <_printf_common+0x48>
 80035b2:	f104 0a19 	add.w	sl, r4, #25
 80035b6:	68e3      	ldr	r3, [r4, #12]
 80035b8:	6832      	ldr	r2, [r6, #0]
 80035ba:	1a9b      	subs	r3, r3, r2
 80035bc:	42ab      	cmp	r3, r5
 80035be:	dc26      	bgt.n	800360e <_printf_common+0x96>
 80035c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80035c4:	6822      	ldr	r2, [r4, #0]
 80035c6:	3b00      	subs	r3, #0
 80035c8:	bf18      	it	ne
 80035ca:	2301      	movne	r3, #1
 80035cc:	0692      	lsls	r2, r2, #26
 80035ce:	d42b      	bmi.n	8003628 <_printf_common+0xb0>
 80035d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80035d4:	4641      	mov	r1, r8
 80035d6:	4638      	mov	r0, r7
 80035d8:	47c8      	blx	r9
 80035da:	3001      	adds	r0, #1
 80035dc:	d01e      	beq.n	800361c <_printf_common+0xa4>
 80035de:	6823      	ldr	r3, [r4, #0]
 80035e0:	6922      	ldr	r2, [r4, #16]
 80035e2:	f003 0306 	and.w	r3, r3, #6
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	bf02      	ittt	eq
 80035ea:	68e5      	ldreq	r5, [r4, #12]
 80035ec:	6833      	ldreq	r3, [r6, #0]
 80035ee:	1aed      	subeq	r5, r5, r3
 80035f0:	68a3      	ldr	r3, [r4, #8]
 80035f2:	bf0c      	ite	eq
 80035f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035f8:	2500      	movne	r5, #0
 80035fa:	4293      	cmp	r3, r2
 80035fc:	bfc4      	itt	gt
 80035fe:	1a9b      	subgt	r3, r3, r2
 8003600:	18ed      	addgt	r5, r5, r3
 8003602:	2600      	movs	r6, #0
 8003604:	341a      	adds	r4, #26
 8003606:	42b5      	cmp	r5, r6
 8003608:	d11a      	bne.n	8003640 <_printf_common+0xc8>
 800360a:	2000      	movs	r0, #0
 800360c:	e008      	b.n	8003620 <_printf_common+0xa8>
 800360e:	2301      	movs	r3, #1
 8003610:	4652      	mov	r2, sl
 8003612:	4641      	mov	r1, r8
 8003614:	4638      	mov	r0, r7
 8003616:	47c8      	blx	r9
 8003618:	3001      	adds	r0, #1
 800361a:	d103      	bne.n	8003624 <_printf_common+0xac>
 800361c:	f04f 30ff 	mov.w	r0, #4294967295
 8003620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003624:	3501      	adds	r5, #1
 8003626:	e7c6      	b.n	80035b6 <_printf_common+0x3e>
 8003628:	18e1      	adds	r1, r4, r3
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	2030      	movs	r0, #48	@ 0x30
 800362e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003632:	4422      	add	r2, r4
 8003634:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003638:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800363c:	3302      	adds	r3, #2
 800363e:	e7c7      	b.n	80035d0 <_printf_common+0x58>
 8003640:	2301      	movs	r3, #1
 8003642:	4622      	mov	r2, r4
 8003644:	4641      	mov	r1, r8
 8003646:	4638      	mov	r0, r7
 8003648:	47c8      	blx	r9
 800364a:	3001      	adds	r0, #1
 800364c:	d0e6      	beq.n	800361c <_printf_common+0xa4>
 800364e:	3601      	adds	r6, #1
 8003650:	e7d9      	b.n	8003606 <_printf_common+0x8e>
	...

08003654 <_printf_i>:
 8003654:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003658:	7e0f      	ldrb	r7, [r1, #24]
 800365a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800365c:	2f78      	cmp	r7, #120	@ 0x78
 800365e:	4691      	mov	r9, r2
 8003660:	4680      	mov	r8, r0
 8003662:	460c      	mov	r4, r1
 8003664:	469a      	mov	sl, r3
 8003666:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800366a:	d807      	bhi.n	800367c <_printf_i+0x28>
 800366c:	2f62      	cmp	r7, #98	@ 0x62
 800366e:	d80a      	bhi.n	8003686 <_printf_i+0x32>
 8003670:	2f00      	cmp	r7, #0
 8003672:	f000 80d2 	beq.w	800381a <_printf_i+0x1c6>
 8003676:	2f58      	cmp	r7, #88	@ 0x58
 8003678:	f000 80b9 	beq.w	80037ee <_printf_i+0x19a>
 800367c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003680:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003684:	e03a      	b.n	80036fc <_printf_i+0xa8>
 8003686:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800368a:	2b15      	cmp	r3, #21
 800368c:	d8f6      	bhi.n	800367c <_printf_i+0x28>
 800368e:	a101      	add	r1, pc, #4	@ (adr r1, 8003694 <_printf_i+0x40>)
 8003690:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003694:	080036ed 	.word	0x080036ed
 8003698:	08003701 	.word	0x08003701
 800369c:	0800367d 	.word	0x0800367d
 80036a0:	0800367d 	.word	0x0800367d
 80036a4:	0800367d 	.word	0x0800367d
 80036a8:	0800367d 	.word	0x0800367d
 80036ac:	08003701 	.word	0x08003701
 80036b0:	0800367d 	.word	0x0800367d
 80036b4:	0800367d 	.word	0x0800367d
 80036b8:	0800367d 	.word	0x0800367d
 80036bc:	0800367d 	.word	0x0800367d
 80036c0:	08003801 	.word	0x08003801
 80036c4:	0800372b 	.word	0x0800372b
 80036c8:	080037bb 	.word	0x080037bb
 80036cc:	0800367d 	.word	0x0800367d
 80036d0:	0800367d 	.word	0x0800367d
 80036d4:	08003823 	.word	0x08003823
 80036d8:	0800367d 	.word	0x0800367d
 80036dc:	0800372b 	.word	0x0800372b
 80036e0:	0800367d 	.word	0x0800367d
 80036e4:	0800367d 	.word	0x0800367d
 80036e8:	080037c3 	.word	0x080037c3
 80036ec:	6833      	ldr	r3, [r6, #0]
 80036ee:	1d1a      	adds	r2, r3, #4
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6032      	str	r2, [r6, #0]
 80036f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80036fc:	2301      	movs	r3, #1
 80036fe:	e09d      	b.n	800383c <_printf_i+0x1e8>
 8003700:	6833      	ldr	r3, [r6, #0]
 8003702:	6820      	ldr	r0, [r4, #0]
 8003704:	1d19      	adds	r1, r3, #4
 8003706:	6031      	str	r1, [r6, #0]
 8003708:	0606      	lsls	r6, r0, #24
 800370a:	d501      	bpl.n	8003710 <_printf_i+0xbc>
 800370c:	681d      	ldr	r5, [r3, #0]
 800370e:	e003      	b.n	8003718 <_printf_i+0xc4>
 8003710:	0645      	lsls	r5, r0, #25
 8003712:	d5fb      	bpl.n	800370c <_printf_i+0xb8>
 8003714:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003718:	2d00      	cmp	r5, #0
 800371a:	da03      	bge.n	8003724 <_printf_i+0xd0>
 800371c:	232d      	movs	r3, #45	@ 0x2d
 800371e:	426d      	negs	r5, r5
 8003720:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003724:	4859      	ldr	r0, [pc, #356]	@ (800388c <_printf_i+0x238>)
 8003726:	230a      	movs	r3, #10
 8003728:	e011      	b.n	800374e <_printf_i+0xfa>
 800372a:	6821      	ldr	r1, [r4, #0]
 800372c:	6833      	ldr	r3, [r6, #0]
 800372e:	0608      	lsls	r0, r1, #24
 8003730:	f853 5b04 	ldr.w	r5, [r3], #4
 8003734:	d402      	bmi.n	800373c <_printf_i+0xe8>
 8003736:	0649      	lsls	r1, r1, #25
 8003738:	bf48      	it	mi
 800373a:	b2ad      	uxthmi	r5, r5
 800373c:	2f6f      	cmp	r7, #111	@ 0x6f
 800373e:	4853      	ldr	r0, [pc, #332]	@ (800388c <_printf_i+0x238>)
 8003740:	6033      	str	r3, [r6, #0]
 8003742:	bf14      	ite	ne
 8003744:	230a      	movne	r3, #10
 8003746:	2308      	moveq	r3, #8
 8003748:	2100      	movs	r1, #0
 800374a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800374e:	6866      	ldr	r6, [r4, #4]
 8003750:	60a6      	str	r6, [r4, #8]
 8003752:	2e00      	cmp	r6, #0
 8003754:	bfa2      	ittt	ge
 8003756:	6821      	ldrge	r1, [r4, #0]
 8003758:	f021 0104 	bicge.w	r1, r1, #4
 800375c:	6021      	strge	r1, [r4, #0]
 800375e:	b90d      	cbnz	r5, 8003764 <_printf_i+0x110>
 8003760:	2e00      	cmp	r6, #0
 8003762:	d04b      	beq.n	80037fc <_printf_i+0x1a8>
 8003764:	4616      	mov	r6, r2
 8003766:	fbb5 f1f3 	udiv	r1, r5, r3
 800376a:	fb03 5711 	mls	r7, r3, r1, r5
 800376e:	5dc7      	ldrb	r7, [r0, r7]
 8003770:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003774:	462f      	mov	r7, r5
 8003776:	42bb      	cmp	r3, r7
 8003778:	460d      	mov	r5, r1
 800377a:	d9f4      	bls.n	8003766 <_printf_i+0x112>
 800377c:	2b08      	cmp	r3, #8
 800377e:	d10b      	bne.n	8003798 <_printf_i+0x144>
 8003780:	6823      	ldr	r3, [r4, #0]
 8003782:	07df      	lsls	r7, r3, #31
 8003784:	d508      	bpl.n	8003798 <_printf_i+0x144>
 8003786:	6923      	ldr	r3, [r4, #16]
 8003788:	6861      	ldr	r1, [r4, #4]
 800378a:	4299      	cmp	r1, r3
 800378c:	bfde      	ittt	le
 800378e:	2330      	movle	r3, #48	@ 0x30
 8003790:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003794:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003798:	1b92      	subs	r2, r2, r6
 800379a:	6122      	str	r2, [r4, #16]
 800379c:	f8cd a000 	str.w	sl, [sp]
 80037a0:	464b      	mov	r3, r9
 80037a2:	aa03      	add	r2, sp, #12
 80037a4:	4621      	mov	r1, r4
 80037a6:	4640      	mov	r0, r8
 80037a8:	f7ff fee6 	bl	8003578 <_printf_common>
 80037ac:	3001      	adds	r0, #1
 80037ae:	d14a      	bne.n	8003846 <_printf_i+0x1f2>
 80037b0:	f04f 30ff 	mov.w	r0, #4294967295
 80037b4:	b004      	add	sp, #16
 80037b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	f043 0320 	orr.w	r3, r3, #32
 80037c0:	6023      	str	r3, [r4, #0]
 80037c2:	4833      	ldr	r0, [pc, #204]	@ (8003890 <_printf_i+0x23c>)
 80037c4:	2778      	movs	r7, #120	@ 0x78
 80037c6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	6831      	ldr	r1, [r6, #0]
 80037ce:	061f      	lsls	r7, r3, #24
 80037d0:	f851 5b04 	ldr.w	r5, [r1], #4
 80037d4:	d402      	bmi.n	80037dc <_printf_i+0x188>
 80037d6:	065f      	lsls	r7, r3, #25
 80037d8:	bf48      	it	mi
 80037da:	b2ad      	uxthmi	r5, r5
 80037dc:	6031      	str	r1, [r6, #0]
 80037de:	07d9      	lsls	r1, r3, #31
 80037e0:	bf44      	itt	mi
 80037e2:	f043 0320 	orrmi.w	r3, r3, #32
 80037e6:	6023      	strmi	r3, [r4, #0]
 80037e8:	b11d      	cbz	r5, 80037f2 <_printf_i+0x19e>
 80037ea:	2310      	movs	r3, #16
 80037ec:	e7ac      	b.n	8003748 <_printf_i+0xf4>
 80037ee:	4827      	ldr	r0, [pc, #156]	@ (800388c <_printf_i+0x238>)
 80037f0:	e7e9      	b.n	80037c6 <_printf_i+0x172>
 80037f2:	6823      	ldr	r3, [r4, #0]
 80037f4:	f023 0320 	bic.w	r3, r3, #32
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	e7f6      	b.n	80037ea <_printf_i+0x196>
 80037fc:	4616      	mov	r6, r2
 80037fe:	e7bd      	b.n	800377c <_printf_i+0x128>
 8003800:	6833      	ldr	r3, [r6, #0]
 8003802:	6825      	ldr	r5, [r4, #0]
 8003804:	6961      	ldr	r1, [r4, #20]
 8003806:	1d18      	adds	r0, r3, #4
 8003808:	6030      	str	r0, [r6, #0]
 800380a:	062e      	lsls	r6, r5, #24
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	d501      	bpl.n	8003814 <_printf_i+0x1c0>
 8003810:	6019      	str	r1, [r3, #0]
 8003812:	e002      	b.n	800381a <_printf_i+0x1c6>
 8003814:	0668      	lsls	r0, r5, #25
 8003816:	d5fb      	bpl.n	8003810 <_printf_i+0x1bc>
 8003818:	8019      	strh	r1, [r3, #0]
 800381a:	2300      	movs	r3, #0
 800381c:	6123      	str	r3, [r4, #16]
 800381e:	4616      	mov	r6, r2
 8003820:	e7bc      	b.n	800379c <_printf_i+0x148>
 8003822:	6833      	ldr	r3, [r6, #0]
 8003824:	1d1a      	adds	r2, r3, #4
 8003826:	6032      	str	r2, [r6, #0]
 8003828:	681e      	ldr	r6, [r3, #0]
 800382a:	6862      	ldr	r2, [r4, #4]
 800382c:	2100      	movs	r1, #0
 800382e:	4630      	mov	r0, r6
 8003830:	f7fc fcce 	bl	80001d0 <memchr>
 8003834:	b108      	cbz	r0, 800383a <_printf_i+0x1e6>
 8003836:	1b80      	subs	r0, r0, r6
 8003838:	6060      	str	r0, [r4, #4]
 800383a:	6863      	ldr	r3, [r4, #4]
 800383c:	6123      	str	r3, [r4, #16]
 800383e:	2300      	movs	r3, #0
 8003840:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003844:	e7aa      	b.n	800379c <_printf_i+0x148>
 8003846:	6923      	ldr	r3, [r4, #16]
 8003848:	4632      	mov	r2, r6
 800384a:	4649      	mov	r1, r9
 800384c:	4640      	mov	r0, r8
 800384e:	47d0      	blx	sl
 8003850:	3001      	adds	r0, #1
 8003852:	d0ad      	beq.n	80037b0 <_printf_i+0x15c>
 8003854:	6823      	ldr	r3, [r4, #0]
 8003856:	079b      	lsls	r3, r3, #30
 8003858:	d413      	bmi.n	8003882 <_printf_i+0x22e>
 800385a:	68e0      	ldr	r0, [r4, #12]
 800385c:	9b03      	ldr	r3, [sp, #12]
 800385e:	4298      	cmp	r0, r3
 8003860:	bfb8      	it	lt
 8003862:	4618      	movlt	r0, r3
 8003864:	e7a6      	b.n	80037b4 <_printf_i+0x160>
 8003866:	2301      	movs	r3, #1
 8003868:	4632      	mov	r2, r6
 800386a:	4649      	mov	r1, r9
 800386c:	4640      	mov	r0, r8
 800386e:	47d0      	blx	sl
 8003870:	3001      	adds	r0, #1
 8003872:	d09d      	beq.n	80037b0 <_printf_i+0x15c>
 8003874:	3501      	adds	r5, #1
 8003876:	68e3      	ldr	r3, [r4, #12]
 8003878:	9903      	ldr	r1, [sp, #12]
 800387a:	1a5b      	subs	r3, r3, r1
 800387c:	42ab      	cmp	r3, r5
 800387e:	dcf2      	bgt.n	8003866 <_printf_i+0x212>
 8003880:	e7eb      	b.n	800385a <_printf_i+0x206>
 8003882:	2500      	movs	r5, #0
 8003884:	f104 0619 	add.w	r6, r4, #25
 8003888:	e7f5      	b.n	8003876 <_printf_i+0x222>
 800388a:	bf00      	nop
 800388c:	08003ce5 	.word	0x08003ce5
 8003890:	08003cf6 	.word	0x08003cf6

08003894 <__sflush_r>:
 8003894:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800389c:	0716      	lsls	r6, r2, #28
 800389e:	4605      	mov	r5, r0
 80038a0:	460c      	mov	r4, r1
 80038a2:	d454      	bmi.n	800394e <__sflush_r+0xba>
 80038a4:	684b      	ldr	r3, [r1, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	dc02      	bgt.n	80038b0 <__sflush_r+0x1c>
 80038aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	dd48      	ble.n	8003942 <__sflush_r+0xae>
 80038b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80038b2:	2e00      	cmp	r6, #0
 80038b4:	d045      	beq.n	8003942 <__sflush_r+0xae>
 80038b6:	2300      	movs	r3, #0
 80038b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80038bc:	682f      	ldr	r7, [r5, #0]
 80038be:	6a21      	ldr	r1, [r4, #32]
 80038c0:	602b      	str	r3, [r5, #0]
 80038c2:	d030      	beq.n	8003926 <__sflush_r+0x92>
 80038c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80038c6:	89a3      	ldrh	r3, [r4, #12]
 80038c8:	0759      	lsls	r1, r3, #29
 80038ca:	d505      	bpl.n	80038d8 <__sflush_r+0x44>
 80038cc:	6863      	ldr	r3, [r4, #4]
 80038ce:	1ad2      	subs	r2, r2, r3
 80038d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80038d2:	b10b      	cbz	r3, 80038d8 <__sflush_r+0x44>
 80038d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80038d6:	1ad2      	subs	r2, r2, r3
 80038d8:	2300      	movs	r3, #0
 80038da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80038dc:	6a21      	ldr	r1, [r4, #32]
 80038de:	4628      	mov	r0, r5
 80038e0:	47b0      	blx	r6
 80038e2:	1c43      	adds	r3, r0, #1
 80038e4:	89a3      	ldrh	r3, [r4, #12]
 80038e6:	d106      	bne.n	80038f6 <__sflush_r+0x62>
 80038e8:	6829      	ldr	r1, [r5, #0]
 80038ea:	291d      	cmp	r1, #29
 80038ec:	d82b      	bhi.n	8003946 <__sflush_r+0xb2>
 80038ee:	4a2a      	ldr	r2, [pc, #168]	@ (8003998 <__sflush_r+0x104>)
 80038f0:	410a      	asrs	r2, r1
 80038f2:	07d6      	lsls	r6, r2, #31
 80038f4:	d427      	bmi.n	8003946 <__sflush_r+0xb2>
 80038f6:	2200      	movs	r2, #0
 80038f8:	6062      	str	r2, [r4, #4]
 80038fa:	04d9      	lsls	r1, r3, #19
 80038fc:	6922      	ldr	r2, [r4, #16]
 80038fe:	6022      	str	r2, [r4, #0]
 8003900:	d504      	bpl.n	800390c <__sflush_r+0x78>
 8003902:	1c42      	adds	r2, r0, #1
 8003904:	d101      	bne.n	800390a <__sflush_r+0x76>
 8003906:	682b      	ldr	r3, [r5, #0]
 8003908:	b903      	cbnz	r3, 800390c <__sflush_r+0x78>
 800390a:	6560      	str	r0, [r4, #84]	@ 0x54
 800390c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800390e:	602f      	str	r7, [r5, #0]
 8003910:	b1b9      	cbz	r1, 8003942 <__sflush_r+0xae>
 8003912:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003916:	4299      	cmp	r1, r3
 8003918:	d002      	beq.n	8003920 <__sflush_r+0x8c>
 800391a:	4628      	mov	r0, r5
 800391c:	f7ff fbf2 	bl	8003104 <_free_r>
 8003920:	2300      	movs	r3, #0
 8003922:	6363      	str	r3, [r4, #52]	@ 0x34
 8003924:	e00d      	b.n	8003942 <__sflush_r+0xae>
 8003926:	2301      	movs	r3, #1
 8003928:	4628      	mov	r0, r5
 800392a:	47b0      	blx	r6
 800392c:	4602      	mov	r2, r0
 800392e:	1c50      	adds	r0, r2, #1
 8003930:	d1c9      	bne.n	80038c6 <__sflush_r+0x32>
 8003932:	682b      	ldr	r3, [r5, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0c6      	beq.n	80038c6 <__sflush_r+0x32>
 8003938:	2b1d      	cmp	r3, #29
 800393a:	d001      	beq.n	8003940 <__sflush_r+0xac>
 800393c:	2b16      	cmp	r3, #22
 800393e:	d11e      	bne.n	800397e <__sflush_r+0xea>
 8003940:	602f      	str	r7, [r5, #0]
 8003942:	2000      	movs	r0, #0
 8003944:	e022      	b.n	800398c <__sflush_r+0xf8>
 8003946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800394a:	b21b      	sxth	r3, r3
 800394c:	e01b      	b.n	8003986 <__sflush_r+0xf2>
 800394e:	690f      	ldr	r7, [r1, #16]
 8003950:	2f00      	cmp	r7, #0
 8003952:	d0f6      	beq.n	8003942 <__sflush_r+0xae>
 8003954:	0793      	lsls	r3, r2, #30
 8003956:	680e      	ldr	r6, [r1, #0]
 8003958:	bf08      	it	eq
 800395a:	694b      	ldreq	r3, [r1, #20]
 800395c:	600f      	str	r7, [r1, #0]
 800395e:	bf18      	it	ne
 8003960:	2300      	movne	r3, #0
 8003962:	eba6 0807 	sub.w	r8, r6, r7
 8003966:	608b      	str	r3, [r1, #8]
 8003968:	f1b8 0f00 	cmp.w	r8, #0
 800396c:	dde9      	ble.n	8003942 <__sflush_r+0xae>
 800396e:	6a21      	ldr	r1, [r4, #32]
 8003970:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003972:	4643      	mov	r3, r8
 8003974:	463a      	mov	r2, r7
 8003976:	4628      	mov	r0, r5
 8003978:	47b0      	blx	r6
 800397a:	2800      	cmp	r0, #0
 800397c:	dc08      	bgt.n	8003990 <__sflush_r+0xfc>
 800397e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003986:	81a3      	strh	r3, [r4, #12]
 8003988:	f04f 30ff 	mov.w	r0, #4294967295
 800398c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003990:	4407      	add	r7, r0
 8003992:	eba8 0800 	sub.w	r8, r8, r0
 8003996:	e7e7      	b.n	8003968 <__sflush_r+0xd4>
 8003998:	dfbffffe 	.word	0xdfbffffe

0800399c <_fflush_r>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	690b      	ldr	r3, [r1, #16]
 80039a0:	4605      	mov	r5, r0
 80039a2:	460c      	mov	r4, r1
 80039a4:	b913      	cbnz	r3, 80039ac <_fflush_r+0x10>
 80039a6:	2500      	movs	r5, #0
 80039a8:	4628      	mov	r0, r5
 80039aa:	bd38      	pop	{r3, r4, r5, pc}
 80039ac:	b118      	cbz	r0, 80039b6 <_fflush_r+0x1a>
 80039ae:	6a03      	ldr	r3, [r0, #32]
 80039b0:	b90b      	cbnz	r3, 80039b6 <_fflush_r+0x1a>
 80039b2:	f7ff fa9f 	bl	8002ef4 <__sinit>
 80039b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d0f3      	beq.n	80039a6 <_fflush_r+0xa>
 80039be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80039c0:	07d0      	lsls	r0, r2, #31
 80039c2:	d404      	bmi.n	80039ce <_fflush_r+0x32>
 80039c4:	0599      	lsls	r1, r3, #22
 80039c6:	d402      	bmi.n	80039ce <_fflush_r+0x32>
 80039c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039ca:	f7ff fb98 	bl	80030fe <__retarget_lock_acquire_recursive>
 80039ce:	4628      	mov	r0, r5
 80039d0:	4621      	mov	r1, r4
 80039d2:	f7ff ff5f 	bl	8003894 <__sflush_r>
 80039d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039d8:	07da      	lsls	r2, r3, #31
 80039da:	4605      	mov	r5, r0
 80039dc:	d4e4      	bmi.n	80039a8 <_fflush_r+0xc>
 80039de:	89a3      	ldrh	r3, [r4, #12]
 80039e0:	059b      	lsls	r3, r3, #22
 80039e2:	d4e1      	bmi.n	80039a8 <_fflush_r+0xc>
 80039e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039e6:	f7ff fb8b 	bl	8003100 <__retarget_lock_release_recursive>
 80039ea:	e7dd      	b.n	80039a8 <_fflush_r+0xc>

080039ec <__swbuf_r>:
 80039ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ee:	460e      	mov	r6, r1
 80039f0:	4614      	mov	r4, r2
 80039f2:	4605      	mov	r5, r0
 80039f4:	b118      	cbz	r0, 80039fe <__swbuf_r+0x12>
 80039f6:	6a03      	ldr	r3, [r0, #32]
 80039f8:	b90b      	cbnz	r3, 80039fe <__swbuf_r+0x12>
 80039fa:	f7ff fa7b 	bl	8002ef4 <__sinit>
 80039fe:	69a3      	ldr	r3, [r4, #24]
 8003a00:	60a3      	str	r3, [r4, #8]
 8003a02:	89a3      	ldrh	r3, [r4, #12]
 8003a04:	071a      	lsls	r2, r3, #28
 8003a06:	d501      	bpl.n	8003a0c <__swbuf_r+0x20>
 8003a08:	6923      	ldr	r3, [r4, #16]
 8003a0a:	b943      	cbnz	r3, 8003a1e <__swbuf_r+0x32>
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f000 f82a 	bl	8003a68 <__swsetup_r>
 8003a14:	b118      	cbz	r0, 8003a1e <__swbuf_r+0x32>
 8003a16:	f04f 37ff 	mov.w	r7, #4294967295
 8003a1a:	4638      	mov	r0, r7
 8003a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a1e:	6823      	ldr	r3, [r4, #0]
 8003a20:	6922      	ldr	r2, [r4, #16]
 8003a22:	1a98      	subs	r0, r3, r2
 8003a24:	6963      	ldr	r3, [r4, #20]
 8003a26:	b2f6      	uxtb	r6, r6
 8003a28:	4283      	cmp	r3, r0
 8003a2a:	4637      	mov	r7, r6
 8003a2c:	dc05      	bgt.n	8003a3a <__swbuf_r+0x4e>
 8003a2e:	4621      	mov	r1, r4
 8003a30:	4628      	mov	r0, r5
 8003a32:	f7ff ffb3 	bl	800399c <_fflush_r>
 8003a36:	2800      	cmp	r0, #0
 8003a38:	d1ed      	bne.n	8003a16 <__swbuf_r+0x2a>
 8003a3a:	68a3      	ldr	r3, [r4, #8]
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	60a3      	str	r3, [r4, #8]
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	1c5a      	adds	r2, r3, #1
 8003a44:	6022      	str	r2, [r4, #0]
 8003a46:	701e      	strb	r6, [r3, #0]
 8003a48:	6962      	ldr	r2, [r4, #20]
 8003a4a:	1c43      	adds	r3, r0, #1
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d004      	beq.n	8003a5a <__swbuf_r+0x6e>
 8003a50:	89a3      	ldrh	r3, [r4, #12]
 8003a52:	07db      	lsls	r3, r3, #31
 8003a54:	d5e1      	bpl.n	8003a1a <__swbuf_r+0x2e>
 8003a56:	2e0a      	cmp	r6, #10
 8003a58:	d1df      	bne.n	8003a1a <__swbuf_r+0x2e>
 8003a5a:	4621      	mov	r1, r4
 8003a5c:	4628      	mov	r0, r5
 8003a5e:	f7ff ff9d 	bl	800399c <_fflush_r>
 8003a62:	2800      	cmp	r0, #0
 8003a64:	d0d9      	beq.n	8003a1a <__swbuf_r+0x2e>
 8003a66:	e7d6      	b.n	8003a16 <__swbuf_r+0x2a>

08003a68 <__swsetup_r>:
 8003a68:	b538      	push	{r3, r4, r5, lr}
 8003a6a:	4b29      	ldr	r3, [pc, #164]	@ (8003b10 <__swsetup_r+0xa8>)
 8003a6c:	4605      	mov	r5, r0
 8003a6e:	6818      	ldr	r0, [r3, #0]
 8003a70:	460c      	mov	r4, r1
 8003a72:	b118      	cbz	r0, 8003a7c <__swsetup_r+0x14>
 8003a74:	6a03      	ldr	r3, [r0, #32]
 8003a76:	b90b      	cbnz	r3, 8003a7c <__swsetup_r+0x14>
 8003a78:	f7ff fa3c 	bl	8002ef4 <__sinit>
 8003a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a80:	0719      	lsls	r1, r3, #28
 8003a82:	d422      	bmi.n	8003aca <__swsetup_r+0x62>
 8003a84:	06da      	lsls	r2, r3, #27
 8003a86:	d407      	bmi.n	8003a98 <__swsetup_r+0x30>
 8003a88:	2209      	movs	r2, #9
 8003a8a:	602a      	str	r2, [r5, #0]
 8003a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a90:	81a3      	strh	r3, [r4, #12]
 8003a92:	f04f 30ff 	mov.w	r0, #4294967295
 8003a96:	e033      	b.n	8003b00 <__swsetup_r+0x98>
 8003a98:	0758      	lsls	r0, r3, #29
 8003a9a:	d512      	bpl.n	8003ac2 <__swsetup_r+0x5a>
 8003a9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a9e:	b141      	cbz	r1, 8003ab2 <__swsetup_r+0x4a>
 8003aa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003aa4:	4299      	cmp	r1, r3
 8003aa6:	d002      	beq.n	8003aae <__swsetup_r+0x46>
 8003aa8:	4628      	mov	r0, r5
 8003aaa:	f7ff fb2b 	bl	8003104 <_free_r>
 8003aae:	2300      	movs	r3, #0
 8003ab0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ab2:	89a3      	ldrh	r3, [r4, #12]
 8003ab4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ab8:	81a3      	strh	r3, [r4, #12]
 8003aba:	2300      	movs	r3, #0
 8003abc:	6063      	str	r3, [r4, #4]
 8003abe:	6923      	ldr	r3, [r4, #16]
 8003ac0:	6023      	str	r3, [r4, #0]
 8003ac2:	89a3      	ldrh	r3, [r4, #12]
 8003ac4:	f043 0308 	orr.w	r3, r3, #8
 8003ac8:	81a3      	strh	r3, [r4, #12]
 8003aca:	6923      	ldr	r3, [r4, #16]
 8003acc:	b94b      	cbnz	r3, 8003ae2 <__swsetup_r+0x7a>
 8003ace:	89a3      	ldrh	r3, [r4, #12]
 8003ad0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003ad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ad8:	d003      	beq.n	8003ae2 <__swsetup_r+0x7a>
 8003ada:	4621      	mov	r1, r4
 8003adc:	4628      	mov	r0, r5
 8003ade:	f000 f84f 	bl	8003b80 <__smakebuf_r>
 8003ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ae6:	f013 0201 	ands.w	r2, r3, #1
 8003aea:	d00a      	beq.n	8003b02 <__swsetup_r+0x9a>
 8003aec:	2200      	movs	r2, #0
 8003aee:	60a2      	str	r2, [r4, #8]
 8003af0:	6962      	ldr	r2, [r4, #20]
 8003af2:	4252      	negs	r2, r2
 8003af4:	61a2      	str	r2, [r4, #24]
 8003af6:	6922      	ldr	r2, [r4, #16]
 8003af8:	b942      	cbnz	r2, 8003b0c <__swsetup_r+0xa4>
 8003afa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003afe:	d1c5      	bne.n	8003a8c <__swsetup_r+0x24>
 8003b00:	bd38      	pop	{r3, r4, r5, pc}
 8003b02:	0799      	lsls	r1, r3, #30
 8003b04:	bf58      	it	pl
 8003b06:	6962      	ldrpl	r2, [r4, #20]
 8003b08:	60a2      	str	r2, [r4, #8]
 8003b0a:	e7f4      	b.n	8003af6 <__swsetup_r+0x8e>
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	e7f7      	b.n	8003b00 <__swsetup_r+0x98>
 8003b10:	20000018 	.word	0x20000018

08003b14 <_sbrk_r>:
 8003b14:	b538      	push	{r3, r4, r5, lr}
 8003b16:	4d06      	ldr	r5, [pc, #24]	@ (8003b30 <_sbrk_r+0x1c>)
 8003b18:	2300      	movs	r3, #0
 8003b1a:	4604      	mov	r4, r0
 8003b1c:	4608      	mov	r0, r1
 8003b1e:	602b      	str	r3, [r5, #0]
 8003b20:	f7fc ff42 	bl	80009a8 <_sbrk>
 8003b24:	1c43      	adds	r3, r0, #1
 8003b26:	d102      	bne.n	8003b2e <_sbrk_r+0x1a>
 8003b28:	682b      	ldr	r3, [r5, #0]
 8003b2a:	b103      	cbz	r3, 8003b2e <_sbrk_r+0x1a>
 8003b2c:	6023      	str	r3, [r4, #0]
 8003b2e:	bd38      	pop	{r3, r4, r5, pc}
 8003b30:	20000214 	.word	0x20000214

08003b34 <__swhatbuf_r>:
 8003b34:	b570      	push	{r4, r5, r6, lr}
 8003b36:	460c      	mov	r4, r1
 8003b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b3c:	2900      	cmp	r1, #0
 8003b3e:	b096      	sub	sp, #88	@ 0x58
 8003b40:	4615      	mov	r5, r2
 8003b42:	461e      	mov	r6, r3
 8003b44:	da0d      	bge.n	8003b62 <__swhatbuf_r+0x2e>
 8003b46:	89a3      	ldrh	r3, [r4, #12]
 8003b48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003b4c:	f04f 0100 	mov.w	r1, #0
 8003b50:	bf14      	ite	ne
 8003b52:	2340      	movne	r3, #64	@ 0x40
 8003b54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003b58:	2000      	movs	r0, #0
 8003b5a:	6031      	str	r1, [r6, #0]
 8003b5c:	602b      	str	r3, [r5, #0]
 8003b5e:	b016      	add	sp, #88	@ 0x58
 8003b60:	bd70      	pop	{r4, r5, r6, pc}
 8003b62:	466a      	mov	r2, sp
 8003b64:	f000 f848 	bl	8003bf8 <_fstat_r>
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	dbec      	blt.n	8003b46 <__swhatbuf_r+0x12>
 8003b6c:	9901      	ldr	r1, [sp, #4]
 8003b6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003b72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003b76:	4259      	negs	r1, r3
 8003b78:	4159      	adcs	r1, r3
 8003b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b7e:	e7eb      	b.n	8003b58 <__swhatbuf_r+0x24>

08003b80 <__smakebuf_r>:
 8003b80:	898b      	ldrh	r3, [r1, #12]
 8003b82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b84:	079d      	lsls	r5, r3, #30
 8003b86:	4606      	mov	r6, r0
 8003b88:	460c      	mov	r4, r1
 8003b8a:	d507      	bpl.n	8003b9c <__smakebuf_r+0x1c>
 8003b8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003b90:	6023      	str	r3, [r4, #0]
 8003b92:	6123      	str	r3, [r4, #16]
 8003b94:	2301      	movs	r3, #1
 8003b96:	6163      	str	r3, [r4, #20]
 8003b98:	b003      	add	sp, #12
 8003b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b9c:	ab01      	add	r3, sp, #4
 8003b9e:	466a      	mov	r2, sp
 8003ba0:	f7ff ffc8 	bl	8003b34 <__swhatbuf_r>
 8003ba4:	9f00      	ldr	r7, [sp, #0]
 8003ba6:	4605      	mov	r5, r0
 8003ba8:	4639      	mov	r1, r7
 8003baa:	4630      	mov	r0, r6
 8003bac:	f7ff fb16 	bl	80031dc <_malloc_r>
 8003bb0:	b948      	cbnz	r0, 8003bc6 <__smakebuf_r+0x46>
 8003bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bb6:	059a      	lsls	r2, r3, #22
 8003bb8:	d4ee      	bmi.n	8003b98 <__smakebuf_r+0x18>
 8003bba:	f023 0303 	bic.w	r3, r3, #3
 8003bbe:	f043 0302 	orr.w	r3, r3, #2
 8003bc2:	81a3      	strh	r3, [r4, #12]
 8003bc4:	e7e2      	b.n	8003b8c <__smakebuf_r+0xc>
 8003bc6:	89a3      	ldrh	r3, [r4, #12]
 8003bc8:	6020      	str	r0, [r4, #0]
 8003bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bce:	81a3      	strh	r3, [r4, #12]
 8003bd0:	9b01      	ldr	r3, [sp, #4]
 8003bd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003bd6:	b15b      	cbz	r3, 8003bf0 <__smakebuf_r+0x70>
 8003bd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bdc:	4630      	mov	r0, r6
 8003bde:	f000 f81d 	bl	8003c1c <_isatty_r>
 8003be2:	b128      	cbz	r0, 8003bf0 <__smakebuf_r+0x70>
 8003be4:	89a3      	ldrh	r3, [r4, #12]
 8003be6:	f023 0303 	bic.w	r3, r3, #3
 8003bea:	f043 0301 	orr.w	r3, r3, #1
 8003bee:	81a3      	strh	r3, [r4, #12]
 8003bf0:	89a3      	ldrh	r3, [r4, #12]
 8003bf2:	431d      	orrs	r5, r3
 8003bf4:	81a5      	strh	r5, [r4, #12]
 8003bf6:	e7cf      	b.n	8003b98 <__smakebuf_r+0x18>

08003bf8 <_fstat_r>:
 8003bf8:	b538      	push	{r3, r4, r5, lr}
 8003bfa:	4d07      	ldr	r5, [pc, #28]	@ (8003c18 <_fstat_r+0x20>)
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	4604      	mov	r4, r0
 8003c00:	4608      	mov	r0, r1
 8003c02:	4611      	mov	r1, r2
 8003c04:	602b      	str	r3, [r5, #0]
 8003c06:	f7fc fea7 	bl	8000958 <_fstat>
 8003c0a:	1c43      	adds	r3, r0, #1
 8003c0c:	d102      	bne.n	8003c14 <_fstat_r+0x1c>
 8003c0e:	682b      	ldr	r3, [r5, #0]
 8003c10:	b103      	cbz	r3, 8003c14 <_fstat_r+0x1c>
 8003c12:	6023      	str	r3, [r4, #0]
 8003c14:	bd38      	pop	{r3, r4, r5, pc}
 8003c16:	bf00      	nop
 8003c18:	20000214 	.word	0x20000214

08003c1c <_isatty_r>:
 8003c1c:	b538      	push	{r3, r4, r5, lr}
 8003c1e:	4d06      	ldr	r5, [pc, #24]	@ (8003c38 <_isatty_r+0x1c>)
 8003c20:	2300      	movs	r3, #0
 8003c22:	4604      	mov	r4, r0
 8003c24:	4608      	mov	r0, r1
 8003c26:	602b      	str	r3, [r5, #0]
 8003c28:	f7fc fea6 	bl	8000978 <_isatty>
 8003c2c:	1c43      	adds	r3, r0, #1
 8003c2e:	d102      	bne.n	8003c36 <_isatty_r+0x1a>
 8003c30:	682b      	ldr	r3, [r5, #0]
 8003c32:	b103      	cbz	r3, 8003c36 <_isatty_r+0x1a>
 8003c34:	6023      	str	r3, [r4, #0]
 8003c36:	bd38      	pop	{r3, r4, r5, pc}
 8003c38:	20000214 	.word	0x20000214

08003c3c <_init>:
 8003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3e:	bf00      	nop
 8003c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c42:	bc08      	pop	{r3}
 8003c44:	469e      	mov	lr, r3
 8003c46:	4770      	bx	lr

08003c48 <_fini>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	bf00      	nop
 8003c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4e:	bc08      	pop	{r3}
 8003c50:	469e      	mov	lr, r3
 8003c52:	4770      	bx	lr
