#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar  6 20:50:32 2020
# Process ID: 536
# Current directory: C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1
# Command line: vivado.exe -log UART_Controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_Controller.tcl
# Log file: C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/UART_Controller.vds
# Journal file: C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_Controller.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Peter/Desktop/VivadoProjects'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Peter/Desktop/VivadoProjects' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top UART_Controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1086.609 ; gain = 232.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_Controller' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Controller.vhd:23]
	Parameter data_bits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Baud_Clock' declared at 'C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/.Xil/Vivado-536-DESKTOP-4MULVJR/realtime/Baud_Clock_stub.vhdl:5' bound to instance 'BAUDCLK' of component 'Baud_Clock' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Controller.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Baud_Clock' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/.Xil/Vivado-536-DESKTOP-4MULVJR/realtime/Baud_Clock_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Sample_Clock' declared at 'C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/.Xil/Vivado-536-DESKTOP-4MULVJR/realtime/Sample_Clock_stub.vhdl:5' bound to instance 'SAMPLCLK' of component 'Sample_Clock' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Controller.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Sample_Clock' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/.Xil/Vivado-536-DESKTOP-4MULVJR/realtime/Sample_Clock_stub.vhdl:14]
	Parameter data_bits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'UART_Receiver' declared at 'C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:9' bound to instance 'RECEIVER' of component 'UART_Receiver' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'UART_Receiver' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:25]
	Parameter data_bits bound to: 8 - type: integer 
WARNING: [Synth 8-5640] Port 'data_count' is missing in component declaration [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:43]
INFO: [Synth 8-3491] module 'rx_fifo' declared at 'C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/.Xil/Vivado-536-DESKTOP-4MULVJR/realtime/rx_fifo_stub.vhdl:5' bound to instance 'RX_FIF' of component 'rx_fifo' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:62]
INFO: [Synth 8-638] synthesizing module 'rx_fifo' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/.Xil/Vivado-536-DESKTOP-4MULVJR/realtime/rx_fifo_stub.vhdl:19]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:149]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:149]
WARNING: [Synth 8-614] signal 'bit_count' is read in the process but is not in the sensitivity list [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'UART_Receiver' (1#1) [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART_Controller' (2#1) [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Controller.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.688 ; gain = 308.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.688 ; gain = 308.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.688 ; gain = 308.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1162.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/ip/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'RECEIVER/RX_FIF'
Finished Parsing XDC File [c:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/ip/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'RECEIVER/RX_FIF'
Parsing XDC File [c:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.srcs/sources_1/ip/Sample_Clock/Sample_Clock/BAUDCLK_in_context.xdc] for cell 'SAMPLCLK'
Finished Parsing XDC File [c:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.srcs/sources_1/ip/Sample_Clock/Sample_Clock/BAUDCLK_in_context.xdc] for cell 'SAMPLCLK'
Parsing XDC File [c:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.srcs/sources_1/ip/Baud_Clock/Baud_Clock/BAUDCLK_in_context.xdc] for cell 'BAUDCLK'
Finished Parsing XDC File [c:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.srcs/sources_1/ip/Baud_Clock/Baud_Clock/BAUDCLK_in_context.xdc] for cell 'BAUDCLK'
Parsing XDC File [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/constrs_1/new/consfile.xdc]
Finished Parsing XDC File [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/constrs_1/new/consfile.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/constrs_1/new/consfile.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_Controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_Controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1242.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.512 ; gain = 388.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.512 ; gain = 388.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RECEIVER/RX_FIF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SAMPLCLK. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BAUDCLK. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.512 ; gain = 388.656
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_Receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                 receive |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_Receiver'
WARNING: [Synth 8-327] inferring latch for variable 'wr_en_reg' [C:/Users/Peter/Desktop/VivadoProjects/UART_IP/SourceFiles/sources_1/new/UART_Receiver.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.512 ; gain = 388.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design UART_Controller has port r_state_d[3] driven by constant 0
WARNING: [Synth 8-3917] design UART_Controller has port r_state_d[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1242.512 ; gain = 388.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1242.512 ; gain = 388.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1242.512 ; gain = 388.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1256.102 ; gain = 402.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1261.891 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.891 ; gain = 408.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.891 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.891 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.891 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.891 ; gain = 408.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Baud_Clock    |         1|
|2     |Sample_Clock  |         1|
|3     |rx_fifo       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |Baud_Clock_bbox_0   |     1|
|2     |Sample_Clock_bbox_1 |     1|
|3     |rx_fifo_bbox_2      |     1|
|4     |BUFG                |     1|
|5     |CARRY4              |    36|
|6     |LUT1                |     6|
|7     |LUT2                |   133|
|8     |LUT3                |     3|
|9     |LUT4                |     3|
|10    |LUT5                |     5|
|11    |LUT6                |    11|
|12    |FDRE                |    81|
|13    |LD                  |     1|
|14    |IBUF                |     3|
|15    |OBUF                |    12|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |   311|
|2     |  RECEIVER |UART_Receiver |   292|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.891 ; gain = 408.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1261.891 ; gain = 328.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.891 ; gain = 408.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1273.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.492 ; gain = 704.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.runs/synth_1/UART_Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_Controller_utilization_synth.rpt -pb UART_Controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  6 20:51:10 2020...
