// Seed: 2876875770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3
);
  wire id_5;
  assign id_2 = 1;
  tri1 id_6;
  wor  id_7;
  wire id_8;
  wand id_9 = id_6 < id_7;
  assign id_7 = 1;
  module_0(
      id_5, id_9, id_5, id_9, id_6
  );
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
