( ( nil
  version "2.1"
  mapType "incremental"
  blockName "Flip-Flop_simulate"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  globalList "gnd! vdd!"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/grads/l/lchenjie/lchenjie/cadence/Flip-Flop_simulate_run1"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( net
( "vdd!" "cds_globals.vdd_" )
( "gnd!" "cds_globals.gnd_" )
 )
( model
( "Design/Flip-Flop_simulate/schematic" "cdsModule_1" )
( "Design/Flip-Flop/schematic" "cdsModule_0" )
( "Design/inverter/schematic" "inverter" )
 )
( "inverter" "ihnl/cds0/map" )
( "cdsModule_1" "ihnl/cds2/map" )
( "cdsModule_0" "ihnl/cds1/map" )
 )
