set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {niosII_microc_lab2.vho niosII_microc_lab2_vhd.sdo}}
	{{"Fast Model"} {niosII_microc_lab2_fast.vho niosII_microc_lab2_vhd_fast.sdo}}
}
