# RISC-V CPU Core
This repository contains the Transaction Level Verilog (TLV) for a basic RISC-V CPU Core.

## Using Makerchip:
Install makerchip:
```
pip3 install makerchip-app
```

Open the TLV file:
```
makerchip risc-v_shell.tlv 
```
