$date
	Thu Jul 30 15:37:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LAB01_POS $end
$var wire 1 ! NA $end
$var wire 1 " NB $end
$var wire 1 # NC $end
$var wire 1 $ out $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 ( w4 $end
$var reg 1 ) A $end
$var reg 1 * B $end
$var reg 1 + C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0$
0&
0#
1+
#2
1$
1#
1&
0"
0+
1*
#3
0$
0'
0#
1+
#4
1$
1#
1"
1'
0!
0+
0*
1)
#5
0#
1+
#6
0$
0(
0%
1#
0"
0+
1*
#7
1$
1(
1%
0#
1+
#12
