`timescale 1ns / 1ps
`default_nettype none
`include "includes.v"

/***********************************************************************
This file is part of the ChipWhisperer Project. See www.newae.com for more details,
or the codebase at https://github.com/newaetech/chipwhisperer .

Copyright (c) 2013-2021, Colin O'Flynn <coflynn@newae.com>. All rights reserved.
This project (and file) is released under the 2-Clause BSD License:

Redistribution and use in source and binary forms, with or without 
modification, are permitted provided that the following conditions are met:

   * Redistributions of source code must retain the above copyright notice,
	  this list of conditions and the following disclaimer.
   * Redistributions in binary form must reproduce the above copyright
	  notice, this list of conditions and the following disclaimer in the
	  documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
*************************************************************************/

module clockglitch_a7 #(
   parameter pBYTECNT_SIZE = 7,
   parameter pMAX_GLITCHES = 32,
   parameter pNUM_GLITCH_WIDTH = 5,
   parameter pSYNC_STAGES = 2
)(
    input wire                          reset,
   // Source Clock
    input wire                          source_clk, // HS1 or pll_fpga_clk or clkgen

    // Glitchy Clock
    output wire                         glitched_clk,

    // Glitch request
    input wire                          glitch_trigger,
    input wire [13*pMAX_GLITCHES-1:0]   all_max_glitches,
    input wire                          trigger_resync_idle,
    input wire                          multiple_glitches_supported,
    input wire                          easy_done_exit,
    input  wire [pNUM_GLITCH_WIDTH-1:0] num_glitches,
    input wire                          continuous_mode,
    input wire [2:0]                    glitch_type,
     /*
     000 = Glitch is XORd with Clock (Positive or Negative going glitch)
     001 = Glitch is ORd with Clock (Positive going glitch only)
     010 = Glitch Only
     011 = Clock Only 
     100 = Glitch only, based on enable reg only (output active during entire clock cycle)
    */

    input wire                          clk_usb,
    input wire                          mmcm_rst,

    // Controls width of pulse
    input wire                          phase1_load,
    output wire                         phase1_done,
    output wire                         mmcm1_locked,

    // Controls delay between falling edge of glitch & risinge edge of clock
    input wire                          phase2_load,
    output wire                         phase2_done,
    output wire                         mmcm2_locked,

    input wire [15:0]                   phase_requested,

    input wire                          I_mmcm_powerdown,

    output wire                         glitch_mmcm1_clk_out_buf,
    output wire                         glitch_mmcm2_clk_out_buf,
    output wire                         glitch_enable,
    output wire                         glitch_go,

    // register interface (for DRP)
    input  wire [7:0]                   reg_address,
    input  wire [pBYTECNT_SIZE-1:0]     reg_bytecnt,
    input  wire [7:0]                   reg_datai,
    output wire [7:0]                   reg_datao,
    input  wire                         reg_read,
    input  wire                         reg_write,

    // debug:
    output wire [pNUM_GLITCH_WIDTH-1:0] glitch_count_debug
);

    wire glitch_mmcm1_clk_out;
    wire mmcm1_clkfbstopped;
    wire mmcm1_clkinstopped;
    wire mmcm1_clkfb;

    wire [6:0] drp1_addr;
    wire [15:0] drp1_din;
    wire [15:0] drp1_dout;
    wire drp1_den;
    wire drp1_dwe;
    wire drp1_reset;

    wire [6:0] drp2_addr;
    wire [15:0] drp2_din;
    wire [15:0] drp2_dout;
    wire drp2_den;
    wire drp2_dwe;
    wire drp2_reset;

    wire mmcm1_PSEN;
    wire mmcm1_PSINCDEC;
    wire mmcm1_PSDONE;

    wire glitch_mmcm2_clk_out;
    wire mmcm2_clkfbstopped;
    wire mmcm2_clkinstopped;
    wire mmcm2_clkfb;

    wire mmcm2_DRDY;
    wire mmcm2_PSEN;
    wire mmcm2_PSINCDEC;
    wire mmcm2_PSDONE;

    wire [7:0] reg_datao_drp1;
    wire [7:0] reg_datao_drp2;
    assign reg_datao = reg_datao_drp1 | reg_datao_drp2;

   (*ASYNC_REG = "True" *) reg [13*pMAX_GLITCHES-1:0] all_max_glitches_reg;
   reg [12:0] max_glitches;
   reg [pNUM_GLITCH_WIDTH-1:0] glitch_count;

   assign glitch_count_debug = glitch_count;

   // resetting glitch_count to 0 is the tricky bit here... another approach
   // would be a CDC'd pulse when *entering* idle, but this is a bit simpler
   // and should work:
   always @(negedge glitch_mmcm1_clk_out_buf) begin
       all_max_glitches_reg <= all_max_glitches;
       if (easy_done_exit && num_glitches == 0)
           max_glitches <= all_max_glitches_reg[0 +: 13];
       else
           max_glitches <= all_max_glitches_reg[glitch_count*13 +: 13];
   end


    mmcm_phaseshift_interface U_offset_phaseshift (
      .clk_usb          (clk_usb),
      .reset            (mmcm_rst),
      .I_step_index     (phase_requested),
      .I_load           (phase1_load),
      .O_done           (phase1_done),
      .O_psen           (mmcm1_PSEN),
      .O_psincdec       (mmcm1_PSINCDEC),
      .I_psdone         (mmcm1_PSDONE)
    );

    mmcm_phaseshift_interface U_width_phaseshift (
      .clk_usb          (clk_usb),
      .reset            (mmcm_rst),
      .I_step_index     (phase_requested),
      .I_load           (phase2_load),
      .O_done           (phase2_done),
      .O_psen           (mmcm2_PSEN),
      .O_psincdec       (mmcm2_PSINCDEC),
      .I_psdone         (mmcm2_PSDONE)
    );

   
   wire glitchstream;


   reg [12:0] glitch_len_cnt;
   (* ASYNC_REG = "TRUE" *) reg[2:0] continuous_mode_pipe;
   reg continuous_mode_r;
   reg continuous_mode_r2;

   // Note: all the negedge's *could* be switched to posedge. Negedge was
   // required for the old CW-lite design and the initial CW-Husky, which used
   // source_clk in trigger_resync.v and as such required much clock domain
   // crossing between that module and this one. But fixing
   // https://github.com/newaetech/chipwhisperer-husky-fpga/issues/4
   // involved moving all of the glitch generating logic to the mmcm1 clock
   // domain, and so now all the negedges could be changed to posedges.
   // However this would change the meaning of the glitch parameters that
   // users have gotten used to.
   always @(negedge glitch_mmcm1_clk_out_buf) begin
       if (reset) begin
           continuous_mode_r2 <= 0;
           continuous_mode_r <= 0;
           continuous_mode_pipe <= 0;
       end
       else begin
           {continuous_mode_r2, continuous_mode_r, continuous_mode_pipe} <= {continuous_mode_r, continuous_mode_pipe, continuous_mode};
       end

   end

   reg glitch_go_source = 1'b0;
   reg glitch_go_r;
   assign glitch_go = glitch_go_source;
   always @(negedge glitch_mmcm1_clk_out_buf) begin
      glitch_go_r <= glitch_go_source;
      // Careful because it's possible for glitch_trigger to be > 1 cycle.
      // Also note that max_glitches = <number of cycles to glitch> - 1

      // In continuous mode, we need an explicit way to turn it off. Order is important here!
      if (continuous_mode_r2 && ~continuous_mode_r)
          glitch_go_source <= 1'b0;
      else if (continuous_mode_r)
          glitch_go_source <= 1'b1;

      else if (trigger_resync_idle && multiple_glitches_supported && ~(easy_done_exit && num_glitches == 0))
          glitch_count <= 0;

      else if (max_glitches > 0) begin
          if (glitch_trigger)
             glitch_go_source <= 'b1;
          else if (glitch_len_cnt == max_glitches) begin
             glitch_go_source <= 'b0;
             if (multiple_glitches_supported)
                 glitch_count <= glitch_count + 1;
           end
      end
      else begin
          if (glitch_go_source) begin
              glitch_go_source <= 1'b0;
              if (multiple_glitches_supported)
                  glitch_count <= glitch_count + 1;
          end
          else if (glitch_trigger)
              glitch_go_source <= 1'b1;
      end

      if (glitch_go_source)
         glitch_len_cnt <= glitch_len_cnt + 13'd1;
      else
         glitch_len_cnt <= 0;
   end


`ifdef __ICARUS__
   assign glitch_mmcm1_clk_out_buf = glitch_mmcm1_clk_out;
   assign glitch_mmcm2_clk_out_buf = glitch_mmcm2_clk_out;
`else
   BUFG ubuf1(
      .I    (glitch_mmcm1_clk_out),
      .O    (glitch_mmcm1_clk_out_buf)
   );
   BUFG ubuf2(
      .I    (glitch_mmcm2_clk_out),
      .O    (glitch_mmcm2_clk_out_buf)
   );
`endif

   assign glitchstream = (glitch_mmcm1_clk_out_buf & glitch_mmcm2_clk_out_buf) & glitch_go_r;
   assign glitch_enable = glitch_go_r;

   assign glitched_clk = (glitch_type == 3'b000) ? source_clk ^ glitchstream :  // glitch XORd with clock
                         (glitch_type == 3'b001) ? source_clk | glitchstream :  // glitch ORd with clock
                         (glitch_type == 3'b010) ? glitchstream :               // glitch only
                         (glitch_type == 3'b011) ? source_clk :                 // clock only
                         (glitch_type == 3'b100) ? glitch_go_r :                // glitch only based on enable
                         1'b0;

`ifndef __ICARUS__
   MMCME2_ADV #(
      .BANDWIDTH                    ("OPTIMIZED"), // Jitter programming (OPTIMIZED, HIGH, LOW)
      .CLKFBOUT_MULT_F              (6.0), // Multiply value for all CLKOUT (2.000-64.000)
      .CLKOUT0_DIVIDE_F             (6.0),
      .CLKFBOUT_PHASE               (0.0), // Phase offset in degrees of CLKFB (-360.000-360.000).
      .CLKIN1_PERIOD                (100.0),
      .CLKOUT0_DUTY_CYCLE           (0.5),
      .CLKOUT0_PHASE                (0.0),  // Phase offset for CLKOUT outputs (-360.000-360.000).
      .CLKOUT4_CASCADE              ("FALSE"), // Cascade CLKOUT4 counter with CLKOUT6 (FALSE, TRUE)
      .COMPENSATION                 ("INTERNAL"), // ZHOLD, BUF_IN, EXTERNAL, INTERNAL
      .DIVCLK_DIVIDE                (1), // Master division value (1-106)
      .STARTUP_WAIT                 ("FALSE"), // Delays DONE until MMCM is locked (FALSE, TRUE)
      .CLKFBOUT_USE_FINE_PS         ("FALSE"),
      .CLKOUT0_USE_FINE_PS          ("TRUE")
   ) U_mmcm1_offset (
      // Clock Outputs:
      .CLKOUT0                      (glitch_mmcm1_clk_out), 
      .CLKOUT0B                     (), // WARNING: Vivado doesn't let you cascade MMCMs from CLKOUT0B, and the error is cryptic if you do!
      .CLKOUT1                      (),
      .CLKOUT1B                     (),
      .CLKOUT2                      (),
      .CLKOUT2B                     (),
      .CLKOUT3                      (),
      .CLKOUT3B                     (),
      .CLKOUT4                      (),
      .CLKOUT5                      (),
      .CLKOUT6                      (),
      // Feedback Clocks:
      .CLKFBOUT                     (mmcm1_clkfb),
      .CLKFBOUTB                    (),
      // Status Ports: 1-bit (each) output: MMCM status ports
      .CLKFBSTOPPED                 (mmcm1_clkfbstopped),
      .CLKINSTOPPED                 (mmcm1_clkinstopped),
      .LOCKED                       (mmcm1_locked),
      // Clock Inputs:
      .CLKIN1                       (source_clk),
      .CLKIN2                       (1'b0),
      // Control Ports: 1-bit (each) input: MMCM control ports
      .CLKINSEL                     (1'b1),
      .PWRDWN                       (I_mmcm_powerdown),
      .RST                          (mmcm_rst || drp1_reset),
      // DRP Ports:
      .DADDR                        (drp1_addr),
      .DCLK                         (clk_usb),
      .DEN                          (drp1_den),
      .DI                           (drp1_din),
      .DWE                          (drp1_dwe),
      .DO                           (drp1_dout),
      .DRDY                         (),
      // Dynamic Phase Shift Ports:
      .PSCLK                        (clk_usb),
      .PSEN                         (mmcm1_PSEN),
      .PSINCDEC                     (mmcm1_PSINCDEC),
      .PSDONE                       (mmcm1_PSDONE),
      // Feedback Clocks
      .CLKFBIN                      (mmcm1_clkfb) // 1-bit input: Feedback clock
   );

   MMCME2_ADV #(
      .BANDWIDTH                    ("OPTIMIZED"), // Jitter programming (OPTIMIZED, HIGH, LOW)
      .CLKFBOUT_MULT_F              (6.0), // Multiply value for all CLKOUT (2.000-64.000)
      .CLKOUT0_DIVIDE_F             (6.0),
      .CLKFBOUT_PHASE               (0.0), // Phase offset in degrees of CLKFB (-360.000-360.000).
      .CLKIN1_PERIOD                (100.0),
      .CLKOUT0_DUTY_CYCLE           (0.5),
      .CLKOUT0_PHASE                (0.0),  // Phase offset for CLKOUT outputs (-360.000-360.000).
      .CLKOUT4_CASCADE              ("FALSE"), // Cascade CLKOUT4 counter with CLKOUT6 (FALSE, TRUE)
      .COMPENSATION                 ("INTERNAL"), // ZHOLD, BUF_IN, EXTERNAL, INTERNAL
      .DIVCLK_DIVIDE                (1), // Master division value (1-106)
      .STARTUP_WAIT                 ("FALSE"), // Delays DONE until MMCM is locked (FALSE, TRUE)
      .CLKFBOUT_USE_FINE_PS         ("FALSE"),
      .CLKOUT0_USE_FINE_PS          ("TRUE")
   ) U_mmcm2_width (
      // Clock Outputs:
      .CLKOUT0                      (),
      .CLKOUT0B                     (glitch_mmcm2_clk_out),
      .CLKOUT1                      (),
      .CLKOUT1B                     (),
      .CLKOUT2                      (),
      .CLKOUT2B                     (),
      .CLKOUT3                      (),
      .CLKOUT3B                     (),
      .CLKOUT4                      (),
      .CLKOUT5                      (),
      .CLKOUT6                      (),
      // Feedback Clocks:
      .CLKFBOUT                     (mmcm2_clkfb),
      .CLKFBOUTB                    (),
      // Status Ports: 1-bit (each) output: MMCM status ports
      .CLKFBSTOPPED                 (mmcm2_clkfbstopped),
      .CLKINSTOPPED                 (mmcm2_clkinstopped),
      .LOCKED                       (mmcm2_locked),
      // Clock Inputs:
      .CLKIN1                       (glitch_mmcm1_clk_out),
      .CLKIN2                       (1'b0),
      // Control Ports: 1-bit (each) input: MMCM control ports
      .CLKINSEL                     (1'b1),
      .PWRDWN                       (I_mmcm_powerdown),
      .RST                          (mmcm_rst || drp2_reset),
      // DRP Ports:
      .DADDR                        (drp2_addr),
      .DCLK                         (clk_usb),
      .DEN                          (drp2_den),
      .DI                           (drp2_din),
      .DWE                          (drp2_dwe),
      .DO                           (drp2_dout),
      .DRDY                         (),
      // Dynamic Phase Shift Ports:
      .PSCLK                        (clk_usb),
      .PSEN                         (mmcm2_PSEN),
      .PSINCDEC                     (mmcm2_PSINCDEC),
      .PSDONE                       (mmcm2_PSDONE),
      // Feedback Clocks
      .CLKFBIN                      (mmcm2_clkfb)
   );

`else
   assign #1 glitch_mmcm1_clk_out = source_clk;
   assign #1 glitch_mmcm2_clk_out = glitch_mmcm1_clk_out;
`endif

   reg_mmcm_drp #(
      .pBYTECNT_SIZE    (pBYTECNT_SIZE),
      .pDRP_ADDR        (`CG1_DRP_ADDR),
      .pDRP_DATA        (`CG1_DRP_DATA),
      .pDRP_RESET       (`CG1_DRP_RESET)
   ) U_cg_mmcm1_drp (
      .reset_i          (reset),
      .clk_usb          (clk_usb),
      .selected         (1'b1),
      .reg_address      (reg_address), 
      .reg_bytecnt      (reg_bytecnt), 
      .reg_datao        (reg_datao_drp1), 
      .reg_datai        (reg_datai), 
      .reg_read         (reg_read), 
      .reg_write        (reg_write), 
      .drp_addr         (drp1_addr ),
      .drp_den          (drp1_den  ),
      .drp_din          (drp1_din  ),
      .drp_dout         (drp1_dout ),
      .drp_dwe          (drp1_dwe  ),
      .drp_reset        (drp1_reset)
   ); 

   reg_mmcm_drp #(
      .pBYTECNT_SIZE    (pBYTECNT_SIZE),
      .pDRP_ADDR        (`CG2_DRP_ADDR),
      .pDRP_DATA        (`CG2_DRP_DATA),
      .pDRP_RESET       (`CG2_DRP_RESET)
   ) U_cg_mmcm2_drp (
      .reset_i          (reset),
      .clk_usb          (clk_usb),
      .selected         (1'b1),
      .reg_address      (reg_address), 
      .reg_bytecnt      (reg_bytecnt), 
      .reg_datao        (reg_datao_drp2), 
      .reg_datai        (reg_datai), 
      .reg_read         (reg_read), 
      .reg_write        (reg_write), 
      .drp_addr         (drp2_addr ),
      .drp_den          (drp2_den  ),
      .drp_din          (drp2_din  ),
      .drp_dout         (drp2_dout ),
      .drp_dwe          (drp2_dwe  ),
      .drp_reset        (drp2_reset)
   ); 


`ifdef ILA_CLOCKGLITCH_A7
    ila_clockglitch_a7 U_ila_clockglitch_a7 (
       .clk            (clk_usb),              // input wire clk
       .probe0         (glitch_trigger),       // input wire [0:0]  probe0 
       .probe1         (1'b0),                 // input wire [0:0]  probe1 
       .probe2         (glitch_go),            // input wire [0:0]  probe2 
       .probe3         (max_glitches),         // input wire [12:0] probe3 
       .probe4         (glitch_len_cnt),       // input wire [12:0] probe4 
       .probe5         (trigger_resync_idle),  // input wire [0:0]  probe5 
       .probe6         (glitch_count),         // input wire [4:0]  probe6 
       .probe7         (continuous_mode_r2)    // input wire [0:0]  probe7 
    );
`endif


`ifdef ILA_GLITCH_PS
    ila_glitch_ps U_ila_glitch_ps (
       .clk            (clk_usb),              // input wire clk
       .probe0         (phase1_load),          // input wire [0:0]  probe0 
       .probe1         (phase2_load),          // input wire [0:0]  probe1 
       .probe2         (phase1_done),          // input wire [0:0]  probe2 
       .probe3         (mmcm1_PSEN),           // input wire [0:0]  probe3 
       .probe4         (mmcm2_PSEN),           // input wire [0:0]  probe4 
       .probe5         (mmcm1_PSINCDEC),       // input wire [0:0]  probe5 
       .probe6         (mmcm2_PSINCDEC),       // input wire [0:0]  probe6 
       .probe7         (mmcm_rst),             // input wire [0:0]  probe7 
       .probe8         (phase2_done)           // input wire [0:0]  probe8 
    );
`endif


endmodule

`default_nettype wire
