adder_bd_c_addsub_0_0.vhd,vhdl,xil_defaultlib,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/sim/adder_bd_c_addsub_0_0.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0_clk_wiz.v,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd_clk_wiz_0.v,verilog,xil_defaultlib,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0.v,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
lab1_axi_interface_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/ipshared/886e/hdl/lab1_axi_interface_v1_0_S00_AXI.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
lab1_axi_interface_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/ipshared/886e/hdl/lab1_axi_interface_v1_0.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd_lab1_axi_interface_0_0.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/ip/adder_bd_lab1_axi_interface_0_0/sim/adder_bd_lab1_axi_interface_0_0.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/sim/adder_bd.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
