// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// PROGRAM		"Quartus II 64-Bit"
// VERSION		"Version 15.0.0 Build 145 04/22/2015 SJ Full Version"
// CREATED		"Sat Dec 26 19:32:45 2020"

module PSK_top(
	start,
	ablolute_in,
	clk,
	absolute_out
);


input wire	start;
input wire	ablolute_in;
input wire	clk;
output wire	absolute_out;

wire	SYNTHESIZED_WIRE_0;





Demodulator_CPSK	b2v_inst(
	.clk(clk),
	.start(ablolute_in),
	.x(SYNTHESIZED_WIRE_0),
	.y(absolute_out));


Modulator_CPSK	b2v_inst1(
	.clk(clk),
	.start(start),
	.x(ablolute_in),
	.y(SYNTHESIZED_WIRE_0));


endmodule
