#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 16 09:18:41 2025
# Process ID: 3104
# Current directory: C:/Users/saber/Desktop/share/DanDike_NewBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15992 C:\Users\saber\Desktop\share\DanDike_NewBoard\DanDike_NewBoard.xpr
# Log file: C:/Users/saber/Desktop/share/DanDike_NewBoard/vivado.log
# Journal file: C:/Users/saber/Desktop/share/DanDike_NewBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets key_board_iic2intc_irpt]
connect_bd_net [get_bd_pins key_board/iic2intc_irpt] [get_bd_pins xlconcat_0/In8]
delete_bd_objs [get_bd_nets key_board_iic2intc_irpt]
startgroup
make_bd_pins_external  [get_bd_pins key_board/iic2intc_irpt]
endgroup
connect_bd_net [get_bd_pins key_board/iic2intc_irpt] [get_bd_pins xlconcat_0/In8]
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
generate_target all [get_files C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports iic2intc_irpt_0 P14
set_property IOSTANDARD LVCMOS33 [get_ports [list iic2intc_irpt_0]]
save_constraints
refresh_design
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
connect_bd_net [get_bd_pins AC_8_channel_0/prog_empty] [get_bd_pins xlconcat_0/In3]
undo
connect_bd_net [get_bd_pins AC_8_channel_0/mm2s_introut] [get_bd_pins xlconcat_0/In3]
delete_bd_objs [get_bd_nets axis_data_fifo_1_prog_empty]
connect_bd_net [get_bd_pins AC_8_channel_0/prog_empty] [get_bd_pins xlconcat_0/In4]
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In5]
delete_bd_objs [get_bd_nets key_board_iic2intc_irpt]
connect_bd_net [get_bd_pins key_board/iic2intc_irpt] [get_bd_pins xlconcat_0/In6]
connect_bd_net [get_bd_ports iic2intc_irpt_0] [get_bd_pins key_board/iic2intc_irpt]
delete_bd_objs [get_bd_nets coder_intrpt]
connect_bd_net [get_bd_pins coder/intrpt] [get_bd_pins xlconcat_0/In7]
delete_bd_objs [get_bd_nets coder_Res]
connect_bd_net [get_bd_pins coder/Res] [get_bd_pins xlconcat_0/In8]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {9}] [get_bd_cells xlconcat_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
startgroup
set_property -dict [list CONFIG.NUM_PORTS {10}] [get_bd_cells xlconcat_0]
endgroup
delete_bd_objs [get_bd_nets coder_Res]
connect_bd_net [get_bd_pins coder/Res] [get_bd_pins xlconcat_0/In9]
delete_bd_objs [get_bd_nets coder_intrpt]
connect_bd_net [get_bd_pins coder/intrpt] [get_bd_pins xlconcat_0/In8]
connect_bd_net [get_bd_pins key_board/Res] [get_bd_pins xlconcat_0/In7]
startgroup
make_bd_pins_external  [get_bd_pins key_board/Op1_0]
endgroup
set_property name key_Board_int0 [get_bd_ports Op1_0_0]
set_property name key_BoardINT0 [get_bd_ports key_Board_int0]
save_bd_design
validate_bd_design
generate_target all [get_files C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_ports iic2intc_irpt_0]
save_bd_design
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
generate_target all [get_files C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd]
refresh_design
refresh_design
place_ports KeyBoard_IIC_scl_io P14
place_ports {key_BoardINT0[0]} V13
set_property IOSTANDARD LVCMOS33 [get_ports [list {key_BoardINT0[0]}]]
save_constraints
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
close_design
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
