// Seed: 3464566795
module module_0 (
    input wor id_0,
    output logic id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7
);
  always id_1 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd15
) (
    output wire _id_0[-1 : id_0],
    output supply1 id_1,
    output uwire id_2,
    output tri id_3,
    output tri id_4,
    inout logic id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply0 id_9
    , id_19,
    input wor id_10,
    output wire id_11,
    output supply1 id_12,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    input uwire id_16,
    output tri1 id_17
);
  initial id_5 <= id_7;
  module_0 modCall_1 (
      id_16,
      id_5,
      id_4,
      id_15,
      id_2,
      id_14,
      id_4,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
