Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/hbm_bottom_example_design.ip --block-symbol-file --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/hbm_bottom_example_design --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: hbm_bottom_example_design.hbm_0_example_design_0: To achieve better timing closure, disable the In-System-Sources-and-Probes.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/hbm_bottom_example_design.ip --synthesis=VERILOG --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/hbm_bottom_example_design --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: hbm_bottom_example_design.hbm_0_example_design_0: To achieve better timing closure, disable the In-System-Sources-and-Probes.
Info: hbm_bottom_example_design: "Transforming system: hbm_bottom_example_design"
Info: hbm_bottom_example_design: "Naming system components in system: hbm_bottom_example_design"
Info: hbm_bottom_example_design: "Processing generation queue"
Info: hbm_bottom_example_design: "Generating: hbm_bottom_example_design"
Info: hbm_bottom_example_design: "Generating: hbm_bottom_example_design_altera_hbm_1930_chvq3bq"
Info: hbm_bottom_example_design: "Generating: hbm_bottom_example_design_altera_abstract_uib_191_jqkrkwy"
Info: uibpll_inst: "Generating: uibpll_inst"
Info: hbm_bottom_example_design: "Generating: altera_axi_ufi_adapter"
Info: hbm_bottom_example_design: "Generating: hbm_bottom_example_design_altera_abstract_uib_altera_iopll_191_zd66zjy"
Info: hbm_bottom_example_design: "Generating: hbm_bottom_example_design_altera_iopll_1930_zfepvdi"
Info: hbm_bottom_example_design: Done "hbm_bottom_example_design" with 6 modules, 77 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
