<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2015.07.10.18:31:03"
 outputDirectory="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CEFA2F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="lpc_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="800000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="lpc_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="lpcdec" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port name="lpcdec_v" direction="input" role="v" width="1" />
   <port name="lpcdec_voiced" direction="input" role="voiced" width="1" />
   <port name="lpcdec_pulserate" direction="input" role="pulserate" width="16" />
   <port name="lpcdec_lpcrate" direction="input" role="lpcrate" width="16" />
   <port name="lpcdec_a0" direction="input" role="a0" width="16" />
   <port name="lpcdec_a1" direction="input" role="a1" width="16" />
   <port name="lpcdec_a2" direction="input" role="a2" width="16" />
   <port name="lpcdec_a3" direction="input" role="a3" width="16" />
   <port name="lpcdec_a4" direction="input" role="a4" width="16" />
   <port name="lpcdec_a5" direction="input" role="a5" width="16" />
   <port name="lpcdec_a6" direction="input" role="a6" width="16" />
   <port name="lpcdec_a7" direction="input" role="a7" width="16" />
   <port name="lpcdec_a8" direction="input" role="a8" width="16" />
   <port name="lpcdec_a9" direction="input" role="a9" width="16" />
   <port name="lpcdec_a10" direction="input" role="a10" width="16" />
   <port name="lpcdec_synth" direction="output" role="synth" width="16" />
   <port name="lpcdec_vout" direction="output" role="vout" width="1" />
   <port name="lpcdec_rst" direction="input" role="rst" width="1" />
  </interface>
  <interface name="lpcenc" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port name="lpcenc_v" direction="input" role="v" width="1" />
   <port name="lpcenc_voiced" direction="output" role="voiced" width="1" />
   <port name="lpcenc_a0" direction="output" role="a0" width="16" />
   <port name="lpcenc_a1" direction="output" role="a1" width="16" />
   <port name="lpcenc_a2" direction="output" role="a2" width="16" />
   <port name="lpcenc_a3" direction="output" role="a3" width="16" />
   <port name="lpcenc_a4" direction="output" role="a4" width="16" />
   <port name="lpcenc_a5" direction="output" role="a5" width="16" />
   <port name="lpcenc_a6" direction="output" role="a6" width="16" />
   <port name="lpcenc_a7" direction="output" role="a7" width="16" />
   <port name="lpcenc_a8" direction="output" role="a8" width="16" />
   <port name="lpcenc_a9" direction="output" role="a9" width="16" />
   <port name="lpcenc_a10" direction="output" role="a10" width="16" />
   <port name="lpcenc_vout" direction="output" role="vout" width="1" />
   <port name="lpcenc_x" direction="input" role="x" width="16" />
   <port name="lpcenc_d_clk" direction="input" role="d_clk" width="1" />
   <port
       name="lpcenc_freq_count"
       direction="output"
       role="freq_count"
       width="16" />
   <port name="lpcenc_rst" direction="input" role="rst" width="1" />
  </interface>
  <interface name="read_master_stream" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="read_master_stream_d_out"
       direction="output"
       role="d_out"
       width="16" />
   <port
       name="read_master_stream_d_clk"
       direction="output"
       role="d_clk"
       width="1" />
   <port
       name="read_master_stream_vout"
       direction="output"
       role="vout"
       width="1" />
   <port
       name="read_master_stream_d_rst"
       direction="output"
       role="d_rst"
       width="1" />
  </interface>
  <interface name="write_master_stream" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="write_master_stream_d_in"
       direction="input"
       role="d_in"
       width="16" />
   <port name="write_master_stream_v" direction="input" role="v" width="1" />
   <port
       name="write_master_stream_d_in_clk"
       direction="input"
       role="d_in_clk"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="LPC_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1436578251,AUTO_UNIQUE_ID=(altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(LPCdec:1.0:)(LPCenc:1.0:S0=0,S1=1,S2=2,S3=3,S4=4,S5=5)(clock_source:15.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(read_master:1.0:S0=0,S1=1,S2=2,S3=3,S4=4,S5=5,S6=6)(write_master:1.0:S0=0,S1=1,S2=2,S3=3,S4=4)(altera_pll:15.0:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=250,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=250,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CEFA2F23C8,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=true,gui_active_clk=false,gui_actual_divide_factor0=500,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=8,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=0.8,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=4,4,256,256,false,true,false,false,250,250,1,0,ph_mux_clk,false,false,2,20,4000,400.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Fractional-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=4,m_cnt_lo_div=4,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=0.800000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=400.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=LPC_qsys_read_memory,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=LPC_qsys_read_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_data_width=16,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16383,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=LPC_qsys_sink_ram,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=LPC_qsys_sink_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_data_width=16,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16383,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x4020,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x5000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0xc000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="LPC_qsys"
   kind="LPC_qsys"
   version="1.0"
   name="LPC_qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1436578251" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCdec.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPCdec_hw.tcl" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPCenc_hw.tcl" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/read_master_hw.tcl" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/write_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:LPC_qsys "LPC_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master ddr3_write_master.ddr3_avalon_master and slave sink_ram.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ddr3_write_master.ddr3_avalon_master and slave sink_ram.s2 because the master has address signal 16 bit wide, but the slave is 13 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_write_master.ddr3_avalon_master and ddr3_write_master_ddr3_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0 and sink_ram_s2_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sink_ram_s2_translator.avalon_anti_slave_0 and sink_ram.s2</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>10</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has address signal 16 bit wide, but the slave is 13 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_read_master.ddr3_avalon_master and ddr3_read_master_ddr3_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0 and read_memory_s2_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces read_memory_s2_translator.avalon_anti_slave_0 and read_memory.s2</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>11</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>13</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_master.master and JTAG_master_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LPCenc_0_avalon_control_slave_translator.avalon_anti_slave_0 and LPCenc_0.avalon_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_write_master_avalon_mm_control_translator.avalon_anti_slave_0 and ddr3_write_master.avalon_mm_control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_read_master_avalon_mm_control_translator.avalon_anti_slave_0 and ddr3_read_master.avalon_mm_control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sink_ram_s1_translator.avalon_anti_slave_0 and sink_ram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces read_memory_s1_translator.avalon_anti_slave_0 and read_memory.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>25</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>31</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>32</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>37</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>48</b> modules, <b>156</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>58</b> modules, <b>186</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>187</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>61</b> modules, <b>247</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>14</b> modules, <b>49</b> connections]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/LPC_qsys_JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>LPCdec</b> "<b>submodules/LPCdec</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>LPCenc</b> "<b>submodules/LPCenc</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_pll</b> "<b>submodules/LPC_qsys_pll_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/LPC_qsys_read_memory</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/LPC_qsys_sink_ram</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 11 starting:altera_jtag_avalon_master "submodules/LPC_qsys_JTAG_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>timing_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 68 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 67 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 19 starting:LPCdec "submodules/LPCdec"</message>
   <message level="Info" culprit="LPCdec_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>LPCdec</b> "<b>LPCdec_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 18 starting:LPCenc "submodules/LPCenc"</message>
   <message level="Info" culprit="LPCenc_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>LPCenc</b> "<b>LPCenc_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 17 starting:read_master "submodules/read_master"</message>
   <message level="Info" culprit="ddr3_read_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>read_master</b> "<b>ddr3_read_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 16 starting:write_master "submodules/write_master"</message>
   <message level="Info" culprit="ddr3_write_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>write_master</b> "<b>ddr3_write_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 15 starting:altera_pll "submodules/LPC_qsys_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_avalon_onchip_memory2 "submodules/LPC_qsys_read_memory"</message>
   <message level="Info" culprit="read_memory">Starting RTL generation for module 'LPC_qsys_read_memory'</message>
   <message level="Info" culprit="read_memory">  Generation command is [exec /home/eric/altera/15.0/quartus/linux64/perl/bin/perl -I /home/eric/altera/15.0/quartus/linux64/perl/lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin/europa -I /home/eric/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LPC_qsys_read_memory --dir=/tmp/alt6627_8428901016250132884.dir/0006_read_memory_gen/ --quartus_dir=/home/eric/altera/15.0/quartus --verilog --config=/tmp/alt6627_8428901016250132884.dir/0006_read_memory_gen//LPC_qsys_read_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="read_memory">Done RTL generation for module 'LPC_qsys_read_memory'</message>
   <message level="Info" culprit="read_memory"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>read_memory</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/LPC_qsys_sink_ram"</message>
   <message level="Info" culprit="sink_ram">Starting RTL generation for module 'LPC_qsys_sink_ram'</message>
   <message level="Info" culprit="sink_ram">  Generation command is [exec /home/eric/altera/15.0/quartus/linux64/perl/bin/perl -I /home/eric/altera/15.0/quartus/linux64/perl/lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin/europa -I /home/eric/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LPC_qsys_sink_ram --dir=/tmp/alt6627_8428901016250132884.dir/0007_sink_ram_gen/ --quartus_dir=/home/eric/altera/15.0/quartus --verilog --config=/tmp/alt6627_8428901016250132884.dir/0007_sink_ram_gen//LPC_qsys_sink_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sink_ram">Done RTL generation for module 'LPC_qsys_sink_ram'</message>
   <message level="Info" culprit="sink_ram"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>sink_ram</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 12 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="ddr3_write_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_write_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sink_ram_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sink_ram_s2_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 13 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="ddr3_write_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_write_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sink_ram_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sink_ram_s2_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.011s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.067s/0.099s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.040s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.033s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.032s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.036s/0.051s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>59</b> modules, <b>186</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="ddr3_write_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_write_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sink_ram_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sink_ram_s2_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="JTAG_master_master_agent"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_master_agent</b> "<b>JTAG_master_master_agent</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="LPCenc_0_avalon_control_slave_agent"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>LPCenc_0_avalon_control_slave_agent</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 38 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 37 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 32 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_master_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_master_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 31 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="LPCenc_0_avalon_control_slave_burst_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>LPCenc_0_avalon_control_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 26 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 25 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 20 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 15 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="LPCenc_0_avalon_control_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>LPCenc_0_avalon_control_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 4 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)"
   instancePathKey="LPC_qsys:.:JTAG_master"
   kind="altera_jtag_avalon_master"
   version="15.0"
   name="LPC_qsys_JTAG_master">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="JTAG_master" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 11 starting:altera_jtag_avalon_master "submodules/LPC_qsys_JTAG_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>timing_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 68 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 67 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="LPCdec:1.0:"
   instancePathKey="LPC_qsys:.:LPCdec_0"
   kind="LPCdec"
   version="1.0"
   name="LPCdec">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCdec.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPCdec_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="LPCdec_0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 19 starting:LPCdec "submodules/LPCdec"</message>
   <message level="Info" culprit="LPCdec_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>LPCdec</b> "<b>LPCdec_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="LPCenc:1.0:S0=0,S1=1,S2=2,S3=3,S4=4,S5=5"
   instancePathKey="LPC_qsys:.:LPCenc_0"
   kind="LPCenc"
   version="1.0"
   name="LPCenc">
  <parameter name="S3" value="3" />
  <parameter name="S4" value="4" />
  <parameter name="S5" value="5" />
  <parameter name="S0" value="0" />
  <parameter name="S1" value="1" />
  <parameter name="S2" value="2" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPCenc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="LPCenc_0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 18 starting:LPCenc "submodules/LPCenc"</message>
   <message level="Info" culprit="LPCenc_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>LPCenc</b> "<b>LPCenc_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="read_master:1.0:S0=0,S1=1,S2=2,S3=3,S4=4,S5=5,S6=6"
   instancePathKey="LPC_qsys:.:ddr3_read_master"
   kind="read_master"
   version="1.0"
   name="read_master">
  <parameter name="S3" value="3" />
  <parameter name="S4" value="4" />
  <parameter name="S5" value="5" />
  <parameter name="S6" value="6" />
  <parameter name="S0" value="0" />
  <parameter name="S1" value="1" />
  <parameter name="S2" value="2" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="ddr3_read_master" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 17 starting:read_master "submodules/read_master"</message>
   <message level="Info" culprit="ddr3_read_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>read_master</b> "<b>ddr3_read_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="write_master:1.0:S0=0,S1=1,S2=2,S3=3,S4=4"
   instancePathKey="LPC_qsys:.:ddr3_write_master"
   kind="write_master"
   version="1.0"
   name="write_master">
  <parameter name="S3" value="3" />
  <parameter name="S4" value="4" />
  <parameter name="S0" value="0" />
  <parameter name="S1" value="1" />
  <parameter name="S2" value="2" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="ddr3_write_master" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 16 starting:write_master "submodules/write_master"</message>
   <message level="Info" culprit="ddr3_write_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>write_master</b> "<b>ddr3_write_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:15.0:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=250,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=250,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CEFA2F23C8,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=true,gui_active_clk=false,gui_actual_divide_factor0=500,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=8,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=0.8,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=4,4,256,256,false,true,false,false,250,250,1,0,ph_mux_clk,false,false,2,20,4000,400.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Fractional-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=4,m_cnt_lo_div=4,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=0.800000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=400.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="LPC_qsys:.:pll_0"
   kind="altera_pll"
   version="15.0"
   name="LPC_qsys_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="500" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="1" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Fractional-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="4" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="400.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="true" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="0.8" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="4000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="1" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="8" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="250" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="4" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="4,4,256,256,false,true,false,false,250,250,1,0,ph_mux_clk,false,false,2,20,4000,400.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="250" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="0.800000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="true" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="pll_0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 15 starting:altera_pll "submodules/LPC_qsys_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=LPC_qsys_read_memory,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=LPC_qsys_read_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_data_width=16,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16383,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="LPC_qsys:.:read_memory"
   kind="altera_avalon_onchip_memory2"
   version="15.0"
   name="LPC_qsys_read_memory">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="LPC_qsys_read_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter name="derived_init_file_name" value="LPC_qsys_read_memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="16" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16383" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="read_memory" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_avalon_onchip_memory2 "submodules/LPC_qsys_read_memory"</message>
   <message level="Info" culprit="read_memory">Starting RTL generation for module 'LPC_qsys_read_memory'</message>
   <message level="Info" culprit="read_memory">  Generation command is [exec /home/eric/altera/15.0/quartus/linux64/perl/bin/perl -I /home/eric/altera/15.0/quartus/linux64/perl/lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin/europa -I /home/eric/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LPC_qsys_read_memory --dir=/tmp/alt6627_8428901016250132884.dir/0006_read_memory_gen/ --quartus_dir=/home/eric/altera/15.0/quartus --verilog --config=/tmp/alt6627_8428901016250132884.dir/0006_read_memory_gen//LPC_qsys_read_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="read_memory">Done RTL generation for module 'LPC_qsys_read_memory'</message>
   <message level="Info" culprit="read_memory"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>read_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=LPC_qsys_sink_ram,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=LPC_qsys_sink_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_data_width=16,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16383,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="LPC_qsys:.:sink_ram"
   kind="altera_avalon_onchip_memory2"
   version="15.0"
   name="LPC_qsys_sink_ram">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="LPC_qsys_sink_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter name="derived_init_file_name" value="LPC_qsys_sink_ram.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="16" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16383" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="sink_ram" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/LPC_qsys_sink_ram"</message>
   <message level="Info" culprit="sink_ram">Starting RTL generation for module 'LPC_qsys_sink_ram'</message>
   <message level="Info" culprit="sink_ram">  Generation command is [exec /home/eric/altera/15.0/quartus/linux64/perl/bin/perl -I /home/eric/altera/15.0/quartus/linux64/perl/lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin/europa -I /home/eric/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LPC_qsys_sink_ram --dir=/tmp/alt6627_8428901016250132884.dir/0007_sink_ram_gen/ --quartus_dir=/home/eric/altera/15.0/quartus --verilog --config=/tmp/alt6627_8428901016250132884.dir/0007_sink_ram_gen//LPC_qsys_sink_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sink_ram">Done RTL generation for module 'LPC_qsys_sink_ram'</message>
   <message level="Info" culprit="sink_ram"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>sink_ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {ddr3_write_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sink_ram_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sink_ram_s2_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {sink_ram_s2_translator} {AV_DATA_W} {16};set_instance_parameter_value {sink_ram_s2_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sink_ram_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sink_ram_s2_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s2_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s2_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {sink_ram_s2_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sink_ram_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sink_ram_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_READ} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sink_ram_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sink_ram_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sink_ram_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sink_ram_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0} {sink_ram_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/sink_ram_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/sink_ram_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/sink_ram_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {sink_ram_s2_translator.reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s2_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {ddr3_write_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_write_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_write_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_write_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_write_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_write_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {sink_ram_s2} {avalon} {master};set_interface_property {sink_ram_s2} {EXPORT_OF} {sink_ram_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3_write_master.ddr3_avalon_master} {0};set_module_assignment {interconnect_id.sink_ram.s2} {0};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=17,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=17,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ddr3_write_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {sink_ram_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sink_ram_s2_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {sink_ram_s2_translator} {AV_DATA_W} {16};set_instance_parameter_value {sink_ram_s2_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sink_ram_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sink_ram_s2_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s2_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s2_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {sink_ram_s2_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sink_ram_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sink_ram_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_READ} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {sink_ram_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_ram_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sink_ram_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sink_ram_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sink_ram_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sink_ram_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0} {sink_ram_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/sink_ram_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/sink_ram_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/sink_ram_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {sink_ram_s2_translator.reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s2_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {ddr3_write_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_write_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_write_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_write_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_write_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_write_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {sink_ram_s2} {avalon} {master};set_interface_property {sink_ram_s2} {EXPORT_OF} {sink_ram_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3_write_master.ddr3_avalon_master} {0};set_module_assignment {interconnect_id.sink_ram.s2} {0};" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 12 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="ddr3_write_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_write_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sink_ram_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sink_ram_s2_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {ddr3_read_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {read_memory_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {read_memory_s2_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {read_memory_s2_translator} {AV_DATA_W} {16};set_instance_parameter_value {read_memory_s2_translator} {UAV_DATA_W} {16};set_instance_parameter_value {read_memory_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {read_memory_s2_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s2_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s2_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {read_memory_s2_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {read_memory_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {read_memory_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_READ} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {read_memory_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {read_memory_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {read_memory_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {read_memory_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_read_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0} {read_memory_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/read_memory_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/read_memory_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/read_memory_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {read_memory_s2_translator.reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s2_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {ddr3_read_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_read_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_read_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_read_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_read_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_read_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {read_memory_s2} {avalon} {master};set_interface_property {read_memory_s2} {EXPORT_OF} {read_memory_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3_read_master.ddr3_avalon_master} {0};set_module_assignment {interconnect_id.read_memory.s2} {0};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=17,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=17,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.0"
   name="LPC_qsys_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ddr3_read_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {read_memory_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {read_memory_s2_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {read_memory_s2_translator} {AV_DATA_W} {16};set_instance_parameter_value {read_memory_s2_translator} {UAV_DATA_W} {16};set_instance_parameter_value {read_memory_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {read_memory_s2_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s2_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s2_translator} {UAV_ADDRESS_W} {17};set_instance_parameter_value {read_memory_s2_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {read_memory_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {read_memory_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_READ} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {read_memory_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {read_memory_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {read_memory_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {read_memory_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {read_memory_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {read_memory_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {read_memory_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_read_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0} {read_memory_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/read_memory_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/read_memory_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/read_memory_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {read_memory_s2_translator.reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s2_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {ddr3_read_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_read_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_read_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_read_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_read_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_read_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {read_memory_s2} {avalon} {master};set_interface_property {read_memory_s2} {EXPORT_OF} {read_memory_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3_read_master.ddr3_avalon_master} {0};set_module_assignment {interconnect_id.read_memory.s2} {0};" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 13 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="ddr3_write_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_write_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sink_ram_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sink_ram_s2_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {JTAG_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {LPCenc_0_avalon_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_avalon_mm_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_read_master_avalon_mm_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sink_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sink_ram_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {sink_ram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sink_ram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sink_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sink_ram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sink_ram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sink_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sink_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sink_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sink_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sink_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sink_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {read_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {read_memory_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {read_memory_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {read_memory_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {read_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {read_memory_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {read_memory_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {read_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {read_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {read_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {read_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {read_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {read_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {JTAG_master_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004020&quot;
   end=&quot;0x00000000000004040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sink_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;read_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_master_master_agent} {ID} {0};set_instance_parameter_value {JTAG_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {LPCenc_0_avalon_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ID} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ECC_ENABLE} {0};add_instance {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_write_master_avalon_mm_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ID} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ECC_ENABLE} {0};add_instance {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_read_master_avalon_mm_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ID} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ECC_ENABLE} {0};add_instance {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sink_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sink_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sink_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sink_ram_s1_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {sink_ram_s1_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {sink_ram_s1_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {sink_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sink_ram_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_agent} {ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sink_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sink_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sink_ram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sink_ram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sink_ram_s1_agent} {ID} {4};set_instance_parameter_value {sink_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_ram_s1_agent} {ECC_ENABLE} {0};add_instance {sink_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {read_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {read_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {read_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {read_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {read_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {read_memory_s1_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {read_memory_s1_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {read_memory_s1_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {read_memory_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {read_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {read_memory_s1_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {read_memory_s1_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {read_memory_s1_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {read_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {read_memory_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_agent} {ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {read_memory_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {read_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {read_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {read_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {read_memory_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {read_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {read_memory_s1_agent} {ID} {3};set_instance_parameter_value {read_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {read_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {read_memory_s1_agent} {ECC_ENABLE} {0};add_instance {read_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 1 0 2 4 };set_instance_parameter_value {router} {CHANNEL_ID} {10000 00100 00001 00010 01000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000 0x4020 0x5000 0xc000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x4010 0x4040 0x5010 0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {JTAG_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_master_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {JTAG_master_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {JTAG_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_master_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_master_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_limiter} {REORDER} {0};add_instance {LPCenc_0_avalon_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ddr3_write_master_avalon_mm_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ddr3_read_master_avalon_mm_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sink_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sink_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sink_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {read_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {read_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {read_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {read_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {LPCenc_0_avalon_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sink_ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {read_memory_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {LPCenc_0_avalon_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sink_ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {read_memory_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LPCenc_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {JTAG_master_master_translator.avalon_universal_master_0} {JTAG_master_master_agent.av} {avalon};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {defaultConnection} {false};add_connection {LPCenc_0_avalon_control_slave_agent.m0} {LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LPCenc_0_avalon_control_slave_agent.m0/LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LPCenc_0_avalon_control_slave_agent.m0/LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LPCenc_0_avalon_control_slave_agent.m0/LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LPCenc_0_avalon_control_slave_agent.rf_source} {LPCenc_0_avalon_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {LPCenc_0_avalon_control_slave_agent_rsp_fifo.out} {LPCenc_0_avalon_control_slave_agent.rf_sink} {avalon_streaming};add_connection {LPCenc_0_avalon_control_slave_agent.rdata_fifo_src} {LPCenc_0_avalon_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_write_master_avalon_mm_control_agent.m0} {ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_write_master_avalon_mm_control_agent.m0/ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_avalon_mm_control_agent.m0/ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_avalon_mm_control_agent.m0/ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_write_master_avalon_mm_control_agent.rf_source} {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.out} {ddr3_write_master_avalon_mm_control_agent.rf_sink} {avalon_streaming};add_connection {ddr3_write_master_avalon_mm_control_agent.rdata_fifo_src} {ddr3_write_master_avalon_mm_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_read_master_avalon_mm_control_agent.m0} {ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_read_master_avalon_mm_control_agent.m0/ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_avalon_mm_control_agent.m0/ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_avalon_mm_control_agent.m0/ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_read_master_avalon_mm_control_agent.rf_source} {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.out} {ddr3_read_master_avalon_mm_control_agent.rf_sink} {avalon_streaming};add_connection {ddr3_read_master_avalon_mm_control_agent.rdata_fifo_src} {ddr3_read_master_avalon_mm_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sink_ram_s1_agent.m0} {sink_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sink_ram_s1_agent.m0/sink_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sink_ram_s1_agent.m0/sink_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sink_ram_s1_agent.m0/sink_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sink_ram_s1_agent.rf_source} {sink_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sink_ram_s1_agent_rsp_fifo.out} {sink_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {sink_ram_s1_agent.rdata_fifo_src} {sink_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {read_memory_s1_agent.m0} {read_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {read_memory_s1_agent.m0/read_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {read_memory_s1_agent.m0/read_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {read_memory_s1_agent.m0/read_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {read_memory_s1_agent.rf_source} {read_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {read_memory_s1_agent_rsp_fifo.out} {read_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {read_memory_s1_agent.rdata_fifo_src} {read_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {JTAG_master_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_agent.cp/router.sink} {qsys_mm.command};add_connection {LPCenc_0_avalon_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {ddr3_write_master_avalon_mm_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {ddr3_read_master_avalon_mm_control_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_agent.rp/router_003.sink} {qsys_mm.response};add_connection {sink_ram_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {read_memory_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {read_memory_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router.src} {JTAG_master_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/JTAG_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_master_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {JTAG_master_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/JTAG_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_master_master_limiter.rsp_src} {JTAG_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.rsp_src/JTAG_master_master_agent.rp} {qsys_mm.response};add_connection {LPCenc_0_avalon_control_slave_burst_adapter.source0} {LPCenc_0_avalon_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_burst_adapter.source0/LPCenc_0_avalon_control_slave_agent.cp} {qsys_mm.command};add_connection {ddr3_write_master_avalon_mm_control_burst_adapter.source0} {ddr3_write_master_avalon_mm_control_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_burst_adapter.source0/ddr3_write_master_avalon_mm_control_agent.cp} {qsys_mm.command};add_connection {ddr3_read_master_avalon_mm_control_burst_adapter.source0} {ddr3_read_master_avalon_mm_control_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_burst_adapter.source0/ddr3_read_master_avalon_mm_control_agent.cp} {qsys_mm.command};add_connection {sink_ram_s1_burst_adapter.source0} {sink_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_burst_adapter.source0/sink_ram_s1_agent.cp} {qsys_mm.command};add_connection {read_memory_s1_burst_adapter.source0} {read_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {read_memory_s1_burst_adapter.source0/read_memory_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {router_001.src} {LPCenc_0_avalon_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/LPCenc_0_avalon_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {LPCenc_0_avalon_control_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {ddr3_write_master_avalon_mm_control_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/ddr3_write_master_avalon_mm_control_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ddr3_write_master_avalon_mm_control_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {ddr3_read_master_avalon_mm_control_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/ddr3_read_master_avalon_mm_control_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ddr3_read_master_avalon_mm_control_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_004.src} {sink_ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/sink_ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sink_ram_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_005.src} {read_memory_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/read_memory_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {read_memory_s1_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {read_memory_s1_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cmd_mux.src} {LPCenc_0_avalon_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/LPCenc_0_avalon_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {LPCenc_0_avalon_control_slave_cmd_width_adapter.src} {LPCenc_0_avalon_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_cmd_width_adapter.src/LPCenc_0_avalon_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {ddr3_write_master_avalon_mm_control_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ddr3_write_master_avalon_mm_control_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ddr3_write_master_avalon_mm_control_cmd_width_adapter.src} {ddr3_write_master_avalon_mm_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_cmd_width_adapter.src/ddr3_write_master_avalon_mm_control_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {ddr3_read_master_avalon_mm_control_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ddr3_read_master_avalon_mm_control_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ddr3_read_master_avalon_mm_control_cmd_width_adapter.src} {ddr3_read_master_avalon_mm_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_cmd_width_adapter.src/ddr3_read_master_avalon_mm_control_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {sink_ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sink_ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sink_ram_s1_cmd_width_adapter.src} {sink_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_cmd_width_adapter.src/sink_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {read_memory_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/read_memory_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {read_memory_s1_cmd_width_adapter.src} {read_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {read_memory_s1_cmd_width_adapter.src/read_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {JTAG_master_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {JTAG_master_master_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {JTAG_master_master_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {JTAG_master_master_limiter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_limiter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_clk_reset_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {JTAG_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_master_clk_reset_reset_bridge.in_reset};add_interface {LPCenc_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {LPCenc_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {LPCenc_0_reset_sink_reset_bridge.in_reset};add_interface {JTAG_master_master} {avalon} {slave};set_interface_property {JTAG_master_master} {EXPORT_OF} {JTAG_master_master_translator.avalon_anti_master_0};add_interface {ddr3_read_master_avalon_mm_control} {avalon} {master};set_interface_property {ddr3_read_master_avalon_mm_control} {EXPORT_OF} {ddr3_read_master_avalon_mm_control_translator.avalon_anti_slave_0};add_interface {ddr3_write_master_avalon_mm_control} {avalon} {master};set_interface_property {ddr3_write_master_avalon_mm_control} {EXPORT_OF} {ddr3_write_master_avalon_mm_control_translator.avalon_anti_slave_0};add_interface {LPCenc_0_avalon_control_slave} {avalon} {master};set_interface_property {LPCenc_0_avalon_control_slave} {EXPORT_OF} {LPCenc_0_avalon_control_slave_translator.avalon_anti_slave_0};add_interface {read_memory_s1} {avalon} {master};set_interface_property {read_memory_s1} {EXPORT_OF} {read_memory_s1_translator.avalon_anti_slave_0};add_interface {sink_ram_s1} {avalon} {master};set_interface_property {sink_ram_s1} {EXPORT_OF} {sink_ram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.JTAG_master.master} {0};set_module_assignment {interconnect_id.LPCenc_0.avalon_control_slave} {0};set_module_assignment {interconnect_id.ddr3_read_master.avalon_mm_control} {1};set_module_assignment {interconnect_id.ddr3_write_master.avalon_mm_control} {2};set_module_assignment {interconnect_id.read_memory.s1} {3};set_module_assignment {interconnect_id.sink_ram.s1} {4};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004020&quot;
   end=&quot;0x00000000000004040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sink_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;read_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=10000,00100,00001,00010,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,2,4,END_ADDRESS=0x4000,0x4010,0x4040,0x5010,0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:10000:0x0:0x4000:both:1:0:0:1,1:00100:0x4000:0x4010:both:1:0:0:1,0:00001:0x4020:0x4040:both:1:0:0:1,2:00010:0x5000:0x5010:both:1:0:0:1,4:01000:0xc000:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000,0x4020,0x5000,0xc000,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=5)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=105,IN_PKT_ORI_BURST_SIZE_L=103,IN_PKT_RESPONSE_STATUS_H=102,IN_PKT_RESPONSE_STATUS_L=101,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=106,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=87,OUT_PKT_ORI_BURST_SIZE_L=85,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=88,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=105,IN_PKT_ORI_BURST_SIZE_L=103,IN_PKT_RESPONSE_STATUS_H=102,IN_PKT_RESPONSE_STATUS_L=101,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=106,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=87,OUT_PKT_ORI_BURST_SIZE_L=85,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=88,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=105,IN_PKT_ORI_BURST_SIZE_L=103,IN_PKT_RESPONSE_STATUS_H=102,IN_PKT_RESPONSE_STATUS_L=101,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=106,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=87,OUT_PKT_ORI_BURST_SIZE_L=85,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=88,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=105,IN_PKT_ORI_BURST_SIZE_L=103,IN_PKT_RESPONSE_STATUS_H=102,IN_PKT_RESPONSE_STATUS_L=101,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=106,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=87,OUT_PKT_ORI_BURST_SIZE_L=85,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=88,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=105,IN_PKT_ORI_BURST_SIZE_L=103,IN_PKT_RESPONSE_STATUS_H=102,IN_PKT_RESPONSE_STATUS_L=101,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=106,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=87,OUT_PKT_ORI_BURST_SIZE_L=85,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=88,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {JTAG_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {LPCenc_0_avalon_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_avalon_mm_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_read_master_avalon_mm_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sink_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sink_ram_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {sink_ram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sink_ram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sink_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sink_ram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sink_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sink_ram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sink_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sink_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {sink_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sink_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sink_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sink_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sink_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sink_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {read_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {read_memory_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {read_memory_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {read_memory_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {read_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {read_memory_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {read_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {read_memory_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {read_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {read_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {read_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {read_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {read_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {read_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {read_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {read_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {read_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {JTAG_master_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004020&quot;
   end=&quot;0x00000000000004040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sink_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;read_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_master_master_agent} {ID} {0};set_instance_parameter_value {JTAG_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {LPCenc_0_avalon_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ID} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent} {ECC_ENABLE} {0};add_instance {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LPCenc_0_avalon_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_write_master_avalon_mm_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ID} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent} {ECC_ENABLE} {0};add_instance {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_read_master_avalon_mm_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ID} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent} {ECC_ENABLE} {0};add_instance {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sink_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sink_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sink_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sink_ram_s1_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {sink_ram_s1_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sink_ram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {sink_ram_s1_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {sink_ram_s1_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {sink_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sink_ram_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_agent} {ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_ram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sink_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sink_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sink_ram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sink_ram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sink_ram_s1_agent} {ID} {4};set_instance_parameter_value {sink_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_ram_s1_agent} {ECC_ENABLE} {0};add_instance {sink_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sink_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {read_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {read_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {read_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {read_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {read_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {read_memory_s1_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {read_memory_s1_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {read_memory_s1_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {read_memory_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {read_memory_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {read_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {read_memory_s1_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {read_memory_s1_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {read_memory_s1_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {read_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {read_memory_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_agent} {ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {read_memory_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {read_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {read_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {read_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {read_memory_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {read_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {read_memory_s1_agent} {ID} {3};set_instance_parameter_value {read_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {read_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {read_memory_s1_agent} {ECC_ENABLE} {0};add_instance {read_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {read_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 1 0 2 4 };set_instance_parameter_value {router} {CHANNEL_ID} {10000 00100 00001 00010 01000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000 0x4020 0x5000 0xc000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x4010 0x4040 0x5010 0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {JTAG_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_master_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {JTAG_master_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {JTAG_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_master_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_master_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_limiter} {REORDER} {0};add_instance {LPCenc_0_avalon_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ddr3_write_master_avalon_mm_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ddr3_read_master_avalon_mm_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sink_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sink_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sink_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sink_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sink_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sink_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {read_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {read_memory_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {read_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {read_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {read_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {read_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {read_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {LPCenc_0_avalon_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LPCenc_0_avalon_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sink_ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sink_ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {read_memory_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {read_memory_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {LPCenc_0_avalon_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LPCenc_0_avalon_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_mm_control_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_mm_control_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sink_ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sink_ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {read_memory_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {read_memory_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LPCenc_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LPCenc_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {JTAG_master_master_translator.avalon_universal_master_0} {JTAG_master_master_agent.av} {avalon};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {defaultConnection} {false};add_connection {LPCenc_0_avalon_control_slave_agent.m0} {LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LPCenc_0_avalon_control_slave_agent.m0/LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LPCenc_0_avalon_control_slave_agent.m0/LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LPCenc_0_avalon_control_slave_agent.m0/LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LPCenc_0_avalon_control_slave_agent.rf_source} {LPCenc_0_avalon_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {LPCenc_0_avalon_control_slave_agent_rsp_fifo.out} {LPCenc_0_avalon_control_slave_agent.rf_sink} {avalon_streaming};add_connection {LPCenc_0_avalon_control_slave_agent.rdata_fifo_src} {LPCenc_0_avalon_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_write_master_avalon_mm_control_agent.m0} {ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_write_master_avalon_mm_control_agent.m0/ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_avalon_mm_control_agent.m0/ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_avalon_mm_control_agent.m0/ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_write_master_avalon_mm_control_agent.rf_source} {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.out} {ddr3_write_master_avalon_mm_control_agent.rf_sink} {avalon_streaming};add_connection {ddr3_write_master_avalon_mm_control_agent.rdata_fifo_src} {ddr3_write_master_avalon_mm_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_read_master_avalon_mm_control_agent.m0} {ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_read_master_avalon_mm_control_agent.m0/ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_avalon_mm_control_agent.m0/ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_avalon_mm_control_agent.m0/ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_read_master_avalon_mm_control_agent.rf_source} {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.out} {ddr3_read_master_avalon_mm_control_agent.rf_sink} {avalon_streaming};add_connection {ddr3_read_master_avalon_mm_control_agent.rdata_fifo_src} {ddr3_read_master_avalon_mm_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sink_ram_s1_agent.m0} {sink_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sink_ram_s1_agent.m0/sink_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sink_ram_s1_agent.m0/sink_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sink_ram_s1_agent.m0/sink_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sink_ram_s1_agent.rf_source} {sink_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sink_ram_s1_agent_rsp_fifo.out} {sink_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {sink_ram_s1_agent.rdata_fifo_src} {sink_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {read_memory_s1_agent.m0} {read_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {read_memory_s1_agent.m0/read_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {read_memory_s1_agent.m0/read_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {read_memory_s1_agent.m0/read_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {read_memory_s1_agent.rf_source} {read_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {read_memory_s1_agent_rsp_fifo.out} {read_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {read_memory_s1_agent.rdata_fifo_src} {read_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {JTAG_master_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_agent.cp/router.sink} {qsys_mm.command};add_connection {LPCenc_0_avalon_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {ddr3_write_master_avalon_mm_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {ddr3_read_master_avalon_mm_control_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_agent.rp/router_003.sink} {qsys_mm.response};add_connection {sink_ram_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {read_memory_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {read_memory_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router.src} {JTAG_master_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/JTAG_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_master_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {JTAG_master_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/JTAG_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_master_master_limiter.rsp_src} {JTAG_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.rsp_src/JTAG_master_master_agent.rp} {qsys_mm.response};add_connection {LPCenc_0_avalon_control_slave_burst_adapter.source0} {LPCenc_0_avalon_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_burst_adapter.source0/LPCenc_0_avalon_control_slave_agent.cp} {qsys_mm.command};add_connection {ddr3_write_master_avalon_mm_control_burst_adapter.source0} {ddr3_write_master_avalon_mm_control_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_burst_adapter.source0/ddr3_write_master_avalon_mm_control_agent.cp} {qsys_mm.command};add_connection {ddr3_read_master_avalon_mm_control_burst_adapter.source0} {ddr3_read_master_avalon_mm_control_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_burst_adapter.source0/ddr3_read_master_avalon_mm_control_agent.cp} {qsys_mm.command};add_connection {sink_ram_s1_burst_adapter.source0} {sink_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_burst_adapter.source0/sink_ram_s1_agent.cp} {qsys_mm.command};add_connection {read_memory_s1_burst_adapter.source0} {read_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {read_memory_s1_burst_adapter.source0/read_memory_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {router_001.src} {LPCenc_0_avalon_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/LPCenc_0_avalon_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {LPCenc_0_avalon_control_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {ddr3_write_master_avalon_mm_control_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/ddr3_write_master_avalon_mm_control_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ddr3_write_master_avalon_mm_control_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {ddr3_read_master_avalon_mm_control_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/ddr3_read_master_avalon_mm_control_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ddr3_read_master_avalon_mm_control_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_004.src} {sink_ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/sink_ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sink_ram_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_005.src} {read_memory_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/read_memory_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {read_memory_s1_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {read_memory_s1_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cmd_mux.src} {LPCenc_0_avalon_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/LPCenc_0_avalon_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {LPCenc_0_avalon_control_slave_cmd_width_adapter.src} {LPCenc_0_avalon_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {LPCenc_0_avalon_control_slave_cmd_width_adapter.src/LPCenc_0_avalon_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {ddr3_write_master_avalon_mm_control_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ddr3_write_master_avalon_mm_control_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ddr3_write_master_avalon_mm_control_cmd_width_adapter.src} {ddr3_write_master_avalon_mm_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_mm_control_cmd_width_adapter.src/ddr3_write_master_avalon_mm_control_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {ddr3_read_master_avalon_mm_control_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ddr3_read_master_avalon_mm_control_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ddr3_read_master_avalon_mm_control_cmd_width_adapter.src} {ddr3_read_master_avalon_mm_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_mm_control_cmd_width_adapter.src/ddr3_read_master_avalon_mm_control_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {sink_ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sink_ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sink_ram_s1_cmd_width_adapter.src} {sink_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sink_ram_s1_cmd_width_adapter.src/sink_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {read_memory_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/read_memory_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {read_memory_s1_cmd_width_adapter.src} {read_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {read_memory_s1_cmd_width_adapter.src/read_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {JTAG_master_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {JTAG_master_master_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_translator.reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {JTAG_master_master_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_agent.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {JTAG_master_master_limiter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_rsp_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {LPCenc_0_avalon_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_mm_control_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_mm_control_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {sink_ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {LPCenc_0_reset_sink_reset_bridge.out_reset} {read_memory_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_limiter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_burst_adapter.cr0} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_avalon_control_slave_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_mm_control_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_mm_control_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {sink_ram_s1_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {read_memory_s1_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_clk_reset_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {LPCenc_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {JTAG_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_master_clk_reset_reset_bridge.in_reset};add_interface {LPCenc_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {LPCenc_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {LPCenc_0_reset_sink_reset_bridge.in_reset};add_interface {JTAG_master_master} {avalon} {slave};set_interface_property {JTAG_master_master} {EXPORT_OF} {JTAG_master_master_translator.avalon_anti_master_0};add_interface {ddr3_read_master_avalon_mm_control} {avalon} {master};set_interface_property {ddr3_read_master_avalon_mm_control} {EXPORT_OF} {ddr3_read_master_avalon_mm_control_translator.avalon_anti_slave_0};add_interface {ddr3_write_master_avalon_mm_control} {avalon} {master};set_interface_property {ddr3_write_master_avalon_mm_control} {EXPORT_OF} {ddr3_write_master_avalon_mm_control_translator.avalon_anti_slave_0};add_interface {LPCenc_0_avalon_control_slave} {avalon} {master};set_interface_property {LPCenc_0_avalon_control_slave} {EXPORT_OF} {LPCenc_0_avalon_control_slave_translator.avalon_anti_slave_0};add_interface {read_memory_s1} {avalon} {master};set_interface_property {read_memory_s1} {EXPORT_OF} {read_memory_s1_translator.avalon_anti_slave_0};add_interface {sink_ram_s1} {avalon} {master};set_interface_property {sink_ram_s1} {EXPORT_OF} {sink_ram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.JTAG_master.master} {0};set_module_assignment {interconnect_id.LPCenc_0.avalon_control_slave} {0};set_module_assignment {interconnect_id.ddr3_read_master.avalon_mm_control} {1};set_module_assignment {interconnect_id.ddr3_write_master.avalon_mm_control} {2};set_module_assignment {interconnect_id.read_memory.s1} {3};set_module_assignment {interconnect_id.sink_ram.s1} {4};" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.011s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.067s/0.099s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.040s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.033s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.032s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.036s/0.051s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>59</b> modules, <b>186</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="ddr3_write_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_write_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sink_ram_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sink_ram_s2_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="JTAG_master_master_agent"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_master_agent</b> "<b>JTAG_master_master_agent</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="LPCenc_0_avalon_control_slave_agent"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>LPCenc_0_avalon_control_slave_agent</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 38 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 37 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 32 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_master_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_master_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 31 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="LPCenc_0_avalon_control_slave_burst_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>LPCenc_0_avalon_control_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 26 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 25 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 20 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 15 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="LPCenc_0_avalon_control_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>LPCenc_0_avalon_control_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 4 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="LPC_qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="rst_controller" />
  <instantiator instantiator="LPC_qsys_JTAG_master" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="100.99.98.97"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_JTAG_master"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 68 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="LPC_qsys:.:JTAG_master:.:timing_adt"
   kind="timing_adapter"
   version="15.0"
   name="LPC_qsys_JTAG_master_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 67 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="15.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="fifo" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="LPCenc_0_avalon_control_slave_agent_rsp_fifo,ddr3_write_master_avalon_mm_control_agent_rsp_fifo,ddr3_read_master_avalon_mm_control_agent_rsp_fifo,sink_ram_s1_agent_rsp_fifo,read_memory_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="15.0"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="b2p" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="15.0"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="p2b" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="LPC_qsys:.:JTAG_master:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="15.0"
   name="altera_avalon_packets_to_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="transacto" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:b2p_adapter"
   kind="channel_adapter"
   version="15.0"
   name="LPC_qsys_JTAG_master_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="LPC_qsys:.:JTAG_master:.:p2b_adapter"
   kind="channel_adapter"
   version="15.0"
   name="LPC_qsys_JTAG_master_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=17,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:ddr3_write_master_ddr3_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="15.0"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0"
     as="ddr3_write_master_ddr3_avalon_master_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="ddr3_read_master_ddr3_avalon_master_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="JTAG_master_master_translator" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="ddr3_write_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_write_master_ddr3_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=17,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:sink_ram_s2_translator"
   kind="altera_merlin_slave_translator"
   version="15.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_0" as="sink_ram_s2_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="read_memory_s2_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="LPCenc_0_avalon_control_slave_translator,ddr3_write_master_avalon_mm_control_translator,ddr3_read_master_avalon_mm_control_translator,sink_ram_s1_translator,read_memory_s1_translator" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sink_ram_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sink_ram_s2_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LPCenc_0_avalon_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004020&quot;
   end=&quot;0x00000000000004040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr3_write_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_read_master_avalon_mm_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sink_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;read_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:JTAG_master_master_agent"
   kind="altera_merlin_master_agent"
   version="15.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="JTAG_master_master_agent" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="JTAG_master_master_agent"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_master_agent</b> "<b>JTAG_master_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:LPCenc_0_avalon_control_slave_agent"
   kind="altera_merlin_slave_agent"
   version="15.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="LPCenc_0_avalon_control_slave_agent,ddr3_write_master_avalon_mm_control_agent,ddr3_read_master_avalon_mm_control_agent,sink_ram_s1_agent,read_memory_s1_agent" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="LPCenc_0_avalon_control_slave_agent"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>LPCenc_0_avalon_control_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=10000,00100,00001,00010,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,2,4,END_ADDRESS=0x4000,0x4010,0x4040,0x5010,0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:10000:0x0:0x4000:both:1:0:0:1,1:00100:0x4000:0x4010:both:1:0:0:1,0:00001:0x4020:0x4040:both:1:0:0:1,2:00010:0x5000:0x5010:both:1:0:0:1,4:01000:0xc000:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000,0x4020,0x5000,0xc000,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x4000,0x4020,0x5000,0xc000" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:10000:0x0:0x4000:both:1:0:0:1,1:00100:0x4000:0x4010:both:1:0:0:1,0:00001:0x4020:0x4040:both:1:0:0:1,2:00010:0x5000:0x5010:both:1:0:0:1,4:01000:0xc000:0x10000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10000,00100,00001,00010,01000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x4000,0x4010,0x4040,0x5010,0x10000" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,1,0,2,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 38 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="router_001,router_002,router_003,router_004,router_005" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 37 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:JTAG_master_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="JTAG_master_master_limiter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 32 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_master_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_master_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:LPCenc_0_avalon_control_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.0"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="LPCenc_0_avalon_control_slave_burst_adapter,ddr3_write_master_avalon_mm_control_burst_adapter,ddr3_read_master_avalon_mm_control_burst_adapter,sink_ram_s1_burst_adapter,read_memory_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 31 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="LPCenc_0_avalon_control_slave_burst_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>LPCenc_0_avalon_control_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=5"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 26 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 25 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 20 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 15 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:LPCenc_0_avalon_control_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.0"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="105" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="103" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="87" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="85" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="LPCenc_0_avalon_control_slave_rsp_width_adapter,ddr3_write_master_avalon_mm_control_rsp_width_adapter,ddr3_read_master_avalon_mm_control_rsp_width_adapter,sink_ram_s1_rsp_width_adapter,read_memory_s1_rsp_width_adapter,LPCenc_0_avalon_control_slave_cmd_width_adapter,ddr3_write_master_avalon_mm_control_cmd_width_adapter,ddr3_read_master_avalon_mm_control_cmd_width_adapter,sink_ram_s1_cmd_width_adapter,read_memory_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="LPCenc_0_avalon_control_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>LPCenc_0_avalon_control_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 4 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
