use core::cell::RefCell;

use arraydeque::ArrayDeque;
use bit_field::BitField;
use cortex_m::interrupt::{self, Mutex};
use cortex_m::peripheral::NVIC;
use embedded_hal::blocking::i2c;
use volatile_register::RW;

use interrupt::Interrupt;
use port::{I2cScl, I2cSda};
use sim::ClockGate;

const I2C0_ADDR: usize = 0x4006_6000;
const I2C1_ADDR: usize = 0x4006_7000;

#[repr(C, packed)]
struct I2cRegs {
    a1:   RW<u8>,
    f:    RW<u8>,
    c1:   RW<u8>,
    s:    RW<u8>,
    d:    RW<u8>,
    c2:   RW<u8>,
    flt:  RW<u8>,
    ra:   RW<u8>,
    smb:  RW<u8>,
    a2:   RW<u8>,
    slth: RW<u8>,
    sltl: RW<u8>,
}

pub struct I2cMaster<'a, 'b> {
    reg:     &'static mut I2cRegs,
    _scl:    I2cScl<'a>,
    _sda:    I2cSda<'b>,
    _gate:   ClockGate,
    bus:     u8,
    op_mode: OpMode,
}

#[cfg(feature = "i2c-slave")]
pub struct I2cSlave<'a, 'b> {
    _reg:  &'static mut I2cRegs,
    _scl:  I2cScl<'a>,
    _sda:  I2cSda<'b>,
    _gate: ClockGate,
}

#[derive(Clone, Copy)]
pub enum Multiplier {
    Mul1 = 0b00,
    Mul2 = 0b01,
    Mul4 = 0b10,
}

#[derive(Clone, Copy)]
pub enum Divider {
    Div20Hold7 = 0x00,
    Div22Hold7 = 0x01,
    Div24Hold8 = 0x02,
    Div26Hold8 = 0x03,
    Div28Hold9 = 0x04,
    Div30Hold9 = 0x05,
    Div34Hold10 = 0x06,
    Div40Hold10 = 0x07,
    Div28Hold7 = 0x08,
    Div32Hold7 = 0x09,
    Div36Hold9 = 0x0A,
    Div40Hold9 = 0x0B,
    Div44Hold11 = 0x0C,
    Div48Hold11 = 0x0D,
    Div56Hold13 = 0x0E,
    Div68Hold13 = 0x0F,
    Div48Hold9 = 0x10,
    Div56Hold9 = 0x11,
    Div64Hold13 = 0x12,
    Div72Hold13 = 0x13,
    Div80Hold17 = 0x14,
    Div88Hold17 = 0x15,
    Div104Hold21 = 0x16,
    Div128Hold21 = 0x17,
    Div80Hold9 = 0x18,
    Div96Hold9 = 0x19,
    Div112Hold17 = 0x1A,
    Div128Hold17 = 0x1B,
    Div144Hold25 = 0x1C,
    Div160Hold25 = 0x1D,
    Div192Hold33 = 0x1E,
    Div240Hold33 = 0x1F,
    Div160Hold17 = 0x20,
    Div192Hold17 = 0x21,
    Div224Hold33 = 0x22,
    Div256Hold33 = 0x23,
    Div288Hold49 = 0x24,
    Div320Hold49 = 0x25,
    Div384Hold65 = 0x26,
    Div480Hold65 = 0x27,
    Div320Hold33 = 0x28,
    Div384Hold33 = 0x29,
    Div448Hold65 = 0x2A,
    Div512Hold65 = 0x2B,
    Div576Hold97 = 0x2C,
    Div640Hold97 = 0x2D,
    Div768Hold129 = 0x2E,
    Div960Hold129 = 0x2F,
    Div640Hold65 = 0x30,
    Div768Hold65 = 0x31,
    Div896Hold129 = 0x32,
    Div1024Hold129 = 0x33,
    Div1152Hold193 = 0x34,
    Div1280Hold193 = 0x35,
    Div1536Hold257 = 0x36,
    Div1920Hold257 = 0x37,
    Div1280Hold129 = 0x38,
    Div1536Hold129 = 0x39,
    Div1792Hold257 = 0x3A,
    Div2048Hold257 = 0x3B,
    Div2304Hold385 = 0x3C,
    Div2560Hold385 = 0x3D,
    Div3072Hold513 = 0x3E,
    Div3840Hold513 = 0x3F,
}

#[derive(Clone, Copy)]
pub enum Address {
    Bits7(u8),
    Bits10(u16),
}

impl Address {
    /// Only uses lower 7 bits of value.
    pub fn new_7bit(addr: u8) -> Address {
        Address::Bits7(addr & 0x7F)
    }

    /// Only uses lower 10 bits of value.
    pub fn new_10bit(addr: u16) -> Address {
        Address::Bits10(addr & 0x03FF)
    }
}

#[derive(PartialEq)]
pub enum OpMode {
    /// Immediate mode - All transmits and receives are blocking. Doesn't use ISR.
    IMM,
    #[cfg(feature = "i2c-isr")]
    /// Interrupt mode - Transmits and receives are non-blocking. Uses ISR.
    ISR,
    #[cfg(feature = "i2c-dma")]
    /// DMA mode - Like interrupt mode, but it uses DMA to do the magic
    DMA,
}

#[derive(Debug)]
pub enum Error {
    Timeout,
    Nak,
    //AddrNak,
    //DataNak,
    ArbLost,
    BufOverflow,
    Fatal,
}

// TODO: write a drop impl
// TODO: support DMA mode
// TODO: support 10 bit read
// TODO: maybe rework to use a builder
// TODO: helpful errors
// TODO: don't require passing NVIC on immediate mode
impl<'a, 'b> I2cMaster<'a, 'b> {
    pub unsafe fn new(
        scl: I2cScl<'a>,
        sda: I2cSda<'b>,
        nvic: &mut NVIC,
        (mul, clkdiv): (Multiplier, Divider),
        op_mode: OpMode,
        gate: ClockGate,
    ) -> Result<I2cMaster<'a, 'b>, ()> {
        if scl.bus() != sda.bus() {
            return Err(());
        }
        let bus = sda.bus();

        let reg = match bus {
            0 => &mut *(I2C0_ADDR as *mut I2cRegs),
            1 => &mut *(I2C1_ADDR as *mut I2cRegs),
            _ => unimplemented!(),
        };

        // init ram vars for tx (IICEN and IICIE)
        // init ram vars
        interrupt::free(|cs| {
            match bus {
                0 => *I2C0_STATE.borrow(cs).borrow_mut() = Some(IsrState::new()),
                1 => *I2C1_STATE.borrow(cs).borrow_mut() = Some(IsrState::new()),
                _ => unreachable!(),
            };
        });

        // f - clkdiv to set baud
        reg.f.write(((mul as u8) << 6) | clkdiv as u8);

        // TODO: pass this stuff in
        let bus_freq: u32 = 24_000_000;
        if bus_freq >= 32 * 12_000_000 {
            reg.flt.write(4);
        } else {
            reg.flt.write((bus_freq / 12_000_000) as u8);
        }

        reg.a1.write(0);
        reg.ra.write(0);

        // Official Teensy code does this, but doesn't state why
        // TODO: test
        reg.c2.modify(|mut c2| {
            c2.set_bit(5, true); // high drive select
            c2
        });

        if OpMode::IMM != op_mode {
            let interrupt = match bus {
                0 => Interrupt::I2C0,
                1 => Interrupt::I2C1,
                _ => unreachable!(),
            };
            interrupt::free(|_| {
                nvic.enable(interrupt);
            });
        }

        reg.c1.write(0x80); // enable module

        Ok(I2cMaster {
            reg,
            _scl: scl,
            _sda: sda,
            _gate: gate,
            bus,
            op_mode,
        })
    }

    pub fn wait_for_interrupt(&mut self) {
        while !self.reg.s.read().get_bit(1) {}
        unsafe {
            self.reg.s.write(0x02);
        }
    }

    // TODO: add timeout
    fn acquire_bus(&mut self) -> Result<bool, Error> {
        if self.reg.c1.read().get_bit(5) {
            // already master, send repeated start
            unsafe {
                self.reg.c1.modify(|mut c1| {
                    c1.set_bit(2, true); // repeated start
                    c1.set_bit(4, true); // tx
                    c1
                });
            }
        } else {
            while self.reg.s.read().get_bit(5) {} // wait for bus to not be busy
            unsafe {
                self.reg.c1.modify(|mut c1| {
                    c1.set_bit(5, true); // master mode, send start
                    c1.set_bit(4, true); // tx
                    c1
                });
            }

            // TODO: auto-retry behind a feature?

            // check if master
            // only really will matter when timeouts are added
            if !self.reg.c1.read().get_bit(5) {
                // was timeout
                return Err(Error::Timeout);
            }
        }

        // following only matters for ISR and DMA operation
        // escalates IRQ priority to overcome current execution priority
        /*
        #[cfg(feature = "i2c-isr")]
        if self.op_mode != OpMode::Imm {
            let currPriority = //nvic_execution_priority();
            let irqPriority = match self.bus {
                0 => NVIC_GET_PRIORITY(IRQ_I2C0),
                1 => NVIC_GET_PRIORITY(IRQ_I2C1),
                _ => unreachable!(),
            };

            if currPriority <= irqPriority {
                if currPriority < 16 {
                    // current priority cannot be surpassed, force Immediate mode
                    return Ok(true);
                } else {
                    match self.bus {
                        0 => NVIC_SET_PRIORITY(IRQ_I2C0, currPriority - 16),
                        1 => NVIC_SET_PRIORITY(IRQ_I2C1, currPriority - 16),
                        _ => unreachable!(),
                    }
                }
            }
        }
        */
        Ok(false)
    }

    /// Setup Master
    ///
    /// Initializes TX buffer with slave address.
    pub fn begin_transmission<'c>(&'c mut self, addr: Address) -> Transmission<'a, 'b, 'c> {
        interrupt::free(|cs| {
            let mut state = match self.bus {
                0 => I2C0_STATE.borrow(cs).borrow_mut(),
                1 => I2C1_STATE.borrow(cs).borrow_mut(),
                _ => unreachable!(),
            };
            // TODO: format! does not exist,find another way
            let state = state.as_mut().expect("I2CX_STATE uninitialized");

            state.tx_buf.clear();
            match addr {
                Address::Bits7(addr) => {
                    if state.tx_buf.push_back(addr << 1).is_err() {
                        panic!("Failed to push address to TX buffer");
                    }
                }
                Address::Bits10(addr) => {
                    let upper = *0.set_bits(1..3, (addr >> 8) as u8).set_bits(3..8, 0b11110);
                    let lower = addr as u8;
                    if state.tx_buf.push_back(upper).is_err() {
                        panic!("Failed to push upper byte of address to TX buffer");
                    }
                    if state.tx_buf.push_back(lower).is_err() {
                        panic!("Failed to push lower byte of address to TX buffer");
                    }
                }
            }
            state.status = Status::Idle;
        });

        Transmission { i2c: self }
    }

    // TODO: look into returning a `Future`
    // TODO: add timeout
    /// Send Master Transmit
    ///
    /// Starts transmit of Tx buffer to slave.
    ///
    /// Routine is non-blocking unless I2C is setup in Immediate mode.
    ///
    /// stop parameter can be used to indicate if command should end with a
    /// STOP (STOP) or not (NOSTOP).
    ///
    /// Use done() (async) or finish() (sync) to
    /// determine completion and status() to determine success/fail.
    fn send_transmission(&mut self, stop: Stop) -> Result<(), Error> {
        interrupt::free(|cs| {
            let mut state = match self.bus {
                0 => I2C0_STATE.borrow(cs).borrow_mut(),
                1 => I2C1_STATE.borrow(cs).borrow_mut(),
                _ => unreachable!(),
            };
            // TODO: format! does not exist,find another way
            let state = state.as_mut().expect("I2CX_STATE uninitialized");

            if state.tx_buf.is_empty() {
                return Ok(());
            }

            // clear ARBL and IICIF
            unsafe {
                self.reg.s.write(0x12);
            }

            let force_imm = self.acquire_bus()?;

            state.status = Status::Transmit;
            state.stop = stop;

            if force_imm || self.op_mode == OpMode::IMM {
                while let Some(d) = state.tx_buf.pop_front() {
                    // write address/data to bus
                    unsafe {
                        self.reg.d.write(d);
                    }
                    self.wait_for_interrupt();
                    let status = self.reg.s.read();

                    // TODO: find some way to test this
                    // This is not called out in the Master mode branch in the
                    // in the flowchart in the TRM, but the Teensy folks do it
                    // so I'm putting it in
                    // check arbitration
                    if status.get_bit(4) {
                        state.status = Status::ArbLost;
                        unsafe {
                            self.reg.s.write(0x10); // clear ARBL
                        }

                        // TODO: this is clearly not right. After ARBL it should
                        // drop into IMM slave mode if IAAS=1. Right now Rx
                        // message would be ignored regardless of IAAS

                        // change to Rx mode, intr disabled
                        // (does this send STOP if ARBL flagged?)
                        unsafe {
                            self.reg.c1.write(0x80); // Only module enabled
                        }
                        return Err(Error::ArbLost);
                    // check if slave acked
                    } else if status.get_bit(0) {
                        // TODO: separate out data and addr so we can give different errors
                        state.status = Status::Nak;
                        unsafe {
                            self.reg.c1.write(0x80); // Only module enabled
                        }
                        return Err(Error::Nak);
                    }
                }

                state.status = Status::Idle;

                match state.stop {
                    Stop::Yes => unsafe { self.reg.c1.write(0x80) }, // Only module enabled
                    Stop::No => {} //unsafe { self.reg.c1.write(0xB0) }, // Effectively a nop
                }

                Ok(())
            } else {
                #[cfg(feature = "i2c-dma")]
                // All this because attributes are not allowed on if statements yet
                {
                    // limit transfers less than 5 bytes to ISR method
                    if self.op_mode == OpMode::DMA && state.tx_buf.len() >= 5 {
                        // init DMA, let the hack begin
                        /*
                        i2c->activeDMA = I2C_DMA_ADDR;
                        i2c->DMA->sourceBuffer(&i2c->txBuffer[2],i2c->txBufferLength-3); // DMA sends all except first/second/last bytes
                        i2c->DMA->destination(*(i2c->D));
                        */
                    }
                }

                // enable interrupts and tx
                unsafe {
                    self.reg.c1.write(0xF0);
                }
                // writing first data byte will start ISR
                unsafe {
                    self.reg.d.write(
                        state
                            .tx_buf
                            .pop_front()
                            .expect("Failed to pop first TX byte"),
                    );
                }

                Ok(())
            }
        })
    }

    // TODO: look into returning a `Future`
    // TODO: add timeout
    // TODO: support 10 bit address
    /// Send Master Receive
    ///
    /// Starts transmit of Tx buffer to slave.
    ///
    /// Routine is non-blocking unless I2C is setup in Immediate mode.
    ///
    /// i2c_stop parameter can be used to indicate if command should end with a
    /// STOP (STOP) or not (NOSTOP).
    ///
    /// Use done() determine completion or finish() to wait for completion.
    fn send_request(&mut self, len: usize, stop: Stop) -> Result<(), Error> {
        interrupt::free(|cs| {
            let mut state = match self.bus {
                0 => I2C0_STATE.borrow(cs).borrow_mut(),
                1 => I2C1_STATE.borrow(cs).borrow_mut(),
                _ => unreachable!(),
            };
            // TODO: format! does not exist,find another way
            let state = state.as_mut().expect("I2CX_STATE uninitialized");

            if len == 0 {
                return Ok(());
            }
            if len > state.rx_buf.capacity() {
                state.status = Status::BufOverflow;
                return Err(Error::BufOverflow);
            }

            state.rx_req = len;
            state.rx_buf.clear();

            // clear ARBL and IICIF
            unsafe {
                self.reg.s.write(0x12);
            }

            let force_imm = self.acquire_bus()?;

            state.status = Status::Address;
            state.stop = stop;
            state.timeout_rx_nak = false;

            if force_imm || self.op_mode == OpMode::IMM {
                // write address to bus
                unsafe {
                    self.reg.d.write(
                        state
                            .tx_buf
                            .pop_front()
                            .expect("Failed to pop address byte")
                            | 0x01,
                    );
                }
                self.wait_for_interrupt();
                let status = self.reg.s.read();

                // TODO: find some way to test this
                // This is not called out in the Master mode branch in the
                // in the flowchart in the TRM, but the Teensy folks do it
                // so I'm putting it in
                // check arbitration
                if status.get_bit(4) {
                    state.status = Status::ArbLost;
                    unsafe {
                        self.reg.s.write(0x10); // clear ARBL
                    }

                    // TODO: this is clearly not right. After ARBL it should
                    // drop into IMM slave mode if IAAS=1. Right now Rx
                    // message would be ignored regardless of IAAS

                    // change to Rx mode, intr disabled
                    // (does this send STOP if ARBL flagged?)
                    unsafe {
                        self.reg.c1.write(0x80); // Only module enabled
                    }
                    Err(Error::ArbLost)
                // check if slave acked
                } else if status.get_bit(0) {
                    // TODO: separate out data and addr so we can give different errors
                    state.status = Status::Nak;
                    unsafe {
                        self.reg.c1.write(0x80); // Only module enabled
                    }
                    Err(Error::Nak)
                } else {
                    state.status = Status::Receive;
                    // switch to rx mode
                    unsafe {
                        self.reg.c1.modify(|mut c1| {
                            c1.set_bit(4, false);
                            if state.rx_req <= 1 {
                                c1.set_bit(3, true);
                            }
                            c1
                        });
                    }
                    self.reg.d.read(); // dummy read

                    while state.rx_req > state.rx_buf.len() && state.status == Status::Receive {
                        self.wait_for_interrupt();
                        /*
                        if(timeout != 0 && deltaT >= timeout) {
                            state.status = Status::Timeout;
                        }
                        */

                        if state.rx_buf.len() + 1 == state.rx_req
                            || (state.status == Status::Timeout && state.timeout_rx_nak)
                        {
                            state.timeout_rx_nak = false;

                            if state.status != Status::Timeout {
                                state.status = Status::Idle;
                            }
                            unsafe {
                                // change to tx
                                self.reg.c1.modify(|mut c1| {
                                    c1.set_bit(4, true);
                                    c1
                                });
                            }

                            match state.stop {
                                Stop::Yes => {
                                    //delayMicroseconds(1); // empirical patch, lets things settle before issuing STOP
                                    unsafe {
                                        self.reg.c1.write(0x80); // only module enabled
                                    }
                                }
                                Stop::No => unsafe { self.reg.c1.write(0xB0) }, // no stop, tx, intr disabled
                            }
                        } else if state.rx_buf.len() + 2 == state.rx_req
                            || (state.status == Status::Timeout && !state.timeout_rx_nak)
                        {
                            if state.status == Status::Timeout && !state.timeout_rx_nak {
                                state.timeout_rx_nak = true;
                            }

                            unsafe {
                                // set TXACK
                                self.reg.c1.modify(|mut c1| {
                                    c1.set_bit(3, true);
                                    c1
                                });
                            }
                        }

                        // TODO: error condition
                        let _ = state.rx_buf.push_back(self.reg.d.read()); // read in data
                    }

                    if state.status == Status::Receive || state.status == Status::Timeout {
                        Err(Error::Timeout)
                    } else {
                        Ok(())
                    }
                }
            } else {
                #[cfg(feature = "i2c-dma")]
                // All this because attributes are not allowed on if statements yet
                {
                    // limit transfers less than 5 bytes to ISR method
                    if self.op_mode == OpMode::DMA && state.rx_req >= 5 {
                        // init DMA, let the hack begin
                        /*
                        i2c->activeDMA = I2C_DMA_ADDR;
                        i2c->DMA->source(*(i2c->D));
                        i2c->DMA->destinationBuffer(&i2c->rxBuffer[0],i2c->reqCount-1); // DMA gets all except last byte
                        */
                    }
                }

                // enable interrupts
                unsafe {
                    self.reg.c1.write(0xF0);
                }
                // address + read bit
                unsafe {
                    self.reg.d.write(
                        state
                            .tx_buf
                            .pop_front()
                            .expect("Failed to pop address byte")
                            | 0x01,
                    );
                }

                Ok(())
            }
        })
    }

    // TODO: return enum rather than boolean?
    /// Returns `Ok(true)` when the I2C transfer is complete.
    /// Returns `Ok(false)` when the I2C transfer is still running.
    /// Returns `Err()` when the I2C transfer has error-ed out.
    pub fn done(&self) -> Result<bool, Error> {
        interrupt::free(|cs| {
            let state = match self.bus {
                0 => I2C0_STATE.borrow(cs).borrow(),
                1 => I2C1_STATE.borrow(cs).borrow(),
                _ => unreachable!(),
            };
            // TODO: format! does not exist,find another way
            let state = state.as_ref().expect("I2CX_STATE uninitialized");

            match state.status {
                Status::Idle => Ok(true),
                Status::Address => Ok(false),
                Status::Transmit => Ok(false),
                Status::Receive => Ok(false),
                Status::Timeout => Err(Error::Timeout),
                Status::Nak => Err(Error::Nak),
                //Status::AddrNak => Err(Error::AddrNak),
                //Status::DataNak => Err(Error::DataNak),
                Status::ArbLost => Err(Error::ArbLost),
                Status::BufOverflow => Err(Error::BufOverflow),
                #[cfg(feature = "i2c-slave")]
                Status::SlaveTransmit => Ok(false),
                #[cfg(feature = "i2c-slave")]
                Status::SlaveReceive => Ok(false),
                #[cfg(feature = "i2c-isr")]
                Status::Fatal => Err(Error::Fatal),
            }
        })
    }

    // TODO: add timeout
    pub fn finish(&mut self) -> Result<(), Error> {
        while let Ok(false) = self.done() {}

        // TODO: timeout when using DMA

        // only valid with timeout in place
        /*
        if let Ok(false) = self.done() {
            interrupt::free(|cs| {
                let state = match self.bus {
                    0 => unsafe { I2C0_STATE.as_mut().expect("I2C0_STATE uninitialized").borrow(cs).borrow_mut() },
                    1 => unsafe { I2C1_STATE.as_mut().expect("I2C1_STATE uninitialized").borrow(cs).borrow_mut() },
                    _ => unreachable!(),
                };

                state.status = Status::Timeout;
            })
        }
        */

        // delay to allow bus to settle (eg. allow STOP to complete and be recognized,
        //                               not just on our side, but on slave side also)
        //delayMicroseconds(4);
        match self.done() {
            Ok(true) => Ok(()),
            Ok(false) => Err(Error::Timeout), // Technically should never happen
            Err(err) => Err(err),
        }
    }

    // TODO: maybe rename to `pop_byte`
    pub fn read_byte(&self) -> Result<u8, Error> {
        interrupt::free(|cs| {
            let mut state = match self.bus {
                0 => I2C0_STATE.borrow(cs).borrow_mut(),
                1 => I2C1_STATE.borrow(cs).borrow_mut(),
                _ => unreachable!(),
            };
            // TODO: format! does not exist,find another way
            let state = state.as_mut().expect("I2CX_STATE uninitialized");

            state.rx_buf.pop_front().ok_or(Error::BufOverflow)
        })
    }

    /// Write byte to transmit buffer.
    ///
    /// Returns `Ok` if the write was successful, `Err` if the buffer was full.
    fn write_byte(&mut self, b: u8) -> Result<(), Error> {
        interrupt::free(|cs| {
            let mut state = match self.bus {
                0 => I2C0_STATE.borrow(cs).borrow_mut(),
                1 => I2C1_STATE.borrow(cs).borrow_mut(),
                _ => unreachable!(),
            };
            // TODO: format! does not exist,find another way
            let state = state.as_mut().expect("I2CX_STATE uninitialized");

            state.tx_buf.push_back(b).map_err(|_| Error::BufOverflow)
        })
    }
}

pub struct Transmission<'a: 'c, 'b: 'c, 'c> {
    i2c: &'c mut I2cMaster<'a, 'b>,
}

impl<'a, 'b, 'c> Transmission<'a, 'b, 'c> {
    pub fn send_transmission(self, stop: Stop) -> Result<(), Error> {
        self.i2c.send_transmission(stop)
    }

    pub fn send_request(self, len: usize, stop: Stop) -> Result<(), Error> {
        self.i2c.send_request(len, stop)
    }

    pub fn write_byte(&mut self, b: u8) -> Result<(), Error> {
        self.i2c.write_byte(b)
    }
}

// TODO: support slave address range
// TODO: way to set slave callbacks
#[cfg(feature = "i2c-slave")]
impl<'a, 'b> I2cSlave<'a, 'b> {
    pub unsafe fn new(
        scl: I2cScl<'a>,
        sda: I2cSda<'b>,
        nvic: &mut NVIC,
        addr: Address,
        general_call: bool,
        gate: ClockGate,
    ) -> Result<I2cSlave<'a, 'b>, ()> {
        if scl.bus() != sda.bus() {
            return Err(());
        }

        let bus = sda.bus();

        let reg = match bus {
            0 => &mut *(I2C0_ADDR as *mut I2cRegs),
            1 => &mut *(I2C1_ADDR as *mut I2cRegs),
            _ => unimplemented!(),
        };

        // init ram vars for tx (IICEN and IICIE)
        // init ram vars
        interrupt::free(|cs| {
            match bus {
                0 => *I2C0_STATE.borrow(cs).borrow_mut() = Some(IsrState::new()),
                1 => *I2C1_STATE.borrow(cs).borrow_mut() = Some(IsrState::new()),
                _ => unreachable!(),
            };
        });

        // c2
        // - e/d general call
        // - 10/7 bit addr
        reg.c2.modify(|mut c2| {
            c2.set_bit(7, general_call);
            if let Address::Bits10(addr) = addr {
                c2.set_bit(6, true);
                c2.set_bits(0..3, ((addr >> 7) & 0x7) as u8);
            } else {
                c2.set_bit(6, false);
            }
            c2
        });
        // a1 - slave addr
        let addr = match addr {
            Address::Bits7(addr) => addr,
            Address::Bits10(addr) => addr as u8,
        };
        reg.a1.write(addr << 1);

        // Official Teensy code does this, but doesn't state why
        // TODO: test
        reg.c2.modify(|mut c2| {
            c2.set_bit(5, true); // high drive select
            c2
        });

        let interrupt = match bus {
            0 => Interrupt::I2C0,
            1 => Interrupt::I2C0,
            _ => unreachable!(),
        };
        interrupt::free(|_| {
            nvic.enable(interrupt);
        });

        reg.c1.write(0xC0); // enable module and interrupts

        Ok(I2cSlave {
            _reg: reg,
            _scl: scl,
            _sda: sda,
            _gate: gate,
        })
    }

    pub fn set_rx_callback(&mut self, _callback: Option<fn(u8, &ArrayDeque<[u8; 64]>)>) {
        unimplemented!()
    }

    pub fn set_tx_callback(&mut self, _callback: Option<fn(u8, &mut ArrayDeque<[u8; 64]>)>) {
        unimplemented!()
    }
}

// TODO: maybe spit to enum for master/slave functionality
// TODO: somehow allow users to specify the size of the buffers. may require const generics
struct IsrState {
    status: Status,
    stop: Stop,
    rx_req: usize, // TODO: maybe make option
    timeout_rx_nak: bool,
    tx_buf: ArrayDeque<[u8; 64]>,
    // TODO: maybe make wrapping?
    rx_buf: ArrayDeque<[u8; 64]>,

    #[cfg(feature = "i2c-slave")]
    rx_addr: u8,
    #[cfg(feature = "i2c-slave")]
    slave_rx_callback: Option<fn(u8, &ArrayDeque<[u8; 64]>)>,
    #[cfg(feature = "i2c-slave")]
    slave_tx_callback: Option<fn(u8, &mut ArrayDeque<[u8; 64]>)>,
}

impl IsrState {
    fn new() -> Self {
        IsrState {
            status: Status::Idle,
            stop: Stop::Yes,
            rx_req: 0,
            timeout_rx_nak: false,
            tx_buf: ArrayDeque::new(),
            rx_buf: ArrayDeque::new(),

            #[cfg(feature = "i2c-slave")]
            rx_addr: 0,
            #[cfg(feature = "i2c-slave")]
            slave_rx_callback: None,
            #[cfg(feature = "i2c-slave")]
            slave_tx_callback: None,
        }
    }
}

#[derive(Debug, PartialEq)]
enum Status {
    Idle,
    Address,
    Transmit,
    Receive,
    Timeout,
    Nak,
    //AddrNak,
    //DataNak,
    ArbLost,
    BufOverflow,

    #[cfg(feature = "i2c-slave")]
    SlaveTransmit,
    #[cfg(feature = "i2c-slave")]
    SlaveReceive,

    #[cfg(feature = "i2c-isr")]
    Fatal,
}

#[derive(PartialEq)]
pub enum Stop {
    Yes,
    No,
}

static I2C0_STATE: Mutex<RefCell<Option<IsrState>>> = Mutex::new(RefCell::new(None));
static I2C1_STATE: Mutex<RefCell<Option<IsrState>>> = Mutex::new(RefCell::new(None));

#[cfg(feature = "i2c-isr")]
interrupt!(I2C0, isr0);
#[cfg(feature = "i2c-isr")]
interrupt!(I2C1, isr1);

#[cfg(feature = "i2c-isr")]
fn isr0() {
    unsafe {
        interrupt::free(|cs| {
            let reg = &mut *(I2C0_ADDR as *mut I2cRegs);
            let mut state = I2C0_STATE.borrow(cs).borrow_mut();
            let state = state.as_mut().expect("I2C0_STATE uninitialized");

            isr(reg, state);
        });
    }
}

#[cfg(feature = "i2c-isr")]
fn isr1() {
    unsafe {
        interrupt::free(|cs| {
            let reg = &mut *(I2C1_ADDR as *mut I2cRegs);
            let mut state = I2C1_STATE.borrow(cs).borrow_mut();
            let state = state.as_mut().expect("I2C1_STATE uninitialized");

            isr(reg, state);
        });
    }
}

// TODO: support SMBus
// TODO: support DMA
// TODO: split into smaller functions
#[cfg(feature = "i2c-isr")]
unsafe fn isr(reg: &mut I2cRegs, state: &mut IsrState) {
    let status = reg.s.read();
    let c1 = reg.c1.read();

    reg.s.write(0x02); // clear IICIF

    // Check if master or slave
    if c1.get_bit(5) {
        master_isr(reg, state, status, c1);
    } else {
        slave_isr(reg, state, status, c1);
    }
}

#[cfg(feature = "i2c-isr")]
unsafe fn master_isr(reg: &mut I2cRegs, state: &mut IsrState, status: u8, c1: u8) {
    // check for currently transmitting or receiving
    if c1.get_bit(4) {
        match state.status {
            Status::Address => {
                // TODO: find some way to test this
                // This is not called out in the Master mode branch in the
                // in the flowchart in the TRM, but the Teensy folks do it
                // so I'm putting it in
                // check arbitration
                if status.get_bit(4) {
                    state.status = Status::ArbLost;
                    reg.s.write(0x10); // clear ARBL

                    // TODO: this is clearly not right. After ARBL it should
                    // drop into IMM slave mode if IAAS=1. Right now Rx
                    // message would be ignored regardless of IAAS

                    // change to Rx mode, intr disabled
                    // (does this send STOP if ARBL flagged?)
                    reg.c1.write(0x80); // Only module enabled

                // check if slave acked
                } else if status.get_bit(0) {
                    // TODO: separate out data and addr so we can give different errors
                    state.status = Status::Nak;
                    reg.c1.write(0x80); // Only module enabled
                } else {
                    if let Some(d) = state.tx_buf.pop_front() {
                        reg.d.write(d);
                    } else {
                        state.status = Status::Receive;
                        // switch to rx mode
                        reg.c1.modify(|mut c1| {
                            c1.set_bit(4, false);
                            if state.rx_req <= 1 {
                                c1.set_bit(3, true);
                            }
                            c1
                        });
                        reg.d.read(); // dummy read
                    }
                }
            }
            Status::Transmit => {
                // TODO: find some way to test this
                // This is not called out in the Master mode branch in the
                // in the flowchart in the TRM, but the Teensy folks do it
                // so I'm putting it in
                // The switch to slave rx might be automatically handled by
                // the hardware so this would never get hit
                // check arbitration
                if status.get_bit(4) {
                    state.status = Status::ArbLost;
                    reg.s.write(0x10); // clear ARBL

                    // TODO: this is clearly not right. After ARBL it should
                    // drop into IMM slave mode if IAAS=1. Right now Rx
                    // message would be ignored regardless of IAAS

                    // change to Rx mode, intr disabled
                    // (does this send STOP if ARBL flagged?)
                    reg.c1.write(0x80); // Only module enabled

                // check if slave acked
                } else if status.get_bit(0) {
                    // TODO: separate out data and addr so we can give different errors
                    state.status = Status::Nak;
                    reg.c1.write(0x80); // Only module enabled
                } else {
                    if let Some(d) = state.tx_buf.pop_front() {
                        reg.d.write(d);
                    } else {
                        state.status = Status::Idle;

                        match state.stop {
                            Stop::Yes => reg.c1.write(0x80), // only module enabled
                            Stop::No => reg.c1.write(0xB0), // no stop, still in tx, intr disabled
                        }
                    }
                }
            }
            Status::Timeout => {
                match state.stop {
                    Stop::Yes => reg.c1.write(0x80), // only module enabled
                    Stop::No => reg.c1.write(0xB0),  // no stop, still in tx, intr disabled
                }
            }
            _ => {
                // we should not be here. something went really wrong
                state.status = Status::Fatal;
                reg.c1.write(0x80); // only module enabled
            }
        }
    } else {
        // Not REALLY needed, but might was well double check
        if state.status == Status::Receive {
            if state.rx_buf.len() + 1 == state.rx_req
                || (state.status == Status::Timeout && state.timeout_rx_nak)
            {
                state.timeout_rx_nak = false;

                if state.status != Status::Timeout {
                    state.status = Status::Idle;
                }
                // change to tx
                reg.c1.modify(|mut c1| {
                    c1.set_bit(4, true);
                    c1
                });

                match state.stop {
                    Stop::Yes => {
                        //delayMicroseconds(1); // empirical patch, lets things settle before issuing STOP
                        reg.c1.write(0x80); // only module enabled
                    }
                    Stop::No => reg.c1.write(0xB0), // no stop, tx, intr disabled
                }
            } else if state.rx_buf.len() + 2 == state.rx_req
                || (state.status == Status::Timeout && !state.timeout_rx_nak)
            {
                if state.status == Status::Timeout && !state.timeout_rx_nak {
                    state.timeout_rx_nak = true;
                }

                // set TXACK
                reg.c1.modify(|mut c1| {
                    c1.set_bit(3, true);
                    c1
                });
            }

            // TODO: error condition
            let _ = state.rx_buf.push_back(reg.d.read()); // read in data
        } else {
            // we should not be here. something went really wrong
            state.status = Status::Fatal;
            reg.c1.write(0x80); // only module enabled
        }
    }
}

#[cfg(feature = "i2c-isr")]
unsafe fn slave_isr(reg: &mut I2cRegs, state: &mut IsrState, status: u8, c1: u8) {
    // check arbitration
    if status.get_bit(4) {
        state.status = Status::ArbLost;
        reg.s.write(0x10); // clear ARBL

        // not addressed as slave
        if !status.get_bit(6) {
            return;
        }
    }

    #[cfg(feature = "i2c-slave")]
    {
        // addressed as slave
        if status.get_bit(6) {
            // repeated START occurred, run callback
            if let (&Status::SlaveReceive, Some(callback)) =
                (&state.status, state.slave_rx_callback)
            {
                callback(state.rx_addr, &state.rx_buf);
                state.rx_buf.clear();
            }
            // set read or write mode
            if status.get_bit(2) {
                // write
                state.status = Status::SlaveTransmit;
                state.tx_buf.clear();
                // change to tx
                reg.c1.modify(|mut c1| {
                    c1.set_bit(4, true);
                    c1
                });
                if let Some(callback) = state.slave_tx_callback {
                    let addr = reg.d.read() >> 1; // read target addr
                    callback(addr, &mut state.tx_buf);
                }
                if let Some(d) = state.tx_buf.pop_front() {
                    reg.d.write(d);
                } else {
                    reg.d.write(0);
                }
            } else {
                // read
                state.status = Status::SlaveReceive;
                state.rx_buf.clear();
                // change to rx
                reg.c1.modify(|mut c1| {
                    c1.set_bit(4, false);
                    c1
                });
                state.rx_addr = reg.d.read() >> 1; // read target addr

                // TODO: attach interrupt on pin
                //i2c->irqCount = 0;
                //if(i2c->currentPins == I2C_PINS_18_19)
                //    attachInterrupt(18, i2c_t3::sda0_rising_isr, RISING);
                //else if(i2c->currentPins == I2C_PINS_16_17)
                //    attachInterrupt(17, i2c_t3::sda0_rising_isr, RISING);
                //else if(i2c->currentPins == I2C_PINS_29_30)
                //    attachInterrupt(30, i2c_t3::sda1_rising_isr, RISING);
                //else if(i2c->currentPins == I2C_PINS_26_31)
                //    attachInterrupt(31, i2c_t3::sda1_rising_isr, RISING);
            }
        } else {
            // data transfer
            if c1.get_bit(4) {
                // slave transmit
                if !status.get_bit(0) {
                    // master ack - continue transmitting
                    if let Some(d) = state.tx_buf.pop_front() {
                        reg.d.write(d);
                    } else {
                        reg.d.write(0);
                    }
                } else {
                    // master nak - stop transmitting
                    reg.c1.write(0xE0); // rx mode
                    reg.d.read(); // dummy read
                    state.status = Status::Idle;
                }
            } else if state.status == Status::SlaveReceive {
                // ^ done so this doesn't just happen after arbitration is lost
                // slave receive

                // TODO: attach interrupt on pin
                /*
                i2c->irqCount = 0;
                if(i2c->currentPins == I2C_PINS_18_19)
                    attachInterrupt(18, i2c_t3::sda0_rising_isr, RISING);
                else if(i2c->currentPins == I2C_PINS_16_17)
                    attachInterrupt(17, i2c_t3::sda0_rising_isr, RISING);
                else if(i2c->currentPins == I2C_PINS_29_30)
                    attachInterrupt(30, i2c_t3::sda1_rising_isr, RISING);
                else if(i2c->currentPins == I2C_PINS_26_31)
                    attachInterrupt(31, i2c_t3::sda1_rising_isr, RISING);
                */

                // TODO: error condition
                let _ = state.rx_buf.push_back(reg.d.read());
            }
        }
    }
}

impl<'a, 'b> i2c::Read for I2cMaster<'a, 'b> {
    type Error = Error;

    fn read(&mut self, address: u8, buffer: &mut [u8]) -> Result<(), Self::Error> {
        {
            let t = self.begin_transmission(Address::Bits7(address));
            t.send_request(buffer.len(), Stop::Yes)?;
        }
        self.finish()?;
        for b in buffer.iter_mut() {
            *b = self.read_byte()?;
        }
        Ok(())
    }
}

impl<'a, 'b> i2c::Write for I2cMaster<'a, 'b> {
    type Error = Error;

    fn write(&mut self, address: u8, bytes: &[u8]) -> Result<(), Self::Error> {
        {
            let mut t = self.begin_transmission(Address::Bits7(address));
            for b in bytes.iter() {
                t.write_byte(*b)?;
            }
            t.send_transmission(Stop::Yes)?;
        }
        self.finish()?;
        Ok(())
    }
}

impl<'a, 'b> i2c::WriteRead for I2cMaster<'a, 'b> {
    type Error = Error;

    fn write_read(&mut self, address: u8, bytes: &[u8], buffer: &mut [u8]) -> Result<(), Self::Error> {
        {
            let mut t = self.begin_transmission(Address::Bits7(address));
            for b in bytes.iter() {
                t.write_byte(*b)?;
            }
            t.send_transmission(Stop::No)?;
        }
        self.finish()?;
        {
            let t = self.begin_transmission(Address::Bits7(address));
            t.send_request(buffer.len(), Stop::Yes)?;
        }
        self.finish()?;
        for b in buffer.iter_mut() {
            *b = self.read_byte()?;
        }
        Ok(())
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[cfg_attr(rustfmt, rustfmt_skip)]
    #[test]
    fn i2c0_regs() {
        unsafe {
            let reg = &*(I2C0_ADDR as *const I2cRegs);
            assert_eq!(0x4006_6000 as *const RW<u8>, &reg.a1    as *const RW<u8>, "a1");
            assert_eq!(0x4006_6001 as *const RW<u8>, &reg.f     as *const RW<u8>, "f");
            assert_eq!(0x4006_6002 as *const RW<u8>, &reg.c1    as *const RW<u8>, "c1");
            assert_eq!(0x4006_6003 as *const RW<u8>, &reg.s     as *const RW<u8>, "s");
            assert_eq!(0x4006_6004 as *const RW<u8>, &reg.d     as *const RW<u8>, "d");
            assert_eq!(0x4006_6005 as *const RW<u8>, &reg.c2    as *const RW<u8>, "c2");
            assert_eq!(0x4006_6006 as *const RW<u8>, &reg.flt   as *const RW<u8>, "flt");
            assert_eq!(0x4006_6007 as *const RW<u8>, &reg.ra    as *const RW<u8>, "ra");
            assert_eq!(0x4006_6008 as *const RW<u8>, &reg.smb   as *const RW<u8>, "smb");
            assert_eq!(0x4006_6009 as *const RW<u8>, &reg.a2    as *const RW<u8>, "a2");
            assert_eq!(0x4006_600A as *const RW<u8>, &reg.slth  as *const RW<u8>, "slth");
            assert_eq!(0x4006_600B as *const RW<u8>, &reg.sltl  as *const RW<u8>, "sltl");
        }
    }

    #[cfg_attr(rustfmt, rustfmt_skip)]
    #[test]
    fn i2c1_regs() {
        unsafe {
            let reg = &*(I2C1_ADDR as *const I2cRegs);
            assert_eq!(0x4006_7000 as *const RW<u8>, &reg.a1    as *const RW<u8>, "a1");
            assert_eq!(0x4006_7001 as *const RW<u8>, &reg.f     as *const RW<u8>, "f");
            assert_eq!(0x4006_7002 as *const RW<u8>, &reg.c1    as *const RW<u8>, "c1");
            assert_eq!(0x4006_7003 as *const RW<u8>, &reg.s     as *const RW<u8>, "s");
            assert_eq!(0x4006_7004 as *const RW<u8>, &reg.d     as *const RW<u8>, "d");
            assert_eq!(0x4006_7005 as *const RW<u8>, &reg.c2    as *const RW<u8>, "c2");
            assert_eq!(0x4006_7006 as *const RW<u8>, &reg.flt   as *const RW<u8>, "flt");
            assert_eq!(0x4006_7007 as *const RW<u8>, &reg.ra    as *const RW<u8>, "ra");
            assert_eq!(0x4006_7008 as *const RW<u8>, &reg.smb   as *const RW<u8>, "smb");
            assert_eq!(0x4006_7009 as *const RW<u8>, &reg.a2    as *const RW<u8>, "a2");
            assert_eq!(0x4006_700A as *const RW<u8>, &reg.slth  as *const RW<u8>, "slth");
            assert_eq!(0x4006_700B as *const RW<u8>, &reg.sltl  as *const RW<u8>, "sltl");
        }
    }
}
