# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'lights' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'lights' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -v2k -work lights $dsn/src/lights_testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module lights found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port P_R violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port P_G violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port A_R violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port A_Y violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port A_G violates IEEE 1364. Only net expression can be connected to output/inout port.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: light tb testbench.
# Compile success 0 Errors 5 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'lights' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.8 [s]
# SLP: Finished : 2.0 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 22 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 3.2 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4121 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\lights\lights\src\wave.asdb
#  22:42, niedziela, 11 sierpnia 2019
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 59858984 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'lights' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -v2k -work lights $dsn/src/lights_testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module lights found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port P_R violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port P_G violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port A_R violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port A_Y violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 lights_testbench.v : (10, 1): Port connection for port A_G violates IEEE 1364. Only net expression can be connected to output/inout port.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testbench.
# $root top modules: light tb testbench.
# Compile success 0 Errors 5 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'lights' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 22 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4121 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\lights\lights\src\wave.asdb
#  22:52, niedziela, 11 sierpnia 2019
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 775824 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'lights' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 22 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4121 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\lights\lights\src\wave.asdb
#  22:52, niedziela, 11 sierpnia 2019
#  Simulation has been initialized
run 200 ns
# KERNEL: stopped at time: 200 ns
run @400ns
# KERNEL: stopped at time: 400 ns
run @400ns
# KERNEL: stopped at time: 400 ns
run @600ns
# KERNEL: stopped at time: 600 ns
run
endsim
# KERNEL: stopped at time: 769794 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench testbench
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'lights' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 22 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4121 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\lights\lights\src\wave.asdb
#  22:54, niedziela, 11 sierpnia 2019
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 9090416 ns
# VSIM: Simulation has finished.
