/afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux4_1.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux4_1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/memory2c.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/memory2c.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/memory2c.syn.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/memory2c.syn.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux4_1_4bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux4_1_4bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux4_1_4bit

Top level modules:
	mux4_1_4bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/fulladder_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/fulladder_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module fulladder_16bit

Top level modules:
	fulladder_16bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/special_control.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/special_control.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module special_control

Top level modules:
	special_control

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/nor2.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/nor2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module nor2

Top level modules:
	nor2

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux2_1_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux2_1_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1_16bit

Top level modules:
	mux2_1_16bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/not1.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/not1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module not1

Top level modules:
	not1

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux4_1_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux4_1_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux4_1_16bit

Top level modules:
	mux4_1_16bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/nand2.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/nand2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/pc_ctr.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/pc_ctr.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module pc_ctr

Top level modules:
	pc_ctr

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/proc_hier.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/proc_hier.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/reg_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/reg_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module reg_16bit

Top level modules:
	reg_16bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/reg_64bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/reg_64bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module reg_64bit

Top level modules:
	reg_64bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux8_1_16bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux8_1_16bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux8_1_16bit

Top level modules:
	mux8_1_16bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/rf.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/rf.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module rf

Top level modules:
	rf

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/memory.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/memory.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module memory

Top level modules:
	memory

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/sf_left8bit.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/sf_left8bit.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module sf_left8bit

Top level modules:
	sf_left8bit

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/fulladder.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/fulladder.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module fulladder

Top level modules:
	fulladder

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/or2.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/or2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module or2

Top level modules:
	or2

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/xor2.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/xor2.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module xor2

Top level modules:
	xor2

} {} {}} /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux2_1.v {1 {vlog -work work /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/mux2_1.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}}
