Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat May 17 22:56:19 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                56          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (135)
5. checking no_input_delay (5)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (135)
--------------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.344        0.000                      0                  327        0.176        0.000                      0                  327        7.000        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
lcd_inst/lcd_clk_pll/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0               {0.000 8.000}      16.000          62.500          
  clkfbout_clk_wiz_0               {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_inst/lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                    10.344        0.000                      0                  327        0.176        0.000                      0                  327        7.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                                17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_inst/lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/write_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.243ns (23.411%)  route 4.067ns (76.589%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 17.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X7Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/init_rom_addr_reg[7]/Q
                         net (fo=56, routed)          2.662     4.927    lcd_inst/init_rom_addr_reg_n_0_[7]
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     5.051 r  lcd_inst/p_0_out_inferred__2/write_data[0]_i_7/O
                         net (fo=1, routed)           0.000     5.051    lcd_inst/p_0_out_inferred__2/write_data[0]_i_7_n_0
    SLICE_X6Y100         MUXF7 (Prop_muxf7_I1_O)      0.214     5.265 r  lcd_inst/p_0_out_inferred__2/write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.462     5.728    lcd_inst/p_0_out_inferred__2/write_data_reg[0]_i_4_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.297     6.025 r  lcd_inst/p_0_out_inferred__2/write_data[0]_i_2/O
                         net (fo=1, routed)           0.942     6.967    lcd_inst/p_0_out_inferred__2/write_data[0]_i_2_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.152     7.119 r  lcd_inst/write_data[0]_i_1/O
                         net (fo=1, routed)           0.000     7.119    lcd_inst/write_data[0]_i_1_n_0
    SLICE_X5Y95          FDCE                                         r  lcd_inst/write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.507    17.507    lcd_inst/clk_out1
    SLICE_X5Y95          FDCE                                         r  lcd_inst/write_data_reg[0]/C
                         clock pessimism              0.007    17.514    
                         clock uncertainty           -0.097    17.416    
    SLICE_X5Y95          FDCE (Setup_fdce_C_D)        0.047    17.463    lcd_inst/write_data_reg[0]
  -------------------------------------------------------------------
                         required time                         17.463    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 10.344    

Slack (MET) :             10.347ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/cmd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 1.602ns (30.931%)  route 3.577ns (69.069%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 17.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X5Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/init_rom_addr_reg_rep[5]/Q
                         net (fo=54, routed)          1.992     4.258    lcd_inst/init_rom_addr_reg_rep_n_0_[5]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.382 r  lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_9/O
                         net (fo=1, routed)           0.000     4.382    lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_9_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.214     4.596 r  lcd_inst/p_0_out_inferred__3/cmd_data_reg[1]_i_6/O
                         net (fo=1, routed)           0.690     5.286    lcd_inst/p_0_out_inferred__3/cmd_data_reg[1]_i_6_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.297     5.583 r  lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_3/O
                         net (fo=1, routed)           0.000     5.583    lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_3_n_0
    SLICE_X3Y97          MUXF7 (Prop_muxf7_I0_O)      0.212     5.795 r  lcd_inst/p_0_out_inferred__3/cmd_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.557     6.352    lcd_inst/p_0_out_inferred__3/cmd_data_reg[1]_i_2_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.299     6.651 r  lcd_inst/cmd_data[1]_i_1/O
                         net (fo=1, routed)           0.338     6.989    lcd_inst/p_1_in[1]
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.507    17.507    lcd_inst/clk_out1
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[1]/C
                         clock pessimism              0.007    17.514    
                         clock uncertainty           -0.097    17.416    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.081    17.335    lcd_inst/cmd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 10.347    

Slack (MET) :             10.372ns  (required time - arrival time)
  Source:                 lcd_inst/cmd_ndata_writer/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 3.077ns (55.695%)  route 2.448ns (44.305%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 17.440 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.553     1.553    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X8Y87          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.518     2.071 r  lcd_inst/cmd_ndata_writer/data_count_reg[2]/Q
                         net (fo=1, routed)           0.577     2.648    lcd_inst/cmd_ndata_writer/data_count_reg_n_0_[2]
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.305 r  lcd_inst/cmd_ndata_writer/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.305    lcd_inst/cmd_ndata_writer/state1_carry_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.422 r  lcd_inst/cmd_ndata_writer/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.422    lcd_inst/cmd_ndata_writer/state1_carry__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.539 r  lcd_inst/cmd_ndata_writer/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.539    lcd_inst/cmd_ndata_writer/state1_carry__1_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.656 r  lcd_inst/cmd_ndata_writer/state1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.656    lcd_inst/cmd_ndata_writer/state1_carry__2_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.773 r  lcd_inst/cmd_ndata_writer/state1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.773    lcd_inst/cmd_ndata_writer/state1_carry__3_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.890 r  lcd_inst/cmd_ndata_writer/state1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.890    lcd_inst/cmd_ndata_writer/state1_carry__4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.227 f  lcd_inst/cmd_ndata_writer/state1_carry__5/O[1]
                         net (fo=3, routed)           0.812     5.039    lcd_inst/cmd_ndata_writer/in8[26]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.306     5.345 r  lcd_inst/cmd_ndata_writer/state0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.345    lcd_inst/cmd_ndata_writer/state0_carry__2_i_7_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.895 r  lcd_inst/cmd_ndata_writer/state0_carry__2/CO[3]
                         net (fo=1, routed)           1.058     6.954    lcd_inst/cmd_ndata_writer/state0_carry__2_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  lcd_inst/cmd_ndata_writer/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.078    lcd_inst/cmd_ndata_writer/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X13Y93         FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    17.440    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X13Y93         FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.078    17.518    
                         clock uncertainty           -0.097    17.421    
    SLICE_X13Y93         FDCE (Setup_fdce_C_D)        0.029    17.450    lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.450    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                 10.372    

Slack (MET) :             10.915ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/write_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.307ns (28.139%)  route 3.338ns (71.861%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 17.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X6Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          2.147     4.474    lcd_inst/init_rom_addr_reg_n_0_[2]
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.124     4.598 r  lcd_inst/p_0_out_inferred__2/write_data[5]_i_10/O
                         net (fo=1, routed)           0.000     4.598    lcd_inst/p_0_out_inferred__2/write_data[5]_i_10_n_0
    SLICE_X7Y97          MUXF7 (Prop_muxf7_I1_O)      0.245     4.843 r  lcd_inst/p_0_out_inferred__2/write_data_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     4.843    lcd_inst/p_0_out_inferred__2/write_data_reg[5]_i_7_n_0
    SLICE_X7Y97          MUXF8 (Prop_muxf8_I0_O)      0.104     4.947 r  lcd_inst/p_0_out_inferred__2/write_data_reg[5]_i_3/O
                         net (fo=1, routed)           0.812     5.759    lcd_inst/p_0_out_inferred__2/write_data_reg[5]_i_3_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.316     6.075 r  lcd_inst/write_data[5]_i_1/O
                         net (fo=1, routed)           0.379     6.454    lcd_inst/write_data[5]_i_1_n_0
    SLICE_X7Y96          FDCE                                         r  lcd_inst/write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.507    17.507    lcd_inst/clk_out1
    SLICE_X7Y96          FDCE                                         r  lcd_inst/write_data_reg[5]/C
                         clock pessimism              0.007    17.514    
                         clock uncertainty           -0.097    17.416    
    SLICE_X7Y96          FDCE (Setup_fdce_C_D)       -0.047    17.369    lcd_inst/write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                 10.915    

Slack (MET) :             10.924ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 0.952ns (20.481%)  route 3.696ns (79.519%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.441 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X4Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/init_rom_addr_reg[3]/Q
                         net (fo=58, routed)          1.716     3.981    lcd_inst/init_rom_addr_reg_n_0_[3]
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.124     4.105 r  lcd_inst/p_0_out_inferred__2/write_data[6]_i_7/O
                         net (fo=1, routed)           0.476     4.581    lcd_inst/p_0_out_inferred__2/write_data[6]_i_7_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124     4.705 r  lcd_inst/p_0_out_inferred__2/write_data[6]_i_3/O
                         net (fo=2, routed)           0.856     5.561    lcd_inst/p_0_out_inferred__2/write_data[6]_i_3_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.685 r  lcd_inst/p_0_out_inferred__2/write_data[4]_i_2/O
                         net (fo=1, routed)           0.648     6.334    lcd_inst/p_0_out_inferred__2/write_data[4]_i_2_n_0
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.458 r  lcd_inst/write_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.458    lcd_inst/write_data[4]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  lcd_inst/write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.441    17.441    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/write_data_reg[4]/C
                         clock pessimism              0.007    17.448    
                         clock uncertainty           -0.097    17.350    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.031    17.381    lcd_inst/write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         17.381    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 10.924    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/write_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.828ns (18.331%)  route 3.689ns (81.669%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.441 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X4Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/init_rom_addr_reg[3]/Q
                         net (fo=58, routed)          2.267     4.532    lcd_inst/init_rom_addr_reg_n_0_[3]
    SLICE_X9Y100         LUT6 (Prop_lut6_I2_O)        0.124     4.656 r  lcd_inst/p_0_out_inferred__2/write_data[2]_i_5/O
                         net (fo=1, routed)           0.474     5.130    lcd_inst/p_0_out_inferred__2/write_data[2]_i_5_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I2_O)        0.124     5.254 r  lcd_inst/p_0_out_inferred__2/write_data[2]_i_2/O
                         net (fo=1, routed)           0.948     6.202    lcd_inst/p_0_out_inferred__2/write_data[2]_i_2_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  lcd_inst/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.326    lcd_inst/write_data[2]_i_1_n_0
    SLICE_X9Y97          FDCE                                         r  lcd_inst/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.441    17.441    lcd_inst/clk_out1
    SLICE_X9Y97          FDCE                                         r  lcd_inst/write_data_reg[2]/C
                         clock pessimism              0.007    17.448    
                         clock uncertainty           -0.097    17.350    
    SLICE_X9Y97          FDCE (Setup_fdce_C_D)        0.029    17.379    lcd_inst/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.084ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/init_rom_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.728ns (16.007%)  route 3.820ns (83.993%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 17.508 - 16.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.624     1.624    lcd_inst/clk_out1
    SLICE_X7Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.456     2.080 r  lcd_inst/init_rom_addr_reg[6]/Q
                         net (fo=29, routed)          2.274     4.354    lcd_inst/init_rom_addr_reg_n_0_[6]
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.124     4.478 r  lcd_inst/init_rom_addr[9]_i_5/O
                         net (fo=3, routed)           0.723     5.201    lcd_inst/init_rom_addr[9]_i_5_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.148     5.349 r  lcd_inst/init_rom_addr[9]_i_2/O
                         net (fo=2, routed)           0.823     6.172    lcd_inst/init_rom_addr[9]_i_2_n_0
    SLICE_X6Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.508    17.508    lcd_inst/clk_out1
    SLICE_X6Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[9]/C
                         clock pessimism              0.094    17.602    
                         clock uncertainty           -0.097    17.505    
    SLICE_X6Y98          FDCE (Setup_fdce_C_D)       -0.249    17.256    lcd_inst/init_rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 11.084    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.890ns (20.667%)  route 3.416ns (79.333%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 17.509 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X6Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.432     3.759    lcd_inst/init_rom_addr_reg_n_0_[2]
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     3.883 f  lcd_inst/init_rom_addr[9]_i_3/O
                         net (fo=6, routed)           1.060     4.943    lcd_inst/state1__30
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  lcd_inst/state[4]_i_6/O
                         net (fo=1, routed)           0.403     5.470    lcd_inst/cmd_writer/state_reg[0]_4
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     5.594 r  lcd_inst/cmd_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.522     6.116    lcd_inst/state
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.509    17.509    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/C
                         clock pessimism              0.007    17.516    
                         clock uncertainty           -0.097    17.418    
    SLICE_X0Y96          FDCE (Setup_fdce_C_CE)      -0.205    17.213    lcd_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.890ns (20.667%)  route 3.416ns (79.333%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 17.509 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X6Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.432     3.759    lcd_inst/init_rom_addr_reg_n_0_[2]
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     3.883 f  lcd_inst/init_rom_addr[9]_i_3/O
                         net (fo=6, routed)           1.060     4.943    lcd_inst/state1__30
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  lcd_inst/state[4]_i_6/O
                         net (fo=1, routed)           0.403     5.470    lcd_inst/cmd_writer/state_reg[0]_4
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     5.594 r  lcd_inst/cmd_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.522     6.116    lcd_inst/state
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.509    17.509    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[1]/C
                         clock pessimism              0.007    17.516    
                         clock uncertainty           -0.097    17.418    
    SLICE_X1Y96          FDCE (Setup_fdce_C_CE)      -0.205    17.213    lcd_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.890ns (20.667%)  route 3.416ns (79.333%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 17.509 - 16.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X6Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/init_rom_addr_reg[2]/Q
                         net (fo=58, routed)          1.432     3.759    lcd_inst/init_rom_addr_reg_n_0_[2]
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     3.883 f  lcd_inst/init_rom_addr[9]_i_3/O
                         net (fo=6, routed)           1.060     4.943    lcd_inst/state1__30
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  lcd_inst/state[4]_i_6/O
                         net (fo=1, routed)           0.403     5.470    lcd_inst/cmd_writer/state_reg[0]_4
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     5.594 r  lcd_inst/cmd_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.522     6.116    lcd_inst/state
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    17.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.509    17.509    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[2]/C
                         clock pessimism              0.007    17.516    
                         clock uncertainty           -0.097    17.418    
    SLICE_X1Y96          FDCE (Setup_fdce_C_CE)      -0.205    17.213    lcd_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 11.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.195%)  route 0.114ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/cmd_data_reg[15]/Q
                         net (fo=2, routed)           0.114     0.846    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[13]
    SLICE_X6Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861     0.861    lcd_inst/cmd_writer/CLK
    SLICE_X6Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[15]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.063     0.670    lcd_inst/cmd_writer/LCD_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.118%)  route 0.151ns (44.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X3Y95          FDCE                                         r  lcd_inst/cmd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/cmd_data_reg[0]/Q
                         net (fo=2, routed)           0.151     0.885    lcd_inst/cmd_data_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.930    lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861     0.861    lcd_inst/cmd_data_writer/CLK
    SLICE_X7Y95          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/C
                         clock pessimism             -0.234     0.628    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091     0.719    lcd_inst/cmd_data_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lcd_inst/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/state_reg[3]/Q
                         net (fo=68, routed)          0.143     0.877    lcd_inst/Q[3]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.048     0.925 r  lcd_inst/state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.925    lcd_inst/state[4]_i_2_n_0
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[4]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.107     0.713    lcd_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 lcd_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.656%)  route 0.145ns (43.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/state_reg[0]/Q
                         net (fo=72, routed)          0.145     0.879    lcd_inst/Q[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.049     0.928 r  lcd_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    lcd_inst/state[2]_i_1_n_0
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[2]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.107     0.713    lcd_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 lcd_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.696%)  route 0.144ns (43.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/state_reg[0]/Q
                         net (fo=72, routed)          0.144     0.878    lcd_inst/Q[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I2_O)        0.048     0.926 r  lcd_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.926    lcd_inst/state[3]_i_1_n_0
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[3]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.105     0.711    lcd_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.127%)  route 0.186ns (56.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X3Y95          FDCE                                         r  lcd_inst/cmd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/cmd_data_reg[0]/Q
                         net (fo=2, routed)           0.186     0.920    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X6Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861     0.861    lcd_inst/cmd_writer/CLK
    SLICE_X6Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/C
                         clock pessimism             -0.234     0.628    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.075     0.703    lcd_inst/cmd_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 lcd_inst/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.141     0.734 f  lcd_inst/state_reg[3]/Q
                         net (fo=68, routed)          0.143     0.877    lcd_inst/Q[3]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.045     0.922 r  lcd_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.922    lcd_inst/state[0]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.091     0.697    lcd_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 lcd_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/state_reg[0]/Q
                         net (fo=72, routed)          0.145     0.879    lcd_inst/Q[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.045     0.924 r  lcd_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.924    lcd_inst/state[1]_i_1_n_0
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[1]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.092     0.698    lcd_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.155%)  route 0.186ns (56.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X3Y95          FDCE                                         r  lcd_inst/cmd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/cmd_data_reg[8]/Q
                         net (fo=2, routed)           0.186     0.919    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[6]
    SLICE_X6Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861     0.861    lcd_inst/cmd_writer/CLK
    SLICE_X6Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[8]/C
                         clock pessimism             -0.234     0.628    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.063     0.691    lcd_inst/cmd_writer/LCD_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_writer/wr_substate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.549%)  route 0.161ns (43.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.564     0.564    lcd_inst/cmd_data_writer/CLK
    SLICE_X12Y96         FDCE                                         r  lcd_inst/cmd_data_writer/wr_substate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  lcd_inst/cmd_data_writer/wr_substate_reg[0]/Q
                         net (fo=8, routed)           0.161     0.888    lcd_inst/cmd_data_writer/wr_substate_reg_n_0_[0]
    SLICE_X12Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.933 r  lcd_inst/cmd_data_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    lcd_inst/cmd_data_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X12Y97         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.834     0.834    lcd_inst/cmd_data_writer/CLK
    SLICE_X12Y97         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X12Y97         FDCE (Hold_fdce_C_D)         0.121     0.702    lcd_inst/cmd_data_writer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0    lcd_inst/lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X12Y93     LCD_DATA_OBUF[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X4Y95      lcd_inst/LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X0Y90      lcd_inst/LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y94      lcd_inst/active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y94      lcd_inst/active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X3Y95      lcd_inst/cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y98      lcd_inst/cmd_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X4Y98      lcd_inst/cmd_data_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X12Y93     LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X12Y93     LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y95      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y95      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y90      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y90      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X12Y93     LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X12Y93     LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y95      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X4Y95      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y90      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X0Y90      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y94      lcd_inst/active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    lcd_inst/lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.489ns (62.472%)  route 2.697ns (37.528%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.923     1.441    keypad_inst/Scanner/Col__0[0]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.153     1.594 f  keypad_inst/Scanner/col_data_out_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.774     3.368    col_data_out_TRI[1]
    B11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.818     7.186 r  col_data_out_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.186    col_data_out[1]
    B11                                                               r  col_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.188ns (58.867%)  route 2.926ns (41.133%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.923     1.441    keypad_inst/Scanner/Col__0[0]
    SLICE_X6Y90          LUT2 (Prop_lut2_I0_O)        0.124     1.565 f  keypad_inst/Scanner/col_data_out_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.003     3.568    col_data_out_TRI[2]
    D10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546     7.114 r  col_data_out_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.114    col_data_out[2]
    D10                                                               r  col_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 4.265ns (60.028%)  route 2.840ns (39.972%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.898     1.416    keypad_inst/Scanner/Col__0[0]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  keypad_inst/Scanner/col_data_out_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.943     3.482    col_data_out_TRI[0]
    A12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.623     7.106 r  col_data_out_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     7.106    col_data_out[0]
    A12                                                               r  col_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.272ns (63.500%)  route 2.456ns (36.500%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/Q
                         net (fo=10, routed)          0.478     0.996    keypad_inst/Scanner/Col__0[1]
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.120 f  keypad_inst/Scanner/col_data_out_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           1.977     3.098    col_data_out_TRI[3]
    D9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.630     6.728 r  col_data_out_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     6.728    col_data_out[3]
    D9                                                                r  col_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Sum_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 1.625ns (26.687%)  route 4.464ns (73.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         2.229     6.089    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X13Y91         FDCE                                         f  keypad_inst/Scanner/Sum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/ZeroChecker_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 1.625ns (28.275%)  route 4.122ns (71.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         1.887     5.748    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X10Y88         FDCE                                         f  keypad_inst/Scanner/ZeroChecker_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 1.625ns (28.301%)  route 4.117ns (71.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         1.882     5.742    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X10Y83         FDCE                                         f  keypad_inst/Scanner/Counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 1.625ns (28.301%)  route 4.117ns (71.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         1.882     5.742    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X10Y83         FDCE                                         f  keypad_inst/Scanner/Counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/RowColVector_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.621ns  (logic 1.625ns (28.914%)  route 3.995ns (71.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         1.761     5.621    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X10Y91         FDPE                                         f  keypad_inst/Scanner/RowColVector_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/RowColVector_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.621ns  (logic 1.625ns (28.914%)  route 3.995ns (71.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         1.761     5.621    keypad_inst/Scanner/RowColVector_reg[3]_1
    SLICE_X10Y91         FDCE                                         f  keypad_inst/Scanner/RowColVector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.367%)  route 0.068ns (34.633%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[1]/C
    SLICE_X5Y90          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[1]/Q
                         net (fo=2, routed)           0.068     0.196    keypad_inst/LFSR/LFSR[1]
    SLICE_X5Y90          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (62.992%)  route 0.075ns (37.008%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[10]/C
    SLICE_X4Y90          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[10]/Q
                         net (fo=2, routed)           0.075     0.203    keypad_inst/LFSR/LFSR[10]
    SLICE_X4Y90          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.078%)  route 0.128ns (49.922%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[6]/C
    SLICE_X5Y90          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[6]/Q
                         net (fo=2, routed)           0.128     0.256    keypad_inst/LFSR/LFSR[6]
    SLICE_X5Y89          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[5]/C
    SLICE_X5Y90          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    keypad_inst/LFSR/LFSR[5]
    SLICE_X5Y90          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.092%)  route 0.135ns (48.908%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[13]/C
    SLICE_X4Y90          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/LFSR/LFSR_reg[13]/Q
                         net (fo=3, routed)           0.135     0.276    keypad_inst/LFSR/LFSR[13]
    SLICE_X4Y90          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/Out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[0]/C
    SLICE_X4Y90          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  keypad_inst/LFSR/LFSR_reg[0]/Q
                         net (fo=2, routed)           0.098     0.239    keypad_inst/LFSR/LFSR[0]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.284 r  keypad_inst/LFSR/Out_i_1/O
                         net (fo=1, routed)           0.000     0.284    keypad_inst/LFSR/Out_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  keypad_inst/LFSR/Out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.205%)  route 0.178ns (55.795%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[2]/C
    SLICE_X5Y90          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/LFSR/LFSR_reg[2]/Q
                         net (fo=2, routed)           0.178     0.319    keypad_inst/LFSR/LFSR[2]
    SLICE_X5Y90          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.132%)  route 0.178ns (55.868%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[8]/C
    SLICE_X4Y89          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/LFSR/LFSR_reg[8]/Q
                         net (fo=2, routed)           0.178     0.319    keypad_inst/LFSR/LFSR[8]
    SLICE_X4Y90          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.118%)  route 0.186ns (56.882%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[7]/C
    SLICE_X5Y89          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/LFSR/LFSR_reg[7]/Q
                         net (fo=2, routed)           0.186     0.327    keypad_inst/LFSR/LFSR[7]
    SLICE_X4Y89          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.128ns (36.417%)  route 0.223ns (63.583%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[9]/C
    SLICE_X4Y90          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[9]/Q
                         net (fo=2, routed)           0.223     0.351    keypad_inst/LFSR/LFSR[9]
    SLICE_X4Y90          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.967ns  (logic 4.192ns (46.754%)  route 4.774ns (53.246%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X6Y94          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     2.141 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.535     3.676    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.800 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.240     7.039    LCD_DATA_OBUF[13]
    F15                  OBUF (Prop_obuf_I_O)         3.550    10.590 r  LCD_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.590    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.196ns (47.162%)  route 4.701ns (52.838%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557     1.557    lcd_clk
    SLICE_X12Y93         FDCE                                         r  LCD_DATA_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.518     2.075 r  LCD_DATA_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          1.765     3.840    lcd_inst/cmd_ndata_writer/LCD_DATA[15]
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.124     3.964 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.937     6.900    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         3.554    10.455 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.455    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.249ns (48.257%)  route 4.556ns (51.743%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X6Y94          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     2.141 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          2.202     4.343    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X12Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.467 r  lcd_inst/LCD_CS_reg/O
                         net (fo=1, routed)           2.353     6.821    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         3.607    10.427 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000    10.427    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.217ns (48.163%)  route 4.539ns (51.837%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X6Y94          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     2.141 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          2.013     4.154    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X12Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.278 r  lcd_inst/LCD_RS_reg/O
                         net (fo=1, routed)           2.526     6.804    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         3.575    10.379 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    10.379    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.219ns (48.785%)  route 4.430ns (51.215%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X6Y94          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     2.141 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.433     3.574    lcd_inst/cmd_ndata_writer/LCD_DATA[0]_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.124     3.698 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.997     6.695    LCD_DATA_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.577    10.272 r  LCD_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.272    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.002ns (46.475%)  route 4.609ns (53.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.456     2.082 r  lcd_inst/state_reg[0]/Q
                         net (fo=72, routed)          4.609     6.691    la_out_OBUF[0]
    F14                  OBUF (Prop_obuf_I_O)         3.546    10.236 r  la_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.236    la_out[0]
    F14                                                               r  la_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 4.217ns (48.651%)  route 4.451ns (51.349%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557     1.557    lcd_clk
    SLICE_X12Y93         FDCE                                         r  LCD_DATA_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.518     2.075 r  LCD_DATA_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          1.779     3.854    lcd_inst/cmd_ndata_writer/LCD_DATA[15]
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.124     3.978 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.672     6.650    LCD_DATA_OBUF[9]
    D16                  OBUF (Prop_obuf_I_O)         3.575    10.225 r  LCD_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.225    LCD_DATA[9]
    D16                                                               r  LCD_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.634ns  (logic 4.196ns (48.596%)  route 4.438ns (51.404%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557     1.557    lcd_clk
    SLICE_X12Y93         FDCE                                         r  LCD_DATA_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.518     2.075 r  LCD_DATA_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          1.372     3.447    lcd_inst/cmd_ndata_writer/LCD_DATA[15]
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.124     3.571 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.067     6.637    LCD_DATA_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         3.554    10.191 r  LCD_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.191    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 4.225ns (49.422%)  route 4.323ns (50.578%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X6Y94          FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     2.141 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.679     3.820    lcd_inst/cmd_ndata_writer/LCD_DATA[0]
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     3.944 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.645     6.588    LCD_DATA_OBUF[11]
    E16                  OBUF (Prop_obuf_I_O)         3.583    10.171 r  LCD_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.171    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[15]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.227ns (49.351%)  route 4.339ns (50.649%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.557     1.557    lcd_clk
    SLICE_X12Y93         FDCE                                         r  LCD_DATA_OBUF[15]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.518     2.075 r  LCD_DATA_OBUF[15]_inst_i_2/Q
                         net (fo=16, routed)          1.523     3.598    lcd_inst/cmd_ndata_writer/LCD_DATA[15]
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.124     3.722 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.816     6.538    LCD_DATA_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         3.585    10.123 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.123    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.415ns (76.622%)  route 0.432ns (23.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.592     0.592    lcd_inst/clk_out1
    SLICE_X0Y90          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  lcd_inst/LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.432     1.164    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     2.438 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     2.438    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.495ns (74.110%)  route 0.522ns (25.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X0Y96          FDCE                                         r  lcd_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.128     0.721 r  lcd_inst/state_reg[4]/Q
                         net (fo=72, routed)          0.522     1.243    la_out_OBUF[4]
    C9                   OBUF (Prop_obuf_I_O)         1.367     2.610 r  la_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.610    la_out[4]
    C9                                                                r  la_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_BL_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_BL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.397ns (65.165%)  route 0.747ns (34.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X4Y95          FDCE                                         r  lcd_inst/LCD_BL_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/LCD_BL_reg_reg/Q
                         net (fo=1, routed)           0.747     1.478    LCD_BL_OBUF
    G15                  OBUF (Prop_obuf_I_O)         1.256     2.734 r  LCD_BL_OBUF_inst/O
                         net (fo=0)                   0.000     2.734    LCD_BL
    G15                                                               r  LCD_BL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_CS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.553ns (67.999%)  route 0.731ns (32.001%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.564     0.564    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X12Y93         FDPE                                         r  lcd_inst/cmd_ndata_writer/LCD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDPE (Prop_fdpe_C_Q)         0.148     0.712 r  lcd_inst/cmd_ndata_writer/LCD_CS_reg/Q
                         net (fo=1, routed)           0.057     0.769    lcd_inst/cmd_ndata_writer_n_4
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.098     0.867 r  lcd_inst/LCD_CS_reg/O
                         net (fo=1, routed)           0.673     1.540    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     2.847 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.847    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.495ns (66.030%)  route 0.769ns (33.970%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X6Y94          FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.164     0.755 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          0.130     0.884    lcd_inst/cmd_ndata_writer/LCD_DATA[0]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.929 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.640     1.569    LCD_DATA_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         1.286     2.855 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.855    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.497ns (65.103%)  route 0.803ns (34.897%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.564     0.564    lcd_inst/cmd_writer/CLK
    SLICE_X9Y96          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  lcd_inst/cmd_writer/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           0.192     0.897    lcd_inst/cmd_ndata_writer/Q[1]
    SLICE_X8Y95          LUT6 (Prop_lut6_I2_O)        0.045     0.942 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.610     1.552    LCD_DATA_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         1.311     2.863 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.863    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            la_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.480ns (65.092%)  route 0.794ns (34.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X1Y96          FDCE                                         r  lcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.128     0.721 r  lcd_inst/state_reg[2]/Q
                         net (fo=42, routed)          0.794     1.514    la_out_OBUF[2]
    C11                  OBUF (Prop_obuf_I_O)         1.352     2.866 r  la_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.866    la_out[2]
    C11                                                               r  la_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.485ns (62.668%)  route 0.884ns (37.332%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.564     0.564    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X12Y93         FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/Q
                         net (fo=1, routed)           0.143     0.871    lcd_inst/cmd_ndata_writer_n_3
    SLICE_X12Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.916 r  lcd_inst/LCD_RS_reg/O
                         net (fo=1, routed)           0.741     1.657    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     2.933 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     2.933    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.517ns (63.752%)  route 0.863ns (36.247%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.564     0.564    lcd_inst/cmd_writer/CLK
    SLICE_X9Y96          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128     0.692 r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           0.140     0.832    lcd_inst/cmd_ndata_writer/Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.099     0.931 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.653    LCD_DATA_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.290     2.944 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.441ns (60.778%)  route 0.930ns (39.222%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591     0.591    lcd_inst/cmd_data_writer/CLK
    SLICE_X7Y95          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lcd_inst/cmd_data_writer/LCD_DATA_reg[8]/Q
                         net (fo=1, routed)           0.054     0.786    lcd_inst/cmd_ndata_writer/LCD_DATA[8]
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.831 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.876     1.707    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         1.255     2.962 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.962    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    11.575    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.625ns (22.678%)  route 5.541ns (77.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         3.306     7.166    lcd_inst/reset_n
    SLICE_X1Y94          FDCE                                         f  lcd_inst/delay_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.509     1.509    lcd_inst/clk_out1
    SLICE_X1Y94          FDCE                                         r  lcd_inst/delay_counter_reg[30]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.625ns (22.678%)  route 5.541ns (77.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         3.306     7.166    lcd_inst/reset_n
    SLICE_X1Y94          FDCE                                         f  lcd_inst/delay_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.509     1.509    lcd_inst/clk_out1
    SLICE_X1Y94          FDCE                                         r  lcd_inst/delay_counter_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 1.625ns (23.258%)  route 5.362ns (76.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         3.127     6.987    lcd_inst/reset_n
    SLICE_X4Y98          FDCE                                         f  lcd_inst/cmd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.508     1.508    lcd_inst/clk_out1
    SLICE_X4Y98          FDCE                                         r  lcd_inst/cmd_data_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 1.625ns (23.258%)  route 5.362ns (76.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         3.127     6.987    lcd_inst/reset_n
    SLICE_X4Y98          FDCE                                         f  lcd_inst/cmd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.508     1.508    lcd_inst/clk_out1
    SLICE_X4Y98          FDCE                                         r  lcd_inst/cmd_data_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 1.625ns (23.258%)  route 5.362ns (76.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         3.127     6.987    lcd_inst/reset_n
    SLICE_X4Y98          FDCE                                         f  lcd_inst/cmd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.508     1.508    lcd_inst/clk_out1
    SLICE_X4Y98          FDCE                                         r  lcd_inst/cmd_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/init_rom_addr_reg_rep[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.983ns  (logic 1.625ns (23.273%)  route 5.358ns (76.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         3.123     6.983    lcd_inst/reset_n
    SLICE_X5Y98          FDCE                                         f  lcd_inst/init_rom_addr_reg_rep[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.508     1.508    lcd_inst/clk_out1
    SLICE_X5Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 1.625ns (23.780%)  route 5.209ns (76.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         2.974     6.834    lcd_inst/reset_n
    SLICE_X4Y97          FDCE                                         f  lcd_inst/cmd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.508     1.508    lcd_inst/clk_out1
    SLICE_X4Y97          FDCE                                         r  lcd_inst/cmd_data_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 1.625ns (23.780%)  route 5.209ns (76.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.235     3.736    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.124     3.860 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         2.974     6.834    lcd_inst/reset_n
    SLICE_X4Y97          FDCE                                         f  lcd_inst/cmd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.508     1.508    lcd_inst/clk_out1
    SLICE_X4Y97          FDCE                                         r  lcd_inst/cmd_data_reg[4]/C

Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            lcd_inst/delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 0.248ns (3.694%)  route 6.466ns (96.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           4.977     4.977    lcd_inst/pll_locked
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  lcd_inst/delay_counter[31]_i_6/O
                         net (fo=1, routed)           0.729     5.830    lcd_inst/cmd_writer/delay_counter_reg[0]_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.759     6.714    lcd_inst/delay_counter
    SLICE_X3Y88          FDCE                                         r  lcd_inst/delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.506     1.506    lcd_inst/clk_out1
    SLICE_X3Y88          FDCE                                         r  lcd_inst/delay_counter_reg[2]/C

Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            lcd_inst/delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 0.248ns (3.694%)  route 6.466ns (96.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           4.977     4.977    lcd_inst/pll_locked
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  lcd_inst/delay_counter[31]_i_6/O
                         net (fo=1, routed)           0.729     5.830    lcd_inst/cmd_writer/delay_counter_reg[0]_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.759     6.714    lcd_inst/delay_counter
    SLICE_X3Y88          FDCE                                         r  lcd_inst/delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.506     1.506    lcd_inst/clk_out1
    SLICE_X3Y88          FDCE                                         r  lcd_inst/delay_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fill_color_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.657%)  route 0.351ns (65.343%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE                         0.000     0.000 r  fill_color_reg[4]/C
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[4]/Q
                         net (fo=2, routed)           0.351     0.492    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]_0
    SLICE_X9Y94          LUT2 (Prop_lut2_I1_O)        0.045     0.537 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000     0.537    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[4]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.833     0.833    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X9Y94          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[4]/C

Slack:                    inf
  Source:                 fill_color_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.212%)  route 0.410ns (68.788%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE                         0.000     0.000 r  fill_color_reg[15]/C
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[15]/Q
                         net (fo=3, routed)           0.410     0.551    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]_0
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.596 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[13]_i_1/O
                         net (fo=1, routed)           0.000     0.596    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[13]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.833     0.833    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X9Y95          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[13]/C

Slack:                    inf
  Source:                 fill_color_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.187ns (31.327%)  route 0.410ns (68.673%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE                         0.000     0.000 r  fill_color_reg[15]/C
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[15]/Q
                         net (fo=3, routed)           0.410     0.551    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]_0
    SLICE_X9Y95          LUT2 (Prop_lut2_I1_O)        0.046     0.597 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[15]_i_2/O
                         net (fo=1, routed)           0.000     0.597    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[15]_i_2_n_0
    SLICE_X9Y95          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.833     0.833    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X9Y95          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[15]/C

Slack:                    inf
  Source:                 fill_color_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.183ns (30.651%)  route 0.414ns (69.349%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDPE                         0.000     0.000 r  fill_color_reg[10]/C
    SLICE_X7Y91          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fill_color_reg[10]/Q
                         net (fo=3, routed)           0.414     0.555    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]_0
    SLICE_X9Y94          LUT2 (Prop_lut2_I1_O)        0.042     0.597 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[9]_i_1/O
                         net (fo=1, routed)           0.000     0.597    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[9]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.833     0.833    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X9Y94          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]/C

Slack:                    inf
  Source:                 fill_color_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.010%)  route 0.478ns (71.990%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDPE                         0.000     0.000 r  fill_color_reg[10]/C
    SLICE_X7Y91          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fill_color_reg[10]/Q
                         net (fo=3, routed)           0.478     0.619    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[9]_0
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.664 r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[10]_i_1/O
                         net (fo=1, routed)           0.000     0.664    lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe[10]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.833     0.833    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X9Y95          FDRE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/fill_substate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.314ns (24.252%)  route 0.980ns (75.748%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.980     1.249    lcd_inst/cmd_data_writer/reset_n_IBUF
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.045     1.294 r  lcd_inst/cmd_data_writer/fill_substate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.294    lcd_inst/cmd_data_writer_n_4
    SLICE_X0Y94          FDRE                                         r  lcd_inst/fill_substate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X0Y94          FDRE                                         r  lcd_inst/fill_substate_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/fill_substate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.314ns (24.062%)  route 0.990ns (75.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.990     1.259    lcd_inst/cmd_data_writer/reset_n_IBUF
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.045     1.304 r  lcd_inst/cmd_data_writer/fill_substate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.304    lcd_inst/cmd_data_writer_n_5
    SLICE_X0Y94          FDRE                                         r  lcd_inst/fill_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X0Y94          FDRE                                         r  lcd_inst/fill_substate_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/fill_substate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.314ns (23.088%)  route 1.045ns (76.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.045     1.314    lcd_inst/cmd_data_writer/reset_n_IBUF
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.045     1.359 r  lcd_inst/cmd_data_writer/fill_substate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.359    lcd_inst/cmd_data_writer_n_6
    SLICE_X0Y95          FDRE                                         r  lcd_inst/fill_substate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863     0.863    lcd_inst/clk_out1
    SLICE_X0Y95          FDRE                                         r  lcd_inst/fill_substate_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.314ns (21.748%)  route 1.129ns (78.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.893     1.162    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.207 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         0.236     1.443    lcd_inst/reset_n
    SLICE_X4Y88          FDCE                                         f  lcd_inst/delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.860     0.860    lcd_inst/clk_out1
    SLICE_X4Y88          FDCE                                         r  lcd_inst/delay_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.314ns (20.952%)  route 1.184ns (79.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           0.893     1.162    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.207 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=179, routed)         0.291     1.497    lcd_inst/reset_n
    SLICE_X3Y88          FDCE                                         f  lcd_inst/delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861     0.861    lcd_inst/clk_out1
    SLICE_X3Y88          FDCE                                         r  lcd_inst/delay_counter_reg[2]/C





