

================================================================
== Vivado HLS Report for 'forward_conv_1'
================================================================
* Date:           Fri May 24 00:15:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.069|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+------+------+------+---------+
        |                      |           |   Latency   |   Interval  | Pipeline|
        |       Instance       |   Module  |  min |  max |  min |  max |   Type  |
        +----------------------+-----------+------+------+------+------+---------+
        |grp_Padding_1_fu_262  |Padding_1  |  2533|  2533|  2533|  2533|   none  |
        +----------------------+-----------+------+------+------+------+---------+

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|    10|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    496|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     168|    303|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     439|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     607|   1008|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+-----------+---------+-------+-----+-----+
    |grp_Padding_1_fu_262  |Padding_1  |        0|      0|  168|  303|
    +----------------------+-----------+---------+-------+-----+-----+
    |Total                 |           |        0|      0|  168|  303|
    +----------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |lenet_mac_muladd_16s_16s_28ns_28_1_1_U23  |lenet_mac_muladd_16s_16s_28ns_28_1_1  | i0 + i1 * i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ch_fu_378_p2            |     +    |      0|  0|  12|           3|           1|
    |ho_fu_502_p2            |     +    |      0|  0|  39|           1|          32|
    |idx_filter_fu_292_p2    |     +    |      0|  0|  15|           5|           1|
    |idx_x_fu_344_p2         |     +    |      0|  0|  13|           4|           1|
    |idx_y_fu_312_p2         |     +    |      0|  0|  13|           4|           1|
    |next_mul2_fu_360_p2     |     +    |      0|  0|  15|           8|           5|
    |next_mul4_fu_280_p2     |     +    |      0|  0|  12|          12|           8|
    |next_mul6_fu_274_p2     |     +    |      0|  0|  13|          11|           7|
    |next_mul_fu_366_p2      |     +    |      0|  0|  13|          11|           8|
    |tmp1_fu_465_p2          |     +    |      0|  0|   9|          32|          32|
    |tmp2_fu_487_p2          |     +    |      0|  0|   9|          32|          32|
    |tmp3_fu_437_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_328_p2          |     +    |      0|  0|  13|          11|          11|
    |tmp5_fu_412_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_82_fu_350_p2        |     +    |      0|  0|  13|           4|           3|
    |tmp_83_fu_422_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_88_fu_471_p2        |     +    |      0|  0|   9|          32|          32|
    |tmp_90_fu_493_p2        |     +    |      0|  0|   9|          32|          32|
    |tmp_91_fu_527_p2        |     +    |      0|  0|   9|          13|          13|
    |tmp_s_fu_318_p2         |     +    |      0|  0|  13|           4|           3|
    |v_fu_508_p2             |     +    |      0|  0|  39|          32|           1|
    |p_y_assign_8_fu_476_p2  |     -    |      0|  0|  39|          32|          32|
    |tmp_66_fu_522_p2        |     -    |      0|  0|   9|          13|          13|
    |tmp_87_fu_459_p2        |     -    |      0|  0|  39|          32|          32|
    |exitcond1_fu_372_p2     |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_338_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_306_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_286_p2      |   icmp   |      0|  0|  11|           5|           6|
    |tmp_85_fu_432_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_86_fu_442_p2        |   icmp   |      0|  0|  18|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 496|         458|         431|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  53|         12|    1|         12|
    |conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0  |  15|          3|   11|         33|
    |conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0       |  15|          3|    1|          3|
    |conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0       |   9|          2|    1|          2|
    |ho_2_reg_161                                       |   9|          2|    4|          8|
    |p_082_2_reg_219                                    |   9|          2|   16|         32|
    |p_Val2_5_reg_241                                   |   9|          2|   16|         32|
    |p_Val2_s_reg_173                                   |   9|          2|   16|         32|
    |p_x_assign_6_reg_231                               |   9|          2|   32|         64|
    |p_y_assign_7_reg_253                               |   9|          2|   32|         64|
    |p_z_assign_2_reg_186                               |   9|          2|    3|          6|
    |p_z_assign_reg_115                                 |   9|          2|    5|         10|
    |phi_mul1_reg_208                                   |   9|          2|    8|         16|
    |phi_mul3_reg_126                                   |   9|          2|   12|         24|
    |phi_mul5_reg_137                                   |   9|          2|   11|         22|
    |phi_mul_reg_197                                    |   9|          2|   11|         22|
    |v_3_reg_149                                        |   9|          2|    4|          8|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 209|         46|  184|        390|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ch_reg_647                         |   3|   0|    3|          0|
    |conv_layer_W_data_V_2_reg_708      |  16|   0|   16|          0|
    |conv_layer_inpad_da_2_reg_703      |  16|   0|   16|          0|
    |grp_Padding_1_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |ho_2_reg_161                       |   4|   0|    4|          0|
    |ho_3_cast8_reg_615                 |   4|   0|   32|         28|
    |ho_reg_683                         |  32|   0|   32|          0|
    |idx_filter_reg_587                 |   5|   0|    5|          0|
    |idx_x_reg_624                      |   4|   0|    4|          0|
    |idx_y_reg_600                      |   4|   0|    4|          0|
    |next_mul2_reg_634                  |   8|   0|    8|          0|
    |next_mul4_reg_579                  |  12|   0|   12|          0|
    |next_mul6_reg_574                  |  11|   0|   11|          0|
    |next_mul_reg_639                   |  11|   0|   11|          0|
    |p_082_2_reg_219                    |  16|   0|   16|          0|
    |p_Val2_5_reg_241                   |  16|   0|   16|          0|
    |p_Val2_s_reg_173                   |  16|   0|   16|          0|
    |p_x_assign_6_reg_231               |  32|   0|   32|          0|
    |p_y_assign_7_reg_253               |  32|   0|   32|          0|
    |p_z_assign_2_reg_186               |   3|   0|    3|          0|
    |p_z_assign_reg_115                 |   5|   0|    5|          0|
    |phi_mul1_reg_208                   |   8|   0|    8|          0|
    |phi_mul3_cast_reg_569              |  12|   0|   13|          1|
    |phi_mul3_reg_126                   |  12|   0|   12|          0|
    |phi_mul5_reg_137                   |  11|   0|   11|          0|
    |phi_mul_reg_197                    |  11|   0|   11|          0|
    |tmp3_reg_665                       |  32|   0|   32|          0|
    |tmp4_reg_610                       |  11|   0|   11|          0|
    |tmp_128_cast_reg_605               |   4|   0|   32|         28|
    |tmp_130_cast_reg_629               |   4|   0|   32|         28|
    |tmp_134_cast_reg_652               |  11|   0|   32|         21|
    |tmp_135_cast_reg_657               |   8|   0|   32|         24|
    |tmp_64_reg_678                     |  13|   0|   13|          0|
    |tmp_88_reg_673                     |  32|   0|   32|          0|
    |v_3_reg_149                        |   4|   0|    4|          0|
    |v_5_cast1_reg_592                  |   4|   0|   32|         28|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 439|   0|  597|        158|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                              |  in |    1| ap_ctrl_hs |               forward_conv.1              | return value |
|ap_rst                                              |  in |    1| ap_ctrl_hs |               forward_conv.1              | return value |
|ap_start                                            |  in |    1| ap_ctrl_hs |               forward_conv.1              | return value |
|ap_done                                             | out |    1| ap_ctrl_hs |               forward_conv.1              | return value |
|ap_idle                                             | out |    1| ap_ctrl_hs |               forward_conv.1              | return value |
|ap_ready                                            | out |    1| ap_ctrl_hs |               forward_conv.1              | return value |
|conv_layer_5_16_1_0_14_14_6_input_data_V_address0   | out |   11|  ap_memory |  conv_layer_5_16_1_0_14_14_6_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_16_1_0_14_14_6_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_16_1_0_14_14_6_input_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_address0  | out |   11|  ap_memory | conv_layer_5_16_1_0_14_14_6_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_16_1_0_14_14_6_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_16_1_0_14_14_6_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_output_data_V_d0        | out |   16|  ap_memory | conv_layer_5_16_1_0_14_14_6_output_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_W_data_V_address0       | out |   12|  ap_memory |    conv_layer_5_16_1_0_14_14_6_W_data_V   |     array    |
|conv_layer_5_16_1_0_14_14_6_W_data_V_ce0            | out |    1|  ap_memory |    conv_layer_5_16_1_0_14_14_6_W_data_V   |     array    |
|conv_layer_5_16_1_0_14_14_6_W_data_V_q0             |  in |   16|  ap_memory |    conv_layer_5_16_1_0_14_14_6_W_data_V   |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0   | out |   11|  ap_memory |  conv_layer_5_16_1_0_14_14_6_inpad_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_16_1_0_14_14_6_inpad_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_16_1_0_14_14_6_inpad_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_16_1_0_14_14_6_inpad_data_V |     array    |
|conv_layer_5_16_1_0_14_14_6_inpad_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_16_1_0_14_14_6_inpad_data_V |     array    |
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

