
emotion_ai_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  00000000  00000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d00  10000000  10000000  00020000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .startup_copro_fw.Reset_Handler 00000050  10011d00  10011d00  00031d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00007200  10011d60  10011d60  00031d60  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  10018f60  10018f60  00040d20  2**0
                  CONTENTS
  5 .ARM          00000000  10018f60  10018f60  00040d20  2**0
                  CONTENTS
  6 .preinit_array 00000000  10018f60  10018f60  00040d20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  10018f60  10018f60  00038f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  10018f64  10018f64  00038f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000c94  10020000  10018f68  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .resource_table 0000008c  10020c94  10019bfc  00040c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .bss          000033f0  10020d20  10019c88  00040d20  2**2
                  ALLOC
 12 ._user_heap_stack 00001000  10024110  1001d078  00040d20  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00040d20  2**0
                  CONTENTS, READONLY
 14 .comment      00000093  00000000  00000000  00040d50  2**0
                  CONTENTS, READONLY
 15 .debug_info   00027420  00000000  00000000  00040de3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00005371  00000000  00000000  00068203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001ab8  00000000  00000000  0006d578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001411  00000000  00000000  0006f030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0004f806  00000000  00000000  00070441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00024f4f  00000000  00000000  000bfc47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    001f8d2a  00000000  00000000  000e4b96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000081d4  00000000  00000000  002dd8c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000073  00000000  00000000  002e5a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

10000000 <__do_global_dtors_aux>:
10000000:	b510      	push	{r4, lr}
10000002:	4c05      	ldr	r4, [pc, #20]	; (10000018 <__do_global_dtors_aux+0x18>)
10000004:	7823      	ldrb	r3, [r4, #0]
10000006:	b933      	cbnz	r3, 10000016 <__do_global_dtors_aux+0x16>
10000008:	4b04      	ldr	r3, [pc, #16]	; (1000001c <__do_global_dtors_aux+0x1c>)
1000000a:	b113      	cbz	r3, 10000012 <__do_global_dtors_aux+0x12>
1000000c:	4804      	ldr	r0, [pc, #16]	; (10000020 <__do_global_dtors_aux+0x20>)
1000000e:	f3af 8000 	nop.w
10000012:	2301      	movs	r3, #1
10000014:	7023      	strb	r3, [r4, #0]
10000016:	bd10      	pop	{r4, pc}
10000018:	10020d20 	.word	0x10020d20
1000001c:	00000000 	.word	0x00000000
10000020:	10011ce8 	.word	0x10011ce8

10000024 <frame_dummy>:
10000024:	b508      	push	{r3, lr}
10000026:	4b03      	ldr	r3, [pc, #12]	; (10000034 <frame_dummy+0x10>)
10000028:	b11b      	cbz	r3, 10000032 <frame_dummy+0xe>
1000002a:	4903      	ldr	r1, [pc, #12]	; (10000038 <frame_dummy+0x14>)
1000002c:	4803      	ldr	r0, [pc, #12]	; (1000003c <frame_dummy+0x18>)
1000002e:	f3af 8000 	nop.w
10000032:	bd08      	pop	{r3, pc}
10000034:	00000000 	.word	0x00000000
10000038:	10020d24 	.word	0x10020d24
1000003c:	10011ce8 	.word	0x10011ce8

10000040 <strcmp>:
10000040:	f810 2b01 	ldrb.w	r2, [r0], #1
10000044:	f811 3b01 	ldrb.w	r3, [r1], #1
10000048:	2a01      	cmp	r2, #1
1000004a:	bf28      	it	cs
1000004c:	429a      	cmpcs	r2, r3
1000004e:	d0f7      	beq.n	10000040 <strcmp>
10000050:	1ad0      	subs	r0, r2, r3
10000052:	4770      	bx	lr
	...

10000060 <memchr>:
10000060:	f001 01ff 	and.w	r1, r1, #255	; 0xff
10000064:	2a10      	cmp	r2, #16
10000066:	db2b      	blt.n	100000c0 <memchr+0x60>
10000068:	f010 0f07 	tst.w	r0, #7
1000006c:	d008      	beq.n	10000080 <memchr+0x20>
1000006e:	f810 3b01 	ldrb.w	r3, [r0], #1
10000072:	3a01      	subs	r2, #1
10000074:	428b      	cmp	r3, r1
10000076:	d02d      	beq.n	100000d4 <memchr+0x74>
10000078:	f010 0f07 	tst.w	r0, #7
1000007c:	b342      	cbz	r2, 100000d0 <memchr+0x70>
1000007e:	d1f6      	bne.n	1000006e <memchr+0xe>
10000080:	b4f0      	push	{r4, r5, r6, r7}
10000082:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
10000086:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1000008a:	f022 0407 	bic.w	r4, r2, #7
1000008e:	f07f 0700 	mvns.w	r7, #0
10000092:	2300      	movs	r3, #0
10000094:	e8f0 5602 	ldrd	r5, r6, [r0], #8
10000098:	3c08      	subs	r4, #8
1000009a:	ea85 0501 	eor.w	r5, r5, r1
1000009e:	ea86 0601 	eor.w	r6, r6, r1
100000a2:	fa85 f547 	uadd8	r5, r5, r7
100000a6:	faa3 f587 	sel	r5, r3, r7
100000aa:	fa86 f647 	uadd8	r6, r6, r7
100000ae:	faa5 f687 	sel	r6, r5, r7
100000b2:	b98e      	cbnz	r6, 100000d8 <memchr+0x78>
100000b4:	d1ee      	bne.n	10000094 <memchr+0x34>
100000b6:	bcf0      	pop	{r4, r5, r6, r7}
100000b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
100000bc:	f002 0207 	and.w	r2, r2, #7
100000c0:	b132      	cbz	r2, 100000d0 <memchr+0x70>
100000c2:	f810 3b01 	ldrb.w	r3, [r0], #1
100000c6:	3a01      	subs	r2, #1
100000c8:	ea83 0301 	eor.w	r3, r3, r1
100000cc:	b113      	cbz	r3, 100000d4 <memchr+0x74>
100000ce:	d1f8      	bne.n	100000c2 <memchr+0x62>
100000d0:	2000      	movs	r0, #0
100000d2:	4770      	bx	lr
100000d4:	3801      	subs	r0, #1
100000d6:	4770      	bx	lr
100000d8:	2d00      	cmp	r5, #0
100000da:	bf06      	itte	eq
100000dc:	4635      	moveq	r5, r6
100000de:	3803      	subeq	r0, #3
100000e0:	3807      	subne	r0, #7
100000e2:	f015 0f01 	tst.w	r5, #1
100000e6:	d107      	bne.n	100000f8 <memchr+0x98>
100000e8:	3001      	adds	r0, #1
100000ea:	f415 7f80 	tst.w	r5, #256	; 0x100
100000ee:	bf02      	ittt	eq
100000f0:	3001      	addeq	r0, #1
100000f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
100000f6:	3001      	addeq	r0, #1
100000f8:	bcf0      	pop	{r4, r5, r6, r7}
100000fa:	3801      	subs	r0, #1
100000fc:	4770      	bx	lr
100000fe:	bf00      	nop

10000100 <strlen>:
10000100:	4603      	mov	r3, r0
10000102:	f813 2b01 	ldrb.w	r2, [r3], #1
10000106:	2a00      	cmp	r2, #0
10000108:	d1fb      	bne.n	10000102 <strlen+0x2>
1000010a:	1a18      	subs	r0, r3, r0
1000010c:	3801      	subs	r0, #1
1000010e:	4770      	bx	lr

10000110 <__aeabi_drsub>:
10000110:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
10000114:	e002      	b.n	1000011c <__adddf3>
10000116:	bf00      	nop

10000118 <__aeabi_dsub>:
10000118:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1000011c <__adddf3>:
1000011c:	b530      	push	{r4, r5, lr}
1000011e:	ea4f 0441 	mov.w	r4, r1, lsl #1
10000122:	ea4f 0543 	mov.w	r5, r3, lsl #1
10000126:	ea94 0f05 	teq	r4, r5
1000012a:	bf08      	it	eq
1000012c:	ea90 0f02 	teqeq	r0, r2
10000130:	bf1f      	itttt	ne
10000132:	ea54 0c00 	orrsne.w	ip, r4, r0
10000136:	ea55 0c02 	orrsne.w	ip, r5, r2
1000013a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1000013e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
10000142:	f000 80e2 	beq.w	1000030a <__adddf3+0x1ee>
10000146:	ea4f 5454 	mov.w	r4, r4, lsr #21
1000014a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1000014e:	bfb8      	it	lt
10000150:	426d      	neglt	r5, r5
10000152:	dd0c      	ble.n	1000016e <__adddf3+0x52>
10000154:	442c      	add	r4, r5
10000156:	ea80 0202 	eor.w	r2, r0, r2
1000015a:	ea81 0303 	eor.w	r3, r1, r3
1000015e:	ea82 0000 	eor.w	r0, r2, r0
10000162:	ea83 0101 	eor.w	r1, r3, r1
10000166:	ea80 0202 	eor.w	r2, r0, r2
1000016a:	ea81 0303 	eor.w	r3, r1, r3
1000016e:	2d36      	cmp	r5, #54	; 0x36
10000170:	bf88      	it	hi
10000172:	bd30      	pophi	{r4, r5, pc}
10000174:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
10000178:	ea4f 3101 	mov.w	r1, r1, lsl #12
1000017c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
10000180:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
10000184:	d002      	beq.n	1000018c <__adddf3+0x70>
10000186:	4240      	negs	r0, r0
10000188:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1000018c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
10000190:	ea4f 3303 	mov.w	r3, r3, lsl #12
10000194:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
10000198:	d002      	beq.n	100001a0 <__adddf3+0x84>
1000019a:	4252      	negs	r2, r2
1000019c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
100001a0:	ea94 0f05 	teq	r4, r5
100001a4:	f000 80a7 	beq.w	100002f6 <__adddf3+0x1da>
100001a8:	f1a4 0401 	sub.w	r4, r4, #1
100001ac:	f1d5 0e20 	rsbs	lr, r5, #32
100001b0:	db0d      	blt.n	100001ce <__adddf3+0xb2>
100001b2:	fa02 fc0e 	lsl.w	ip, r2, lr
100001b6:	fa22 f205 	lsr.w	r2, r2, r5
100001ba:	1880      	adds	r0, r0, r2
100001bc:	f141 0100 	adc.w	r1, r1, #0
100001c0:	fa03 f20e 	lsl.w	r2, r3, lr
100001c4:	1880      	adds	r0, r0, r2
100001c6:	fa43 f305 	asr.w	r3, r3, r5
100001ca:	4159      	adcs	r1, r3
100001cc:	e00e      	b.n	100001ec <__adddf3+0xd0>
100001ce:	f1a5 0520 	sub.w	r5, r5, #32
100001d2:	f10e 0e20 	add.w	lr, lr, #32
100001d6:	2a01      	cmp	r2, #1
100001d8:	fa03 fc0e 	lsl.w	ip, r3, lr
100001dc:	bf28      	it	cs
100001de:	f04c 0c02 	orrcs.w	ip, ip, #2
100001e2:	fa43 f305 	asr.w	r3, r3, r5
100001e6:	18c0      	adds	r0, r0, r3
100001e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
100001ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
100001f0:	d507      	bpl.n	10000202 <__adddf3+0xe6>
100001f2:	f04f 0e00 	mov.w	lr, #0
100001f6:	f1dc 0c00 	rsbs	ip, ip, #0
100001fa:	eb7e 0000 	sbcs.w	r0, lr, r0
100001fe:	eb6e 0101 	sbc.w	r1, lr, r1
10000202:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
10000206:	d31b      	bcc.n	10000240 <__adddf3+0x124>
10000208:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1000020c:	d30c      	bcc.n	10000228 <__adddf3+0x10c>
1000020e:	0849      	lsrs	r1, r1, #1
10000210:	ea5f 0030 	movs.w	r0, r0, rrx
10000214:	ea4f 0c3c 	mov.w	ip, ip, rrx
10000218:	f104 0401 	add.w	r4, r4, #1
1000021c:	ea4f 5244 	mov.w	r2, r4, lsl #21
10000220:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
10000224:	f080 809a 	bcs.w	1000035c <__adddf3+0x240>
10000228:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1000022c:	bf08      	it	eq
1000022e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
10000232:	f150 0000 	adcs.w	r0, r0, #0
10000236:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1000023a:	ea41 0105 	orr.w	r1, r1, r5
1000023e:	bd30      	pop	{r4, r5, pc}
10000240:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
10000244:	4140      	adcs	r0, r0
10000246:	eb41 0101 	adc.w	r1, r1, r1
1000024a:	3c01      	subs	r4, #1
1000024c:	bf28      	it	cs
1000024e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
10000252:	d2e9      	bcs.n	10000228 <__adddf3+0x10c>
10000254:	f091 0f00 	teq	r1, #0
10000258:	bf04      	itt	eq
1000025a:	4601      	moveq	r1, r0
1000025c:	2000      	moveq	r0, #0
1000025e:	fab1 f381 	clz	r3, r1
10000262:	bf08      	it	eq
10000264:	3320      	addeq	r3, #32
10000266:	f1a3 030b 	sub.w	r3, r3, #11
1000026a:	f1b3 0220 	subs.w	r2, r3, #32
1000026e:	da0c      	bge.n	1000028a <__adddf3+0x16e>
10000270:	320c      	adds	r2, #12
10000272:	dd08      	ble.n	10000286 <__adddf3+0x16a>
10000274:	f102 0c14 	add.w	ip, r2, #20
10000278:	f1c2 020c 	rsb	r2, r2, #12
1000027c:	fa01 f00c 	lsl.w	r0, r1, ip
10000280:	fa21 f102 	lsr.w	r1, r1, r2
10000284:	e00c      	b.n	100002a0 <__adddf3+0x184>
10000286:	f102 0214 	add.w	r2, r2, #20
1000028a:	bfd8      	it	le
1000028c:	f1c2 0c20 	rsble	ip, r2, #32
10000290:	fa01 f102 	lsl.w	r1, r1, r2
10000294:	fa20 fc0c 	lsr.w	ip, r0, ip
10000298:	bfdc      	itt	le
1000029a:	ea41 010c 	orrle.w	r1, r1, ip
1000029e:	4090      	lslle	r0, r2
100002a0:	1ae4      	subs	r4, r4, r3
100002a2:	bfa2      	ittt	ge
100002a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
100002a8:	4329      	orrge	r1, r5
100002aa:	bd30      	popge	{r4, r5, pc}
100002ac:	ea6f 0404 	mvn.w	r4, r4
100002b0:	3c1f      	subs	r4, #31
100002b2:	da1c      	bge.n	100002ee <__adddf3+0x1d2>
100002b4:	340c      	adds	r4, #12
100002b6:	dc0e      	bgt.n	100002d6 <__adddf3+0x1ba>
100002b8:	f104 0414 	add.w	r4, r4, #20
100002bc:	f1c4 0220 	rsb	r2, r4, #32
100002c0:	fa20 f004 	lsr.w	r0, r0, r4
100002c4:	fa01 f302 	lsl.w	r3, r1, r2
100002c8:	ea40 0003 	orr.w	r0, r0, r3
100002cc:	fa21 f304 	lsr.w	r3, r1, r4
100002d0:	ea45 0103 	orr.w	r1, r5, r3
100002d4:	bd30      	pop	{r4, r5, pc}
100002d6:	f1c4 040c 	rsb	r4, r4, #12
100002da:	f1c4 0220 	rsb	r2, r4, #32
100002de:	fa20 f002 	lsr.w	r0, r0, r2
100002e2:	fa01 f304 	lsl.w	r3, r1, r4
100002e6:	ea40 0003 	orr.w	r0, r0, r3
100002ea:	4629      	mov	r1, r5
100002ec:	bd30      	pop	{r4, r5, pc}
100002ee:	fa21 f004 	lsr.w	r0, r1, r4
100002f2:	4629      	mov	r1, r5
100002f4:	bd30      	pop	{r4, r5, pc}
100002f6:	f094 0f00 	teq	r4, #0
100002fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
100002fe:	bf06      	itte	eq
10000300:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
10000304:	3401      	addeq	r4, #1
10000306:	3d01      	subne	r5, #1
10000308:	e74e      	b.n	100001a8 <__adddf3+0x8c>
1000030a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1000030e:	bf18      	it	ne
10000310:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
10000314:	d029      	beq.n	1000036a <__adddf3+0x24e>
10000316:	ea94 0f05 	teq	r4, r5
1000031a:	bf08      	it	eq
1000031c:	ea90 0f02 	teqeq	r0, r2
10000320:	d005      	beq.n	1000032e <__adddf3+0x212>
10000322:	ea54 0c00 	orrs.w	ip, r4, r0
10000326:	bf04      	itt	eq
10000328:	4619      	moveq	r1, r3
1000032a:	4610      	moveq	r0, r2
1000032c:	bd30      	pop	{r4, r5, pc}
1000032e:	ea91 0f03 	teq	r1, r3
10000332:	bf1e      	ittt	ne
10000334:	2100      	movne	r1, #0
10000336:	2000      	movne	r0, #0
10000338:	bd30      	popne	{r4, r5, pc}
1000033a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1000033e:	d105      	bne.n	1000034c <__adddf3+0x230>
10000340:	0040      	lsls	r0, r0, #1
10000342:	4149      	adcs	r1, r1
10000344:	bf28      	it	cs
10000346:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1000034a:	bd30      	pop	{r4, r5, pc}
1000034c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
10000350:	bf3c      	itt	cc
10000352:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
10000356:	bd30      	popcc	{r4, r5, pc}
10000358:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1000035c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
10000360:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
10000364:	f04f 0000 	mov.w	r0, #0
10000368:	bd30      	pop	{r4, r5, pc}
1000036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1000036e:	bf1a      	itte	ne
10000370:	4619      	movne	r1, r3
10000372:	4610      	movne	r0, r2
10000374:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
10000378:	bf1c      	itt	ne
1000037a:	460b      	movne	r3, r1
1000037c:	4602      	movne	r2, r0
1000037e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
10000382:	bf06      	itte	eq
10000384:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
10000388:	ea91 0f03 	teqeq	r1, r3
1000038c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
10000390:	bd30      	pop	{r4, r5, pc}
10000392:	bf00      	nop

10000394 <__aeabi_ui2d>:
10000394:	f090 0f00 	teq	r0, #0
10000398:	bf04      	itt	eq
1000039a:	2100      	moveq	r1, #0
1000039c:	4770      	bxeq	lr
1000039e:	b530      	push	{r4, r5, lr}
100003a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
100003a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
100003a8:	f04f 0500 	mov.w	r5, #0
100003ac:	f04f 0100 	mov.w	r1, #0
100003b0:	e750      	b.n	10000254 <__adddf3+0x138>
100003b2:	bf00      	nop

100003b4 <__aeabi_i2d>:
100003b4:	f090 0f00 	teq	r0, #0
100003b8:	bf04      	itt	eq
100003ba:	2100      	moveq	r1, #0
100003bc:	4770      	bxeq	lr
100003be:	b530      	push	{r4, r5, lr}
100003c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
100003c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
100003c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
100003cc:	bf48      	it	mi
100003ce:	4240      	negmi	r0, r0
100003d0:	f04f 0100 	mov.w	r1, #0
100003d4:	e73e      	b.n	10000254 <__adddf3+0x138>
100003d6:	bf00      	nop

100003d8 <__aeabi_f2d>:
100003d8:	0042      	lsls	r2, r0, #1
100003da:	ea4f 01e2 	mov.w	r1, r2, asr #3
100003de:	ea4f 0131 	mov.w	r1, r1, rrx
100003e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
100003e6:	bf1f      	itttt	ne
100003e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
100003ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
100003f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
100003f4:	4770      	bxne	lr
100003f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
100003fa:	bf08      	it	eq
100003fc:	4770      	bxeq	lr
100003fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
10000402:	bf04      	itt	eq
10000404:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
10000408:	4770      	bxeq	lr
1000040a:	b530      	push	{r4, r5, lr}
1000040c:	f44f 7460 	mov.w	r4, #896	; 0x380
10000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
10000414:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
10000418:	e71c      	b.n	10000254 <__adddf3+0x138>
1000041a:	bf00      	nop

1000041c <__aeabi_ul2d>:
1000041c:	ea50 0201 	orrs.w	r2, r0, r1
10000420:	bf08      	it	eq
10000422:	4770      	bxeq	lr
10000424:	b530      	push	{r4, r5, lr}
10000426:	f04f 0500 	mov.w	r5, #0
1000042a:	e00a      	b.n	10000442 <__aeabi_l2d+0x16>

1000042c <__aeabi_l2d>:
1000042c:	ea50 0201 	orrs.w	r2, r0, r1
10000430:	bf08      	it	eq
10000432:	4770      	bxeq	lr
10000434:	b530      	push	{r4, r5, lr}
10000436:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1000043a:	d502      	bpl.n	10000442 <__aeabi_l2d+0x16>
1000043c:	4240      	negs	r0, r0
1000043e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
10000442:	f44f 6480 	mov.w	r4, #1024	; 0x400
10000446:	f104 0432 	add.w	r4, r4, #50	; 0x32
1000044a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1000044e:	f43f aed8 	beq.w	10000202 <__adddf3+0xe6>
10000452:	f04f 0203 	mov.w	r2, #3
10000456:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1000045a:	bf18      	it	ne
1000045c:	3203      	addne	r2, #3
1000045e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
10000462:	bf18      	it	ne
10000464:	3203      	addne	r2, #3
10000466:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1000046a:	f1c2 0320 	rsb	r3, r2, #32
1000046e:	fa00 fc03 	lsl.w	ip, r0, r3
10000472:	fa20 f002 	lsr.w	r0, r0, r2
10000476:	fa01 fe03 	lsl.w	lr, r1, r3
1000047a:	ea40 000e 	orr.w	r0, r0, lr
1000047e:	fa21 f102 	lsr.w	r1, r1, r2
10000482:	4414      	add	r4, r2
10000484:	e6bd      	b.n	10000202 <__adddf3+0xe6>
10000486:	bf00      	nop

10000488 <__aeabi_dmul>:
10000488:	b570      	push	{r4, r5, r6, lr}
1000048a:	f04f 0cff 	mov.w	ip, #255	; 0xff
1000048e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
10000492:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
10000496:	bf1d      	ittte	ne
10000498:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1000049c:	ea94 0f0c 	teqne	r4, ip
100004a0:	ea95 0f0c 	teqne	r5, ip
100004a4:	f000 f8de 	bleq	10000664 <__aeabi_dmul+0x1dc>
100004a8:	442c      	add	r4, r5
100004aa:	ea81 0603 	eor.w	r6, r1, r3
100004ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
100004b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
100004b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
100004ba:	bf18      	it	ne
100004bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
100004c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
100004c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
100004c8:	d038      	beq.n	1000053c <__aeabi_dmul+0xb4>
100004ca:	fba0 ce02 	umull	ip, lr, r0, r2
100004ce:	f04f 0500 	mov.w	r5, #0
100004d2:	fbe1 e502 	umlal	lr, r5, r1, r2
100004d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
100004da:	fbe0 e503 	umlal	lr, r5, r0, r3
100004de:	f04f 0600 	mov.w	r6, #0
100004e2:	fbe1 5603 	umlal	r5, r6, r1, r3
100004e6:	f09c 0f00 	teq	ip, #0
100004ea:	bf18      	it	ne
100004ec:	f04e 0e01 	orrne.w	lr, lr, #1
100004f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
100004f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
100004f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
100004fc:	d204      	bcs.n	10000508 <__aeabi_dmul+0x80>
100004fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
10000502:	416d      	adcs	r5, r5
10000504:	eb46 0606 	adc.w	r6, r6, r6
10000508:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1000050c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
10000510:	ea4f 20c5 	mov.w	r0, r5, lsl #11
10000514:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
10000518:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1000051c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
10000520:	bf88      	it	hi
10000522:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
10000526:	d81e      	bhi.n	10000566 <__aeabi_dmul+0xde>
10000528:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1000052c:	bf08      	it	eq
1000052e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
10000532:	f150 0000 	adcs.w	r0, r0, #0
10000536:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1000053a:	bd70      	pop	{r4, r5, r6, pc}
1000053c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
10000540:	ea46 0101 	orr.w	r1, r6, r1
10000544:	ea40 0002 	orr.w	r0, r0, r2
10000548:	ea81 0103 	eor.w	r1, r1, r3
1000054c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
10000550:	bfc2      	ittt	gt
10000552:	ebd4 050c 	rsbsgt	r5, r4, ip
10000556:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1000055a:	bd70      	popgt	{r4, r5, r6, pc}
1000055c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
10000560:	f04f 0e00 	mov.w	lr, #0
10000564:	3c01      	subs	r4, #1
10000566:	f300 80ab 	bgt.w	100006c0 <__aeabi_dmul+0x238>
1000056a:	f114 0f36 	cmn.w	r4, #54	; 0x36
1000056e:	bfde      	ittt	le
10000570:	2000      	movle	r0, #0
10000572:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
10000576:	bd70      	pople	{r4, r5, r6, pc}
10000578:	f1c4 0400 	rsb	r4, r4, #0
1000057c:	3c20      	subs	r4, #32
1000057e:	da35      	bge.n	100005ec <__aeabi_dmul+0x164>
10000580:	340c      	adds	r4, #12
10000582:	dc1b      	bgt.n	100005bc <__aeabi_dmul+0x134>
10000584:	f104 0414 	add.w	r4, r4, #20
10000588:	f1c4 0520 	rsb	r5, r4, #32
1000058c:	fa00 f305 	lsl.w	r3, r0, r5
10000590:	fa20 f004 	lsr.w	r0, r0, r4
10000594:	fa01 f205 	lsl.w	r2, r1, r5
10000598:	ea40 0002 	orr.w	r0, r0, r2
1000059c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
100005a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
100005a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
100005a8:	fa21 f604 	lsr.w	r6, r1, r4
100005ac:	eb42 0106 	adc.w	r1, r2, r6
100005b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
100005b4:	bf08      	it	eq
100005b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
100005ba:	bd70      	pop	{r4, r5, r6, pc}
100005bc:	f1c4 040c 	rsb	r4, r4, #12
100005c0:	f1c4 0520 	rsb	r5, r4, #32
100005c4:	fa00 f304 	lsl.w	r3, r0, r4
100005c8:	fa20 f005 	lsr.w	r0, r0, r5
100005cc:	fa01 f204 	lsl.w	r2, r1, r4
100005d0:	ea40 0002 	orr.w	r0, r0, r2
100005d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
100005d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
100005dc:	f141 0100 	adc.w	r1, r1, #0
100005e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
100005e4:	bf08      	it	eq
100005e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
100005ea:	bd70      	pop	{r4, r5, r6, pc}
100005ec:	f1c4 0520 	rsb	r5, r4, #32
100005f0:	fa00 f205 	lsl.w	r2, r0, r5
100005f4:	ea4e 0e02 	orr.w	lr, lr, r2
100005f8:	fa20 f304 	lsr.w	r3, r0, r4
100005fc:	fa01 f205 	lsl.w	r2, r1, r5
10000600:	ea43 0302 	orr.w	r3, r3, r2
10000604:	fa21 f004 	lsr.w	r0, r1, r4
10000608:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1000060c:	fa21 f204 	lsr.w	r2, r1, r4
10000610:	ea20 0002 	bic.w	r0, r0, r2
10000614:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
10000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1000061c:	bf08      	it	eq
1000061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
10000622:	bd70      	pop	{r4, r5, r6, pc}
10000624:	f094 0f00 	teq	r4, #0
10000628:	d10f      	bne.n	1000064a <__aeabi_dmul+0x1c2>
1000062a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1000062e:	0040      	lsls	r0, r0, #1
10000630:	eb41 0101 	adc.w	r1, r1, r1
10000634:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
10000638:	bf08      	it	eq
1000063a:	3c01      	subeq	r4, #1
1000063c:	d0f7      	beq.n	1000062e <__aeabi_dmul+0x1a6>
1000063e:	ea41 0106 	orr.w	r1, r1, r6
10000642:	f095 0f00 	teq	r5, #0
10000646:	bf18      	it	ne
10000648:	4770      	bxne	lr
1000064a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1000064e:	0052      	lsls	r2, r2, #1
10000650:	eb43 0303 	adc.w	r3, r3, r3
10000654:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
10000658:	bf08      	it	eq
1000065a:	3d01      	subeq	r5, #1
1000065c:	d0f7      	beq.n	1000064e <__aeabi_dmul+0x1c6>
1000065e:	ea43 0306 	orr.w	r3, r3, r6
10000662:	4770      	bx	lr
10000664:	ea94 0f0c 	teq	r4, ip
10000668:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1000066c:	bf18      	it	ne
1000066e:	ea95 0f0c 	teqne	r5, ip
10000672:	d00c      	beq.n	1000068e <__aeabi_dmul+0x206>
10000674:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
10000678:	bf18      	it	ne
1000067a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1000067e:	d1d1      	bne.n	10000624 <__aeabi_dmul+0x19c>
10000680:	ea81 0103 	eor.w	r1, r1, r3
10000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
10000688:	f04f 0000 	mov.w	r0, #0
1000068c:	bd70      	pop	{r4, r5, r6, pc}
1000068e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
10000692:	bf06      	itte	eq
10000694:	4610      	moveq	r0, r2
10000696:	4619      	moveq	r1, r3
10000698:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1000069c:	d019      	beq.n	100006d2 <__aeabi_dmul+0x24a>
1000069e:	ea94 0f0c 	teq	r4, ip
100006a2:	d102      	bne.n	100006aa <__aeabi_dmul+0x222>
100006a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
100006a8:	d113      	bne.n	100006d2 <__aeabi_dmul+0x24a>
100006aa:	ea95 0f0c 	teq	r5, ip
100006ae:	d105      	bne.n	100006bc <__aeabi_dmul+0x234>
100006b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
100006b4:	bf1c      	itt	ne
100006b6:	4610      	movne	r0, r2
100006b8:	4619      	movne	r1, r3
100006ba:	d10a      	bne.n	100006d2 <__aeabi_dmul+0x24a>
100006bc:	ea81 0103 	eor.w	r1, r1, r3
100006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
100006c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
100006c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
100006cc:	f04f 0000 	mov.w	r0, #0
100006d0:	bd70      	pop	{r4, r5, r6, pc}
100006d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
100006d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
100006da:	bd70      	pop	{r4, r5, r6, pc}

100006dc <__aeabi_ddiv>:
100006dc:	b570      	push	{r4, r5, r6, lr}
100006de:	f04f 0cff 	mov.w	ip, #255	; 0xff
100006e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
100006e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
100006ea:	bf1d      	ittte	ne
100006ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
100006f0:	ea94 0f0c 	teqne	r4, ip
100006f4:	ea95 0f0c 	teqne	r5, ip
100006f8:	f000 f8a7 	bleq	1000084a <__aeabi_ddiv+0x16e>
100006fc:	eba4 0405 	sub.w	r4, r4, r5
10000700:	ea81 0e03 	eor.w	lr, r1, r3
10000704:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
10000708:	ea4f 3101 	mov.w	r1, r1, lsl #12
1000070c:	f000 8088 	beq.w	10000820 <__aeabi_ddiv+0x144>
10000710:	ea4f 3303 	mov.w	r3, r3, lsl #12
10000714:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
10000718:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1000071c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
10000720:	ea4f 2202 	mov.w	r2, r2, lsl #8
10000724:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
10000728:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1000072c:	ea4f 2600 	mov.w	r6, r0, lsl #8
10000730:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
10000734:	429d      	cmp	r5, r3
10000736:	bf08      	it	eq
10000738:	4296      	cmpeq	r6, r2
1000073a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1000073e:	f504 7440 	add.w	r4, r4, #768	; 0x300
10000742:	d202      	bcs.n	1000074a <__aeabi_ddiv+0x6e>
10000744:	085b      	lsrs	r3, r3, #1
10000746:	ea4f 0232 	mov.w	r2, r2, rrx
1000074a:	1ab6      	subs	r6, r6, r2
1000074c:	eb65 0503 	sbc.w	r5, r5, r3
10000750:	085b      	lsrs	r3, r3, #1
10000752:	ea4f 0232 	mov.w	r2, r2, rrx
10000756:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1000075a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1000075e:	ebb6 0e02 	subs.w	lr, r6, r2
10000762:	eb75 0e03 	sbcs.w	lr, r5, r3
10000766:	bf22      	ittt	cs
10000768:	1ab6      	subcs	r6, r6, r2
1000076a:	4675      	movcs	r5, lr
1000076c:	ea40 000c 	orrcs.w	r0, r0, ip
10000770:	085b      	lsrs	r3, r3, #1
10000772:	ea4f 0232 	mov.w	r2, r2, rrx
10000776:	ebb6 0e02 	subs.w	lr, r6, r2
1000077a:	eb75 0e03 	sbcs.w	lr, r5, r3
1000077e:	bf22      	ittt	cs
10000780:	1ab6      	subcs	r6, r6, r2
10000782:	4675      	movcs	r5, lr
10000784:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
10000788:	085b      	lsrs	r3, r3, #1
1000078a:	ea4f 0232 	mov.w	r2, r2, rrx
1000078e:	ebb6 0e02 	subs.w	lr, r6, r2
10000792:	eb75 0e03 	sbcs.w	lr, r5, r3
10000796:	bf22      	ittt	cs
10000798:	1ab6      	subcs	r6, r6, r2
1000079a:	4675      	movcs	r5, lr
1000079c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
100007a0:	085b      	lsrs	r3, r3, #1
100007a2:	ea4f 0232 	mov.w	r2, r2, rrx
100007a6:	ebb6 0e02 	subs.w	lr, r6, r2
100007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
100007ae:	bf22      	ittt	cs
100007b0:	1ab6      	subcs	r6, r6, r2
100007b2:	4675      	movcs	r5, lr
100007b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
100007b8:	ea55 0e06 	orrs.w	lr, r5, r6
100007bc:	d018      	beq.n	100007f0 <__aeabi_ddiv+0x114>
100007be:	ea4f 1505 	mov.w	r5, r5, lsl #4
100007c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
100007c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
100007ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
100007ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
100007d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
100007d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
100007da:	d1c0      	bne.n	1000075e <__aeabi_ddiv+0x82>
100007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
100007e0:	d10b      	bne.n	100007fa <__aeabi_ddiv+0x11e>
100007e2:	ea41 0100 	orr.w	r1, r1, r0
100007e6:	f04f 0000 	mov.w	r0, #0
100007ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
100007ee:	e7b6      	b.n	1000075e <__aeabi_ddiv+0x82>
100007f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
100007f4:	bf04      	itt	eq
100007f6:	4301      	orreq	r1, r0
100007f8:	2000      	moveq	r0, #0
100007fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
100007fe:	bf88      	it	hi
10000800:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
10000804:	f63f aeaf 	bhi.w	10000566 <__aeabi_dmul+0xde>
10000808:	ebb5 0c03 	subs.w	ip, r5, r3
1000080c:	bf04      	itt	eq
1000080e:	ebb6 0c02 	subseq.w	ip, r6, r2
10000812:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
10000816:	f150 0000 	adcs.w	r0, r0, #0
1000081a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1000081e:	bd70      	pop	{r4, r5, r6, pc}
10000820:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
10000824:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
10000828:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1000082c:	bfc2      	ittt	gt
1000082e:	ebd4 050c 	rsbsgt	r5, r4, ip
10000832:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
10000836:	bd70      	popgt	{r4, r5, r6, pc}
10000838:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1000083c:	f04f 0e00 	mov.w	lr, #0
10000840:	3c01      	subs	r4, #1
10000842:	e690      	b.n	10000566 <__aeabi_dmul+0xde>
10000844:	ea45 0e06 	orr.w	lr, r5, r6
10000848:	e68d      	b.n	10000566 <__aeabi_dmul+0xde>
1000084a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1000084e:	ea94 0f0c 	teq	r4, ip
10000852:	bf08      	it	eq
10000854:	ea95 0f0c 	teqeq	r5, ip
10000858:	f43f af3b 	beq.w	100006d2 <__aeabi_dmul+0x24a>
1000085c:	ea94 0f0c 	teq	r4, ip
10000860:	d10a      	bne.n	10000878 <__aeabi_ddiv+0x19c>
10000862:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
10000866:	f47f af34 	bne.w	100006d2 <__aeabi_dmul+0x24a>
1000086a:	ea95 0f0c 	teq	r5, ip
1000086e:	f47f af25 	bne.w	100006bc <__aeabi_dmul+0x234>
10000872:	4610      	mov	r0, r2
10000874:	4619      	mov	r1, r3
10000876:	e72c      	b.n	100006d2 <__aeabi_dmul+0x24a>
10000878:	ea95 0f0c 	teq	r5, ip
1000087c:	d106      	bne.n	1000088c <__aeabi_ddiv+0x1b0>
1000087e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
10000882:	f43f aefd 	beq.w	10000680 <__aeabi_dmul+0x1f8>
10000886:	4610      	mov	r0, r2
10000888:	4619      	mov	r1, r3
1000088a:	e722      	b.n	100006d2 <__aeabi_dmul+0x24a>
1000088c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
10000890:	bf18      	it	ne
10000892:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
10000896:	f47f aec5 	bne.w	10000624 <__aeabi_dmul+0x19c>
1000089a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1000089e:	f47f af0d 	bne.w	100006bc <__aeabi_dmul+0x234>
100008a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
100008a6:	f47f aeeb 	bne.w	10000680 <__aeabi_dmul+0x1f8>
100008aa:	e712      	b.n	100006d2 <__aeabi_dmul+0x24a>

100008ac <__gedf2>:
100008ac:	f04f 3cff 	mov.w	ip, #4294967295
100008b0:	e006      	b.n	100008c0 <__cmpdf2+0x4>
100008b2:	bf00      	nop

100008b4 <__ledf2>:
100008b4:	f04f 0c01 	mov.w	ip, #1
100008b8:	e002      	b.n	100008c0 <__cmpdf2+0x4>
100008ba:	bf00      	nop

100008bc <__cmpdf2>:
100008bc:	f04f 0c01 	mov.w	ip, #1
100008c0:	f84d cd04 	str.w	ip, [sp, #-4]!
100008c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
100008c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
100008cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
100008d0:	bf18      	it	ne
100008d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
100008d6:	d01b      	beq.n	10000910 <__cmpdf2+0x54>
100008d8:	b001      	add	sp, #4
100008da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
100008de:	bf0c      	ite	eq
100008e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
100008e4:	ea91 0f03 	teqne	r1, r3
100008e8:	bf02      	ittt	eq
100008ea:	ea90 0f02 	teqeq	r0, r2
100008ee:	2000      	moveq	r0, #0
100008f0:	4770      	bxeq	lr
100008f2:	f110 0f00 	cmn.w	r0, #0
100008f6:	ea91 0f03 	teq	r1, r3
100008fa:	bf58      	it	pl
100008fc:	4299      	cmppl	r1, r3
100008fe:	bf08      	it	eq
10000900:	4290      	cmpeq	r0, r2
10000902:	bf2c      	ite	cs
10000904:	17d8      	asrcs	r0, r3, #31
10000906:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
1000090a:	f040 0001 	orr.w	r0, r0, #1
1000090e:	4770      	bx	lr
10000910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
10000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10000918:	d102      	bne.n	10000920 <__cmpdf2+0x64>
1000091a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1000091e:	d107      	bne.n	10000930 <__cmpdf2+0x74>
10000920:	ea4f 0c43 	mov.w	ip, r3, lsl #1
10000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10000928:	d1d6      	bne.n	100008d8 <__cmpdf2+0x1c>
1000092a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1000092e:	d0d3      	beq.n	100008d8 <__cmpdf2+0x1c>
10000930:	f85d 0b04 	ldr.w	r0, [sp], #4
10000934:	4770      	bx	lr
10000936:	bf00      	nop

10000938 <__aeabi_cdrcmple>:
10000938:	4684      	mov	ip, r0
1000093a:	4610      	mov	r0, r2
1000093c:	4662      	mov	r2, ip
1000093e:	468c      	mov	ip, r1
10000940:	4619      	mov	r1, r3
10000942:	4663      	mov	r3, ip
10000944:	e000      	b.n	10000948 <__aeabi_cdcmpeq>
10000946:	bf00      	nop

10000948 <__aeabi_cdcmpeq>:
10000948:	b501      	push	{r0, lr}
1000094a:	f7ff ffb7 	bl	100008bc <__cmpdf2>
1000094e:	2800      	cmp	r0, #0
10000950:	bf48      	it	mi
10000952:	f110 0f00 	cmnmi.w	r0, #0
10000956:	bd01      	pop	{r0, pc}

10000958 <__aeabi_dcmpeq>:
10000958:	f84d ed08 	str.w	lr, [sp, #-8]!
1000095c:	f7ff fff4 	bl	10000948 <__aeabi_cdcmpeq>
10000960:	bf0c      	ite	eq
10000962:	2001      	moveq	r0, #1
10000964:	2000      	movne	r0, #0
10000966:	f85d fb08 	ldr.w	pc, [sp], #8
1000096a:	bf00      	nop

1000096c <__aeabi_dcmplt>:
1000096c:	f84d ed08 	str.w	lr, [sp, #-8]!
10000970:	f7ff ffea 	bl	10000948 <__aeabi_cdcmpeq>
10000974:	bf34      	ite	cc
10000976:	2001      	movcc	r0, #1
10000978:	2000      	movcs	r0, #0
1000097a:	f85d fb08 	ldr.w	pc, [sp], #8
1000097e:	bf00      	nop

10000980 <__aeabi_dcmple>:
10000980:	f84d ed08 	str.w	lr, [sp, #-8]!
10000984:	f7ff ffe0 	bl	10000948 <__aeabi_cdcmpeq>
10000988:	bf94      	ite	ls
1000098a:	2001      	movls	r0, #1
1000098c:	2000      	movhi	r0, #0
1000098e:	f85d fb08 	ldr.w	pc, [sp], #8
10000992:	bf00      	nop

10000994 <__aeabi_dcmpge>:
10000994:	f84d ed08 	str.w	lr, [sp, #-8]!
10000998:	f7ff ffce 	bl	10000938 <__aeabi_cdrcmple>
1000099c:	bf94      	ite	ls
1000099e:	2001      	movls	r0, #1
100009a0:	2000      	movhi	r0, #0
100009a2:	f85d fb08 	ldr.w	pc, [sp], #8
100009a6:	bf00      	nop

100009a8 <__aeabi_dcmpgt>:
100009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
100009ac:	f7ff ffc4 	bl	10000938 <__aeabi_cdrcmple>
100009b0:	bf34      	ite	cc
100009b2:	2001      	movcc	r0, #1
100009b4:	2000      	movcs	r0, #0
100009b6:	f85d fb08 	ldr.w	pc, [sp], #8
100009ba:	bf00      	nop

100009bc <__aeabi_dcmpun>:
100009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
100009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
100009c4:	d102      	bne.n	100009cc <__aeabi_dcmpun+0x10>
100009c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
100009ca:	d10a      	bne.n	100009e2 <__aeabi_dcmpun+0x26>
100009cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
100009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
100009d4:	d102      	bne.n	100009dc <__aeabi_dcmpun+0x20>
100009d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
100009da:	d102      	bne.n	100009e2 <__aeabi_dcmpun+0x26>
100009dc:	f04f 0000 	mov.w	r0, #0
100009e0:	4770      	bx	lr
100009e2:	f04f 0001 	mov.w	r0, #1
100009e6:	4770      	bx	lr

100009e8 <__aeabi_d2iz>:
100009e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
100009ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
100009f0:	d215      	bcs.n	10000a1e <__aeabi_d2iz+0x36>
100009f2:	d511      	bpl.n	10000a18 <__aeabi_d2iz+0x30>
100009f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
100009f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
100009fc:	d912      	bls.n	10000a24 <__aeabi_d2iz+0x3c>
100009fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
10000a02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
10000a06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
10000a0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
10000a0e:	fa23 f002 	lsr.w	r0, r3, r2
10000a12:	bf18      	it	ne
10000a14:	4240      	negne	r0, r0
10000a16:	4770      	bx	lr
10000a18:	f04f 0000 	mov.w	r0, #0
10000a1c:	4770      	bx	lr
10000a1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
10000a22:	d105      	bne.n	10000a30 <__aeabi_d2iz+0x48>
10000a24:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
10000a28:	bf08      	it	eq
10000a2a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
10000a2e:	4770      	bx	lr
10000a30:	f04f 0000 	mov.w	r0, #0
10000a34:	4770      	bx	lr
10000a36:	bf00      	nop

10000a38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
10000a38:	b480      	push	{r7}
10000a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if defined (CORE_CM4)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
10000a3c:	4b0f      	ldr	r3, [pc, #60]	; (10000a7c <SystemInit+0x44>)
10000a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
10000a42:	4a0e      	ldr	r2, [pc, #56]	; (10000a7c <SystemInit+0x44>)
10000a44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
10000a48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (VECT_TAB_SRAM)
  SCB->VTOR = MCU_AHB_SRAM | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif
  /* Disable all interrupts and events */
  CLEAR_REG(EXTI_C2->IMR1);
10000a4c:	4b0c      	ldr	r3, [pc, #48]	; (10000a80 <SystemInit+0x48>)
10000a4e:	2200      	movs	r2, #0
10000a50:	601a      	str	r2, [r3, #0]
  CLEAR_REG(EXTI_C2->IMR2);
10000a52:	4b0b      	ldr	r3, [pc, #44]	; (10000a80 <SystemInit+0x48>)
10000a54:	2200      	movs	r2, #0
10000a56:	611a      	str	r2, [r3, #16]
  CLEAR_REG(EXTI_C2->IMR3);
10000a58:	4b09      	ldr	r3, [pc, #36]	; (10000a80 <SystemInit+0x48>)
10000a5a:	2200      	movs	r2, #0
10000a5c:	621a      	str	r2, [r3, #32]
  CLEAR_REG(EXTI_C2->EMR1);
10000a5e:	4b08      	ldr	r3, [pc, #32]	; (10000a80 <SystemInit+0x48>)
10000a60:	2200      	movs	r2, #0
10000a62:	605a      	str	r2, [r3, #4]
  CLEAR_REG(EXTI_C2->EMR2);
10000a64:	4b06      	ldr	r3, [pc, #24]	; (10000a80 <SystemInit+0x48>)
10000a66:	2200      	movs	r2, #0
10000a68:	615a      	str	r2, [r3, #20]
  CLEAR_REG(EXTI_C2->EMR3);
10000a6a:	4b05      	ldr	r3, [pc, #20]	; (10000a80 <SystemInit+0x48>)
10000a6c:	2200      	movs	r2, #0
10000a6e:	625a      	str	r2, [r3, #36]	; 0x24
#else
#error Please #define CORE_CM4
#endif	                         
}
10000a70:	bf00      	nop
10000a72:	46bd      	mov	sp, r7
10000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
10000a78:	4770      	bx	lr
10000a7a:	bf00      	nop
10000a7c:	e000ed00 	.word	0xe000ed00
10000a80:	5000d0c0 	.word	0x5000d0c0

10000a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
10000a84:	b590      	push	{r4, r7, lr}
10000a86:	b0af      	sub	sp, #188	; 0xbc
10000a88:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	char buf[50]; // buffer for serial output string
	int buf_len = 0;
10000a8a:	2300      	movs	r3, #0
10000a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
10000a90:	f000 ff00 	bl	10001894 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  if(IS_ENGINEERING_BOOT_MODE())
10000a94:	4b8b      	ldr	r3, [pc, #556]	; (10000cc4 <main+0x240>)
10000a96:	681b      	ldr	r3, [r3, #0]
10000a98:	f003 0307 	and.w	r3, r3, #7
10000a9c:	2b04      	cmp	r3, #4
10000a9e:	d101      	bne.n	10000aa4 <main+0x20>
  {
    /* Configure the system clock */
    SystemClock_Config();
10000aa0:	f000 f92a 	bl	10000cf8 <SystemClock_Config>
  }

  if(IS_ENGINEERING_BOOT_MODE())
10000aa4:	4b87      	ldr	r3, [pc, #540]	; (10000cc4 <main+0x240>)
10000aa6:	681b      	ldr	r3, [r3, #0]
10000aa8:	f003 0307 	and.w	r3, r3, #7
10000aac:	2b04      	cmp	r3, #4
10000aae:	d102      	bne.n	10000ab6 <main+0x32>
  {
    /* Configure the peripherals common clocks */
    PeriphCommonClock_Config();
10000ab0:	f000 fa97 	bl	10000fe2 <PeriphCommonClock_Config>
10000ab4:	e005      	b.n	10000ac2 <main+0x3e>
  }
  else
  {
    /* IPCC initialisation */
    MX_IPCC_Init();
10000ab6:	f000 fb61 	bl	1000117c <MX_IPCC_Init>
    /* OpenAmp initialisation ---------------------------------*/
    MX_OPENAMP_Init(RPMSG_REMOTE, NULL);
10000aba:	2100      	movs	r1, #0
10000abc:	2001      	movs	r0, #1
10000abe:	f00b ffef 	bl	1000caa0 <MX_OPENAMP_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
10000ac2:	f000 fbe1 	bl	10001288 <MX_GPIO_Init>
  MX_CRC2_Init();
10000ac6:	f000 fb37 	bl	10001138 <MX_CRC2_Init>
  MX_UART4_Init();
10000aca:	f000 fb91 	bl	100011f0 <MX_UART4_Init>
  MX_ADC2_Init();
10000ace:	f000 fab5 	bl	1000103c <MX_ADC2_Init>
  MX_TIM16_Init();
10000ad2:	f000 fb67 	bl	100011a4 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  AI_Init();
10000ad6:	f000 fc0f 	bl	100012f8 <AI_Init>
  HAL_TIM_Base_Start(&htim16);
10000ada:	487b      	ldr	r0, [pc, #492]	; (10000cc8 <main+0x244>)
10000adc:	f008 fa6e 	bl	10008fbc <HAL_TIM_Base_Start>
  buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI test\r\n");
10000ae0:	f107 0368 	add.w	r3, r7, #104	; 0x68
10000ae4:	4979      	ldr	r1, [pc, #484]	; (10000ccc <main+0x248>)
10000ae6:	4618      	mov	r0, r3
10000ae8:	f00e ff1a 	bl	1000f920 <siprintf>
10000aec:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
  HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
10000af0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
10000af4:	b29a      	uxth	r2, r3
10000af6:	f107 0168 	add.w	r1, r7, #104	; 0x68
10000afa:	2364      	movs	r3, #100	; 0x64
10000afc:	4874      	ldr	r0, [pc, #464]	; (10000cd0 <main+0x24c>)
10000afe:	f008 fb6f 	bl	100091e0 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for (int i = 0; i < AI_EMOTION_MODEL_IN_1_SIZE+1; ++i) {
10000b02:	2300      	movs	r3, #0
10000b04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
10000b08:	e0cf      	b.n	10000caa <main+0x226>
	      HAL_ADC_Start(&hadc2);
10000b0a:	4872      	ldr	r0, [pc, #456]	; (10000cd4 <main+0x250>)
10000b0c:	f001 fb16 	bl	1000213c <HAL_ADC_Start>
	      HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
10000b10:	f04f 31ff 	mov.w	r1, #4294967295
10000b14:	486f      	ldr	r0, [pc, #444]	; (10000cd4 <main+0x250>)
10000b16:	f001 fbcb 	bl	100022b0 <HAL_ADC_PollForConversion>
	      aiInData[i] = HAL_ADC_GetValue(&hadc2);
10000b1a:	486e      	ldr	r0, [pc, #440]	; (10000cd4 <main+0x250>)
10000b1c:	f001 fca0 	bl	10002460 <HAL_ADC_GetValue>
10000b20:	ee07 0a90 	vmov	s15, r0
10000b24:	eef8 7a67 	vcvt.f32.u32	s15, s15
10000b28:	4a6b      	ldr	r2, [pc, #428]	; (10000cd8 <main+0x254>)
10000b2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
10000b2e:	009b      	lsls	r3, r3, #2
10000b30:	4413      	add	r3, r2
10000b32:	edc3 7a00 	vstr	s15, [r3]
	      sprintf(msg, "%f\r\n", aiInData[i]);
10000b36:	4a68      	ldr	r2, [pc, #416]	; (10000cd8 <main+0x254>)
10000b38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
10000b3c:	009b      	lsls	r3, r3, #2
10000b3e:	4413      	add	r3, r2
10000b40:	681b      	ldr	r3, [r3, #0]
10000b42:	4618      	mov	r0, r3
10000b44:	f7ff fc48 	bl	100003d8 <__aeabi_f2d>
10000b48:	4602      	mov	r2, r0
10000b4a:	460b      	mov	r3, r1
10000b4c:	1d38      	adds	r0, r7, #4
10000b4e:	4963      	ldr	r1, [pc, #396]	; (10000cdc <main+0x258>)
10000b50:	f00e fee6 	bl	1000f920 <siprintf>
	      HAL_UART_Transmit(&huart4, msg, strlen(msg), HAL_MAX_DELAY);
10000b54:	1d3b      	adds	r3, r7, #4
10000b56:	4618      	mov	r0, r3
10000b58:	f7ff fad2 	bl	10000100 <strlen>
10000b5c:	4603      	mov	r3, r0
10000b5e:	b29a      	uxth	r2, r3
10000b60:	1d39      	adds	r1, r7, #4
10000b62:	f04f 33ff 	mov.w	r3, #4294967295
10000b66:	485a      	ldr	r0, [pc, #360]	; (10000cd0 <main+0x24c>)
10000b68:	f008 fb3a 	bl	100091e0 <HAL_UART_Transmit>
	      HAL_Delay(1);
10000b6c:	2001      	movs	r0, #1
10000b6e:	f000 ff01 	bl	10001974 <HAL_Delay>

	      if (i == AI_EMOTION_MODEL_IN_1_SIZE) {
10000b72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
10000b76:	f240 52dc 	movw	r2, #1500	; 0x5dc
10000b7a:	4293      	cmp	r3, r2
10000b7c:	f040 8090 	bne.w	10000ca0 <main+0x21c>
	    	  timestamp = htim16.Instance->CNT;
10000b80:	4b51      	ldr	r3, [pc, #324]	; (10000cc8 <main+0x244>)
10000b82:	681b      	ldr	r3, [r3, #0]
10000b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10000b86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	      		  buf_len = sprintf(buf, "Running inference\r\n");
10000b8a:	f107 0368 	add.w	r3, r7, #104	; 0x68
10000b8e:	4954      	ldr	r1, [pc, #336]	; (10000ce0 <main+0x25c>)
10000b90:	4618      	mov	r0, r3
10000b92:	f00e fec5 	bl	1000f920 <siprintf>
10000b96:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	      		  HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
10000b9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
10000b9e:	b29a      	uxth	r2, r3
10000ba0:	f107 0168 	add.w	r1, r7, #104	; 0x68
10000ba4:	2364      	movs	r3, #100	; 0x64
10000ba6:	484a      	ldr	r0, [pc, #296]	; (10000cd0 <main+0x24c>)
10000ba8:	f008 fb1a 	bl	100091e0 <HAL_UART_Transmit>

	      		  AI_Run(aiInData, aiOutData);
10000bac:	494d      	ldr	r1, [pc, #308]	; (10000ce4 <main+0x260>)
10000bae:	484a      	ldr	r0, [pc, #296]	; (10000cd8 <main+0x254>)
10000bb0:	f000 fbec 	bl	1000138c <AI_Run>
	      		  /* Output results */
	      		  for (uint32_t i = 0; i < AI_EMOTION_MODEL_OUT_1_SIZE; i++) {
10000bb4:	2300      	movs	r3, #0
10000bb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
10000bba:	e023      	b.n	10000c04 <main+0x180>
	      			  buf_len = sprintf(buf, "Model confidence %d: %8.6f\n", i,aiOutData[i]);
10000bbc:	4a49      	ldr	r2, [pc, #292]	; (10000ce4 <main+0x260>)
10000bbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
10000bc2:	009b      	lsls	r3, r3, #2
10000bc4:	4413      	add	r3, r2
10000bc6:	681b      	ldr	r3, [r3, #0]
10000bc8:	4618      	mov	r0, r3
10000bca:	f7ff fc05 	bl	100003d8 <__aeabi_f2d>
10000bce:	4602      	mov	r2, r0
10000bd0:	460b      	mov	r3, r1
10000bd2:	f107 0068 	add.w	r0, r7, #104	; 0x68
10000bd6:	e9cd 2300 	strd	r2, r3, [sp]
10000bda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
10000bde:	4942      	ldr	r1, [pc, #264]	; (10000ce8 <main+0x264>)
10000be0:	f00e fe9e 	bl	1000f920 <siprintf>
10000be4:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	      			  HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
10000be8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
10000bec:	b29a      	uxth	r2, r3
10000bee:	f107 0168 	add.w	r1, r7, #104	; 0x68
10000bf2:	2364      	movs	r3, #100	; 0x64
10000bf4:	4836      	ldr	r0, [pc, #216]	; (10000cd0 <main+0x24c>)
10000bf6:	f008 faf3 	bl	100091e0 <HAL_UART_Transmit>
	      		  for (uint32_t i = 0; i < AI_EMOTION_MODEL_OUT_1_SIZE; i++) {
10000bfa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
10000bfe:	3301      	adds	r3, #1
10000c00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
10000c04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
10000c08:	2b01      	cmp	r3, #1
10000c0a:	d9d7      	bls.n	10000bbc <main+0x138>
	      		  }
	      		if (aiOutData[0] != 0.0 || aiOutData[1] != 1.0) {
10000c0c:	4b35      	ldr	r3, [pc, #212]	; (10000ce4 <main+0x260>)
10000c0e:	edd3 7a00 	vldr	s15, [r3]
10000c12:	eef5 7a40 	vcmp.f32	s15, #0.0
10000c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10000c1a:	d109      	bne.n	10000c30 <main+0x1ac>
10000c1c:	4b31      	ldr	r3, [pc, #196]	; (10000ce4 <main+0x260>)
10000c1e:	edd3 7a01 	vldr	s15, [r3, #4]
10000c22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
10000c26:	eef4 7a47 	vcmp.f32	s15, s14
10000c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10000c2e:	d026      	beq.n	10000c7e <main+0x1fa>
	      		      uint32_t class = argmax(aiOutData, AI_EMOTION_MODEL_OUT_1_SIZE);
10000c30:	2102      	movs	r1, #2
10000c32:	482c      	ldr	r0, [pc, #176]	; (10000ce4 <main+0x260>)
10000c34:	f000 fbf2 	bl	1000141c <argmax>
10000c38:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
	      		      buf_len = sprintf(buf, "Prediction : %d - %s\r\nDuration : %lu\r\n", (int)class, emotions[class], htim16.Instance->CNT - timestamp);
10000c3c:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
10000c40:	4a2a      	ldr	r2, [pc, #168]	; (10000cec <main+0x268>)
10000c42:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
10000c46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
10000c4a:	4b1f      	ldr	r3, [pc, #124]	; (10000cc8 <main+0x244>)
10000c4c:	681b      	ldr	r3, [r3, #0]
10000c4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10000c50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
10000c54:	1ad3      	subs	r3, r2, r3
10000c56:	f107 0068 	add.w	r0, r7, #104	; 0x68
10000c5a:	9300      	str	r3, [sp, #0]
10000c5c:	4623      	mov	r3, r4
10000c5e:	460a      	mov	r2, r1
10000c60:	4923      	ldr	r1, [pc, #140]	; (10000cf0 <main+0x26c>)
10000c62:	f00e fe5d 	bl	1000f920 <siprintf>
10000c66:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	      		      HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
10000c6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
10000c6e:	b29a      	uxth	r2, r3
10000c70:	f107 0168 	add.w	r1, r7, #104	; 0x68
10000c74:	2364      	movs	r3, #100	; 0x64
10000c76:	4816      	ldr	r0, [pc, #88]	; (10000cd0 <main+0x24c>)
10000c78:	f008 fab2 	bl	100091e0 <HAL_UART_Transmit>
	      		if (aiOutData[0] != 0.0 || aiOutData[1] != 1.0) {
10000c7c:	e010      	b.n	10000ca0 <main+0x21c>
	      		  }
	      		else {
	      		      buf_len = sprintf(buf, "Sensor Detached\r\n");
10000c7e:	f107 0368 	add.w	r3, r7, #104	; 0x68
10000c82:	491c      	ldr	r1, [pc, #112]	; (10000cf4 <main+0x270>)
10000c84:	4618      	mov	r0, r3
10000c86:	f00e fe4b 	bl	1000f920 <siprintf>
10000c8a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	      		      HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
10000c8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
10000c92:	b29a      	uxth	r2, r3
10000c94:	f107 0168 	add.w	r1, r7, #104	; 0x68
10000c98:	2364      	movs	r3, #100	; 0x64
10000c9a:	480d      	ldr	r0, [pc, #52]	; (10000cd0 <main+0x24c>)
10000c9c:	f008 faa0 	bl	100091e0 <HAL_UART_Transmit>
	  for (int i = 0; i < AI_EMOTION_MODEL_IN_1_SIZE+1; ++i) {
10000ca0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
10000ca4:	3301      	adds	r3, #1
10000ca6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
10000caa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
10000cae:	f240 52dc 	movw	r2, #1500	; 0x5dc
10000cb2:	4293      	cmp	r3, r2
10000cb4:	f77f af29 	ble.w	10000b0a <main+0x86>
	      		  }
	      }

	  }
	  // Wait before doing it again
	  HAL_Delay(500);
10000cb8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
10000cbc:	f000 fe5a 	bl	10001974 <HAL_Delay>
	  for (int i = 0; i < AI_EMOTION_MODEL_IN_1_SIZE+1; ++i) {
10000cc0:	e71f      	b.n	10000b02 <main+0x7e>
10000cc2:	bf00      	nop
10000cc4:	50020000 	.word	0x50020000
10000cc8:	10020e00 	.word	0x10020e00
10000ccc:	10011d74 	.word	0x10011d74
10000cd0:	10020e40 	.word	0x10020e40
10000cd4:	10020d3c 	.word	0x10020d3c
10000cd8:	10020ed8 	.word	0x10020ed8
10000cdc:	10011d90 	.word	0x10011d90
10000ce0:	10011d98 	.word	0x10011d98
10000ce4:	10022648 	.word	0x10022648
10000ce8:	10011dac 	.word	0x10011dac
10000cec:	10020004 	.word	0x10020004
10000cf0:	10011dc8 	.word	0x10011dc8
10000cf4:	10011df0 	.word	0x10011df0

10000cf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
10000cf8:	b580      	push	{r7, lr}
10000cfa:	b0d2      	sub	sp, #328	; 0x148
10000cfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
10000cfe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d02:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d06:	4618      	mov	r0, r3
10000d08:	f44f 738a 	mov.w	r3, #276	; 0x114
10000d0c:	461a      	mov	r2, r3
10000d0e:	2100      	movs	r1, #0
10000d10:	f00e fe69 	bl	1000f9e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
10000d14:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d18:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000d1c:	4618      	mov	r0, r3
10000d1e:	2330      	movs	r3, #48	; 0x30
10000d20:	461a      	mov	r2, r3
10000d22:	2100      	movs	r1, #0
10000d24:	f00e fe5f 	bl	1000f9e6 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
10000d28:	f002 fe8c 	bl	10003a44 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
10000d2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000d30:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10000d34:	f023 0330 	bic.w	r3, r3, #48	; 0x30
10000d38:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10000d3c:	f043 0320 	orr.w	r3, r3, #32
10000d40:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI|RCC_OSCILLATORTYPE_HSI
10000d44:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d48:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d4c:	2217      	movs	r2, #23
10000d4e:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIG;
10000d50:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d54:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d58:	f44f 62b0 	mov.w	r2, #1408	; 0x580
10000d5c:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
10000d5e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d62:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d66:	2201      	movs	r2, #1
10000d68:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
10000d6a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d6e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d72:	2201      	movs	r2, #1
10000d74:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDivValue = RCC_HSI_DIV1;
10000d76:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d7a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d7e:	2200      	movs	r2, #0
10000d80:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
10000d82:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d86:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d8a:	2210      	movs	r2, #16
10000d8c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
10000d8e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d92:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000d96:	2200      	movs	r2, #0
10000d98:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
10000d9a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000d9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000da2:	2202      	movs	r2, #2
10000da4:	661a      	str	r2, [r3, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLL12SOURCE_HSE;
10000da6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000daa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000dae:	2201      	movs	r2, #1
10000db0:	665a      	str	r2, [r3, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLLM = 3;
10000db2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000db6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000dba:	2203      	movs	r2, #3
10000dbc:	669a      	str	r2, [r3, #104]	; 0x68
  RCC_OscInitStruct.PLL2.PLLN = 66;
10000dbe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000dc2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000dc6:	2242      	movs	r2, #66	; 0x42
10000dc8:	66da      	str	r2, [r3, #108]	; 0x6c
  RCC_OscInitStruct.PLL2.PLLP = 2;
10000dca:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000dce:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000dd2:	2202      	movs	r2, #2
10000dd4:	671a      	str	r2, [r3, #112]	; 0x70
  RCC_OscInitStruct.PLL2.PLLQ = 1;
10000dd6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000dda:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000dde:	2201      	movs	r2, #1
10000de0:	675a      	str	r2, [r3, #116]	; 0x74
  RCC_OscInitStruct.PLL2.PLLR = 1;
10000de2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000de6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000dea:	2201      	movs	r2, #1
10000dec:	679a      	str	r2, [r3, #120]	; 0x78
  RCC_OscInitStruct.PLL2.PLLFRACV = 5120;
10000dee:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000df2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000df6:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
10000dfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC_OscInitStruct.PLL2.PLLMODE = RCC_PLL_FRACTIONAL;
10000dfe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e02:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e06:	2201      	movs	r2, #1
10000e08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
10000e0c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e10:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e14:	2202      	movs	r2, #2
10000e16:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLL3SOURCE_HSI;
10000e1a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e1e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e22:	2200      	movs	r2, #0
10000e24:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  RCC_OscInitStruct.PLL3.PLLM = 4;
10000e28:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e2c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e30:	2204      	movs	r2, #4
10000e32:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  RCC_OscInitStruct.PLL3.PLLN = 25;
10000e36:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e3a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e3e:	2219      	movs	r2, #25
10000e40:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  RCC_OscInitStruct.PLL3.PLLP = 2;
10000e44:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e48:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e4c:	2202      	movs	r2, #2
10000e4e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  RCC_OscInitStruct.PLL3.PLLQ = 4;
10000e52:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e56:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e5a:	2204      	movs	r2, #4
10000e5c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  RCC_OscInitStruct.PLL3.PLLR = 37;
10000e60:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e64:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e68:	2225      	movs	r2, #37	; 0x25
10000e6a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  RCC_OscInitStruct.PLL3.PLLRGE = RCC_PLL3IFRANGE_1;
10000e6e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e72:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e76:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
10000e7a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  RCC_OscInitStruct.PLL3.PLLFRACV = 0;
10000e7e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e82:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e86:	2200      	movs	r2, #0
10000e88:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  RCC_OscInitStruct.PLL3.PLLMODE = RCC_PLL_INTEGER;
10000e8c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e90:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000e94:	2200      	movs	r2, #0
10000e96:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
10000e9a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000e9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000ea2:	2202      	movs	r2, #2
10000ea4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLL4SOURCE_HSE;
10000ea8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000eac:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000eb0:	2201      	movs	r2, #1
10000eb2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  RCC_OscInitStruct.PLL4.PLLM = 4;
10000eb6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000eba:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000ebe:	2204      	movs	r2, #4
10000ec0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  RCC_OscInitStruct.PLL4.PLLN = 99;
10000ec4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000ec8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000ecc:	2263      	movs	r2, #99	; 0x63
10000ece:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  RCC_OscInitStruct.PLL4.PLLP = 6;
10000ed2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000ed6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000eda:	2206      	movs	r2, #6
10000edc:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  RCC_OscInitStruct.PLL4.PLLQ = 8;
10000ee0:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000ee4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000ee8:	2208      	movs	r2, #8
10000eea:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  RCC_OscInitStruct.PLL4.PLLR = 8;
10000eee:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000ef2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000ef6:	2208      	movs	r2, #8
10000ef8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  RCC_OscInitStruct.PLL4.PLLRGE = RCC_PLL4IFRANGE_0;
10000efc:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f00:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000f04:	2200      	movs	r2, #0
10000f06:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  RCC_OscInitStruct.PLL4.PLLFRACV = 0;
10000f0a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f0e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000f12:	2200      	movs	r2, #0
10000f14:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  RCC_OscInitStruct.PLL4.PLLMODE = RCC_PLL_INTEGER;
10000f18:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f1c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000f20:	2200      	movs	r2, #0
10000f22:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
10000f26:	f107 0334 	add.w	r3, r7, #52	; 0x34
10000f2a:	4618      	mov	r0, r3
10000f2c:	f002 fd9a 	bl	10003a64 <HAL_RCC_OscConfig>
10000f30:	4603      	mov	r3, r0
10000f32:	2b00      	cmp	r3, #0
10000f34:	d001      	beq.n	10000f3a <SystemClock_Config+0x242>
  {
    Error_Handler();
10000f36:	f000 faa1 	bl	1000147c <Error_Handler>
  }

  /** RCC Clock Config
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_ACLK
10000f3a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f3e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f42:	22fe      	movs	r2, #254	; 0xfe
10000f44:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3|RCC_CLOCKTYPE_PCLK4
                              |RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.AXISSInit.AXI_Clock = RCC_AXISSOURCE_PLL2;
10000f46:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f4a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f4e:	2202      	movs	r2, #2
10000f50:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.AXISSInit.AXI_Div = RCC_AXI_DIV1;
10000f52:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f56:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f5a:	2200      	movs	r2, #0
10000f5c:	611a      	str	r2, [r3, #16]
  RCC_ClkInitStruct.MCUInit.MCU_Clock = RCC_MCUSSOURCE_PLL3;
10000f5e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f62:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f66:	2203      	movs	r2, #3
10000f68:	615a      	str	r2, [r3, #20]
  RCC_ClkInitStruct.MCUInit.MCU_Div = RCC_MCU_DIV1;
10000f6a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f6e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f72:	2200      	movs	r2, #0
10000f74:	619a      	str	r2, [r3, #24]
  RCC_ClkInitStruct.APB4_Div = RCC_APB4_DIV2;
10000f76:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f7a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f7e:	2201      	movs	r2, #1
10000f80:	61da      	str	r2, [r3, #28]
  RCC_ClkInitStruct.APB5_Div = RCC_APB5_DIV4;
10000f82:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f86:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f8a:	2202      	movs	r2, #2
10000f8c:	621a      	str	r2, [r3, #32]
  RCC_ClkInitStruct.APB1_Div = RCC_APB1_DIV2;
10000f8e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f92:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000f96:	2201      	movs	r2, #1
10000f98:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_ClkInitStruct.APB2_Div = RCC_APB2_DIV2;
10000f9a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000f9e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000fa2:	2201      	movs	r2, #1
10000fa4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_ClkInitStruct.APB3_Div = RCC_APB3_DIV2;
10000fa6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000faa:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000fae:	2201      	movs	r2, #1
10000fb0:	62da      	str	r2, [r3, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
10000fb2:	1d3b      	adds	r3, r7, #4
10000fb4:	4618      	mov	r0, r3
10000fb6:	f003 faf3 	bl	100045a0 <HAL_RCC_ClockConfig>
10000fba:	4603      	mov	r3, r0
10000fbc:	2b00      	cmp	r3, #0
10000fbe:	d001      	beq.n	10000fc4 <SystemClock_Config+0x2cc>
  {
    Error_Handler();
10000fc0:	f000 fa5c 	bl	1000147c <Error_Handler>
  }

  /** Set the HSE division factor for RTC clock
  */
  __HAL_RCC_RTC_HSEDIV(24);
10000fc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10000fca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
10000fce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10000fd2:	f043 0317 	orr.w	r3, r3, #23
10000fd6:	6453      	str	r3, [r2, #68]	; 0x44
}
10000fd8:	bf00      	nop
10000fda:	f507 77a4 	add.w	r7, r7, #328	; 0x148
10000fde:	46bd      	mov	sp, r7
10000fe0:	bd80      	pop	{r7, pc}

10000fe2 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
10000fe2:	b580      	push	{r7, lr}
10000fe4:	b0d6      	sub	sp, #344	; 0x158
10000fe6:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
10000fe8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
10000fec:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
10000ff0:	4618      	mov	r0, r3
10000ff2:	f44f 73ac 	mov.w	r3, #344	; 0x158
10000ff6:	461a      	mov	r2, r3
10000ff8:	2100      	movs	r1, #0
10000ffa:	f00e fcf4 	bl	1000f9e6 <memset>

  /** Initializes the common periph clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
10000ffe:	f507 73ac 	add.w	r3, r7, #344	; 0x158
10001002:	f5a3 71ac 	sub.w	r1, r3, #344	; 0x158
10001006:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
1000100a:	f04f 0300 	mov.w	r3, #0
1000100e:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInit.CkperClockSelection = RCC_CKPERCLKSOURCE_HSE;
10001012:	f507 73ac 	add.w	r3, r7, #344	; 0x158
10001016:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
1000101a:	2202      	movs	r2, #2
1000101c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
10001020:	463b      	mov	r3, r7
10001022:	4618      	mov	r0, r3
10001024:	f004 fe3a 	bl	10005c9c <HAL_RCCEx_PeriphCLKConfig>
10001028:	4603      	mov	r3, r0
1000102a:	2b00      	cmp	r3, #0
1000102c:	d001      	beq.n	10001032 <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
1000102e:	f000 fa25 	bl	1000147c <Error_Handler>
  }
}
10001032:	bf00      	nop
10001034:	f507 77ac 	add.w	r7, r7, #344	; 0x158
10001038:	46bd      	mov	sp, r7
1000103a:	bd80      	pop	{r7, pc}

1000103c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
1000103c:	b580      	push	{r7, lr}
1000103e:	b088      	sub	sp, #32
10001040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
10001042:	1d3b      	adds	r3, r7, #4
10001044:	2200      	movs	r2, #0
10001046:	601a      	str	r2, [r3, #0]
10001048:	605a      	str	r2, [r3, #4]
1000104a:	609a      	str	r2, [r3, #8]
1000104c:	60da      	str	r2, [r3, #12]
1000104e:	611a      	str	r2, [r3, #16]
10001050:	615a      	str	r2, [r3, #20]
10001052:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
10001054:	4b35      	ldr	r3, [pc, #212]	; (1000112c <MX_ADC2_Init+0xf0>)
10001056:	4a36      	ldr	r2, [pc, #216]	; (10001130 <MX_ADC2_Init+0xf4>)
10001058:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
1000105a:	4b34      	ldr	r3, [pc, #208]	; (1000112c <MX_ADC2_Init+0xf0>)
1000105c:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
10001060:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
10001062:	4b32      	ldr	r3, [pc, #200]	; (1000112c <MX_ADC2_Init+0xf0>)
10001064:	2200      	movs	r2, #0
10001066:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
10001068:	4b30      	ldr	r3, [pc, #192]	; (1000112c <MX_ADC2_Init+0xf0>)
1000106a:	2200      	movs	r2, #0
1000106c:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
1000106e:	4b2f      	ldr	r3, [pc, #188]	; (1000112c <MX_ADC2_Init+0xf0>)
10001070:	2204      	movs	r2, #4
10001072:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
10001074:	4b2d      	ldr	r3, [pc, #180]	; (1000112c <MX_ADC2_Init+0xf0>)
10001076:	2200      	movs	r2, #0
10001078:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
1000107a:	4b2c      	ldr	r3, [pc, #176]	; (1000112c <MX_ADC2_Init+0xf0>)
1000107c:	2200      	movs	r2, #0
1000107e:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
10001080:	4b2a      	ldr	r3, [pc, #168]	; (1000112c <MX_ADC2_Init+0xf0>)
10001082:	2201      	movs	r2, #1
10001084:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
10001086:	4b29      	ldr	r3, [pc, #164]	; (1000112c <MX_ADC2_Init+0xf0>)
10001088:	2200      	movs	r2, #0
1000108a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
1000108c:	4b27      	ldr	r3, [pc, #156]	; (1000112c <MX_ADC2_Init+0xf0>)
1000108e:	2200      	movs	r2, #0
10001090:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
10001092:	4b26      	ldr	r3, [pc, #152]	; (1000112c <MX_ADC2_Init+0xf0>)
10001094:	2200      	movs	r2, #0
10001096:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
10001098:	4b24      	ldr	r3, [pc, #144]	; (1000112c <MX_ADC2_Init+0xf0>)
1000109a:	2200      	movs	r2, #0
1000109c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
1000109e:	4b23      	ldr	r3, [pc, #140]	; (1000112c <MX_ADC2_Init+0xf0>)
100010a0:	2200      	movs	r2, #0
100010a2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
100010a4:	4b21      	ldr	r3, [pc, #132]	; (1000112c <MX_ADC2_Init+0xf0>)
100010a6:	2200      	movs	r2, #0
100010a8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
100010aa:	4b20      	ldr	r3, [pc, #128]	; (1000112c <MX_ADC2_Init+0xf0>)
100010ac:	2200      	movs	r2, #0
100010ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
100010b2:	481e      	ldr	r0, [pc, #120]	; (1000112c <MX_ADC2_Init+0xf0>)
100010b4:	f000 fee8 	bl	10001e88 <HAL_ADC_Init>
100010b8:	4603      	mov	r3, r0
100010ba:	2b00      	cmp	r3, #0
100010bc:	d001      	beq.n	100010c2 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
100010be:	f000 f9dd 	bl	1000147c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
100010c2:	4b1c      	ldr	r3, [pc, #112]	; (10001134 <MX_ADC2_Init+0xf8>)
100010c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
100010c6:	2306      	movs	r3, #6
100010c8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
100010ca:	2300      	movs	r3, #0
100010cc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
100010ce:	f240 73ff 	movw	r3, #2047	; 0x7ff
100010d2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
100010d4:	2304      	movs	r3, #4
100010d6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
100010d8:	2300      	movs	r3, #0
100010da:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
100010dc:	1d3b      	adds	r3, r7, #4
100010de:	4619      	mov	r1, r3
100010e0:	4812      	ldr	r0, [pc, #72]	; (1000112c <MX_ADC2_Init+0xf0>)
100010e2:	f001 f9cb 	bl	1000247c <HAL_ADC_ConfigChannel>
100010e6:	4603      	mov	r3, r0
100010e8:	2b00      	cmp	r3, #0
100010ea:	d001      	beq.n	100010f0 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
100010ec:	f000 f9c6 	bl	1000147c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */
  __HAL_RCC_VREF_CLK_ENABLE(); // Enable the VREF clock
100010f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100010f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
100010f8:	f8c3 2a90 	str.w	r2, [r3, #2704]	; 0xa90
  	  // Disable the high impedance mode which is the default one read page 1694 of refman
      HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
100010fc:	2000      	movs	r0, #0
100010fe:	f000 fc71 	bl	100019e4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
      // To set the volage to 2.5v
      HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
10001102:	2000      	movs	r0, #0
10001104:	f000 fc5a 	bl	100019bc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
      HAL_SYSCFG_EnableVREFBUF(); // To enable VREFBUF
10001108:	f000 fc80 	bl	10001a0c <HAL_SYSCFG_EnableVREFBUF>

      if(HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
1000110c:	f240 72ff 	movw	r2, #2047	; 0x7ff
10001110:	f04f 1101 	mov.w	r1, #65537	; 0x10001
10001114:	4805      	ldr	r0, [pc, #20]	; (1000112c <MX_ADC2_Init+0xf0>)
10001116:	f001 fe75 	bl	10002e04 <HAL_ADCEx_Calibration_Start>
1000111a:	4603      	mov	r3, r0
1000111c:	2b00      	cmp	r3, #0
1000111e:	d001      	beq.n	10001124 <MX_ADC2_Init+0xe8>
      {
        /* Calibration Error */
        Error_Handler();
10001120:	f000 f9ac 	bl	1000147c <Error_Handler>
      }
  /* USER CODE END ADC2_Init 2 */

}
10001124:	bf00      	nop
10001126:	3720      	adds	r7, #32
10001128:	46bd      	mov	sp, r7
1000112a:	bd80      	pop	{r7, pc}
1000112c:	10020d3c 	.word	0x10020d3c
10001130:	48003100 	.word	0x48003100
10001134:	19200040 	.word	0x19200040

10001138 <MX_CRC2_Init>:
  * @brief CRC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC2_Init(void)
{
10001138:	b580      	push	{r7, lr}
1000113a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC2_Init 0 */

  /* USER CODE BEGIN CRC2_Init 1 */

  /* USER CODE END CRC2_Init 1 */
  hcrc2.Instance = CRC2;
1000113c:	4b0d      	ldr	r3, [pc, #52]	; (10001174 <MX_CRC2_Init+0x3c>)
1000113e:	4a0e      	ldr	r2, [pc, #56]	; (10001178 <MX_CRC2_Init+0x40>)
10001140:	601a      	str	r2, [r3, #0]
  hcrc2.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
10001142:	4b0c      	ldr	r3, [pc, #48]	; (10001174 <MX_CRC2_Init+0x3c>)
10001144:	2200      	movs	r2, #0
10001146:	711a      	strb	r2, [r3, #4]
  hcrc2.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
10001148:	4b0a      	ldr	r3, [pc, #40]	; (10001174 <MX_CRC2_Init+0x3c>)
1000114a:	2200      	movs	r2, #0
1000114c:	715a      	strb	r2, [r3, #5]
  hcrc2.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
1000114e:	4b09      	ldr	r3, [pc, #36]	; (10001174 <MX_CRC2_Init+0x3c>)
10001150:	2200      	movs	r2, #0
10001152:	615a      	str	r2, [r3, #20]
  hcrc2.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
10001154:	4b07      	ldr	r3, [pc, #28]	; (10001174 <MX_CRC2_Init+0x3c>)
10001156:	2200      	movs	r2, #0
10001158:	619a      	str	r2, [r3, #24]
  hcrc2.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
1000115a:	4b06      	ldr	r3, [pc, #24]	; (10001174 <MX_CRC2_Init+0x3c>)
1000115c:	2201      	movs	r2, #1
1000115e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc2) != HAL_OK)
10001160:	4804      	ldr	r0, [pc, #16]	; (10001174 <MX_CRC2_Init+0x3c>)
10001162:	f001 ffc5 	bl	100030f0 <HAL_CRC_Init>
10001166:	4603      	mov	r3, r0
10001168:	2b00      	cmp	r3, #0
1000116a:	d001      	beq.n	10001170 <MX_CRC2_Init+0x38>
  {
    Error_Handler();
1000116c:	f000 f986 	bl	1000147c <Error_Handler>
  }
  /* USER CODE BEGIN CRC2_Init 2 */

  /* USER CODE END CRC2_Init 2 */

}
10001170:	bf00      	nop
10001172:	bd80      	pop	{r7, pc}
10001174:	10020da0 	.word	0x10020da0
10001178:	4c004000 	.word	0x4c004000

1000117c <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
1000117c:	b580      	push	{r7, lr}
1000117e:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
10001180:	4b06      	ldr	r3, [pc, #24]	; (1000119c <MX_IPCC_Init+0x20>)
10001182:	4a07      	ldr	r2, [pc, #28]	; (100011a0 <MX_IPCC_Init+0x24>)
10001184:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
10001186:	4805      	ldr	r0, [pc, #20]	; (1000119c <MX_IPCC_Init+0x20>)
10001188:	f002 fa46 	bl	10003618 <HAL_IPCC_Init>
1000118c:	4603      	mov	r3, r0
1000118e:	2b00      	cmp	r3, #0
10001190:	d001      	beq.n	10001196 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
10001192:	f000 f973 	bl	1000147c <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
10001196:	bf00      	nop
10001198:	bd80      	pop	{r7, pc}
1000119a:	bf00      	nop
1000119c:	10020dc4 	.word	0x10020dc4
100011a0:	4c001000 	.word	0x4c001000

100011a4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
100011a4:	b580      	push	{r7, lr}
100011a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
100011a8:	4b0f      	ldr	r3, [pc, #60]	; (100011e8 <MX_TIM16_Init+0x44>)
100011aa:	4a10      	ldr	r2, [pc, #64]	; (100011ec <MX_TIM16_Init+0x48>)
100011ac:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 197;
100011ae:	4b0e      	ldr	r3, [pc, #56]	; (100011e8 <MX_TIM16_Init+0x44>)
100011b0:	22c5      	movs	r2, #197	; 0xc5
100011b2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
100011b4:	4b0c      	ldr	r3, [pc, #48]	; (100011e8 <MX_TIM16_Init+0x44>)
100011b6:	2200      	movs	r2, #0
100011b8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
100011ba:	4b0b      	ldr	r3, [pc, #44]	; (100011e8 <MX_TIM16_Init+0x44>)
100011bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
100011c0:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
100011c2:	4b09      	ldr	r3, [pc, #36]	; (100011e8 <MX_TIM16_Init+0x44>)
100011c4:	2200      	movs	r2, #0
100011c6:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
100011c8:	4b07      	ldr	r3, [pc, #28]	; (100011e8 <MX_TIM16_Init+0x44>)
100011ca:	2200      	movs	r2, #0
100011cc:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
100011ce:	4b06      	ldr	r3, [pc, #24]	; (100011e8 <MX_TIM16_Init+0x44>)
100011d0:	2200      	movs	r2, #0
100011d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
100011d4:	4804      	ldr	r0, [pc, #16]	; (100011e8 <MX_TIM16_Init+0x44>)
100011d6:	f007 fec5 	bl	10008f64 <HAL_TIM_Base_Init>
100011da:	4603      	mov	r3, r0
100011dc:	2b00      	cmp	r3, #0
100011de:	d001      	beq.n	100011e4 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
100011e0:	f000 f94c 	bl	1000147c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
100011e4:	bf00      	nop
100011e6:	bd80      	pop	{r7, pc}
100011e8:	10020e00 	.word	0x10020e00
100011ec:	44007000 	.word	0x44007000

100011f0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
100011f0:	b580      	push	{r7, lr}
100011f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
100011f4:	4b22      	ldr	r3, [pc, #136]	; (10001280 <MX_UART4_Init+0x90>)
100011f6:	4a23      	ldr	r2, [pc, #140]	; (10001284 <MX_UART4_Init+0x94>)
100011f8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
100011fa:	4b21      	ldr	r3, [pc, #132]	; (10001280 <MX_UART4_Init+0x90>)
100011fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
10001200:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
10001202:	4b1f      	ldr	r3, [pc, #124]	; (10001280 <MX_UART4_Init+0x90>)
10001204:	2200      	movs	r2, #0
10001206:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
10001208:	4b1d      	ldr	r3, [pc, #116]	; (10001280 <MX_UART4_Init+0x90>)
1000120a:	2200      	movs	r2, #0
1000120c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
1000120e:	4b1c      	ldr	r3, [pc, #112]	; (10001280 <MX_UART4_Init+0x90>)
10001210:	2200      	movs	r2, #0
10001212:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
10001214:	4b1a      	ldr	r3, [pc, #104]	; (10001280 <MX_UART4_Init+0x90>)
10001216:	220c      	movs	r2, #12
10001218:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1000121a:	4b19      	ldr	r3, [pc, #100]	; (10001280 <MX_UART4_Init+0x90>)
1000121c:	2200      	movs	r2, #0
1000121e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
10001220:	4b17      	ldr	r3, [pc, #92]	; (10001280 <MX_UART4_Init+0x90>)
10001222:	2200      	movs	r2, #0
10001224:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
10001226:	4b16      	ldr	r3, [pc, #88]	; (10001280 <MX_UART4_Init+0x90>)
10001228:	2200      	movs	r2, #0
1000122a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
1000122c:	4b14      	ldr	r3, [pc, #80]	; (10001280 <MX_UART4_Init+0x90>)
1000122e:	2200      	movs	r2, #0
10001230:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
10001232:	4b13      	ldr	r3, [pc, #76]	; (10001280 <MX_UART4_Init+0x90>)
10001234:	2200      	movs	r2, #0
10001236:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
10001238:	4811      	ldr	r0, [pc, #68]	; (10001280 <MX_UART4_Init+0x90>)
1000123a:	f007 ff81 	bl	10009140 <HAL_UART_Init>
1000123e:	4603      	mov	r3, r0
10001240:	2b00      	cmp	r3, #0
10001242:	d001      	beq.n	10001248 <MX_UART4_Init+0x58>
  {
    Error_Handler();
10001244:	f000 f91a 	bl	1000147c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
10001248:	2100      	movs	r1, #0
1000124a:	480d      	ldr	r0, [pc, #52]	; (10001280 <MX_UART4_Init+0x90>)
1000124c:	f009 faa9 	bl	1000a7a2 <HAL_UARTEx_SetTxFifoThreshold>
10001250:	4603      	mov	r3, r0
10001252:	2b00      	cmp	r3, #0
10001254:	d001      	beq.n	1000125a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
10001256:	f000 f911 	bl	1000147c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
1000125a:	2100      	movs	r1, #0
1000125c:	4808      	ldr	r0, [pc, #32]	; (10001280 <MX_UART4_Init+0x90>)
1000125e:	f009 fade 	bl	1000a81e <HAL_UARTEx_SetRxFifoThreshold>
10001262:	4603      	mov	r3, r0
10001264:	2b00      	cmp	r3, #0
10001266:	d001      	beq.n	1000126c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
10001268:	f000 f908 	bl	1000147c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
1000126c:	4804      	ldr	r0, [pc, #16]	; (10001280 <MX_UART4_Init+0x90>)
1000126e:	f009 fa5f 	bl	1000a730 <HAL_UARTEx_DisableFifoMode>
10001272:	4603      	mov	r3, r0
10001274:	2b00      	cmp	r3, #0
10001276:	d001      	beq.n	1000127c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
10001278:	f000 f900 	bl	1000147c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
1000127c:	bf00      	nop
1000127e:	bd80      	pop	{r7, pc}
10001280:	10020e40 	.word	0x10020e40
10001284:	40010000 	.word	0x40010000

10001288 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
10001288:	b580      	push	{r7, lr}
1000128a:	b086      	sub	sp, #24
1000128c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
1000128e:	1d3b      	adds	r3, r7, #4
10001290:	2200      	movs	r2, #0
10001292:	601a      	str	r2, [r3, #0]
10001294:	605a      	str	r2, [r3, #4]
10001296:	609a      	str	r2, [r3, #8]
10001298:	60da      	str	r2, [r3, #12]
1000129a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
1000129c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100012a0:	2204      	movs	r2, #4
100012a2:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  __HAL_RCC_GPIOH_CLK_ENABLE();
100012a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100012aa:	2280      	movs	r2, #128	; 0x80
100012ac:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  __HAL_RCC_GPIOA_CLK_ENABLE();
100012b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100012b4:	2201      	movs	r2, #1
100012b6:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  __HAL_RCC_GPIOG_CLK_ENABLE();
100012ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100012be:	2240      	movs	r2, #64	; 0x40
100012c0:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  __HAL_RCC_GPIOB_CLK_ENABLE();
100012c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100012c8:	2202      	movs	r2, #2
100012ca:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  __HAL_RCC_GPIOF_CLK_ENABLE();
100012ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100012d2:	2220      	movs	r2, #32
100012d4:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8

  /*Configure GPIO pins : USB_PWR_CC2_Pin USB_PWR_CC1_Pin */
  GPIO_InitStruct.Pin = USB_PWR_CC2_Pin|USB_PWR_CC1_Pin;
100012d8:	2330      	movs	r3, #48	; 0x30
100012da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
100012dc:	2303      	movs	r3, #3
100012de:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
100012e0:	1d3b      	adds	r3, r7, #4
100012e2:	4619      	mov	r1, r3
100012e4:	4803      	ldr	r0, [pc, #12]	; (100012f4 <MX_GPIO_Init+0x6c>)
100012e6:	f001 ffed 	bl	100032c4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
100012ea:	bf00      	nop
100012ec:	3718      	adds	r7, #24
100012ee:	46bd      	mov	sp, r7
100012f0:	bd80      	pop	{r7, pc}
100012f2:	bf00      	nop
100012f4:	50002000 	.word	0x50002000

100012f8 <AI_Init>:

/* USER CODE BEGIN 4 */

static void AI_Init(void)
{
100012f8:	b580      	push	{r7, lr}
100012fa:	b090      	sub	sp, #64	; 0x40
100012fc:	af00      	add	r7, sp, #0
  ai_error err;

  char buf[50]; // buffer for serial output string
  int buf_len = 0;
100012fe:	2300      	movs	r3, #0
10001300:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Create a local array with the addresses of the activations buffers */
  const ai_handle act_addr[] = { activations };
10001302:	4b1c      	ldr	r3, [pc, #112]	; (10001374 <AI_Init+0x7c>)
10001304:	603b      	str	r3, [r7, #0]
  /* Create an instance of the model */
  err = ai_emotion_model_create_and_init(&emotion_model, act_addr, NULL);
10001306:	463b      	mov	r3, r7
10001308:	2200      	movs	r2, #0
1000130a:	4619      	mov	r1, r3
1000130c:	481a      	ldr	r0, [pc, #104]	; (10001378 <AI_Init+0x80>)
1000130e:	f00b fde9 	bl	1000cee4 <ai_emotion_model_create_and_init>
10001312:	4603      	mov	r3, r0
10001314:	63bb      	str	r3, [r7, #56]	; 0x38
  if (err.type != AI_ERROR_NONE) {
10001316:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
1000131a:	2b00      	cmp	r3, #0
1000131c:	d013      	beq.n	10001346 <AI_Init+0x4e>
	  buf_len = sprintf(buf, "ai_emotion_model_create error - type=%d code=%d\r\n", err.type, err.code);
1000131e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
10001322:	461a      	mov	r2, r3
10001324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
10001326:	f3c3 2317 	ubfx	r3, r3, #8, #24
1000132a:	1d38      	adds	r0, r7, #4
1000132c:	4913      	ldr	r1, [pc, #76]	; (1000137c <AI_Init+0x84>)
1000132e:	f00e faf7 	bl	1000f920 <siprintf>
10001332:	63f8      	str	r0, [r7, #60]	; 0x3c
	  HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
10001334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
10001336:	b29a      	uxth	r2, r3
10001338:	1d39      	adds	r1, r7, #4
1000133a:	2364      	movs	r3, #100	; 0x64
1000133c:	4810      	ldr	r0, [pc, #64]	; (10001380 <AI_Init+0x88>)
1000133e:	f007 ff4f 	bl	100091e0 <HAL_UART_Transmit>
//	  printf("ai_emotion_model_create error - type=%d code=%d\r\n", err.type, err.code);
	  Error_Handler();
10001342:	f000 f89b 	bl	1000147c <Error_Handler>
  }
  ai_input = ai_emotion_model_inputs_get(emotion_model, NULL);
10001346:	4b0c      	ldr	r3, [pc, #48]	; (10001378 <AI_Init+0x80>)
10001348:	681b      	ldr	r3, [r3, #0]
1000134a:	2100      	movs	r1, #0
1000134c:	4618      	mov	r0, r3
1000134e:	f00b fe3d 	bl	1000cfcc <ai_emotion_model_inputs_get>
10001352:	4603      	mov	r3, r0
10001354:	4a0b      	ldr	r2, [pc, #44]	; (10001384 <AI_Init+0x8c>)
10001356:	6013      	str	r3, [r2, #0]
  ai_output = ai_emotion_model_outputs_get(emotion_model, NULL);
10001358:	4b07      	ldr	r3, [pc, #28]	; (10001378 <AI_Init+0x80>)
1000135a:	681b      	ldr	r3, [r3, #0]
1000135c:	2100      	movs	r1, #0
1000135e:	4618      	mov	r0, r3
10001360:	f00b fe4e 	bl	1000d000 <ai_emotion_model_outputs_get>
10001364:	4603      	mov	r3, r0
10001366:	4a08      	ldr	r2, [pc, #32]	; (10001388 <AI_Init+0x90>)
10001368:	6013      	str	r3, [r2, #0]
}
1000136a:	bf00      	nop
1000136c:	3740      	adds	r7, #64	; 0x40
1000136e:	46bd      	mov	sp, r7
10001370:	bd80      	pop	{r7, pc}
10001372:	bf00      	nop
10001374:	10022650 	.word	0x10022650
10001378:	10020ed4 	.word	0x10020ed4
1000137c:	10011e04 	.word	0x10011e04
10001380:	10020e40 	.word	0x10020e40
10001384:	10023e40 	.word	0x10023e40
10001388:	10023e44 	.word	0x10023e44

1000138c <AI_Run>:

static void AI_Run(float *pIn, float *pOut)
{
1000138c:	b580      	push	{r7, lr}
1000138e:	b092      	sub	sp, #72	; 0x48
10001390:	af00      	add	r7, sp, #0
10001392:	6078      	str	r0, [r7, #4]
10001394:	6039      	str	r1, [r7, #0]

  ai_i32 batch;
  ai_error err;

  char buf[50]; // buffer for serial output string
  int buf_len = 0;
10001396:	2300      	movs	r3, #0
10001398:	647b      	str	r3, [r7, #68]	; 0x44

  /* Update IO handlers with the data payload */
  ai_input[0].data = AI_HANDLE_PTR(pIn);
1000139a:	4b1b      	ldr	r3, [pc, #108]	; (10001408 <AI_Run+0x7c>)
1000139c:	681b      	ldr	r3, [r3, #0]
1000139e:	687a      	ldr	r2, [r7, #4]
100013a0:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR(pOut);
100013a2:	4b1a      	ldr	r3, [pc, #104]	; (1000140c <AI_Run+0x80>)
100013a4:	681b      	ldr	r3, [r3, #0]
100013a6:	683a      	ldr	r2, [r7, #0]
100013a8:	605a      	str	r2, [r3, #4]

  batch = ai_emotion_model_run(emotion_model, ai_input, ai_output);
100013aa:	4b19      	ldr	r3, [pc, #100]	; (10001410 <AI_Run+0x84>)
100013ac:	681b      	ldr	r3, [r3, #0]
100013ae:	4a16      	ldr	r2, [pc, #88]	; (10001408 <AI_Run+0x7c>)
100013b0:	6811      	ldr	r1, [r2, #0]
100013b2:	4a16      	ldr	r2, [pc, #88]	; (1000140c <AI_Run+0x80>)
100013b4:	6812      	ldr	r2, [r2, #0]
100013b6:	4618      	mov	r0, r3
100013b8:	f00b fe78 	bl	1000d0ac <ai_emotion_model_run>
100013bc:	6438      	str	r0, [r7, #64]	; 0x40
  if (batch != 1) {
100013be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
100013c0:	2b01      	cmp	r3, #1
100013c2:	d01c      	beq.n	100013fe <AI_Run+0x72>
    err = ai_emotion_model_get_error(emotion_model);
100013c4:	4b12      	ldr	r3, [pc, #72]	; (10001410 <AI_Run+0x84>)
100013c6:	681b      	ldr	r3, [r3, #0]
100013c8:	4618      	mov	r0, r3
100013ca:	f00b fd69 	bl	1000cea0 <ai_emotion_model_get_error>
100013ce:	4603      	mov	r3, r0
100013d0:	63fb      	str	r3, [r7, #60]	; 0x3c
    buf_len = sprintf(buf, "AI ai_emotion_model_run error - type=%d code=%d\r\n", err.type, err.code);
100013d2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
100013d6:	461a      	mov	r2, r3
100013d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
100013da:	f3c3 2317 	ubfx	r3, r3, #8, #24
100013de:	f107 0008 	add.w	r0, r7, #8
100013e2:	490c      	ldr	r1, [pc, #48]	; (10001414 <AI_Run+0x88>)
100013e4:	f00e fa9c 	bl	1000f920 <siprintf>
100013e8:	6478      	str	r0, [r7, #68]	; 0x44
    HAL_UART_Transmit(&huart4, (uint8_t *)buf, buf_len, 100);
100013ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
100013ec:	b29a      	uxth	r2, r3
100013ee:	f107 0108 	add.w	r1, r7, #8
100013f2:	2364      	movs	r3, #100	; 0x64
100013f4:	4808      	ldr	r0, [pc, #32]	; (10001418 <AI_Run+0x8c>)
100013f6:	f007 fef3 	bl	100091e0 <HAL_UART_Transmit>
    //printf("AI ai_emotion_model_run error - type=%d code=%d\r\n", err.type, err.code);
    Error_Handler();
100013fa:	f000 f83f 	bl	1000147c <Error_Handler>
  }
}
100013fe:	bf00      	nop
10001400:	3748      	adds	r7, #72	; 0x48
10001402:	46bd      	mov	sp, r7
10001404:	bd80      	pop	{r7, pc}
10001406:	bf00      	nop
10001408:	10023e40 	.word	0x10023e40
1000140c:	10023e44 	.word	0x10023e44
10001410:	10020ed4 	.word	0x10020ed4
10001414:	10011e38 	.word	0x10011e38
10001418:	10020e40 	.word	0x10020e40

1000141c <argmax>:

static uint32_t argmax(const float * values, uint32_t len)
{
1000141c:	b480      	push	{r7}
1000141e:	b087      	sub	sp, #28
10001420:	af00      	add	r7, sp, #0
10001422:	6078      	str	r0, [r7, #4]
10001424:	6039      	str	r1, [r7, #0]
  float max_value = values[0];
10001426:	687b      	ldr	r3, [r7, #4]
10001428:	681b      	ldr	r3, [r3, #0]
1000142a:	617b      	str	r3, [r7, #20]
  uint32_t max_index = 0;
1000142c:	2300      	movs	r3, #0
1000142e:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
10001430:	2301      	movs	r3, #1
10001432:	60fb      	str	r3, [r7, #12]
10001434:	e017      	b.n	10001466 <argmax+0x4a>
    if (values[i] > max_value) {
10001436:	68fb      	ldr	r3, [r7, #12]
10001438:	009b      	lsls	r3, r3, #2
1000143a:	687a      	ldr	r2, [r7, #4]
1000143c:	4413      	add	r3, r2
1000143e:	edd3 7a00 	vldr	s15, [r3]
10001442:	ed97 7a05 	vldr	s14, [r7, #20]
10001446:	eeb4 7ae7 	vcmpe.f32	s14, s15
1000144a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000144e:	d507      	bpl.n	10001460 <argmax+0x44>
      max_value = values[i];
10001450:	68fb      	ldr	r3, [r7, #12]
10001452:	009b      	lsls	r3, r3, #2
10001454:	687a      	ldr	r2, [r7, #4]
10001456:	4413      	add	r3, r2
10001458:	681b      	ldr	r3, [r3, #0]
1000145a:	617b      	str	r3, [r7, #20]
      max_index = i;
1000145c:	68fb      	ldr	r3, [r7, #12]
1000145e:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
10001460:	68fb      	ldr	r3, [r7, #12]
10001462:	3301      	adds	r3, #1
10001464:	60fb      	str	r3, [r7, #12]
10001466:	68fa      	ldr	r2, [r7, #12]
10001468:	683b      	ldr	r3, [r7, #0]
1000146a:	429a      	cmp	r2, r3
1000146c:	d3e3      	bcc.n	10001436 <argmax+0x1a>
    }
  }
  return max_index;
1000146e:	693b      	ldr	r3, [r7, #16]
}
10001470:	4618      	mov	r0, r3
10001472:	371c      	adds	r7, #28
10001474:	46bd      	mov	sp, r7
10001476:	f85d 7b04 	ldr.w	r7, [sp], #4
1000147a:	4770      	bx	lr

1000147c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
1000147c:	b480      	push	{r7}
1000147e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
10001480:	b672      	cpsid	i
}
10001482:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
10001484:	e7fe      	b.n	10001484 <Error_Handler+0x8>

10001486 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
10001486:	b580      	push	{r7, lr}
10001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
1000148a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000148e:	f44f 6200 	mov.w	r2, #2048	; 0x800
10001492:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
10001496:	2200      	movs	r2, #0
10001498:	2101      	movs	r1, #1
1000149a:	f06f 000b 	mvn.w	r0, #11
1000149e:	f001 fdf0 	bl	10003082 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
100014a2:	2200      	movs	r2, #0
100014a4:	2101      	movs	r1, #1
100014a6:	f06f 000a 	mvn.w	r0, #10
100014aa:	f001 fdea 	bl	10003082 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
100014ae:	2200      	movs	r2, #0
100014b0:	2101      	movs	r1, #1
100014b2:	f06f 0009 	mvn.w	r0, #9
100014b6:	f001 fde4 	bl	10003082 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
100014ba:	2200      	movs	r2, #0
100014bc:	2101      	movs	r1, #1
100014be:	f06f 0004 	mvn.w	r0, #4
100014c2:	f001 fdde 	bl	10003082 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
100014c6:	2200      	movs	r2, #0
100014c8:	2101      	movs	r1, #1
100014ca:	f06f 0003 	mvn.w	r0, #3
100014ce:	f001 fdd8 	bl	10003082 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
100014d2:	2200      	movs	r2, #0
100014d4:	2101      	movs	r1, #1
100014d6:	f06f 0001 	mvn.w	r0, #1
100014da:	f001 fdd2 	bl	10003082 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_WAKEUP_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_WAKEUP_IRQn, 0, 0);
100014de:	2200      	movs	r2, #0
100014e0:	2100      	movs	r1, #0
100014e2:	2091      	movs	r0, #145	; 0x91
100014e4:	f001 fdcd 	bl	10003082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_WAKEUP_IRQn);
100014e8:	2091      	movs	r0, #145	; 0x91
100014ea:	f001 fde6 	bl	100030ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
100014ee:	bf00      	nop
100014f0:	bd80      	pop	{r7, pc}
	...

100014f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
100014f4:	b580      	push	{r7, lr}
100014f6:	b0de      	sub	sp, #376	; 0x178
100014f8:	af00      	add	r7, sp, #0
100014fa:	f507 73bc 	add.w	r3, r7, #376	; 0x178
100014fe:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
10001502:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
10001504:	f507 73b2 	add.w	r3, r7, #356	; 0x164
10001508:	2200      	movs	r2, #0
1000150a:	601a      	str	r2, [r3, #0]
1000150c:	605a      	str	r2, [r3, #4]
1000150e:	609a      	str	r2, [r3, #8]
10001510:	60da      	str	r2, [r3, #12]
10001512:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
10001514:	f507 73bc 	add.w	r3, r7, #376	; 0x178
10001518:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
1000151c:	4618      	mov	r0, r3
1000151e:	f44f 73ac 	mov.w	r3, #344	; 0x158
10001522:	461a      	mov	r2, r3
10001524:	2100      	movs	r1, #0
10001526:	f00e fa5e 	bl	1000f9e6 <memset>
  if(hadc->Instance==ADC2)
1000152a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
1000152e:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
10001532:	681b      	ldr	r3, [r3, #0]
10001534:	681b      	ldr	r3, [r3, #0]
10001536:	4a2a      	ldr	r2, [pc, #168]	; (100015e0 <HAL_ADC_MspInit+0xec>)
10001538:	4293      	cmp	r3, r2
1000153a:	d14b      	bne.n	100015d4 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
  if(IS_ENGINEERING_BOOT_MODE())
1000153c:	4b29      	ldr	r3, [pc, #164]	; (100015e4 <HAL_ADC_MspInit+0xf0>)
1000153e:	681b      	ldr	r3, [r3, #0]
10001540:	f003 0307 	and.w	r3, r3, #7
10001544:	2b04      	cmp	r3, #4
10001546:	d11a      	bne.n	1000157e <HAL_ADC_MspInit+0x8a>
  {

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
10001548:	f507 73bc 	add.w	r3, r7, #376	; 0x178
1000154c:	f5a3 71b8 	sub.w	r1, r3, #368	; 0x170
10001550:	f04f 0208 	mov.w	r2, #8
10001554:	f04f 0300 	mov.w	r3, #0
10001558:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PER;
1000155c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
10001560:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
10001564:	2201      	movs	r2, #1
10001566:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
1000156a:	f107 0308 	add.w	r3, r7, #8
1000156e:	4618      	mov	r0, r3
10001570:	f004 fb94 	bl	10005c9c <HAL_RCCEx_PeriphCLKConfig>
10001574:	4603      	mov	r3, r0
10001576:	2b00      	cmp	r3, #0
10001578:	d001      	beq.n	1000157e <HAL_ADC_MspInit+0x8a>
    {
      Error_Handler();
1000157a:	f7ff ff7f 	bl	1000147c <Error_Handler>
    }

  }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
1000157e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001582:	2220      	movs	r2, #32
10001584:	f8c3 2a98 	str.w	r2, [r3, #2712]	; 0xa98

    __HAL_RCC_GPIOA_CLK_ENABLE();
10001588:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000158c:	2201      	movs	r2, #1
1000158e:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
    __HAL_RCC_GPIOF_CLK_ENABLE();
10001592:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001596:	2220      	movs	r2, #32
10001598:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_INP19
    PA4     ------> ADC2_INP18
    PF14     ------> ADC2_INP6
    */
    GPIO_InitStruct.Pin = USB_PWR_CC2_Pin|USB_PWR_CC1_Pin;
1000159c:	2330      	movs	r3, #48	; 0x30
1000159e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
100015a2:	2303      	movs	r3, #3
100015a4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
100015a8:	f507 73b2 	add.w	r3, r7, #356	; 0x164
100015ac:	4619      	mov	r1, r3
100015ae:	480e      	ldr	r0, [pc, #56]	; (100015e8 <HAL_ADC_MspInit+0xf4>)
100015b0:	f001 fe88 	bl	100032c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
100015b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
100015b8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
100015bc:	2303      	movs	r3, #3
100015be:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
    GPIO_InitStruct.Pull = GPIO_NOPULL;
100015c2:	2300      	movs	r3, #0
100015c4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
100015c8:	f507 73b2 	add.w	r3, r7, #356	; 0x164
100015cc:	4619      	mov	r1, r3
100015ce:	4807      	ldr	r0, [pc, #28]	; (100015ec <HAL_ADC_MspInit+0xf8>)
100015d0:	f001 fe78 	bl	100032c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
100015d4:	bf00      	nop
100015d6:	f507 77bc 	add.w	r7, r7, #376	; 0x178
100015da:	46bd      	mov	sp, r7
100015dc:	bd80      	pop	{r7, pc}
100015de:	bf00      	nop
100015e0:	48003100 	.word	0x48003100
100015e4:	50020000 	.word	0x50020000
100015e8:	50002000 	.word	0x50002000
100015ec:	50007000 	.word	0x50007000

100015f0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
100015f0:	b480      	push	{r7}
100015f2:	b083      	sub	sp, #12
100015f4:	af00      	add	r7, sp, #0
100015f6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC2)
100015f8:	687b      	ldr	r3, [r7, #4]
100015fa:	681b      	ldr	r3, [r3, #0]
100015fc:	4a06      	ldr	r2, [pc, #24]	; (10001618 <HAL_CRC_MspInit+0x28>)
100015fe:	4293      	cmp	r3, r2
10001600:	d104      	bne.n	1000160c <HAL_CRC_MspInit+0x1c>
  {
  /* USER CODE BEGIN CRC2_MspInit 0 */

  /* USER CODE END CRC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC2_CLK_ENABLE();
10001602:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001606:	2280      	movs	r2, #128	; 0x80
10001608:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0
  /* USER CODE BEGIN CRC2_MspInit 1 */

  /* USER CODE END CRC2_MspInit 1 */
  }

}
1000160c:	bf00      	nop
1000160e:	370c      	adds	r7, #12
10001610:	46bd      	mov	sp, r7
10001612:	f85d 7b04 	ldr.w	r7, [sp], #4
10001616:	4770      	bx	lr
10001618:	4c004000 	.word	0x4c004000

1000161c <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
1000161c:	b580      	push	{r7, lr}
1000161e:	b082      	sub	sp, #8
10001620:	af00      	add	r7, sp, #0
10001622:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
10001624:	687b      	ldr	r3, [r7, #4]
10001626:	681b      	ldr	r3, [r3, #0]
10001628:	4a0e      	ldr	r2, [pc, #56]	; (10001664 <HAL_IPCC_MspInit+0x48>)
1000162a:	4293      	cmp	r3, r2
1000162c:	d115      	bne.n	1000165a <HAL_IPCC_MspInit+0x3e>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
1000162e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001632:	f44f 5280 	mov.w	r2, #4096	; 0x1000
10001636:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_RX1_IRQn, 1, 0);
1000163a:	2200      	movs	r2, #0
1000163c:	2101      	movs	r1, #1
1000163e:	2067      	movs	r0, #103	; 0x67
10001640:	f001 fd1f 	bl	10003082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_RX1_IRQn);
10001644:	2067      	movs	r0, #103	; 0x67
10001646:	f001 fd38 	bl	100030ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_TX1_IRQn, 1, 0);
1000164a:	2200      	movs	r2, #0
1000164c:	2101      	movs	r1, #1
1000164e:	2068      	movs	r0, #104	; 0x68
10001650:	f001 fd17 	bl	10003082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_TX1_IRQn);
10001654:	2068      	movs	r0, #104	; 0x68
10001656:	f001 fd30 	bl	100030ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
1000165a:	bf00      	nop
1000165c:	3708      	adds	r7, #8
1000165e:	46bd      	mov	sp, r7
10001660:	bd80      	pop	{r7, pc}
10001662:	bf00      	nop
10001664:	4c001000 	.word	0x4c001000

10001668 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
10001668:	b480      	push	{r7}
1000166a:	b083      	sub	sp, #12
1000166c:	af00      	add	r7, sp, #0
1000166e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
10001670:	687b      	ldr	r3, [r7, #4]
10001672:	681b      	ldr	r3, [r3, #0]
10001674:	4a06      	ldr	r2, [pc, #24]	; (10001690 <HAL_TIM_Base_MspInit+0x28>)
10001676:	4293      	cmp	r3, r2
10001678:	d104      	bne.n	10001684 <HAL_TIM_Base_MspInit+0x1c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
1000167a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000167e:	2208      	movs	r2, #8
10001680:	f8c3 2a88 	str.w	r2, [r3, #2696]	; 0xa88
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
10001684:	bf00      	nop
10001686:	370c      	adds	r7, #12
10001688:	46bd      	mov	sp, r7
1000168a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000168e:	4770      	bx	lr
10001690:	44007000 	.word	0x44007000

10001694 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
10001694:	b580      	push	{r7, lr}
10001696:	b0de      	sub	sp, #376	; 0x178
10001698:	af00      	add	r7, sp, #0
1000169a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
1000169e:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
100016a2:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
100016a4:	f507 73b2 	add.w	r3, r7, #356	; 0x164
100016a8:	2200      	movs	r2, #0
100016aa:	601a      	str	r2, [r3, #0]
100016ac:	605a      	str	r2, [r3, #4]
100016ae:	609a      	str	r2, [r3, #8]
100016b0:	60da      	str	r2, [r3, #12]
100016b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
100016b4:	f507 73bc 	add.w	r3, r7, #376	; 0x178
100016b8:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
100016bc:	4618      	mov	r0, r3
100016be:	f44f 73ac 	mov.w	r3, #344	; 0x158
100016c2:	461a      	mov	r2, r3
100016c4:	2100      	movs	r1, #0
100016c6:	f00e f98e 	bl	1000f9e6 <memset>
  if(huart->Instance==UART4)
100016ca:	f507 73bc 	add.w	r3, r7, #376	; 0x178
100016ce:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
100016d2:	681b      	ldr	r3, [r3, #0]
100016d4:	681b      	ldr	r3, [r3, #0]
100016d6:	4a2d      	ldr	r2, [pc, #180]	; (1000178c <HAL_UART_MspInit+0xf8>)
100016d8:	4293      	cmp	r3, r2
100016da:	d151      	bne.n	10001780 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  if(IS_ENGINEERING_BOOT_MODE())
100016dc:	4b2c      	ldr	r3, [pc, #176]	; (10001790 <HAL_UART_MspInit+0xfc>)
100016de:	681b      	ldr	r3, [r3, #0]
100016e0:	f003 0307 	and.w	r3, r3, #7
100016e4:	2b04      	cmp	r3, #4
100016e6:	d113      	bne.n	10001710 <HAL_UART_MspInit+0x7c>
  {

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART24;
100016e8:	f507 73bc 	add.w	r3, r7, #376	; 0x178
100016ec:	f5a3 71b8 	sub.w	r1, r3, #368	; 0x170
100016f0:	f04f 0202 	mov.w	r2, #2
100016f4:	f04f 0300 	mov.w	r3, #0
100016f8:	e9c1 2300 	strd	r2, r3, [r1]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
100016fc:	f107 0308 	add.w	r3, r7, #8
10001700:	4618      	mov	r0, r3
10001702:	f004 facb 	bl	10005c9c <HAL_RCCEx_PeriphCLKConfig>
10001706:	4603      	mov	r3, r0
10001708:	2b00      	cmp	r3, #0
1000170a:	d001      	beq.n	10001710 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
1000170c:	f7ff feb6 	bl	1000147c <Error_Handler>
    }

  }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
10001710:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001714:	f44f 3280 	mov.w	r2, #65536	; 0x10000
10001718:	f8c3 2a80 	str.w	r2, [r3, #2688]	; 0xa80

    __HAL_RCC_GPIOG_CLK_ENABLE();
1000171c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001720:	2240      	movs	r2, #64	; 0x40
10001722:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
    __HAL_RCC_GPIOB_CLK_ENABLE();
10001726:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000172a:	2202      	movs	r2, #2
1000172c:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
    /**UART4 GPIO Configuration
    PG11     ------> UART4_TX
    PB2     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin;
10001730:	f44f 6300 	mov.w	r3, #2048	; 0x800
10001734:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10001738:	2302      	movs	r3, #2
1000173a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
    GPIO_InitStruct.Pull = GPIO_NOPULL;
1000173e:	2300      	movs	r3, #0
10001740:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10001744:	2300      	movs	r3, #0
10001746:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
1000174a:	2306      	movs	r3, #6
1000174c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
    HAL_GPIO_Init(STLINK_RX_GPIO_Port, &GPIO_InitStruct);
10001750:	f507 73b2 	add.w	r3, r7, #356	; 0x164
10001754:	4619      	mov	r1, r3
10001756:	480f      	ldr	r0, [pc, #60]	; (10001794 <HAL_UART_MspInit+0x100>)
10001758:	f001 fdb4 	bl	100032c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLINK_TX_Pin;
1000175c:	2304      	movs	r3, #4
1000175e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
    GPIO_InitStruct.Mode = GPIO_MODE_AF;
10001762:	2302      	movs	r3, #2
10001764:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
    GPIO_InitStruct.Pull = GPIO_NOPULL;
10001768:	2300      	movs	r3, #0
1000176a:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
1000176e:	2308      	movs	r3, #8
10001770:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
    HAL_GPIO_Init(STLINK_TX_GPIO_Port, &GPIO_InitStruct);
10001774:	f507 73b2 	add.w	r3, r7, #356	; 0x164
10001778:	4619      	mov	r1, r3
1000177a:	4807      	ldr	r0, [pc, #28]	; (10001798 <HAL_UART_MspInit+0x104>)
1000177c:	f001 fda2 	bl	100032c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
10001780:	bf00      	nop
10001782:	f507 77bc 	add.w	r7, r7, #376	; 0x178
10001786:	46bd      	mov	sp, r7
10001788:	bd80      	pop	{r7, pc}
1000178a:	bf00      	nop
1000178c:	40010000 	.word	0x40010000
10001790:	50020000 	.word	0x50020000
10001794:	50008000 	.word	0x50008000
10001798:	50003000 	.word	0x50003000

1000179c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
1000179c:	b480      	push	{r7}
1000179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
100017a0:	e7fe      	b.n	100017a0 <NMI_Handler+0x4>

100017a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
100017a2:	b480      	push	{r7}
100017a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
100017a6:	e7fe      	b.n	100017a6 <HardFault_Handler+0x4>

100017a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
100017a8:	b480      	push	{r7}
100017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
100017ac:	e7fe      	b.n	100017ac <MemManage_Handler+0x4>

100017ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
100017ae:	b480      	push	{r7}
100017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
100017b2:	e7fe      	b.n	100017b2 <BusFault_Handler+0x4>

100017b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
100017b4:	b480      	push	{r7}
100017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
100017b8:	e7fe      	b.n	100017b8 <UsageFault_Handler+0x4>

100017ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
100017ba:	b480      	push	{r7}
100017bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
100017be:	bf00      	nop
100017c0:	46bd      	mov	sp, r7
100017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
100017c6:	4770      	bx	lr

100017c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
100017c8:	b480      	push	{r7}
100017ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
100017cc:	bf00      	nop
100017ce:	46bd      	mov	sp, r7
100017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
100017d4:	4770      	bx	lr

100017d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
100017d6:	b480      	push	{r7}
100017d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
100017da:	bf00      	nop
100017dc:	46bd      	mov	sp, r7
100017de:	f85d 7b04 	ldr.w	r7, [sp], #4
100017e2:	4770      	bx	lr

100017e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
100017e4:	b580      	push	{r7, lr}
100017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
100017e8:	f000 f8a4 	bl	10001934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
100017ec:	bf00      	nop
100017ee:	bd80      	pop	{r7, pc}

100017f0 <IPCC_RX1_IRQHandler>:

/**
  * @brief This function handles IPCC RX1 occupied interrupt.
  */
void IPCC_RX1_IRQHandler(void)
{
100017f0:	b580      	push	{r7, lr}
100017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_RX1_IRQn 0 */

  /* USER CODE END IPCC_RX1_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
100017f4:	4802      	ldr	r0, [pc, #8]	; (10001800 <IPCC_RX1_IRQHandler+0x10>)
100017f6:	f002 f857 	bl	100038a8 <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_RX1_IRQn 1 */

  /* USER CODE END IPCC_RX1_IRQn 1 */
}
100017fa:	bf00      	nop
100017fc:	bd80      	pop	{r7, pc}
100017fe:	bf00      	nop
10001800:	10020dc4 	.word	0x10020dc4

10001804 <IPCC_TX1_IRQHandler>:

/**
  * @brief This function handles IPCC TX1 free interrupt.
  */
void IPCC_TX1_IRQHandler(void)
{
10001804:	b580      	push	{r7, lr}
10001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_TX1_IRQn 0 */

  /* USER CODE END IPCC_TX1_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
10001808:	4802      	ldr	r0, [pc, #8]	; (10001814 <IPCC_TX1_IRQHandler+0x10>)
1000180a:	f001 ffff 	bl	1000380c <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_TX1_IRQn 1 */

  /* USER CODE END IPCC_TX1_IRQn 1 */
}
1000180e:	bf00      	nop
10001810:	bd80      	pop	{r7, pc}
10001812:	bf00      	nop
10001814:	10020dc4 	.word	0x10020dc4

10001818 <RCC_WAKEUP_IRQHandler>:

/**
  * @brief This function handles RCC wake-up interrupt.
  */
void RCC_WAKEUP_IRQHandler(void)
{
10001818:	b580      	push	{r7, lr}
1000181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RCC_WAKEUP_IRQn 0 */

  /* USER CODE END RCC_WAKEUP_IRQn 0 */
  HAL_RCC_WAKEUP_IRQHandler();
1000181c:	f003 fdde 	bl	100053dc <HAL_RCC_WAKEUP_IRQHandler>
  /* USER CODE BEGIN RCC_WAKEUP_IRQn 1 */

  /* USER CODE END RCC_WAKEUP_IRQn 1 */
}
10001820:	bf00      	nop
10001822:	bd80      	pop	{r7, pc}

10001824 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
10001824:	b580      	push	{r7, lr}
10001826:	b086      	sub	sp, #24
10001828:	af00      	add	r7, sp, #0
1000182a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
1000182c:	4a14      	ldr	r2, [pc, #80]	; (10001880 <_sbrk+0x5c>)
1000182e:	4b15      	ldr	r3, [pc, #84]	; (10001884 <_sbrk+0x60>)
10001830:	1ad3      	subs	r3, r2, r3
10001832:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
10001834:	697b      	ldr	r3, [r7, #20]
10001836:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
10001838:	4b13      	ldr	r3, [pc, #76]	; (10001888 <_sbrk+0x64>)
1000183a:	681b      	ldr	r3, [r3, #0]
1000183c:	2b00      	cmp	r3, #0
1000183e:	d102      	bne.n	10001846 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
10001840:	4b11      	ldr	r3, [pc, #68]	; (10001888 <_sbrk+0x64>)
10001842:	4a12      	ldr	r2, [pc, #72]	; (1000188c <_sbrk+0x68>)
10001844:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
10001846:	4b10      	ldr	r3, [pc, #64]	; (10001888 <_sbrk+0x64>)
10001848:	681a      	ldr	r2, [r3, #0]
1000184a:	687b      	ldr	r3, [r7, #4]
1000184c:	4413      	add	r3, r2
1000184e:	693a      	ldr	r2, [r7, #16]
10001850:	429a      	cmp	r2, r3
10001852:	d207      	bcs.n	10001864 <_sbrk+0x40>
  {
    errno = ENOMEM;
10001854:	f00e f94e 	bl	1000faf4 <__errno>
10001858:	4603      	mov	r3, r0
1000185a:	220c      	movs	r2, #12
1000185c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
1000185e:	f04f 33ff 	mov.w	r3, #4294967295
10001862:	e009      	b.n	10001878 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
10001864:	4b08      	ldr	r3, [pc, #32]	; (10001888 <_sbrk+0x64>)
10001866:	681b      	ldr	r3, [r3, #0]
10001868:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
1000186a:	4b07      	ldr	r3, [pc, #28]	; (10001888 <_sbrk+0x64>)
1000186c:	681a      	ldr	r2, [r3, #0]
1000186e:	687b      	ldr	r3, [r7, #4]
10001870:	4413      	add	r3, r2
10001872:	4a05      	ldr	r2, [pc, #20]	; (10001888 <_sbrk+0x64>)
10001874:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
10001876:	68fb      	ldr	r3, [r7, #12]
}
10001878:	4618      	mov	r0, r3
1000187a:	3718      	adds	r7, #24
1000187c:	46bd      	mov	sp, r7
1000187e:	bd80      	pop	{r7, pc}
10001880:	10040000 	.word	0x10040000
10001884:	00000800 	.word	0x00000800
10001888:	10023e48 	.word	0x10023e48
1000188c:	10024110 	.word	0x10024110

10001890 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
10001890:	e7fe      	b.n	10001890 <ADC1_IRQHandler>
	...

10001894 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
10001894:	b580      	push	{r7, lr}
10001896:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
#if defined (CORE_CM4)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
10001898:	2003      	movs	r0, #3
1000189a:	f001 fbe7 	bl	1000306c <HAL_NVIC_SetPriorityGrouping>
#endif

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
1000189e:	f003 fd1d 	bl	100052dc <HAL_RCC_GetSystemCoreClockFreq>
100018a2:	4603      	mov	r3, r0
100018a4:	4a07      	ldr	r2, [pc, #28]	; (100018c4 <HAL_Init+0x30>)
100018a6:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
100018a8:	2001      	movs	r0, #1
100018aa:	f000 f80d 	bl	100018c8 <HAL_InitTick>
100018ae:	4603      	mov	r3, r0
100018b0:	2b00      	cmp	r3, #0
100018b2:	d001      	beq.n	100018b8 <HAL_Init+0x24>
  {
    return HAL_ERROR;
100018b4:	2301      	movs	r3, #1
100018b6:	e002      	b.n	100018be <HAL_Init+0x2a>
  }

  /* Init the low level hardware */
  HAL_MspInit();
100018b8:	f7ff fde5 	bl	10001486 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
100018bc:	2300      	movs	r3, #0
}
100018be:	4618      	mov	r0, r3
100018c0:	bd80      	pop	{r7, pc}
100018c2:	bf00      	nop
100018c4:	10020000 	.word	0x10020000

100018c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
100018c8:	b580      	push	{r7, lr}
100018ca:	b082      	sub	sp, #8
100018cc:	af00      	add	r7, sp, #0
100018ce:	6078      	str	r0, [r7, #4]

#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  if ((uint32_t)uwTickFreq == 0U)
100018d0:	4b15      	ldr	r3, [pc, #84]	; (10001928 <HAL_InitTick+0x60>)
100018d2:	781b      	ldrb	r3, [r3, #0]
100018d4:	2b00      	cmp	r3, #0
100018d6:	d101      	bne.n	100018dc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
100018d8:	2301      	movs	r3, #1
100018da:	e021      	b.n	10001920 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock /(1000U / uwTickFreq)) > 0U)
100018dc:	4b13      	ldr	r3, [pc, #76]	; (1000192c <HAL_InitTick+0x64>)
100018de:	681a      	ldr	r2, [r3, #0]
100018e0:	4b11      	ldr	r3, [pc, #68]	; (10001928 <HAL_InitTick+0x60>)
100018e2:	781b      	ldrb	r3, [r3, #0]
100018e4:	4619      	mov	r1, r3
100018e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
100018ea:	fbb3 f3f1 	udiv	r3, r3, r1
100018ee:	fbb2 f3f3 	udiv	r3, r2, r3
100018f2:	4618      	mov	r0, r3
100018f4:	f001 fbef 	bl	100030d6 <HAL_SYSTICK_Config>
100018f8:	4603      	mov	r3, r0
100018fa:	2b00      	cmp	r3, #0
100018fc:	d001      	beq.n	10001902 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
100018fe:	2301      	movs	r3, #1
10001900:	e00e      	b.n	10001920 <HAL_InitTick+0x58>
  }
  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
10001902:	687b      	ldr	r3, [r7, #4]
10001904:	2b0f      	cmp	r3, #15
10001906:	d80a      	bhi.n	1000191e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
10001908:	2200      	movs	r2, #0
1000190a:	6879      	ldr	r1, [r7, #4]
1000190c:	f04f 30ff 	mov.w	r0, #4294967295
10001910:	f001 fbb7 	bl	10003082 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
10001914:	4a06      	ldr	r2, [pc, #24]	; (10001930 <HAL_InitTick+0x68>)
10001916:	687b      	ldr	r3, [r7, #4]
10001918:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM4 */



  /* Return function status */
  return HAL_OK;
1000191a:	2300      	movs	r3, #0
1000191c:	e000      	b.n	10001920 <HAL_InitTick+0x58>
    return HAL_ERROR;
1000191e:	2301      	movs	r3, #1
}
10001920:	4618      	mov	r0, r3
10001922:	3708      	adds	r7, #8
10001924:	46bd      	mov	sp, r7
10001926:	bd80      	pop	{r7, pc}
10001928:	10020010 	.word	0x10020010
1000192c:	10020000 	.word	0x10020000
10001930:	1002000c 	.word	0x1002000c

10001934 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
10001934:	b480      	push	{r7}
10001936:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
10001938:	4b06      	ldr	r3, [pc, #24]	; (10001954 <HAL_IncTick+0x20>)
1000193a:	781b      	ldrb	r3, [r3, #0]
1000193c:	461a      	mov	r2, r3
1000193e:	4b06      	ldr	r3, [pc, #24]	; (10001958 <HAL_IncTick+0x24>)
10001940:	681b      	ldr	r3, [r3, #0]
10001942:	4413      	add	r3, r2
10001944:	4a04      	ldr	r2, [pc, #16]	; (10001958 <HAL_IncTick+0x24>)
10001946:	6013      	str	r3, [r2, #0]
}
10001948:	bf00      	nop
1000194a:	46bd      	mov	sp, r7
1000194c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001950:	4770      	bx	lr
10001952:	bf00      	nop
10001954:	10020010 	.word	0x10020010
10001958:	10023e4c 	.word	0x10023e4c

1000195c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
1000195c:	b480      	push	{r7}
1000195e:	af00      	add	r7, sp, #0
#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  /* tick is incremented in systick handler */
  return uwTick;
10001960:	4b03      	ldr	r3, [pc, #12]	; (10001970 <HAL_GetTick+0x14>)
10001962:	681b      	ldr	r3, [r3, #0]
#endif /* CORE_CM4 */

}
10001964:	4618      	mov	r0, r3
10001966:	46bd      	mov	sp, r7
10001968:	f85d 7b04 	ldr.w	r7, [sp], #4
1000196c:	4770      	bx	lr
1000196e:	bf00      	nop
10001970:	10023e4c 	.word	0x10023e4c

10001974 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
10001974:	b580      	push	{r7, lr}
10001976:	b084      	sub	sp, #16
10001978:	af00      	add	r7, sp, #0
1000197a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
1000197c:	f7ff ffee 	bl	1000195c <HAL_GetTick>
10001980:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
10001982:	687b      	ldr	r3, [r7, #4]
10001984:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
10001986:	68fb      	ldr	r3, [r7, #12]
10001988:	f1b3 3fff 	cmp.w	r3, #4294967295
1000198c:	d005      	beq.n	1000199a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
1000198e:	4b0a      	ldr	r3, [pc, #40]	; (100019b8 <HAL_Delay+0x44>)
10001990:	781b      	ldrb	r3, [r3, #0]
10001992:	461a      	mov	r2, r3
10001994:	68fb      	ldr	r3, [r7, #12]
10001996:	4413      	add	r3, r2
10001998:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
1000199a:	bf00      	nop
1000199c:	f7ff ffde 	bl	1000195c <HAL_GetTick>
100019a0:	4602      	mov	r2, r0
100019a2:	68bb      	ldr	r3, [r7, #8]
100019a4:	1ad3      	subs	r3, r2, r3
100019a6:	68fa      	ldr	r2, [r7, #12]
100019a8:	429a      	cmp	r2, r3
100019aa:	d8f7      	bhi.n	1000199c <HAL_Delay+0x28>
  {
  }
}
100019ac:	bf00      	nop
100019ae:	bf00      	nop
100019b0:	3710      	adds	r7, #16
100019b2:	46bd      	mov	sp, r7
100019b4:	bd80      	pop	{r7, pc}
100019b6:	bf00      	nop
100019b8:	10020010 	.word	0x10020010

100019bc <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT4 around 1.8 V.
  *                                                This requires VDDA equal to or higher than 2.1 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
100019bc:	b480      	push	{r7}
100019be:	b083      	sub	sp, #12
100019c0:	af00      	add	r7, sp, #0
100019c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
100019c4:	4b06      	ldr	r3, [pc, #24]	; (100019e0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
100019c6:	681b      	ldr	r3, [r3, #0]
100019c8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
100019cc:	4904      	ldr	r1, [pc, #16]	; (100019e0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
100019ce:	687b      	ldr	r3, [r7, #4]
100019d0:	4313      	orrs	r3, r2
100019d2:	600b      	str	r3, [r1, #0]
}
100019d4:	bf00      	nop
100019d6:	370c      	adds	r7, #12
100019d8:	46bd      	mov	sp, r7
100019da:	f85d 7b04 	ldr.w	r7, [sp], #4
100019de:	4770      	bx	lr
100019e0:	50025000 	.word	0x50025000

100019e4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
100019e4:	b480      	push	{r7}
100019e6:	b083      	sub	sp, #12
100019e8:	af00      	add	r7, sp, #0
100019ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
100019ec:	4b06      	ldr	r3, [pc, #24]	; (10001a08 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
100019ee:	681b      	ldr	r3, [r3, #0]
100019f0:	f023 0202 	bic.w	r2, r3, #2
100019f4:	4904      	ldr	r1, [pc, #16]	; (10001a08 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
100019f6:	687b      	ldr	r3, [r7, #4]
100019f8:	4313      	orrs	r3, r2
100019fa:	600b      	str	r3, [r1, #0]
}
100019fc:	bf00      	nop
100019fe:	370c      	adds	r7, #12
10001a00:	46bd      	mov	sp, r7
10001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
10001a06:	4770      	bx	lr
10001a08:	50025000 	.word	0x50025000

10001a0c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
10001a0c:	b580      	push	{r7, lr}
10001a0e:	b082      	sub	sp, #8
10001a10:	af00      	add	r7, sp, #0
  uint32_t  tickstart = 0;
10001a12:	2300      	movs	r3, #0
10001a14:	607b      	str	r3, [r7, #4]

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
10001a16:	4b0f      	ldr	r3, [pc, #60]	; (10001a54 <HAL_SYSCFG_EnableVREFBUF+0x48>)
10001a18:	681b      	ldr	r3, [r3, #0]
10001a1a:	4a0e      	ldr	r2, [pc, #56]	; (10001a54 <HAL_SYSCFG_EnableVREFBUF+0x48>)
10001a1c:	f043 0301 	orr.w	r3, r3, #1
10001a20:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10001a22:	f7ff ff9b 	bl	1000195c <HAL_GetTick>
10001a26:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == RESET)
10001a28:	e008      	b.n	10001a3c <HAL_SYSCFG_EnableVREFBUF+0x30>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
10001a2a:	f7ff ff97 	bl	1000195c <HAL_GetTick>
10001a2e:	4602      	mov	r2, r0
10001a30:	687b      	ldr	r3, [r7, #4]
10001a32:	1ad3      	subs	r3, r2, r3
10001a34:	2b0a      	cmp	r3, #10
10001a36:	d901      	bls.n	10001a3c <HAL_SYSCFG_EnableVREFBUF+0x30>
    {
      return HAL_TIMEOUT;
10001a38:	2303      	movs	r3, #3
10001a3a:	e006      	b.n	10001a4a <HAL_SYSCFG_EnableVREFBUF+0x3e>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == RESET)
10001a3c:	4b05      	ldr	r3, [pc, #20]	; (10001a54 <HAL_SYSCFG_EnableVREFBUF+0x48>)
10001a3e:	681b      	ldr	r3, [r3, #0]
10001a40:	f003 0308 	and.w	r3, r3, #8
10001a44:	2b00      	cmp	r3, #0
10001a46:	d0f0      	beq.n	10001a2a <HAL_SYSCFG_EnableVREFBUF+0x1e>
    }
  }

  return HAL_OK;
10001a48:	2300      	movs	r3, #0
}
10001a4a:	4618      	mov	r0, r3
10001a4c:	3708      	adds	r7, #8
10001a4e:	46bd      	mov	sp, r7
10001a50:	bd80      	pop	{r7, pc}
10001a52:	bf00      	nop
10001a54:	50025000 	.word	0x50025000

10001a58 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
10001a58:	b480      	push	{r7}
10001a5a:	b083      	sub	sp, #12
10001a5c:	af00      	add	r7, sp, #0
10001a5e:	6078      	str	r0, [r7, #4]
10001a60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
10001a62:	687b      	ldr	r3, [r7, #4]
10001a64:	689b      	ldr	r3, [r3, #8]
10001a66:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
10001a6a:	683b      	ldr	r3, [r7, #0]
10001a6c:	431a      	orrs	r2, r3
10001a6e:	687b      	ldr	r3, [r7, #4]
10001a70:	609a      	str	r2, [r3, #8]
}
10001a72:	bf00      	nop
10001a74:	370c      	adds	r7, #12
10001a76:	46bd      	mov	sp, r7
10001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
10001a7c:	4770      	bx	lr
	...

10001a80 <LL_ADC_SetCommonPathInternalCh>:
  *
  *         (1) On STM32MP1, parameter available only on ADC instance: ADC2.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
10001a80:	b480      	push	{r7}
10001a82:	b083      	sub	sp, #12
10001a84:	af00      	add	r7, sp, #0
10001a86:	6078      	str	r0, [r7, #4]
10001a88:	6039      	str	r1, [r7, #0]
  if(PathInternal == LL_ADC_PATH_INTERNAL_VDDCORE)
10001a8a:	683b      	ldr	r3, [r7, #0]
10001a8c:	2b01      	cmp	r3, #1
10001a8e:	d108      	bne.n	10001aa2 <LL_ADC_SetCommonPathInternalCh+0x22>
  {
    /* Feature limited to ADC instance ADC2 */
    SET_BIT(ADC2->OR, ADC2_OR_VDDCOREEN);
10001a90:	4b0b      	ldr	r3, [pc, #44]	; (10001ac0 <LL_ADC_SetCommonPathInternalCh+0x40>)
10001a92:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
10001a96:	4a0a      	ldr	r2, [pc, #40]	; (10001ac0 <LL_ADC_SetCommonPathInternalCh+0x40>)
10001a98:	f043 0301 	orr.w	r3, r3, #1
10001a9c:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
  }
  else
  {
    MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
  }
}
10001aa0:	e007      	b.n	10001ab2 <LL_ADC_SetCommonPathInternalCh+0x32>
    MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
10001aa2:	687b      	ldr	r3, [r7, #4]
10001aa4:	689b      	ldr	r3, [r3, #8]
10001aa6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
10001aaa:	683b      	ldr	r3, [r7, #0]
10001aac:	431a      	orrs	r2, r3
10001aae:	687b      	ldr	r3, [r7, #4]
10001ab0:	609a      	str	r2, [r3, #8]
}
10001ab2:	bf00      	nop
10001ab4:	370c      	adds	r7, #12
10001ab6:	46bd      	mov	sp, r7
10001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
10001abc:	4770      	bx	lr
10001abe:	bf00      	nop
10001ac0:	48003100 	.word	0x48003100

10001ac4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
10001ac4:	b480      	push	{r7}
10001ac6:	b083      	sub	sp, #12
10001ac8:	af00      	add	r7, sp, #0
10001aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
10001acc:	687b      	ldr	r3, [r7, #4]
10001ace:	689b      	ldr	r3, [r3, #8]
10001ad0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
10001ad4:	4618      	mov	r0, r3
10001ad6:	370c      	adds	r7, #12
10001ad8:	46bd      	mov	sp, r7
10001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
10001ade:	4770      	bx	lr

10001ae0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
10001ae0:	b480      	push	{r7}
10001ae2:	b087      	sub	sp, #28
10001ae4:	af00      	add	r7, sp, #0
10001ae6:	60f8      	str	r0, [r7, #12]
10001ae8:	60b9      	str	r1, [r7, #8]
10001aea:	607a      	str	r2, [r7, #4]
10001aec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
10001aee:	68fb      	ldr	r3, [r7, #12]
10001af0:	3360      	adds	r3, #96	; 0x60
10001af2:	461a      	mov	r2, r3
10001af4:	68bb      	ldr	r3, [r7, #8]
10001af6:	009b      	lsls	r3, r3, #2
10001af8:	4413      	add	r3, r2
10001afa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
10001afc:	697b      	ldr	r3, [r7, #20]
10001afe:	681b      	ldr	r3, [r3, #0]
10001b00:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10001b04:	687b      	ldr	r3, [r7, #4]
10001b06:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
10001b0a:	683b      	ldr	r3, [r7, #0]
10001b0c:	430b      	orrs	r3, r1
10001b0e:	431a      	orrs	r2, r3
10001b10:	697b      	ldr	r3, [r7, #20]
10001b12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
10001b14:	bf00      	nop
10001b16:	371c      	adds	r7, #28
10001b18:	46bd      	mov	sp, r7
10001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
10001b1e:	4770      	bx	lr

10001b20 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
10001b20:	b480      	push	{r7}
10001b22:	b085      	sub	sp, #20
10001b24:	af00      	add	r7, sp, #0
10001b26:	60f8      	str	r0, [r7, #12]
10001b28:	60b9      	str	r1, [r7, #8]
10001b2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
10001b2c:	68fb      	ldr	r3, [r7, #12]
10001b2e:	691b      	ldr	r3, [r3, #16]
10001b30:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
10001b34:	68bb      	ldr	r3, [r7, #8]
10001b36:	f003 031f 	and.w	r3, r3, #31
10001b3a:	6879      	ldr	r1, [r7, #4]
10001b3c:	fa01 f303 	lsl.w	r3, r1, r3
10001b40:	431a      	orrs	r2, r3
10001b42:	68fb      	ldr	r3, [r7, #12]
10001b44:	611a      	str	r2, [r3, #16]
}
10001b46:	bf00      	nop
10001b48:	3714      	adds	r7, #20
10001b4a:	46bd      	mov	sp, r7
10001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001b50:	4770      	bx	lr

10001b52 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
10001b52:	b480      	push	{r7}
10001b54:	b087      	sub	sp, #28
10001b56:	af00      	add	r7, sp, #0
10001b58:	60f8      	str	r0, [r7, #12]
10001b5a:	60b9      	str	r1, [r7, #8]
10001b5c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
10001b5e:	68fb      	ldr	r3, [r7, #12]
10001b60:	3360      	adds	r3, #96	; 0x60
10001b62:	461a      	mov	r2, r3
10001b64:	68bb      	ldr	r3, [r7, #8]
10001b66:	009b      	lsls	r3, r3, #2
10001b68:	4413      	add	r3, r2
10001b6a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
10001b6c:	697b      	ldr	r3, [r7, #20]
10001b6e:	681b      	ldr	r3, [r3, #0]
10001b70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
10001b74:	687b      	ldr	r3, [r7, #4]
10001b76:	431a      	orrs	r2, r3
10001b78:	697b      	ldr	r3, [r7, #20]
10001b7a:	601a      	str	r2, [r3, #0]
}
10001b7c:	bf00      	nop
10001b7e:	371c      	adds	r7, #28
10001b80:	46bd      	mov	sp, r7
10001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
10001b86:	4770      	bx	lr

10001b88 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
10001b88:	b480      	push	{r7}
10001b8a:	b083      	sub	sp, #12
10001b8c:	af00      	add	r7, sp, #0
10001b8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
10001b90:	687b      	ldr	r3, [r7, #4]
10001b92:	68db      	ldr	r3, [r3, #12]
10001b94:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
10001b98:	2b00      	cmp	r3, #0
10001b9a:	d101      	bne.n	10001ba0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
10001b9c:	2301      	movs	r3, #1
10001b9e:	e000      	b.n	10001ba2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
10001ba0:	2300      	movs	r3, #0
}
10001ba2:	4618      	mov	r0, r3
10001ba4:	370c      	adds	r7, #12
10001ba6:	46bd      	mov	sp, r7
10001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
10001bac:	4770      	bx	lr

10001bae <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32MP1, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
10001bae:	b480      	push	{r7}
10001bb0:	b087      	sub	sp, #28
10001bb2:	af00      	add	r7, sp, #0
10001bb4:	60f8      	str	r0, [r7, #12]
10001bb6:	60b9      	str	r1, [r7, #8]
10001bb8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
10001bba:	68fb      	ldr	r3, [r7, #12]
10001bbc:	3330      	adds	r3, #48	; 0x30
10001bbe:	461a      	mov	r2, r3
10001bc0:	68bb      	ldr	r3, [r7, #8]
10001bc2:	0a1b      	lsrs	r3, r3, #8
10001bc4:	009b      	lsls	r3, r3, #2
10001bc6:	f003 030c 	and.w	r3, r3, #12
10001bca:	4413      	add	r3, r2
10001bcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
10001bce:	697b      	ldr	r3, [r7, #20]
10001bd0:	681a      	ldr	r2, [r3, #0]
10001bd2:	68bb      	ldr	r3, [r7, #8]
10001bd4:	f003 031f 	and.w	r3, r3, #31
10001bd8:	211f      	movs	r1, #31
10001bda:	fa01 f303 	lsl.w	r3, r1, r3
10001bde:	43db      	mvns	r3, r3
10001be0:	401a      	ands	r2, r3
10001be2:	687b      	ldr	r3, [r7, #4]
10001be4:	0e9b      	lsrs	r3, r3, #26
10001be6:	f003 011f 	and.w	r1, r3, #31
10001bea:	68bb      	ldr	r3, [r7, #8]
10001bec:	f003 031f 	and.w	r3, r3, #31
10001bf0:	fa01 f303 	lsl.w	r3, r1, r3
10001bf4:	431a      	orrs	r2, r3
10001bf6:	697b      	ldr	r3, [r7, #20]
10001bf8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
10001bfa:	bf00      	nop
10001bfc:	371c      	adds	r7, #28
10001bfe:	46bd      	mov	sp, r7
10001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
10001c04:	4770      	bx	lr

10001c06 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
10001c06:	b480      	push	{r7}
10001c08:	b087      	sub	sp, #28
10001c0a:	af00      	add	r7, sp, #0
10001c0c:	60f8      	str	r0, [r7, #12]
10001c0e:	60b9      	str	r1, [r7, #8]
10001c10:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
10001c12:	68fb      	ldr	r3, [r7, #12]
10001c14:	3314      	adds	r3, #20
10001c16:	461a      	mov	r2, r3
10001c18:	68bb      	ldr	r3, [r7, #8]
10001c1a:	0e5b      	lsrs	r3, r3, #25
10001c1c:	009b      	lsls	r3, r3, #2
10001c1e:	f003 0304 	and.w	r3, r3, #4
10001c22:	4413      	add	r3, r2
10001c24:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
10001c26:	697b      	ldr	r3, [r7, #20]
10001c28:	681a      	ldr	r2, [r3, #0]
10001c2a:	68bb      	ldr	r3, [r7, #8]
10001c2c:	0d1b      	lsrs	r3, r3, #20
10001c2e:	f003 031f 	and.w	r3, r3, #31
10001c32:	2107      	movs	r1, #7
10001c34:	fa01 f303 	lsl.w	r3, r1, r3
10001c38:	43db      	mvns	r3, r3
10001c3a:	401a      	ands	r2, r3
10001c3c:	68bb      	ldr	r3, [r7, #8]
10001c3e:	0d1b      	lsrs	r3, r3, #20
10001c40:	f003 031f 	and.w	r3, r3, #31
10001c44:	6879      	ldr	r1, [r7, #4]
10001c46:	fa01 f303 	lsl.w	r3, r1, r3
10001c4a:	431a      	orrs	r2, r3
10001c4c:	697b      	ldr	r3, [r7, #20]
10001c4e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
10001c50:	bf00      	nop
10001c52:	371c      	adds	r7, #28
10001c54:	46bd      	mov	sp, r7
10001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
10001c5a:	4770      	bx	lr

10001c5c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
10001c5c:	b480      	push	{r7}
10001c5e:	b085      	sub	sp, #20
10001c60:	af00      	add	r7, sp, #0
10001c62:	60f8      	str	r0, [r7, #12]
10001c64:	60b9      	str	r1, [r7, #8]
10001c66:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
10001c68:	68fb      	ldr	r3, [r7, #12]
10001c6a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
10001c6e:	68bb      	ldr	r3, [r7, #8]
10001c70:	f3c3 0313 	ubfx	r3, r3, #0, #20
10001c74:	43db      	mvns	r3, r3
10001c76:	401a      	ands	r2, r3
10001c78:	687b      	ldr	r3, [r7, #4]
10001c7a:	f003 0318 	and.w	r3, r3, #24
10001c7e:	4908      	ldr	r1, [pc, #32]	; (10001ca0 <LL_ADC_SetChannelSingleDiff+0x44>)
10001c80:	40d9      	lsrs	r1, r3
10001c82:	68bb      	ldr	r3, [r7, #8]
10001c84:	400b      	ands	r3, r1
10001c86:	f3c3 0313 	ubfx	r3, r3, #0, #20
10001c8a:	431a      	orrs	r2, r3
10001c8c:	68fb      	ldr	r3, [r7, #12]
10001c8e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
10001c92:	bf00      	nop
10001c94:	3714      	adds	r7, #20
10001c96:	46bd      	mov	sp, r7
10001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
10001c9c:	4770      	bx	lr
10001c9e:	bf00      	nop
10001ca0:	000fffff 	.word	0x000fffff

10001ca4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
10001ca4:	b480      	push	{r7}
10001ca6:	b083      	sub	sp, #12
10001ca8:	af00      	add	r7, sp, #0
10001caa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
10001cac:	687b      	ldr	r3, [r7, #4]
10001cae:	689b      	ldr	r3, [r3, #8]
10001cb0:	f003 031f 	and.w	r3, r3, #31
}
10001cb4:	4618      	mov	r0, r3
10001cb6:	370c      	adds	r7, #12
10001cb8:	46bd      	mov	sp, r7
10001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
10001cbe:	4770      	bx	lr

10001cc0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
10001cc0:	b480      	push	{r7}
10001cc2:	b083      	sub	sp, #12
10001cc4:	af00      	add	r7, sp, #0
10001cc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
10001cc8:	687b      	ldr	r3, [r7, #4]
10001cca:	689b      	ldr	r3, [r3, #8]
10001ccc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
10001cd0:	4618      	mov	r0, r3
10001cd2:	370c      	adds	r7, #12
10001cd4:	46bd      	mov	sp, r7
10001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
10001cda:	4770      	bx	lr

10001cdc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
10001cdc:	b480      	push	{r7}
10001cde:	b083      	sub	sp, #12
10001ce0:	af00      	add	r7, sp, #0
10001ce2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
10001ce4:	687b      	ldr	r3, [r7, #4]
10001ce6:	689b      	ldr	r3, [r3, #8]
10001ce8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
10001cec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
10001cf0:	687a      	ldr	r2, [r7, #4]
10001cf2:	6093      	str	r3, [r2, #8]
}
10001cf4:	bf00      	nop
10001cf6:	370c      	adds	r7, #12
10001cf8:	46bd      	mov	sp, r7
10001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
10001cfe:	4770      	bx	lr

10001d00 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
10001d00:	b480      	push	{r7}
10001d02:	b083      	sub	sp, #12
10001d04:	af00      	add	r7, sp, #0
10001d06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
10001d08:	687b      	ldr	r3, [r7, #4]
10001d0a:	689b      	ldr	r3, [r3, #8]
10001d0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
10001d10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
10001d14:	d101      	bne.n	10001d1a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
10001d16:	2301      	movs	r3, #1
10001d18:	e000      	b.n	10001d1c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
10001d1a:	2300      	movs	r3, #0
}
10001d1c:	4618      	mov	r0, r3
10001d1e:	370c      	adds	r7, #12
10001d20:	46bd      	mov	sp, r7
10001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
10001d26:	4770      	bx	lr

10001d28 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
10001d28:	b480      	push	{r7}
10001d2a:	b083      	sub	sp, #12
10001d2c:	af00      	add	r7, sp, #0
10001d2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
10001d30:	687b      	ldr	r3, [r7, #4]
10001d32:	689b      	ldr	r3, [r3, #8]
10001d34:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
10001d38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
10001d3c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
10001d40:	687b      	ldr	r3, [r7, #4]
10001d42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
10001d44:	bf00      	nop
10001d46:	370c      	adds	r7, #12
10001d48:	46bd      	mov	sp, r7
10001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
10001d4e:	4770      	bx	lr

10001d50 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
10001d50:	b480      	push	{r7}
10001d52:	b083      	sub	sp, #12
10001d54:	af00      	add	r7, sp, #0
10001d56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
10001d58:	687b      	ldr	r3, [r7, #4]
10001d5a:	689b      	ldr	r3, [r3, #8]
10001d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
10001d60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
10001d64:	d101      	bne.n	10001d6a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
10001d66:	2301      	movs	r3, #1
10001d68:	e000      	b.n	10001d6c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
10001d6a:	2300      	movs	r3, #0
}
10001d6c:	4618      	mov	r0, r3
10001d6e:	370c      	adds	r7, #12
10001d70:	46bd      	mov	sp, r7
10001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
10001d76:	4770      	bx	lr

10001d78 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
10001d78:	b480      	push	{r7}
10001d7a:	b083      	sub	sp, #12
10001d7c:	af00      	add	r7, sp, #0
10001d7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
10001d80:	687b      	ldr	r3, [r7, #4]
10001d82:	689b      	ldr	r3, [r3, #8]
10001d84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
10001d88:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
10001d8c:	f043 0201 	orr.w	r2, r3, #1
10001d90:	687b      	ldr	r3, [r7, #4]
10001d92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
10001d94:	bf00      	nop
10001d96:	370c      	adds	r7, #12
10001d98:	46bd      	mov	sp, r7
10001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
10001d9e:	4770      	bx	lr

10001da0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
10001da0:	b480      	push	{r7}
10001da2:	b083      	sub	sp, #12
10001da4:	af00      	add	r7, sp, #0
10001da6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
10001da8:	687b      	ldr	r3, [r7, #4]
10001daa:	689b      	ldr	r3, [r3, #8]
10001dac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
10001db0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
10001db4:	f043 0202 	orr.w	r2, r3, #2
10001db8:	687b      	ldr	r3, [r7, #4]
10001dba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
10001dbc:	bf00      	nop
10001dbe:	370c      	adds	r7, #12
10001dc0:	46bd      	mov	sp, r7
10001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
10001dc6:	4770      	bx	lr

10001dc8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
10001dc8:	b480      	push	{r7}
10001dca:	b083      	sub	sp, #12
10001dcc:	af00      	add	r7, sp, #0
10001dce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
10001dd0:	687b      	ldr	r3, [r7, #4]
10001dd2:	689b      	ldr	r3, [r3, #8]
10001dd4:	f003 0301 	and.w	r3, r3, #1
10001dd8:	2b01      	cmp	r3, #1
10001dda:	d101      	bne.n	10001de0 <LL_ADC_IsEnabled+0x18>
10001ddc:	2301      	movs	r3, #1
10001dde:	e000      	b.n	10001de2 <LL_ADC_IsEnabled+0x1a>
10001de0:	2300      	movs	r3, #0
}
10001de2:	4618      	mov	r0, r3
10001de4:	370c      	adds	r7, #12
10001de6:	46bd      	mov	sp, r7
10001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
10001dec:	4770      	bx	lr

10001dee <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
10001dee:	b480      	push	{r7}
10001df0:	b083      	sub	sp, #12
10001df2:	af00      	add	r7, sp, #0
10001df4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
10001df6:	687b      	ldr	r3, [r7, #4]
10001df8:	689b      	ldr	r3, [r3, #8]
10001dfa:	f003 0302 	and.w	r3, r3, #2
10001dfe:	2b02      	cmp	r3, #2
10001e00:	d101      	bne.n	10001e06 <LL_ADC_IsDisableOngoing+0x18>
10001e02:	2301      	movs	r3, #1
10001e04:	e000      	b.n	10001e08 <LL_ADC_IsDisableOngoing+0x1a>
10001e06:	2300      	movs	r3, #0
}
10001e08:	4618      	mov	r0, r3
10001e0a:	370c      	adds	r7, #12
10001e0c:	46bd      	mov	sp, r7
10001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e12:	4770      	bx	lr

10001e14 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
10001e14:	b480      	push	{r7}
10001e16:	b083      	sub	sp, #12
10001e18:	af00      	add	r7, sp, #0
10001e1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
10001e1c:	687b      	ldr	r3, [r7, #4]
10001e1e:	689b      	ldr	r3, [r3, #8]
10001e20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
10001e24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
10001e28:	f043 0204 	orr.w	r2, r3, #4
10001e2c:	687b      	ldr	r3, [r7, #4]
10001e2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
10001e30:	bf00      	nop
10001e32:	370c      	adds	r7, #12
10001e34:	46bd      	mov	sp, r7
10001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e3a:	4770      	bx	lr

10001e3c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
10001e3c:	b480      	push	{r7}
10001e3e:	b083      	sub	sp, #12
10001e40:	af00      	add	r7, sp, #0
10001e42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
10001e44:	687b      	ldr	r3, [r7, #4]
10001e46:	689b      	ldr	r3, [r3, #8]
10001e48:	f003 0304 	and.w	r3, r3, #4
10001e4c:	2b04      	cmp	r3, #4
10001e4e:	d101      	bne.n	10001e54 <LL_ADC_REG_IsConversionOngoing+0x18>
10001e50:	2301      	movs	r3, #1
10001e52:	e000      	b.n	10001e56 <LL_ADC_REG_IsConversionOngoing+0x1a>
10001e54:	2300      	movs	r3, #0
}
10001e56:	4618      	mov	r0, r3
10001e58:	370c      	adds	r7, #12
10001e5a:	46bd      	mov	sp, r7
10001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e60:	4770      	bx	lr

10001e62 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
10001e62:	b480      	push	{r7}
10001e64:	b083      	sub	sp, #12
10001e66:	af00      	add	r7, sp, #0
10001e68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
10001e6a:	687b      	ldr	r3, [r7, #4]
10001e6c:	689b      	ldr	r3, [r3, #8]
10001e6e:	f003 0308 	and.w	r3, r3, #8
10001e72:	2b08      	cmp	r3, #8
10001e74:	d101      	bne.n	10001e7a <LL_ADC_INJ_IsConversionOngoing+0x18>
10001e76:	2301      	movs	r3, #1
10001e78:	e000      	b.n	10001e7c <LL_ADC_INJ_IsConversionOngoing+0x1a>
10001e7a:	2300      	movs	r3, #0
}
10001e7c:	4618      	mov	r0, r3
10001e7e:	370c      	adds	r7, #12
10001e80:	46bd      	mov	sp, r7
10001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e86:	4770      	bx	lr

10001e88 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
10001e88:	b590      	push	{r4, r7, lr}
10001e8a:	b089      	sub	sp, #36	; 0x24
10001e8c:	af00      	add	r7, sp, #0
10001e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
10001e90:	2300      	movs	r3, #0
10001e92:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
10001e94:	2300      	movs	r3, #0
10001e96:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
10001e98:	687b      	ldr	r3, [r7, #4]
10001e9a:	2b00      	cmp	r3, #0
10001e9c:	d101      	bne.n	10001ea2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
10001e9e:	2301      	movs	r3, #1
10001ea0:	e13a      	b.n	10002118 <HAL_ADC_Init+0x290>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
10001ea2:	687b      	ldr	r3, [r7, #4]
10001ea4:	68db      	ldr	r3, [r3, #12]
10001ea6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
10001ea8:	687b      	ldr	r3, [r7, #4]
10001eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10001eac:	2b00      	cmp	r3, #0
10001eae:	d109      	bne.n	10001ec4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
10001eb0:	6878      	ldr	r0, [r7, #4]
10001eb2:	f7ff fb1f 	bl	100014f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
10001eb6:	687b      	ldr	r3, [r7, #4]
10001eb8:	2200      	movs	r2, #0
10001eba:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
10001ebc:	687b      	ldr	r3, [r7, #4]
10001ebe:	2200      	movs	r2, #0
10001ec0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
10001ec4:	687b      	ldr	r3, [r7, #4]
10001ec6:	681b      	ldr	r3, [r3, #0]
10001ec8:	4618      	mov	r0, r3
10001eca:	f7ff ff19 	bl	10001d00 <LL_ADC_IsDeepPowerDownEnabled>
10001ece:	4603      	mov	r3, r0
10001ed0:	2b00      	cmp	r3, #0
10001ed2:	d004      	beq.n	10001ede <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
10001ed4:	687b      	ldr	r3, [r7, #4]
10001ed6:	681b      	ldr	r3, [r3, #0]
10001ed8:	4618      	mov	r0, r3
10001eda:	f7ff feff 	bl	10001cdc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
10001ede:	687b      	ldr	r3, [r7, #4]
10001ee0:	681b      	ldr	r3, [r3, #0]
10001ee2:	4618      	mov	r0, r3
10001ee4:	f7ff ff34 	bl	10001d50 <LL_ADC_IsInternalRegulatorEnabled>
10001ee8:	4603      	mov	r3, r0
10001eea:	2b00      	cmp	r3, #0
10001eec:	d114      	bne.n	10001f18 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
10001eee:	687b      	ldr	r3, [r7, #4]
10001ef0:	681b      	ldr	r3, [r3, #0]
10001ef2:	4618      	mov	r0, r3
10001ef4:	f7ff ff18 	bl	10001d28 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
10001ef8:	4b89      	ldr	r3, [pc, #548]	; (10002120 <HAL_ADC_Init+0x298>)
10001efa:	681b      	ldr	r3, [r3, #0]
10001efc:	099b      	lsrs	r3, r3, #6
10001efe:	4a89      	ldr	r2, [pc, #548]	; (10002124 <HAL_ADC_Init+0x29c>)
10001f00:	fba2 2303 	umull	r2, r3, r2, r3
10001f04:	099b      	lsrs	r3, r3, #6
10001f06:	3301      	adds	r3, #1
10001f08:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
10001f0a:	e002      	b.n	10001f12 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
10001f0c:	68bb      	ldr	r3, [r7, #8]
10001f0e:	3b01      	subs	r3, #1
10001f10:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
10001f12:	68bb      	ldr	r3, [r7, #8]
10001f14:	2b00      	cmp	r3, #0
10001f16:	d1f9      	bne.n	10001f0c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
10001f18:	687b      	ldr	r3, [r7, #4]
10001f1a:	681b      	ldr	r3, [r3, #0]
10001f1c:	4618      	mov	r0, r3
10001f1e:	f7ff ff17 	bl	10001d50 <LL_ADC_IsInternalRegulatorEnabled>
10001f22:	4603      	mov	r3, r0
10001f24:	2b00      	cmp	r3, #0
10001f26:	d10d      	bne.n	10001f44 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
10001f28:	687b      	ldr	r3, [r7, #4]
10001f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10001f2c:	f043 0210 	orr.w	r2, r3, #16
10001f30:	687b      	ldr	r3, [r7, #4]
10001f32:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
10001f34:	687b      	ldr	r3, [r7, #4]
10001f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10001f38:	f043 0201 	orr.w	r2, r3, #1
10001f3c:	687b      	ldr	r3, [r7, #4]
10001f3e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
10001f40:	2301      	movs	r3, #1
10001f42:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
10001f44:	687b      	ldr	r3, [r7, #4]
10001f46:	681b      	ldr	r3, [r3, #0]
10001f48:	4618      	mov	r0, r3
10001f4a:	f7ff ff77 	bl	10001e3c <LL_ADC_REG_IsConversionOngoing>
10001f4e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
10001f50:	687b      	ldr	r3, [r7, #4]
10001f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10001f54:	f003 0310 	and.w	r3, r3, #16
10001f58:	2b00      	cmp	r3, #0
10001f5a:	f040 80d4 	bne.w	10002106 <HAL_ADC_Init+0x27e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
10001f5e:	697b      	ldr	r3, [r7, #20]
10001f60:	2b00      	cmp	r3, #0
10001f62:	f040 80d0 	bne.w	10002106 <HAL_ADC_Init+0x27e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
10001f66:	687b      	ldr	r3, [r7, #4]
10001f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10001f6a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
10001f6e:	f043 0202 	orr.w	r2, r3, #2
10001f72:	687b      	ldr	r3, [r7, #4]
10001f74:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
10001f76:	687b      	ldr	r3, [r7, #4]
10001f78:	681b      	ldr	r3, [r3, #0]
10001f7a:	4618      	mov	r0, r3
10001f7c:	f7ff ff24 	bl	10001dc8 <LL_ADC_IsEnabled>
10001f80:	4603      	mov	r3, r0
10001f82:	2b00      	cmp	r3, #0
10001f84:	d110      	bne.n	10001fa8 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
10001f86:	4868      	ldr	r0, [pc, #416]	; (10002128 <HAL_ADC_Init+0x2a0>)
10001f88:	f7ff ff1e 	bl	10001dc8 <LL_ADC_IsEnabled>
10001f8c:	4604      	mov	r4, r0
10001f8e:	4867      	ldr	r0, [pc, #412]	; (1000212c <HAL_ADC_Init+0x2a4>)
10001f90:	f7ff ff1a 	bl	10001dc8 <LL_ADC_IsEnabled>
10001f94:	4603      	mov	r3, r0
10001f96:	4323      	orrs	r3, r4
10001f98:	2b00      	cmp	r3, #0
10001f9a:	d105      	bne.n	10001fa8 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
10001f9c:	687b      	ldr	r3, [r7, #4]
10001f9e:	685b      	ldr	r3, [r3, #4]
10001fa0:	4619      	mov	r1, r3
10001fa2:	4863      	ldr	r0, [pc, #396]	; (10002130 <HAL_ADC_Init+0x2a8>)
10001fa4:	f7ff fd58 	bl	10001a58 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
10001fa8:	687b      	ldr	r3, [r7, #4]
10001faa:	7d5b      	ldrb	r3, [r3, #21]
10001fac:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
10001fae:	687b      	ldr	r3, [r7, #4]
10001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
10001fb2:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
10001fb4:	687b      	ldr	r3, [r7, #4]
10001fb6:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                     |
10001fb8:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
10001fba:	687b      	ldr	r3, [r7, #4]
10001fbc:	7f1b      	ldrb	r3, [r3, #28]
10001fbe:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
10001fc0:	4313      	orrs	r3, r2
10001fc2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
10001fc4:	687b      	ldr	r3, [r7, #4]
10001fc6:	7f1b      	ldrb	r3, [r3, #28]
10001fc8:	2b01      	cmp	r3, #1
10001fca:	d106      	bne.n	10001fda <HAL_ADC_Init+0x152>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
10001fcc:	687b      	ldr	r3, [r7, #4]
10001fce:	6a1b      	ldr	r3, [r3, #32]
10001fd0:	3b01      	subs	r3, #1
10001fd2:	045b      	lsls	r3, r3, #17
10001fd4:	69ba      	ldr	r2, [r7, #24]
10001fd6:	4313      	orrs	r3, r2
10001fd8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
10001fda:	687b      	ldr	r3, [r7, #4]
10001fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10001fde:	2b00      	cmp	r3, #0
10001fe0:	d009      	beq.n	10001ff6 <HAL_ADC_Init+0x16e>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
10001fe2:	687b      	ldr	r3, [r7, #4]
10001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10001fe6:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
10001fea:	687b      	ldr	r3, [r7, #4]
10001fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10001fee:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
10001ff0:	69ba      	ldr	r2, [r7, #24]
10001ff2:	4313      	orrs	r3, r2
10001ff4:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
10001ff6:	687b      	ldr	r3, [r7, #4]
10001ff8:	681b      	ldr	r3, [r3, #0]
10001ffa:	68da      	ldr	r2, [r3, #12]
10001ffc:	4b4d      	ldr	r3, [pc, #308]	; (10002134 <HAL_ADC_Init+0x2ac>)
10001ffe:	4013      	ands	r3, r2
10002000:	687a      	ldr	r2, [r7, #4]
10002002:	6812      	ldr	r2, [r2, #0]
10002004:	69b9      	ldr	r1, [r7, #24]
10002006:	430b      	orrs	r3, r1
10002008:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
1000200a:	687b      	ldr	r3, [r7, #4]
1000200c:	681b      	ldr	r3, [r3, #0]
1000200e:	4618      	mov	r0, r3
10002010:	f7ff ff14 	bl	10001e3c <LL_ADC_REG_IsConversionOngoing>
10002014:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
10002016:	687b      	ldr	r3, [r7, #4]
10002018:	681b      	ldr	r3, [r3, #0]
1000201a:	4618      	mov	r0, r3
1000201c:	f7ff ff21 	bl	10001e62 <LL_ADC_INJ_IsConversionOngoing>
10002020:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
10002022:	693b      	ldr	r3, [r7, #16]
10002024:	2b00      	cmp	r3, #0
10002026:	d14c      	bne.n	100020c2 <HAL_ADC_Init+0x23a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
10002028:	68fb      	ldr	r3, [r7, #12]
1000202a:	2b00      	cmp	r3, #0
1000202c:	d149      	bne.n	100020c2 <HAL_ADC_Init+0x23a>
       )
    {
      tmpCFGR = (
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
1000202e:	687b      	ldr	r3, [r7, #4]
10002030:	7d1b      	ldrb	r3, [r3, #20]
10002032:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
10002034:	687b      	ldr	r3, [r7, #4]
10002036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
10002038:	4313      	orrs	r3, r2
1000203a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
1000203c:	687b      	ldr	r3, [r7, #4]
1000203e:	681b      	ldr	r3, [r3, #0]
10002040:	68db      	ldr	r3, [r3, #12]
10002042:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
10002046:	f023 0303 	bic.w	r3, r3, #3
1000204a:	687a      	ldr	r2, [r7, #4]
1000204c:	6812      	ldr	r2, [r2, #0]
1000204e:	69b9      	ldr	r1, [r7, #24]
10002050:	430b      	orrs	r3, r1
10002052:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
10002054:	687b      	ldr	r3, [r7, #4]
10002056:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
1000205a:	2b01      	cmp	r3, #1
1000205c:	d11b      	bne.n	10002096 <HAL_ADC_Init+0x20e>
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

      if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
1000205e:	687b      	ldr	r3, [r7, #4]
10002060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002062:	2b00      	cmp	r3, #0
       /*  - Oversampling Ratio                                               */
       /*  - Right bit shift                                                  */
       /*  - Left bit shift                                                   */
       /*  - Triggered mode                                                   */
       /*  - Oversampling mode (continued/resumed)                            */
       MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
10002064:	687b      	ldr	r3, [r7, #4]
10002066:	681b      	ldr	r3, [r3, #0]
10002068:	691a      	ldr	r2, [r3, #16]
1000206a:	4b33      	ldr	r3, [pc, #204]	; (10002138 <HAL_ADC_Init+0x2b0>)
1000206c:	4013      	ands	r3, r2
1000206e:	687a      	ldr	r2, [r7, #4]
10002070:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
10002072:	3a01      	subs	r2, #1
10002074:	0411      	lsls	r1, r2, #16
10002076:	687a      	ldr	r2, [r7, #4]
10002078:	6c12      	ldr	r2, [r2, #64]	; 0x40
1000207a:	4311      	orrs	r1, r2
1000207c:	687a      	ldr	r2, [r7, #4]
1000207e:	6c52      	ldr	r2, [r2, #68]	; 0x44
10002080:	4311      	orrs	r1, r2
10002082:	687a      	ldr	r2, [r7, #4]
10002084:	6c92      	ldr	r2, [r2, #72]	; 0x48
10002086:	430a      	orrs	r2, r1
10002088:	431a      	orrs	r2, r3
1000208a:	687b      	ldr	r3, [r7, #4]
1000208c:	681b      	ldr	r3, [r3, #0]
1000208e:	f042 0201 	orr.w	r2, r2, #1
10002092:	611a      	str	r2, [r3, #16]
10002094:	e007      	b.n	100020a6 <HAL_ADC_Init+0x21e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
10002096:	687b      	ldr	r3, [r7, #4]
10002098:	681b      	ldr	r3, [r3, #0]
1000209a:	691a      	ldr	r2, [r3, #16]
1000209c:	687b      	ldr	r3, [r7, #4]
1000209e:	681b      	ldr	r3, [r3, #0]
100020a0:	f022 0201 	bic.w	r2, r2, #1
100020a4:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
100020a6:	687b      	ldr	r3, [r7, #4]
100020a8:	681b      	ldr	r3, [r3, #0]
100020aa:	691b      	ldr	r3, [r3, #16]
100020ac:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
100020b0:	687b      	ldr	r3, [r7, #4]
100020b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100020b4:	687b      	ldr	r3, [r7, #4]
100020b6:	681b      	ldr	r3, [r3, #0]
100020b8:	430a      	orrs	r2, r1
100020ba:	611a      	str	r2, [r3, #16]

      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
100020bc:	6878      	ldr	r0, [r7, #4]
100020be:	f000 fdb9 	bl	10002c34 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
100020c2:	687b      	ldr	r3, [r7, #4]
100020c4:	68db      	ldr	r3, [r3, #12]
100020c6:	2b01      	cmp	r3, #1
100020c8:	d10c      	bne.n	100020e4 <HAL_ADC_Init+0x25c>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
100020ca:	687b      	ldr	r3, [r7, #4]
100020cc:	681b      	ldr	r3, [r3, #0]
100020ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
100020d0:	f023 010f 	bic.w	r1, r3, #15
100020d4:	687b      	ldr	r3, [r7, #4]
100020d6:	699b      	ldr	r3, [r3, #24]
100020d8:	1e5a      	subs	r2, r3, #1
100020da:	687b      	ldr	r3, [r7, #4]
100020dc:	681b      	ldr	r3, [r3, #0]
100020de:	430a      	orrs	r2, r1
100020e0:	631a      	str	r2, [r3, #48]	; 0x30
100020e2:	e007      	b.n	100020f4 <HAL_ADC_Init+0x26c>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
100020e4:	687b      	ldr	r3, [r7, #4]
100020e6:	681b      	ldr	r3, [r3, #0]
100020e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
100020ea:	687b      	ldr	r3, [r7, #4]
100020ec:	681b      	ldr	r3, [r3, #0]
100020ee:	f022 020f 	bic.w	r2, r2, #15
100020f2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
100020f4:	687b      	ldr	r3, [r7, #4]
100020f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100020f8:	f023 0303 	bic.w	r3, r3, #3
100020fc:	f043 0201 	orr.w	r2, r3, #1
10002100:	687b      	ldr	r3, [r7, #4]
10002102:	655a      	str	r2, [r3, #84]	; 0x54
10002104:	e007      	b.n	10002116 <HAL_ADC_Init+0x28e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
10002106:	687b      	ldr	r3, [r7, #4]
10002108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1000210a:	f043 0210 	orr.w	r2, r3, #16
1000210e:	687b      	ldr	r3, [r7, #4]
10002110:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
10002112:	2301      	movs	r3, #1
10002114:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
10002116:	7ffb      	ldrb	r3, [r7, #31]
}
10002118:	4618      	mov	r0, r3
1000211a:	3724      	adds	r7, #36	; 0x24
1000211c:	46bd      	mov	sp, r7
1000211e:	bd90      	pop	{r4, r7, pc}
10002120:	10020000 	.word	0x10020000
10002124:	053e2d63 	.word	0x053e2d63
10002128:	48003000 	.word	0x48003000
1000212c:	48003100 	.word	0x48003100
10002130:	48003300 	.word	0x48003300
10002134:	fff0c003 	.word	0xfff0c003
10002138:	fc00f81e 	.word	0xfc00f81e

1000213c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
1000213c:	b580      	push	{r7, lr}
1000213e:	b086      	sub	sp, #24
10002140:	af00      	add	r7, sp, #0
10002142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
10002144:	4857      	ldr	r0, [pc, #348]	; (100022a4 <HAL_ADC_Start+0x168>)
10002146:	f7ff fdad 	bl	10001ca4 <LL_ADC_GetMultimode>
1000214a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
1000214c:	687b      	ldr	r3, [r7, #4]
1000214e:	681b      	ldr	r3, [r3, #0]
10002150:	4618      	mov	r0, r3
10002152:	f7ff fe73 	bl	10001e3c <LL_ADC_REG_IsConversionOngoing>
10002156:	4603      	mov	r3, r0
10002158:	2b00      	cmp	r3, #0
1000215a:	f040 809c 	bne.w	10002296 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
1000215e:	687b      	ldr	r3, [r7, #4]
10002160:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
10002164:	2b01      	cmp	r3, #1
10002166:	d101      	bne.n	1000216c <HAL_ADC_Start+0x30>
10002168:	2302      	movs	r3, #2
1000216a:	e097      	b.n	1000229c <HAL_ADC_Start+0x160>
1000216c:	687b      	ldr	r3, [r7, #4]
1000216e:	2201      	movs	r2, #1
10002170:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
10002174:	6878      	ldr	r0, [r7, #4]
10002176:	f000 fc81 	bl	10002a7c <ADC_Enable>
1000217a:	4603      	mov	r3, r0
1000217c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
1000217e:	7dfb      	ldrb	r3, [r7, #23]
10002180:	2b00      	cmp	r3, #0
10002182:	f040 8083 	bne.w	1000228c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
10002186:	687b      	ldr	r3, [r7, #4]
10002188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1000218a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
1000218e:	f023 0301 	bic.w	r3, r3, #1
10002192:	f443 7280 	orr.w	r2, r3, #256	; 0x100
10002196:	687b      	ldr	r3, [r7, #4]
10002198:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
1000219a:	687b      	ldr	r3, [r7, #4]
1000219c:	681b      	ldr	r3, [r3, #0]
1000219e:	4a42      	ldr	r2, [pc, #264]	; (100022a8 <HAL_ADC_Start+0x16c>)
100021a0:	4293      	cmp	r3, r2
100021a2:	d002      	beq.n	100021aa <HAL_ADC_Start+0x6e>
100021a4:	687b      	ldr	r3, [r7, #4]
100021a6:	681b      	ldr	r3, [r3, #0]
100021a8:	e000      	b.n	100021ac <HAL_ADC_Start+0x70>
100021aa:	4b40      	ldr	r3, [pc, #256]	; (100022ac <HAL_ADC_Start+0x170>)
100021ac:	687a      	ldr	r2, [r7, #4]
100021ae:	6812      	ldr	r2, [r2, #0]
100021b0:	4293      	cmp	r3, r2
100021b2:	d002      	beq.n	100021ba <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
100021b4:	693b      	ldr	r3, [r7, #16]
100021b6:	2b00      	cmp	r3, #0
100021b8:	d105      	bne.n	100021c6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
100021ba:	687b      	ldr	r3, [r7, #4]
100021bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100021be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
100021c2:	687b      	ldr	r3, [r7, #4]
100021c4:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
100021c6:	687b      	ldr	r3, [r7, #4]
100021c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100021ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
100021ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
100021d2:	d106      	bne.n	100021e2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
100021d4:	687b      	ldr	r3, [r7, #4]
100021d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
100021d8:	f023 0206 	bic.w	r2, r3, #6
100021dc:	687b      	ldr	r3, [r7, #4]
100021de:	659a      	str	r2, [r3, #88]	; 0x58
100021e0:	e002      	b.n	100021e8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
100021e2:	687b      	ldr	r3, [r7, #4]
100021e4:	2200      	movs	r2, #0
100021e6:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
100021e8:	687b      	ldr	r3, [r7, #4]
100021ea:	681b      	ldr	r3, [r3, #0]
100021ec:	221c      	movs	r2, #28
100021ee:	601a      	str	r2, [r3, #0]

      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
100021f0:	687b      	ldr	r3, [r7, #4]
100021f2:	2200      	movs	r2, #0
100021f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
100021f8:	687b      	ldr	r3, [r7, #4]
100021fa:	681b      	ldr	r3, [r3, #0]
100021fc:	4a2a      	ldr	r2, [pc, #168]	; (100022a8 <HAL_ADC_Start+0x16c>)
100021fe:	4293      	cmp	r3, r2
10002200:	d002      	beq.n	10002208 <HAL_ADC_Start+0xcc>
10002202:	687b      	ldr	r3, [r7, #4]
10002204:	681b      	ldr	r3, [r3, #0]
10002206:	e000      	b.n	1000220a <HAL_ADC_Start+0xce>
10002208:	4b28      	ldr	r3, [pc, #160]	; (100022ac <HAL_ADC_Start+0x170>)
1000220a:	687a      	ldr	r2, [r7, #4]
1000220c:	6812      	ldr	r2, [r2, #0]
1000220e:	4293      	cmp	r3, r2
10002210:	d008      	beq.n	10002224 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
10002212:	693b      	ldr	r3, [r7, #16]
10002214:	2b00      	cmp	r3, #0
10002216:	d005      	beq.n	10002224 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
10002218:	693b      	ldr	r3, [r7, #16]
1000221a:	2b05      	cmp	r3, #5
1000221c:	d002      	beq.n	10002224 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
1000221e:	693b      	ldr	r3, [r7, #16]
10002220:	2b09      	cmp	r3, #9
10002222:	d114      	bne.n	1000224e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
10002224:	687b      	ldr	r3, [r7, #4]
10002226:	681b      	ldr	r3, [r3, #0]
10002228:	68db      	ldr	r3, [r3, #12]
1000222a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
1000222e:	2b00      	cmp	r3, #0
10002230:	d007      	beq.n	10002242 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
10002232:	687b      	ldr	r3, [r7, #4]
10002234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002236:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
1000223a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
1000223e:	687b      	ldr	r3, [r7, #4]
10002240:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
10002242:	687b      	ldr	r3, [r7, #4]
10002244:	681b      	ldr	r3, [r3, #0]
10002246:	4618      	mov	r0, r3
10002248:	f7ff fde4 	bl	10001e14 <LL_ADC_REG_StartConversion>
1000224c:	e025      	b.n	1000229a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
1000224e:	687b      	ldr	r3, [r7, #4]
10002250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002252:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
10002256:	687b      	ldr	r3, [r7, #4]
10002258:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
1000225a:	687b      	ldr	r3, [r7, #4]
1000225c:	681b      	ldr	r3, [r3, #0]
1000225e:	4a12      	ldr	r2, [pc, #72]	; (100022a8 <HAL_ADC_Start+0x16c>)
10002260:	4293      	cmp	r3, r2
10002262:	d002      	beq.n	1000226a <HAL_ADC_Start+0x12e>
10002264:	687b      	ldr	r3, [r7, #4]
10002266:	681b      	ldr	r3, [r3, #0]
10002268:	e000      	b.n	1000226c <HAL_ADC_Start+0x130>
1000226a:	4b10      	ldr	r3, [pc, #64]	; (100022ac <HAL_ADC_Start+0x170>)
1000226c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
1000226e:	68fb      	ldr	r3, [r7, #12]
10002270:	68db      	ldr	r3, [r3, #12]
10002272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
10002276:	2b00      	cmp	r3, #0
10002278:	d00f      	beq.n	1000229a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
1000227a:	687b      	ldr	r3, [r7, #4]
1000227c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1000227e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
10002282:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
10002286:	687b      	ldr	r3, [r7, #4]
10002288:	655a      	str	r2, [r3, #84]	; 0x54
1000228a:	e006      	b.n	1000229a <HAL_ADC_Start+0x15e>
      LL_ADC_REG_StartConversion(hadc->Instance);
#endif
    }
    else
    {
      __HAL_UNLOCK(hadc);
1000228c:	687b      	ldr	r3, [r7, #4]
1000228e:	2200      	movs	r2, #0
10002290:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
10002294:	e001      	b.n	1000229a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
10002296:	2302      	movs	r3, #2
10002298:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
1000229a:	7dfb      	ldrb	r3, [r7, #23]
}
1000229c:	4618      	mov	r0, r3
1000229e:	3718      	adds	r7, #24
100022a0:	46bd      	mov	sp, r7
100022a2:	bd80      	pop	{r7, pc}
100022a4:	48003300 	.word	0x48003300
100022a8:	48003100 	.word	0x48003100
100022ac:	48003000 	.word	0x48003000

100022b0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
100022b0:	b580      	push	{r7, lr}
100022b2:	b088      	sub	sp, #32
100022b4:	af00      	add	r7, sp, #0
100022b6:	6078      	str	r0, [r7, #4]
100022b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
100022ba:	4866      	ldr	r0, [pc, #408]	; (10002454 <HAL_ADC_PollForConversion+0x1a4>)
100022bc:	f7ff fcf2 	bl	10001ca4 <LL_ADC_GetMultimode>
100022c0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
100022c2:	687b      	ldr	r3, [r7, #4]
100022c4:	691b      	ldr	r3, [r3, #16]
100022c6:	2b08      	cmp	r3, #8
100022c8:	d102      	bne.n	100022d0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
100022ca:	2308      	movs	r3, #8
100022cc:	61fb      	str	r3, [r7, #28]
100022ce:	e02a      	b.n	10002326 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
100022d0:	697b      	ldr	r3, [r7, #20]
100022d2:	2b00      	cmp	r3, #0
100022d4:	d005      	beq.n	100022e2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
100022d6:	697b      	ldr	r3, [r7, #20]
100022d8:	2b05      	cmp	r3, #5
100022da:	d002      	beq.n	100022e2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
100022dc:	697b      	ldr	r3, [r7, #20]
100022de:	2b09      	cmp	r3, #9
100022e0:	d111      	bne.n	10002306 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
100022e2:	687b      	ldr	r3, [r7, #4]
100022e4:	681b      	ldr	r3, [r3, #0]
100022e6:	68db      	ldr	r3, [r3, #12]
100022e8:	f003 0301 	and.w	r3, r3, #1
100022ec:	2b00      	cmp	r3, #0
100022ee:	d007      	beq.n	10002300 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
100022f0:	687b      	ldr	r3, [r7, #4]
100022f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100022f4:	f043 0220 	orr.w	r2, r3, #32
100022f8:	687b      	ldr	r3, [r7, #4]
100022fa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
100022fc:	2301      	movs	r3, #1
100022fe:	e0a4      	b.n	1000244a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
10002300:	2304      	movs	r3, #4
10002302:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
10002304:	e00f      	b.n	10002326 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
10002306:	4853      	ldr	r0, [pc, #332]	; (10002454 <HAL_ADC_PollForConversion+0x1a4>)
10002308:	f7ff fcda 	bl	10001cc0 <LL_ADC_GetMultiDMATransfer>
1000230c:	4603      	mov	r3, r0
1000230e:	2b00      	cmp	r3, #0
10002310:	d007      	beq.n	10002322 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
10002312:	687b      	ldr	r3, [r7, #4]
10002314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002316:	f043 0220 	orr.w	r2, r3, #32
1000231a:	687b      	ldr	r3, [r7, #4]
1000231c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
1000231e:	2301      	movs	r3, #1
10002320:	e093      	b.n	1000244a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
10002322:	2304      	movs	r3, #4
10002324:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
10002326:	f7ff fb19 	bl	1000195c <HAL_GetTick>
1000232a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
1000232c:	e021      	b.n	10002372 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
1000232e:	683b      	ldr	r3, [r7, #0]
10002330:	f1b3 3fff 	cmp.w	r3, #4294967295
10002334:	d01d      	beq.n	10002372 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
10002336:	f7ff fb11 	bl	1000195c <HAL_GetTick>
1000233a:	4602      	mov	r2, r0
1000233c:	693b      	ldr	r3, [r7, #16]
1000233e:	1ad3      	subs	r3, r2, r3
10002340:	683a      	ldr	r2, [r7, #0]
10002342:	429a      	cmp	r2, r3
10002344:	d302      	bcc.n	1000234c <HAL_ADC_PollForConversion+0x9c>
10002346:	683b      	ldr	r3, [r7, #0]
10002348:	2b00      	cmp	r3, #0
1000234a:	d112      	bne.n	10002372 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
1000234c:	687b      	ldr	r3, [r7, #4]
1000234e:	681b      	ldr	r3, [r3, #0]
10002350:	681a      	ldr	r2, [r3, #0]
10002352:	69fb      	ldr	r3, [r7, #28]
10002354:	4013      	ands	r3, r2
10002356:	2b00      	cmp	r3, #0
10002358:	d10b      	bne.n	10002372 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
1000235a:	687b      	ldr	r3, [r7, #4]
1000235c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
1000235e:	f043 0204 	orr.w	r2, r3, #4
10002362:	687b      	ldr	r3, [r7, #4]
10002364:	655a      	str	r2, [r3, #84]	; 0x54

          __HAL_UNLOCK(hadc);
10002366:	687b      	ldr	r3, [r7, #4]
10002368:	2200      	movs	r2, #0
1000236a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
1000236e:	2303      	movs	r3, #3
10002370:	e06b      	b.n	1000244a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
10002372:	687b      	ldr	r3, [r7, #4]
10002374:	681b      	ldr	r3, [r3, #0]
10002376:	681a      	ldr	r2, [r3, #0]
10002378:	69fb      	ldr	r3, [r7, #28]
1000237a:	4013      	ands	r3, r2
1000237c:	2b00      	cmp	r3, #0
1000237e:	d0d6      	beq.n	1000232e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
10002380:	687b      	ldr	r3, [r7, #4]
10002382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002384:	f443 7200 	orr.w	r2, r3, #512	; 0x200
10002388:	687b      	ldr	r3, [r7, #4]
1000238a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
1000238c:	687b      	ldr	r3, [r7, #4]
1000238e:	681b      	ldr	r3, [r3, #0]
10002390:	4618      	mov	r0, r3
10002392:	f7ff fbf9 	bl	10001b88 <LL_ADC_REG_IsTriggerSourceSWStart>
10002396:	4603      	mov	r3, r0
10002398:	2b00      	cmp	r3, #0
1000239a:	d01c      	beq.n	100023d6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
1000239c:	687b      	ldr	r3, [r7, #4]
1000239e:	7d5b      	ldrb	r3, [r3, #21]
100023a0:	2b00      	cmp	r3, #0
100023a2:	d118      	bne.n	100023d6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
100023a4:	687b      	ldr	r3, [r7, #4]
100023a6:	681b      	ldr	r3, [r3, #0]
100023a8:	681b      	ldr	r3, [r3, #0]
100023aa:	f003 0308 	and.w	r3, r3, #8
100023ae:	2b08      	cmp	r3, #8
100023b0:	d111      	bne.n	100023d6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
100023b2:	687b      	ldr	r3, [r7, #4]
100023b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100023b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
100023ba:	687b      	ldr	r3, [r7, #4]
100023bc:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
100023be:	687b      	ldr	r3, [r7, #4]
100023c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100023c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
100023c6:	2b00      	cmp	r3, #0
100023c8:	d105      	bne.n	100023d6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
100023ca:	687b      	ldr	r3, [r7, #4]
100023cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100023ce:	f043 0201 	orr.w	r2, r3, #1
100023d2:	687b      	ldr	r3, [r7, #4]
100023d4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
100023d6:	687b      	ldr	r3, [r7, #4]
100023d8:	681b      	ldr	r3, [r3, #0]
100023da:	4a1f      	ldr	r2, [pc, #124]	; (10002458 <HAL_ADC_PollForConversion+0x1a8>)
100023dc:	4293      	cmp	r3, r2
100023de:	d002      	beq.n	100023e6 <HAL_ADC_PollForConversion+0x136>
100023e0:	687b      	ldr	r3, [r7, #4]
100023e2:	681b      	ldr	r3, [r3, #0]
100023e4:	e000      	b.n	100023e8 <HAL_ADC_PollForConversion+0x138>
100023e6:	4b1d      	ldr	r3, [pc, #116]	; (1000245c <HAL_ADC_PollForConversion+0x1ac>)
100023e8:	687a      	ldr	r2, [r7, #4]
100023ea:	6812      	ldr	r2, [r2, #0]
100023ec:	4293      	cmp	r3, r2
100023ee:	d008      	beq.n	10002402 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
100023f0:	697b      	ldr	r3, [r7, #20]
100023f2:	2b00      	cmp	r3, #0
100023f4:	d005      	beq.n	10002402 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
100023f6:	697b      	ldr	r3, [r7, #20]
100023f8:	2b05      	cmp	r3, #5
100023fa:	d002      	beq.n	10002402 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
100023fc:	697b      	ldr	r3, [r7, #20]
100023fe:	2b09      	cmp	r3, #9
10002400:	d104      	bne.n	1000240c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
10002402:	687b      	ldr	r3, [r7, #4]
10002404:	681b      	ldr	r3, [r3, #0]
10002406:	68db      	ldr	r3, [r3, #12]
10002408:	61bb      	str	r3, [r7, #24]
1000240a:	e00c      	b.n	10002426 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
1000240c:	687b      	ldr	r3, [r7, #4]
1000240e:	681b      	ldr	r3, [r3, #0]
10002410:	4a11      	ldr	r2, [pc, #68]	; (10002458 <HAL_ADC_PollForConversion+0x1a8>)
10002412:	4293      	cmp	r3, r2
10002414:	d002      	beq.n	1000241c <HAL_ADC_PollForConversion+0x16c>
10002416:	687b      	ldr	r3, [r7, #4]
10002418:	681b      	ldr	r3, [r3, #0]
1000241a:	e000      	b.n	1000241e <HAL_ADC_PollForConversion+0x16e>
1000241c:	4b0f      	ldr	r3, [pc, #60]	; (1000245c <HAL_ADC_PollForConversion+0x1ac>)
1000241e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
10002420:	68fb      	ldr	r3, [r7, #12]
10002422:	68db      	ldr	r3, [r3, #12]
10002424:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
10002426:	69fb      	ldr	r3, [r7, #28]
10002428:	2b08      	cmp	r3, #8
1000242a:	d104      	bne.n	10002436 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
1000242c:	687b      	ldr	r3, [r7, #4]
1000242e:	681b      	ldr	r3, [r3, #0]
10002430:	2208      	movs	r2, #8
10002432:	601a      	str	r2, [r3, #0]
10002434:	e008      	b.n	10002448 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
10002436:	69bb      	ldr	r3, [r7, #24]
10002438:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
1000243c:	2b00      	cmp	r3, #0
1000243e:	d103      	bne.n	10002448 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
10002440:	687b      	ldr	r3, [r7, #4]
10002442:	681b      	ldr	r3, [r3, #0]
10002444:	220c      	movs	r2, #12
10002446:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
10002448:	2300      	movs	r3, #0
}
1000244a:	4618      	mov	r0, r3
1000244c:	3720      	adds	r7, #32
1000244e:	46bd      	mov	sp, r7
10002450:	bd80      	pop	{r7, pc}
10002452:	bf00      	nop
10002454:	48003300 	.word	0x48003300
10002458:	48003100 	.word	0x48003100
1000245c:	48003000 	.word	0x48003000

10002460 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
10002460:	b480      	push	{r7}
10002462:	b083      	sub	sp, #12
10002464:	af00      	add	r7, sp, #0
10002466:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
10002468:	687b      	ldr	r3, [r7, #4]
1000246a:	681b      	ldr	r3, [r3, #0]
1000246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
1000246e:	4618      	mov	r0, r3
10002470:	370c      	adds	r7, #12
10002472:	46bd      	mov	sp, r7
10002474:	f85d 7b04 	ldr.w	r7, [sp], #4
10002478:	4770      	bx	lr
	...

1000247c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
1000247c:	b590      	push	{r4, r7, lr}
1000247e:	b0a1      	sub	sp, #132	; 0x84
10002480:	af00      	add	r7, sp, #0
10002482:	6078      	str	r0, [r7, #4]
10002484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
10002486:	2300      	movs	r3, #0
10002488:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
1000248c:	2300      	movs	r3, #0
1000248e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((pConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (pConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
10002490:	683b      	ldr	r3, [r7, #0]
10002492:	68db      	ldr	r3, [r3, #12]
10002494:	4a9a      	ldr	r2, [pc, #616]	; (10002700 <HAL_ADC_ConfigChannel+0x284>)
10002496:	4293      	cmp	r3, r2
      assert_param(IS_ADC2_DIFF_CHANNEL(pConfig->Channel));
    }
  }

  /* Process locked */
  __HAL_LOCK(hadc);
10002498:	687b      	ldr	r3, [r7, #4]
1000249a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
1000249e:	2b01      	cmp	r3, #1
100024a0:	d101      	bne.n	100024a6 <HAL_ADC_ConfigChannel+0x2a>
100024a2:	2302      	movs	r3, #2
100024a4:	e2d4      	b.n	10002a50 <HAL_ADC_ConfigChannel+0x5d4>
100024a6:	687b      	ldr	r3, [r7, #4]
100024a8:	2201      	movs	r2, #1
100024aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
100024ae:	687b      	ldr	r3, [r7, #4]
100024b0:	681b      	ldr	r3, [r3, #0]
100024b2:	4618      	mov	r0, r3
100024b4:	f7ff fcc2 	bl	10001e3c <LL_ADC_REG_IsConversionOngoing>
100024b8:	4603      	mov	r3, r0
100024ba:	2b00      	cmp	r3, #0
100024bc:	f040 82b9 	bne.w	10002a32 <HAL_ADC_ConfigChannel+0x5b6>
  {
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
100024c0:	683b      	ldr	r3, [r7, #0]
100024c2:	681b      	ldr	r3, [r3, #0]
100024c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
100024c8:	2b00      	cmp	r3, #0
100024ca:	d108      	bne.n	100024de <HAL_ADC_ConfigChannel+0x62>
100024cc:	683b      	ldr	r3, [r7, #0]
100024ce:	681b      	ldr	r3, [r3, #0]
100024d0:	0e9b      	lsrs	r3, r3, #26
100024d2:	f003 031f 	and.w	r3, r3, #31
100024d6:	2201      	movs	r2, #1
100024d8:	fa02 f303 	lsl.w	r3, r2, r3
100024dc:	e016      	b.n	1000250c <HAL_ADC_ConfigChannel+0x90>
100024de:	683b      	ldr	r3, [r7, #0]
100024e0:	681b      	ldr	r3, [r3, #0]
100024e2:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
100024e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
100024e6:	fa93 f3a3 	rbit	r3, r3
100024ea:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
100024ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
100024ee:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
100024f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
100024f2:	2b00      	cmp	r3, #0
100024f4:	d101      	bne.n	100024fa <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
100024f6:	2320      	movs	r3, #32
100024f8:	e003      	b.n	10002502 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
100024fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
100024fc:	fab3 f383 	clz	r3, r3
10002500:	b2db      	uxtb	r3, r3
10002502:	f003 031f 	and.w	r3, r3, #31
10002506:	2201      	movs	r2, #1
10002508:	fa02 f303 	lsl.w	r3, r2, r3
1000250c:	687a      	ldr	r2, [r7, #4]
1000250e:	6812      	ldr	r2, [r2, #0]
10002510:	69d1      	ldr	r1, [r2, #28]
10002512:	687a      	ldr	r2, [r7, #4]
10002514:	6812      	ldr	r2, [r2, #0]
10002516:	430b      	orrs	r3, r1
10002518:	61d3      	str	r3, [r2, #28]

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
1000251a:	687b      	ldr	r3, [r7, #4]
1000251c:	6818      	ldr	r0, [r3, #0]
1000251e:	683b      	ldr	r3, [r7, #0]
10002520:	6859      	ldr	r1, [r3, #4]
10002522:	683b      	ldr	r3, [r7, #0]
10002524:	681b      	ldr	r3, [r3, #0]
10002526:	461a      	mov	r2, r3
10002528:	f7ff fb41 	bl	10001bae <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
1000252c:	687b      	ldr	r3, [r7, #4]
1000252e:	681b      	ldr	r3, [r3, #0]
10002530:	4618      	mov	r0, r3
10002532:	f7ff fc83 	bl	10001e3c <LL_ADC_REG_IsConversionOngoing>
10002536:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
10002538:	687b      	ldr	r3, [r7, #4]
1000253a:	681b      	ldr	r3, [r3, #0]
1000253c:	4618      	mov	r0, r3
1000253e:	f7ff fc90 	bl	10001e62 <LL_ADC_INJ_IsConversionOngoing>
10002542:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
10002544:	6fbb      	ldr	r3, [r7, #120]	; 0x78
10002546:	2b00      	cmp	r3, #0
10002548:	f040 80a0 	bne.w	1000268c <HAL_ADC_ConfigChannel+0x210>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
1000254c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
1000254e:	2b00      	cmp	r3, #0
10002550:	f040 809c 	bne.w	1000268c <HAL_ADC_ConfigChannel+0x210>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
10002554:	687b      	ldr	r3, [r7, #4]
10002556:	6818      	ldr	r0, [r3, #0]
10002558:	683b      	ldr	r3, [r7, #0]
1000255a:	6819      	ldr	r1, [r3, #0]
1000255c:	683b      	ldr	r3, [r7, #0]
1000255e:	689b      	ldr	r3, [r3, #8]
10002560:	461a      	mov	r2, r3
10002562:	f7ff fb50 	bl	10001c06 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
10002566:	687b      	ldr	r3, [r7, #4]
10002568:	681b      	ldr	r3, [r3, #0]
1000256a:	68db      	ldr	r3, [r3, #12]
1000256c:	f003 0310 	and.w	r3, r3, #16
10002570:	2b00      	cmp	r3, #0
10002572:	d10b      	bne.n	1000258c <HAL_ADC_ConfigChannel+0x110>
10002574:	683b      	ldr	r3, [r7, #0]
10002576:	695a      	ldr	r2, [r3, #20]
10002578:	687b      	ldr	r3, [r7, #4]
1000257a:	681b      	ldr	r3, [r3, #0]
1000257c:	68db      	ldr	r3, [r3, #12]
1000257e:	089b      	lsrs	r3, r3, #2
10002580:	f003 0307 	and.w	r3, r3, #7
10002584:	005b      	lsls	r3, r3, #1
10002586:	fa02 f303 	lsl.w	r3, r2, r3
1000258a:	e00a      	b.n	100025a2 <HAL_ADC_ConfigChannel+0x126>
1000258c:	683b      	ldr	r3, [r7, #0]
1000258e:	695a      	ldr	r2, [r3, #20]
10002590:	687b      	ldr	r3, [r7, #4]
10002592:	681b      	ldr	r3, [r3, #0]
10002594:	68db      	ldr	r3, [r3, #12]
10002596:	089b      	lsrs	r3, r3, #2
10002598:	f003 0304 	and.w	r3, r3, #4
1000259c:	005b      	lsls	r3, r3, #1
1000259e:	fa02 f303 	lsl.w	r3, r2, r3
100025a2:	673b      	str	r3, [r7, #112]	; 0x70

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
100025a4:	683b      	ldr	r3, [r7, #0]
100025a6:	691b      	ldr	r3, [r3, #16]
100025a8:	2b04      	cmp	r3, #4
100025aa:	d027      	beq.n	100025fc <HAL_ADC_ConfigChannel+0x180>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
100025ac:	687b      	ldr	r3, [r7, #4]
100025ae:	6818      	ldr	r0, [r3, #0]
100025b0:	683b      	ldr	r3, [r7, #0]
100025b2:	6919      	ldr	r1, [r3, #16]
100025b4:	683b      	ldr	r3, [r7, #0]
100025b6:	681a      	ldr	r2, [r3, #0]
100025b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
100025ba:	f7ff fa91 	bl	10001ae0 <LL_ADC_SetOffset>

        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
        /* Set ADC selected offset signed saturation */
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber, (pConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
100025be:	687b      	ldr	r3, [r7, #4]
100025c0:	6818      	ldr	r0, [r3, #0]
100025c2:	683b      	ldr	r3, [r7, #0]
100025c4:	6919      	ldr	r1, [r3, #16]
100025c6:	683b      	ldr	r3, [r7, #0]
100025c8:	7e5b      	ldrb	r3, [r3, #25]
100025ca:	2b01      	cmp	r3, #1
100025cc:	d102      	bne.n	100025d4 <HAL_ADC_ConfigChannel+0x158>
100025ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
100025d2:	e000      	b.n	100025d6 <HAL_ADC_ConfigChannel+0x15a>
100025d4:	2300      	movs	r3, #0
100025d6:	461a      	mov	r2, r3
100025d8:	f7ff fabb 	bl	10001b52 <LL_ADC_SetOffsetSignedSaturation>

        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetRightShift));
        /* Set ADC selected offset right shift */
        LL_ADC_SetDataRightShift(hadc->Instance, pConfig->OffsetNumber, (pConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
100025dc:	687b      	ldr	r3, [r7, #4]
100025de:	6818      	ldr	r0, [r3, #0]
100025e0:	683b      	ldr	r3, [r7, #0]
100025e2:	6919      	ldr	r1, [r3, #16]
100025e4:	683b      	ldr	r3, [r7, #0]
100025e6:	7e1b      	ldrb	r3, [r3, #24]
100025e8:	2b01      	cmp	r3, #1
100025ea:	d102      	bne.n	100025f2 <HAL_ADC_ConfigChannel+0x176>
100025ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
100025f0:	e000      	b.n	100025f4 <HAL_ADC_ConfigChannel+0x178>
100025f2:	2300      	movs	r3, #0
100025f4:	461a      	mov	r2, r3
100025f6:	f7ff fa93 	bl	10001b20 <LL_ADC_SetDataRightShift>
100025fa:	e047      	b.n	1000268c <HAL_ADC_ConfigChannel+0x210>
      else
      {
         /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
           If this is the case, offset OFRx is disabled since
           pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(pConfig->Channel))
100025fc:	687b      	ldr	r3, [r7, #4]
100025fe:	681b      	ldr	r3, [r3, #0]
10002600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10002602:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
10002606:	683b      	ldr	r3, [r7, #0]
10002608:	681b      	ldr	r3, [r3, #0]
1000260a:	069b      	lsls	r3, r3, #26
1000260c:	429a      	cmp	r2, r3
1000260e:	d107      	bne.n	10002620 <HAL_ADC_ConfigChannel+0x1a4>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
10002610:	687b      	ldr	r3, [r7, #4]
10002612:	681b      	ldr	r3, [r3, #0]
10002614:	6e1a      	ldr	r2, [r3, #96]	; 0x60
10002616:	687b      	ldr	r3, [r7, #4]
10002618:	681b      	ldr	r3, [r3, #0]
1000261a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
1000261e:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(pConfig->Channel))
10002620:	687b      	ldr	r3, [r7, #4]
10002622:	681b      	ldr	r3, [r3, #0]
10002624:	6e5b      	ldr	r3, [r3, #100]	; 0x64
10002626:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
1000262a:	683b      	ldr	r3, [r7, #0]
1000262c:	681b      	ldr	r3, [r3, #0]
1000262e:	069b      	lsls	r3, r3, #26
10002630:	429a      	cmp	r2, r3
10002632:	d107      	bne.n	10002644 <HAL_ADC_ConfigChannel+0x1c8>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
10002634:	687b      	ldr	r3, [r7, #4]
10002636:	681b      	ldr	r3, [r3, #0]
10002638:	6e5a      	ldr	r2, [r3, #100]	; 0x64
1000263a:	687b      	ldr	r3, [r7, #4]
1000263c:	681b      	ldr	r3, [r3, #0]
1000263e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
10002642:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(pConfig->Channel))
10002644:	687b      	ldr	r3, [r7, #4]
10002646:	681b      	ldr	r3, [r3, #0]
10002648:	6e9b      	ldr	r3, [r3, #104]	; 0x68
1000264a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
1000264e:	683b      	ldr	r3, [r7, #0]
10002650:	681b      	ldr	r3, [r3, #0]
10002652:	069b      	lsls	r3, r3, #26
10002654:	429a      	cmp	r2, r3
10002656:	d107      	bne.n	10002668 <HAL_ADC_ConfigChannel+0x1ec>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
10002658:	687b      	ldr	r3, [r7, #4]
1000265a:	681b      	ldr	r3, [r3, #0]
1000265c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
1000265e:	687b      	ldr	r3, [r7, #4]
10002660:	681b      	ldr	r3, [r3, #0]
10002662:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
10002666:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(pConfig->Channel))
10002668:	687b      	ldr	r3, [r7, #4]
1000266a:	681b      	ldr	r3, [r3, #0]
1000266c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
1000266e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
10002672:	683b      	ldr	r3, [r7, #0]
10002674:	681b      	ldr	r3, [r3, #0]
10002676:	069b      	lsls	r3, r3, #26
10002678:	429a      	cmp	r2, r3
1000267a:	d107      	bne.n	1000268c <HAL_ADC_ConfigChannel+0x210>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
1000267c:	687b      	ldr	r3, [r7, #4]
1000267e:	681b      	ldr	r3, [r3, #0]
10002680:	6eda      	ldr	r2, [r3, #108]	; 0x6c
10002682:	687b      	ldr	r3, [r7, #4]
10002684:	681b      	ldr	r3, [r3, #0]
10002686:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
1000268a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor/VddCore        */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
1000268c:	687b      	ldr	r3, [r7, #4]
1000268e:	681b      	ldr	r3, [r3, #0]
10002690:	4618      	mov	r0, r3
10002692:	f7ff fb99 	bl	10001dc8 <LL_ADC_IsEnabled>
10002696:	4603      	mov	r3, r0
10002698:	2b00      	cmp	r3, #0
1000269a:	f040 81d3 	bne.w	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
1000269e:	687b      	ldr	r3, [r7, #4]
100026a0:	6818      	ldr	r0, [r3, #0]
100026a2:	683b      	ldr	r3, [r7, #0]
100026a4:	6819      	ldr	r1, [r3, #0]
100026a6:	683b      	ldr	r3, [r7, #0]
100026a8:	68db      	ldr	r3, [r3, #12]
100026aa:	461a      	mov	r2, r3
100026ac:	f7ff fad6 	bl	10001c5c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
100026b0:	683b      	ldr	r3, [r7, #0]
100026b2:	68db      	ldr	r3, [r3, #12]
100026b4:	4a12      	ldr	r2, [pc, #72]	; (10002700 <HAL_ADC_ConfigChannel+0x284>)
100026b6:	4293      	cmp	r3, r2
100026b8:	f040 8130 	bne.w	1000291c <HAL_ADC_ConfigChannel+0x4a0>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
100026bc:	687b      	ldr	r3, [r7, #4]
100026be:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) + 1UL) & 0x1FUL)),
100026c0:	683b      	ldr	r3, [r7, #0]
100026c2:	681b      	ldr	r3, [r3, #0]
100026c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
100026c8:	2b00      	cmp	r3, #0
100026ca:	d10b      	bne.n	100026e4 <HAL_ADC_ConfigChannel+0x268>
100026cc:	683b      	ldr	r3, [r7, #0]
100026ce:	681b      	ldr	r3, [r3, #0]
100026d0:	0e9b      	lsrs	r3, r3, #26
100026d2:	3301      	adds	r3, #1
100026d4:	f003 031f 	and.w	r3, r3, #31
100026d8:	2b09      	cmp	r3, #9
100026da:	bf94      	ite	ls
100026dc:	2301      	movls	r3, #1
100026de:	2300      	movhi	r3, #0
100026e0:	b2db      	uxtb	r3, r3
100026e2:	e01b      	b.n	1000271c <HAL_ADC_ConfigChannel+0x2a0>
100026e4:	683b      	ldr	r3, [r7, #0]
100026e6:	681b      	ldr	r3, [r3, #0]
100026e8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
100026ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
100026ec:	fa93 f3a3 	rbit	r3, r3
100026f0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
100026f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
100026f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
100026f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
100026f8:	2b00      	cmp	r3, #0
100026fa:	d103      	bne.n	10002704 <HAL_ADC_ConfigChannel+0x288>
    return 32U;
100026fc:	2320      	movs	r3, #32
100026fe:	e005      	b.n	1000270c <HAL_ADC_ConfigChannel+0x290>
10002700:	47ff0000 	.word	0x47ff0000
  return __builtin_clz(value);
10002704:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
10002706:	fab3 f383 	clz	r3, r3
1000270a:	b2db      	uxtb	r3, r3
1000270c:	3301      	adds	r3, #1
1000270e:	f003 031f 	and.w	r3, r3, #31
10002712:	2b09      	cmp	r3, #9
10002714:	bf94      	ite	ls
10002716:	2301      	movls	r3, #1
10002718:	2300      	movhi	r3, #0
1000271a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
1000271c:	2b00      	cmp	r3, #0
1000271e:	d079      	beq.n	10002814 <HAL_ADC_ConfigChannel+0x398>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) + 1UL) & 0x1FUL)),
10002720:	683b      	ldr	r3, [r7, #0]
10002722:	681b      	ldr	r3, [r3, #0]
10002724:	f3c3 0313 	ubfx	r3, r3, #0, #20
10002728:	2b00      	cmp	r3, #0
1000272a:	d107      	bne.n	1000273c <HAL_ADC_ConfigChannel+0x2c0>
1000272c:	683b      	ldr	r3, [r7, #0]
1000272e:	681b      	ldr	r3, [r3, #0]
10002730:	0e9b      	lsrs	r3, r3, #26
10002732:	3301      	adds	r3, #1
10002734:	069b      	lsls	r3, r3, #26
10002736:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
1000273a:	e015      	b.n	10002768 <HAL_ADC_ConfigChannel+0x2ec>
1000273c:	683b      	ldr	r3, [r7, #0]
1000273e:	681b      	ldr	r3, [r3, #0]
10002740:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
10002742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
10002744:	fa93 f3a3 	rbit	r3, r3
10002748:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
1000274a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
1000274c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
1000274e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
10002750:	2b00      	cmp	r3, #0
10002752:	d101      	bne.n	10002758 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
10002754:	2320      	movs	r3, #32
10002756:	e003      	b.n	10002760 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
10002758:	6d3b      	ldr	r3, [r7, #80]	; 0x50
1000275a:	fab3 f383 	clz	r3, r3
1000275e:	b2db      	uxtb	r3, r3
10002760:	3301      	adds	r3, #1
10002762:	069b      	lsls	r3, r3, #26
10002764:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
10002768:	683b      	ldr	r3, [r7, #0]
1000276a:	681b      	ldr	r3, [r3, #0]
1000276c:	f3c3 0313 	ubfx	r3, r3, #0, #20
10002770:	2b00      	cmp	r3, #0
10002772:	d109      	bne.n	10002788 <HAL_ADC_ConfigChannel+0x30c>
10002774:	683b      	ldr	r3, [r7, #0]
10002776:	681b      	ldr	r3, [r3, #0]
10002778:	0e9b      	lsrs	r3, r3, #26
1000277a:	3301      	adds	r3, #1
1000277c:	f003 031f 	and.w	r3, r3, #31
10002780:	2101      	movs	r1, #1
10002782:	fa01 f303 	lsl.w	r3, r1, r3
10002786:	e017      	b.n	100027b8 <HAL_ADC_ConfigChannel+0x33c>
10002788:	683b      	ldr	r3, [r7, #0]
1000278a:	681b      	ldr	r3, [r3, #0]
1000278c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1000278e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
10002790:	fa93 f3a3 	rbit	r3, r3
10002794:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
10002796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
10002798:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
1000279a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000279c:	2b00      	cmp	r3, #0
1000279e:	d101      	bne.n	100027a4 <HAL_ADC_ConfigChannel+0x328>
    return 32U;
100027a0:	2320      	movs	r3, #32
100027a2:	e003      	b.n	100027ac <HAL_ADC_ConfigChannel+0x330>
  return __builtin_clz(value);
100027a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
100027a6:	fab3 f383 	clz	r3, r3
100027aa:	b2db      	uxtb	r3, r3
100027ac:	3301      	adds	r3, #1
100027ae:	f003 031f 	and.w	r3, r3, #31
100027b2:	2101      	movs	r1, #1
100027b4:	fa01 f303 	lsl.w	r3, r1, r3
100027b8:	ea42 0103 	orr.w	r1, r2, r3
100027bc:	683b      	ldr	r3, [r7, #0]
100027be:	681b      	ldr	r3, [r3, #0]
100027c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
100027c4:	2b00      	cmp	r3, #0
100027c6:	d10a      	bne.n	100027de <HAL_ADC_ConfigChannel+0x362>
100027c8:	683b      	ldr	r3, [r7, #0]
100027ca:	681b      	ldr	r3, [r3, #0]
100027cc:	0e9b      	lsrs	r3, r3, #26
100027ce:	3301      	adds	r3, #1
100027d0:	f003 021f 	and.w	r2, r3, #31
100027d4:	4613      	mov	r3, r2
100027d6:	005b      	lsls	r3, r3, #1
100027d8:	4413      	add	r3, r2
100027da:	051b      	lsls	r3, r3, #20
100027dc:	e018      	b.n	10002810 <HAL_ADC_ConfigChannel+0x394>
100027de:	683b      	ldr	r3, [r7, #0]
100027e0:	681b      	ldr	r3, [r3, #0]
100027e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
100027e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100027e6:	fa93 f3a3 	rbit	r3, r3
100027ea:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
100027ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100027ee:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
100027f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
100027f2:	2b00      	cmp	r3, #0
100027f4:	d101      	bne.n	100027fa <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
100027f6:	2320      	movs	r3, #32
100027f8:	e003      	b.n	10002802 <HAL_ADC_ConfigChannel+0x386>
  return __builtin_clz(value);
100027fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
100027fc:	fab3 f383 	clz	r3, r3
10002800:	b2db      	uxtb	r3, r3
10002802:	3301      	adds	r3, #1
10002804:	f003 021f 	and.w	r2, r3, #31
10002808:	4613      	mov	r3, r2
1000280a:	005b      	lsls	r3, r3, #1
1000280c:	4413      	add	r3, r2
1000280e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
10002810:	430b      	orrs	r3, r1
10002812:	e07e      	b.n	10002912 <HAL_ADC_ConfigChannel+0x496>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) + 1UL) & 0x1FUL)),
10002814:	683b      	ldr	r3, [r7, #0]
10002816:	681b      	ldr	r3, [r3, #0]
10002818:	f3c3 0313 	ubfx	r3, r3, #0, #20
1000281c:	2b00      	cmp	r3, #0
1000281e:	d107      	bne.n	10002830 <HAL_ADC_ConfigChannel+0x3b4>
10002820:	683b      	ldr	r3, [r7, #0]
10002822:	681b      	ldr	r3, [r3, #0]
10002824:	0e9b      	lsrs	r3, r3, #26
10002826:	3301      	adds	r3, #1
10002828:	069b      	lsls	r3, r3, #26
1000282a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
1000282e:	e015      	b.n	1000285c <HAL_ADC_ConfigChannel+0x3e0>
10002830:	683b      	ldr	r3, [r7, #0]
10002832:	681b      	ldr	r3, [r3, #0]
10002834:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
10002836:	6abb      	ldr	r3, [r7, #40]	; 0x28
10002838:	fa93 f3a3 	rbit	r3, r3
1000283c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
1000283e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10002840:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
10002842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10002844:	2b00      	cmp	r3, #0
10002846:	d101      	bne.n	1000284c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
10002848:	2320      	movs	r3, #32
1000284a:	e003      	b.n	10002854 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
1000284c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000284e:	fab3 f383 	clz	r3, r3
10002852:	b2db      	uxtb	r3, r3
10002854:	3301      	adds	r3, #1
10002856:	069b      	lsls	r3, r3, #26
10002858:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
1000285c:	683b      	ldr	r3, [r7, #0]
1000285e:	681b      	ldr	r3, [r3, #0]
10002860:	f3c3 0313 	ubfx	r3, r3, #0, #20
10002864:	2b00      	cmp	r3, #0
10002866:	d109      	bne.n	1000287c <HAL_ADC_ConfigChannel+0x400>
10002868:	683b      	ldr	r3, [r7, #0]
1000286a:	681b      	ldr	r3, [r3, #0]
1000286c:	0e9b      	lsrs	r3, r3, #26
1000286e:	3301      	adds	r3, #1
10002870:	f003 031f 	and.w	r3, r3, #31
10002874:	2101      	movs	r1, #1
10002876:	fa01 f303 	lsl.w	r3, r1, r3
1000287a:	e017      	b.n	100028ac <HAL_ADC_ConfigChannel+0x430>
1000287c:	683b      	ldr	r3, [r7, #0]
1000287e:	681b      	ldr	r3, [r3, #0]
10002880:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
10002882:	69fb      	ldr	r3, [r7, #28]
10002884:	fa93 f3a3 	rbit	r3, r3
10002888:	61bb      	str	r3, [r7, #24]
  return result;
1000288a:	69bb      	ldr	r3, [r7, #24]
1000288c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
1000288e:	6a3b      	ldr	r3, [r7, #32]
10002890:	2b00      	cmp	r3, #0
10002892:	d101      	bne.n	10002898 <HAL_ADC_ConfigChannel+0x41c>
    return 32U;
10002894:	2320      	movs	r3, #32
10002896:	e003      	b.n	100028a0 <HAL_ADC_ConfigChannel+0x424>
  return __builtin_clz(value);
10002898:	6a3b      	ldr	r3, [r7, #32]
1000289a:	fab3 f383 	clz	r3, r3
1000289e:	b2db      	uxtb	r3, r3
100028a0:	3301      	adds	r3, #1
100028a2:	f003 031f 	and.w	r3, r3, #31
100028a6:	2101      	movs	r1, #1
100028a8:	fa01 f303 	lsl.w	r3, r1, r3
100028ac:	ea42 0103 	orr.w	r1, r2, r3
100028b0:	683b      	ldr	r3, [r7, #0]
100028b2:	681b      	ldr	r3, [r3, #0]
100028b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
100028b8:	2b00      	cmp	r3, #0
100028ba:	d10d      	bne.n	100028d8 <HAL_ADC_ConfigChannel+0x45c>
100028bc:	683b      	ldr	r3, [r7, #0]
100028be:	681b      	ldr	r3, [r3, #0]
100028c0:	0e9b      	lsrs	r3, r3, #26
100028c2:	3301      	adds	r3, #1
100028c4:	f003 021f 	and.w	r2, r3, #31
100028c8:	4613      	mov	r3, r2
100028ca:	005b      	lsls	r3, r3, #1
100028cc:	4413      	add	r3, r2
100028ce:	3b1e      	subs	r3, #30
100028d0:	051b      	lsls	r3, r3, #20
100028d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
100028d6:	e01b      	b.n	10002910 <HAL_ADC_ConfigChannel+0x494>
100028d8:	683b      	ldr	r3, [r7, #0]
100028da:	681b      	ldr	r3, [r3, #0]
100028dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
100028de:	693b      	ldr	r3, [r7, #16]
100028e0:	fa93 f3a3 	rbit	r3, r3
100028e4:	60fb      	str	r3, [r7, #12]
  return result;
100028e6:	68fb      	ldr	r3, [r7, #12]
100028e8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
100028ea:	697b      	ldr	r3, [r7, #20]
100028ec:	2b00      	cmp	r3, #0
100028ee:	d101      	bne.n	100028f4 <HAL_ADC_ConfigChannel+0x478>
    return 32U;
100028f0:	2320      	movs	r3, #32
100028f2:	e003      	b.n	100028fc <HAL_ADC_ConfigChannel+0x480>
  return __builtin_clz(value);
100028f4:	697b      	ldr	r3, [r7, #20]
100028f6:	fab3 f383 	clz	r3, r3
100028fa:	b2db      	uxtb	r3, r3
100028fc:	3301      	adds	r3, #1
100028fe:	f003 021f 	and.w	r2, r3, #31
10002902:	4613      	mov	r3, r2
10002904:	005b      	lsls	r3, r3, #1
10002906:	4413      	add	r3, r2
10002908:	3b1e      	subs	r3, #30
1000290a:	051b      	lsls	r3, r3, #20
1000290c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
10002910:	430b      	orrs	r3, r1
10002912:	683a      	ldr	r2, [r7, #0]
10002914:	6892      	ldr	r2, [r2, #8]
10002916:	4619      	mov	r1, r3
10002918:	f7ff f975 	bl	10001c06 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
1000291c:	683b      	ldr	r3, [r7, #0]
1000291e:	681b      	ldr	r3, [r3, #0]
10002920:	2b00      	cmp	r3, #0
10002922:	f280 808f 	bge.w	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
10002926:	484c      	ldr	r0, [pc, #304]	; (10002a58 <HAL_ADC_ConfigChannel+0x5dc>)
10002928:	f7ff f8cc 	bl	10001ac4 <LL_ADC_GetCommonPathInternalCh>
1000292c:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
1000292e:	484b      	ldr	r0, [pc, #300]	; (10002a5c <HAL_ADC_ConfigChannel+0x5e0>)
10002930:	f7ff fa4a 	bl	10001dc8 <LL_ADC_IsEnabled>
10002934:	4604      	mov	r4, r0
10002936:	484a      	ldr	r0, [pc, #296]	; (10002a60 <HAL_ADC_ConfigChannel+0x5e4>)
10002938:	f7ff fa46 	bl	10001dc8 <LL_ADC_IsEnabled>
1000293c:	4603      	mov	r3, r0
1000293e:	4323      	orrs	r3, r4
10002940:	2b00      	cmp	r3, #0
10002942:	d16c      	bne.n	10002a1e <HAL_ADC_ConfigChannel+0x5a2>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
10002944:	683b      	ldr	r3, [r7, #0]
10002946:	681b      	ldr	r3, [r3, #0]
10002948:	4a46      	ldr	r2, [pc, #280]	; (10002a64 <HAL_ADC_ConfigChannel+0x5e8>)
1000294a:	4293      	cmp	r3, r2
1000294c:	d122      	bne.n	10002994 <HAL_ADC_ConfigChannel+0x518>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
1000294e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
10002950:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
10002954:	2b00      	cmp	r3, #0
10002956:	d11d      	bne.n	10002994 <HAL_ADC_ConfigChannel+0x518>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
10002958:	687b      	ldr	r3, [r7, #4]
1000295a:	681b      	ldr	r3, [r3, #0]
1000295c:	4a40      	ldr	r2, [pc, #256]	; (10002a60 <HAL_ADC_ConfigChannel+0x5e4>)
1000295e:	4293      	cmp	r3, r2
10002960:	d170      	bne.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
10002962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
10002964:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
10002968:	4619      	mov	r1, r3
1000296a:	483b      	ldr	r0, [pc, #236]	; (10002a58 <HAL_ADC_ConfigChannel+0x5dc>)
1000296c:	f7ff f888 	bl	10001a80 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
10002970:	4b3d      	ldr	r3, [pc, #244]	; (10002a68 <HAL_ADC_ConfigChannel+0x5ec>)
10002972:	681b      	ldr	r3, [r3, #0]
10002974:	099b      	lsrs	r3, r3, #6
10002976:	4a3d      	ldr	r2, [pc, #244]	; (10002a6c <HAL_ADC_ConfigChannel+0x5f0>)
10002978:	fba2 2303 	umull	r2, r3, r2, r3
1000297c:	099b      	lsrs	r3, r3, #6
1000297e:	3301      	adds	r3, #1
10002980:	005b      	lsls	r3, r3, #1
10002982:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
10002984:	e002      	b.n	1000298c <HAL_ADC_ConfigChannel+0x510>
              {
                wait_loop_index--;
10002986:	68bb      	ldr	r3, [r7, #8]
10002988:	3b01      	subs	r3, #1
1000298a:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
1000298c:	68bb      	ldr	r3, [r7, #8]
1000298e:	2b00      	cmp	r3, #0
10002990:	d1f9      	bne.n	10002986 <HAL_ADC_ConfigChannel+0x50a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
10002992:	e057      	b.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
10002994:	683b      	ldr	r3, [r7, #0]
10002996:	681b      	ldr	r3, [r3, #0]
10002998:	4a35      	ldr	r2, [pc, #212]	; (10002a70 <HAL_ADC_ConfigChannel+0x5f4>)
1000299a:	4293      	cmp	r3, r2
1000299c:	d111      	bne.n	100029c2 <HAL_ADC_ConfigChannel+0x546>
1000299e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
100029a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
100029a4:	2b00      	cmp	r3, #0
100029a6:	d10c      	bne.n	100029c2 <HAL_ADC_ConfigChannel+0x546>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
100029a8:	687b      	ldr	r3, [r7, #4]
100029aa:	681b      	ldr	r3, [r3, #0]
100029ac:	4a2c      	ldr	r2, [pc, #176]	; (10002a60 <HAL_ADC_ConfigChannel+0x5e4>)
100029ae:	4293      	cmp	r3, r2
100029b0:	d148      	bne.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
100029b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
100029b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
100029b8:	4619      	mov	r1, r3
100029ba:	4827      	ldr	r0, [pc, #156]	; (10002a58 <HAL_ADC_ConfigChannel+0x5dc>)
100029bc:	f7ff f860 	bl	10001a80 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
100029c0:	e040      	b.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
100029c2:	683b      	ldr	r3, [r7, #0]
100029c4:	681b      	ldr	r3, [r3, #0]
100029c6:	4a2b      	ldr	r2, [pc, #172]	; (10002a74 <HAL_ADC_ConfigChannel+0x5f8>)
100029c8:	4293      	cmp	r3, r2
100029ca:	d111      	bne.n	100029f0 <HAL_ADC_ConfigChannel+0x574>
100029cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
100029ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
100029d2:	2b00      	cmp	r3, #0
100029d4:	d10c      	bne.n	100029f0 <HAL_ADC_ConfigChannel+0x574>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
100029d6:	687b      	ldr	r3, [r7, #4]
100029d8:	681b      	ldr	r3, [r3, #0]
100029da:	4a21      	ldr	r2, [pc, #132]	; (10002a60 <HAL_ADC_ConfigChannel+0x5e4>)
100029dc:	4293      	cmp	r3, r2
100029de:	d131      	bne.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
100029e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
100029e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
100029e6:	4619      	mov	r1, r3
100029e8:	481b      	ldr	r0, [pc, #108]	; (10002a58 <HAL_ADC_ConfigChannel+0x5dc>)
100029ea:	f7ff f849 	bl	10001a80 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_VREFINT_INSTANCE(hadc))
100029ee:	e029      	b.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VDDCORE) == 0UL))
100029f0:	683b      	ldr	r3, [r7, #0]
100029f2:	681b      	ldr	r3, [r3, #0]
100029f4:	4a20      	ldr	r2, [pc, #128]	; (10002a78 <HAL_ADC_ConfigChannel+0x5fc>)
100029f6:	4293      	cmp	r3, r2
100029f8:	d124      	bne.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
100029fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
100029fc:	f003 0301 	and.w	r3, r3, #1
10002a00:	2b00      	cmp	r3, #0
10002a02:	d11f      	bne.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
          {
            if (ADC_VDDCORE_INSTANCE(hadc))
10002a04:	687b      	ldr	r3, [r7, #4]
10002a06:	681b      	ldr	r3, [r3, #0]
10002a08:	4a15      	ldr	r2, [pc, #84]	; (10002a60 <HAL_ADC_ConfigChannel+0x5e4>)
10002a0a:	4293      	cmp	r3, r2
10002a0c:	d11a      	bne.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VDDCORE | tmp_config_internal_channel);
10002a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
10002a10:	f043 0301 	orr.w	r3, r3, #1
10002a14:	4619      	mov	r1, r3
10002a16:	4810      	ldr	r0, [pc, #64]	; (10002a58 <HAL_ADC_ConfigChannel+0x5dc>)
10002a18:	f7ff f832 	bl	10001a80 <LL_ADC_SetCommonPathInternalCh>
10002a1c:	e012      	b.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
10002a1e:	687b      	ldr	r3, [r7, #4]
10002a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002a22:	f043 0220 	orr.w	r2, r3, #32
10002a26:	687b      	ldr	r3, [r7, #4]
10002a28:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
10002a2a:	2301      	movs	r3, #1
10002a2c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
10002a30:	e008      	b.n	10002a44 <HAL_ADC_ConfigChannel+0x5c8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
10002a32:	687b      	ldr	r3, [r7, #4]
10002a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002a36:	f043 0220 	orr.w	r2, r3, #32
10002a3a:	687b      	ldr	r3, [r7, #4]
10002a3c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
10002a3e:	2301      	movs	r3, #1
10002a40:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  __HAL_UNLOCK(hadc);
10002a44:	687b      	ldr	r3, [r7, #4]
10002a46:	2200      	movs	r2, #0
10002a48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return tmp_hal_status;
10002a4c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
10002a50:	4618      	mov	r0, r3
10002a52:	3784      	adds	r7, #132	; 0x84
10002a54:	46bd      	mov	sp, r7
10002a56:	bd90      	pop	{r4, r7, pc}
10002a58:	48003300 	.word	0x48003300
10002a5c:	48003000 	.word	0x48003000
10002a60:	48003100 	.word	0x48003100
10002a64:	b2601000 	.word	0xb2601000
10002a68:	10020000 	.word	0x10020000
10002a6c:	053e2d63 	.word	0x053e2d63
10002a70:	bef08000 	.word	0xbef08000
10002a74:	b6902000 	.word	0xb6902000
10002a78:	bac04000 	.word	0xbac04000

10002a7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
10002a7c:	b580      	push	{r7, lr}
10002a7e:	b084      	sub	sp, #16
10002a80:	af00      	add	r7, sp, #0
10002a82:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
10002a84:	687b      	ldr	r3, [r7, #4]
10002a86:	681b      	ldr	r3, [r3, #0]
10002a88:	4618      	mov	r0, r3
10002a8a:	f7ff f99d 	bl	10001dc8 <LL_ADC_IsEnabled>
10002a8e:	4603      	mov	r3, r0
10002a90:	2b00      	cmp	r3, #0
10002a92:	d161      	bne.n	10002b58 <ADC_Enable+0xdc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
10002a94:	687b      	ldr	r3, [r7, #4]
10002a96:	681b      	ldr	r3, [r3, #0]
10002a98:	689a      	ldr	r2, [r3, #8]
10002a9a:	4b32      	ldr	r3, [pc, #200]	; (10002b64 <ADC_Enable+0xe8>)
10002a9c:	4013      	ands	r3, r2
10002a9e:	2b00      	cmp	r3, #0
10002aa0:	d00d      	beq.n	10002abe <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
10002aa2:	687b      	ldr	r3, [r7, #4]
10002aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002aa6:	f043 0210 	orr.w	r2, r3, #16
10002aaa:	687b      	ldr	r3, [r7, #4]
10002aac:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
10002aae:	687b      	ldr	r3, [r7, #4]
10002ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10002ab2:	f043 0201 	orr.w	r2, r3, #1
10002ab6:	687b      	ldr	r3, [r7, #4]
10002ab8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
10002aba:	2301      	movs	r3, #1
10002abc:	e04d      	b.n	10002b5a <ADC_Enable+0xde>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
10002abe:	687b      	ldr	r3, [r7, #4]
10002ac0:	681b      	ldr	r3, [r3, #0]
10002ac2:	4618      	mov	r0, r3
10002ac4:	f7ff f958 	bl	10001d78 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
10002ac8:	f7fe ff48 	bl	1000195c <HAL_GetTick>
10002acc:	60f8      	str	r0, [r7, #12]

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
10002ace:	4826      	ldr	r0, [pc, #152]	; (10002b68 <ADC_Enable+0xec>)
10002ad0:	f7ff f8e8 	bl	10001ca4 <LL_ADC_GetMultimode>
10002ad4:	60b8      	str	r0, [r7, #8]
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
10002ad6:	687b      	ldr	r3, [r7, #4]
10002ad8:	681b      	ldr	r3, [r3, #0]
10002ada:	4a24      	ldr	r2, [pc, #144]	; (10002b6c <ADC_Enable+0xf0>)
10002adc:	4293      	cmp	r3, r2
10002ade:	d002      	beq.n	10002ae6 <ADC_Enable+0x6a>
10002ae0:	687b      	ldr	r3, [r7, #4]
10002ae2:	681b      	ldr	r3, [r3, #0]
10002ae4:	e000      	b.n	10002ae8 <ADC_Enable+0x6c>
10002ae6:	4b22      	ldr	r3, [pc, #136]	; (10002b70 <ADC_Enable+0xf4>)
10002ae8:	687a      	ldr	r2, [r7, #4]
10002aea:	6812      	ldr	r2, [r2, #0]
10002aec:	4293      	cmp	r3, r2
10002aee:	d02c      	beq.n	10002b4a <ADC_Enable+0xce>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
10002af0:	68bb      	ldr	r3, [r7, #8]
10002af2:	2b00      	cmp	r3, #0
10002af4:	d130      	bne.n	10002b58 <ADC_Enable+0xdc>
       )
    {
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
10002af6:	e028      	b.n	10002b4a <ADC_Enable+0xce>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
10002af8:	687b      	ldr	r3, [r7, #4]
10002afa:	681b      	ldr	r3, [r3, #0]
10002afc:	4618      	mov	r0, r3
10002afe:	f7ff f963 	bl	10001dc8 <LL_ADC_IsEnabled>
10002b02:	4603      	mov	r3, r0
10002b04:	2b00      	cmp	r3, #0
10002b06:	d104      	bne.n	10002b12 <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
10002b08:	687b      	ldr	r3, [r7, #4]
10002b0a:	681b      	ldr	r3, [r3, #0]
10002b0c:	4618      	mov	r0, r3
10002b0e:	f7ff f933 	bl	10001d78 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
10002b12:	f7fe ff23 	bl	1000195c <HAL_GetTick>
10002b16:	4602      	mov	r2, r0
10002b18:	68fb      	ldr	r3, [r7, #12]
10002b1a:	1ad3      	subs	r3, r2, r3
10002b1c:	2b02      	cmp	r3, #2
10002b1e:	d914      	bls.n	10002b4a <ADC_Enable+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
10002b20:	687b      	ldr	r3, [r7, #4]
10002b22:	681b      	ldr	r3, [r3, #0]
10002b24:	681b      	ldr	r3, [r3, #0]
10002b26:	f003 0301 	and.w	r3, r3, #1
10002b2a:	2b01      	cmp	r3, #1
10002b2c:	d00d      	beq.n	10002b4a <ADC_Enable+0xce>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
10002b2e:	687b      	ldr	r3, [r7, #4]
10002b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002b32:	f043 0210 	orr.w	r2, r3, #16
10002b36:	687b      	ldr	r3, [r7, #4]
10002b38:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
10002b3a:	687b      	ldr	r3, [r7, #4]
10002b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10002b3e:	f043 0201 	orr.w	r2, r3, #1
10002b42:	687b      	ldr	r3, [r7, #4]
10002b44:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
10002b46:	2301      	movs	r3, #1
10002b48:	e007      	b.n	10002b5a <ADC_Enable+0xde>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
10002b4a:	687b      	ldr	r3, [r7, #4]
10002b4c:	681b      	ldr	r3, [r3, #0]
10002b4e:	681b      	ldr	r3, [r3, #0]
10002b50:	f003 0301 	and.w	r3, r3, #1
10002b54:	2b01      	cmp	r3, #1
10002b56:	d1cf      	bne.n	10002af8 <ADC_Enable+0x7c>
    }
#endif
  }

  /* Return HAL status */
  return HAL_OK;
10002b58:	2300      	movs	r3, #0
}
10002b5a:	4618      	mov	r0, r3
10002b5c:	3710      	adds	r7, #16
10002b5e:	46bd      	mov	sp, r7
10002b60:	bd80      	pop	{r7, pc}
10002b62:	bf00      	nop
10002b64:	8000003f 	.word	0x8000003f
10002b68:	48003300 	.word	0x48003300
10002b6c:	48003100 	.word	0x48003100
10002b70:	48003000 	.word	0x48003000

10002b74 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
10002b74:	b580      	push	{r7, lr}
10002b76:	b084      	sub	sp, #16
10002b78:	af00      	add	r7, sp, #0
10002b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
10002b7c:	687b      	ldr	r3, [r7, #4]
10002b7e:	681b      	ldr	r3, [r3, #0]
10002b80:	4618      	mov	r0, r3
10002b82:	f7ff f934 	bl	10001dee <LL_ADC_IsDisableOngoing>
10002b86:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
10002b88:	687b      	ldr	r3, [r7, #4]
10002b8a:	681b      	ldr	r3, [r3, #0]
10002b8c:	4618      	mov	r0, r3
10002b8e:	f7ff f91b 	bl	10001dc8 <LL_ADC_IsEnabled>
10002b92:	4603      	mov	r3, r0
10002b94:	2b00      	cmp	r3, #0
10002b96:	d047      	beq.n	10002c28 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
10002b98:	68fb      	ldr	r3, [r7, #12]
10002b9a:	2b00      	cmp	r3, #0
10002b9c:	d144      	bne.n	10002c28 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
10002b9e:	687b      	ldr	r3, [r7, #4]
10002ba0:	681b      	ldr	r3, [r3, #0]
10002ba2:	689b      	ldr	r3, [r3, #8]
10002ba4:	f003 030d 	and.w	r3, r3, #13
10002ba8:	2b01      	cmp	r3, #1
10002baa:	d10c      	bne.n	10002bc6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
10002bac:	687b      	ldr	r3, [r7, #4]
10002bae:	681b      	ldr	r3, [r3, #0]
10002bb0:	4618      	mov	r0, r3
10002bb2:	f7ff f8f5 	bl	10001da0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
10002bb6:	687b      	ldr	r3, [r7, #4]
10002bb8:	681b      	ldr	r3, [r3, #0]
10002bba:	2203      	movs	r2, #3
10002bbc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
10002bbe:	f7fe fecd 	bl	1000195c <HAL_GetTick>
10002bc2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
10002bc4:	e029      	b.n	10002c1a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
10002bc6:	687b      	ldr	r3, [r7, #4]
10002bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002bca:	f043 0210 	orr.w	r2, r3, #16
10002bce:	687b      	ldr	r3, [r7, #4]
10002bd0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
10002bd2:	687b      	ldr	r3, [r7, #4]
10002bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10002bd6:	f043 0201 	orr.w	r2, r3, #1
10002bda:	687b      	ldr	r3, [r7, #4]
10002bdc:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
10002bde:	2301      	movs	r3, #1
10002be0:	e023      	b.n	10002c2a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
10002be2:	f7fe febb 	bl	1000195c <HAL_GetTick>
10002be6:	4602      	mov	r2, r0
10002be8:	68bb      	ldr	r3, [r7, #8]
10002bea:	1ad3      	subs	r3, r2, r3
10002bec:	2b02      	cmp	r3, #2
10002bee:	d914      	bls.n	10002c1a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
10002bf0:	687b      	ldr	r3, [r7, #4]
10002bf2:	681b      	ldr	r3, [r3, #0]
10002bf4:	689b      	ldr	r3, [r3, #8]
10002bf6:	f003 0301 	and.w	r3, r3, #1
10002bfa:	2b00      	cmp	r3, #0
10002bfc:	d00d      	beq.n	10002c1a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
10002bfe:	687b      	ldr	r3, [r7, #4]
10002c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002c02:	f043 0210 	orr.w	r2, r3, #16
10002c06:	687b      	ldr	r3, [r7, #4]
10002c08:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
10002c0a:	687b      	ldr	r3, [r7, #4]
10002c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10002c0e:	f043 0201 	orr.w	r2, r3, #1
10002c12:	687b      	ldr	r3, [r7, #4]
10002c14:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
10002c16:	2301      	movs	r3, #1
10002c18:	e007      	b.n	10002c2a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
10002c1a:	687b      	ldr	r3, [r7, #4]
10002c1c:	681b      	ldr	r3, [r3, #0]
10002c1e:	689b      	ldr	r3, [r3, #8]
10002c20:	f003 0301 	and.w	r3, r3, #1
10002c24:	2b00      	cmp	r3, #0
10002c26:	d1dc      	bne.n	10002be2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
10002c28:	2300      	movs	r3, #0
}
10002c2a:	4618      	mov	r0, r3
10002c2c:	3710      	adds	r7, #16
10002c2e:	46bd      	mov	sp, r7
10002c30:	bd80      	pop	{r7, pc}
	...

10002c34 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef* hadc)
{
10002c34:	b580      	push	{r7, lr}
10002c36:	b084      	sub	sp, #16
10002c38:	af00      	add	r7, sp, #0
10002c3a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
10002c3c:	687b      	ldr	r3, [r7, #4]
10002c3e:	681b      	ldr	r3, [r3, #0]
10002c40:	4a53      	ldr	r2, [pc, #332]	; (10002d90 <ADC_ConfigureBoostMode+0x15c>)
10002c42:	4293      	cmp	r3, r2
10002c44:	d004      	beq.n	10002c50 <ADC_ConfigureBoostMode+0x1c>
10002c46:	687b      	ldr	r3, [r7, #4]
10002c48:	681b      	ldr	r3, [r3, #0]
10002c4a:	4a52      	ldr	r2, [pc, #328]	; (10002d94 <ADC_ConfigureBoostMode+0x160>)
10002c4c:	4293      	cmp	r3, r2
10002c4e:	d124      	bne.n	10002c9a <ADC_ConfigureBoostMode+0x66>
10002c50:	4b51      	ldr	r3, [pc, #324]	; (10002d98 <ADC_ConfigureBoostMode+0x164>)
10002c52:	689b      	ldr	r3, [r3, #8]
10002c54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
10002c58:	2b00      	cmp	r3, #0
10002c5a:	d01e      	beq.n	10002c9a <ADC_ConfigureBoostMode+0x66>
  {
    freq = HAL_RCC_GetHCLK2Freq();
10002c5c:	f002 fae5 	bl	1000522a <HAL_RCC_GetHCLK2Freq>
10002c60:	60f8      	str	r0, [r7, #12]
    switch(hadc->Init.ClockPrescaler)
10002c62:	687b      	ldr	r3, [r7, #4]
10002c64:	685b      	ldr	r3, [r3, #4]
10002c66:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
10002c6a:	d010      	beq.n	10002c8e <ADC_ConfigureBoostMode+0x5a>
10002c6c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
10002c70:	d811      	bhi.n	10002c96 <ADC_ConfigureBoostMode+0x62>
10002c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
10002c76:	d002      	beq.n	10002c7e <ADC_ConfigureBoostMode+0x4a>
10002c78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
10002c7c:	d10b      	bne.n	10002c96 <ADC_ConfigureBoostMode+0x62>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
10002c7e:	687b      	ldr	r3, [r7, #4]
10002c80:	685b      	ldr	r3, [r3, #4]
10002c82:	0c1b      	lsrs	r3, r3, #16
10002c84:	68fa      	ldr	r2, [r7, #12]
10002c86:	fbb2 f3f3 	udiv	r3, r2, r3
10002c8a:	60fb      	str	r3, [r7, #12]
        break;
10002c8c:	e004      	b.n	10002c98 <ADC_ConfigureBoostMode+0x64>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
10002c8e:	68fb      	ldr	r3, [r7, #12]
10002c90:	089b      	lsrs	r3, r3, #2
10002c92:	60fb      	str	r3, [r7, #12]
        break;
10002c94:	e000      	b.n	10002c98 <ADC_ConfigureBoostMode+0x64>
      default:
        break;
10002c96:	bf00      	nop
    switch(hadc->Init.ClockPrescaler)
10002c98:	e062      	b.n	10002d60 <ADC_ConfigureBoostMode+0x12c>
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
10002c9a:	f04f 0008 	mov.w	r0, #8
10002c9e:	f04f 0100 	mov.w	r1, #0
10002ca2:	f004 fe8f 	bl	100079c4 <HAL_RCCEx_GetPeriphCLKFreq>
10002ca6:	60f8      	str	r0, [r7, #12]
    switch(hadc->Init.ClockPrescaler)
10002ca8:	687b      	ldr	r3, [r7, #4]
10002caa:	685b      	ldr	r3, [r3, #4]
10002cac:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
10002cb0:	d051      	beq.n	10002d56 <ADC_ConfigureBoostMode+0x122>
10002cb2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
10002cb6:	d852      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002cb8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
10002cbc:	d047      	beq.n	10002d4e <ADC_ConfigureBoostMode+0x11a>
10002cbe:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
10002cc2:	d84c      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002cc4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
10002cc8:	d03d      	beq.n	10002d46 <ADC_ConfigureBoostMode+0x112>
10002cca:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
10002cce:	d846      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002cd0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
10002cd4:	d033      	beq.n	10002d3e <ADC_ConfigureBoostMode+0x10a>
10002cd6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
10002cda:	d840      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002cdc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
10002ce0:	d029      	beq.n	10002d36 <ADC_ConfigureBoostMode+0x102>
10002ce2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
10002ce6:	d83a      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002ce8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
10002cec:	d01a      	beq.n	10002d24 <ADC_ConfigureBoostMode+0xf0>
10002cee:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
10002cf2:	d834      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002cf4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
10002cf8:	d014      	beq.n	10002d24 <ADC_ConfigureBoostMode+0xf0>
10002cfa:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
10002cfe:	d82e      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002d00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
10002d04:	d00e      	beq.n	10002d24 <ADC_ConfigureBoostMode+0xf0>
10002d06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
10002d0a:	d828      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002d0c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
10002d10:	d008      	beq.n	10002d24 <ADC_ConfigureBoostMode+0xf0>
10002d12:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
10002d16:	d822      	bhi.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
10002d18:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
10002d1c:	d002      	beq.n	10002d24 <ADC_ConfigureBoostMode+0xf0>
10002d1e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
10002d22:	d11c      	bne.n	10002d5e <ADC_ConfigureBoostMode+0x12a>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
10002d24:	687b      	ldr	r3, [r7, #4]
10002d26:	685b      	ldr	r3, [r3, #4]
10002d28:	0c9b      	lsrs	r3, r3, #18
10002d2a:	005b      	lsls	r3, r3, #1
10002d2c:	68fa      	ldr	r2, [r7, #12]
10002d2e:	fbb2 f3f3 	udiv	r3, r2, r3
10002d32:	60fb      	str	r3, [r7, #12]
        break;
10002d34:	e014      	b.n	10002d60 <ADC_ConfigureBoostMode+0x12c>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
10002d36:	68fb      	ldr	r3, [r7, #12]
10002d38:	091b      	lsrs	r3, r3, #4
10002d3a:	60fb      	str	r3, [r7, #12]
      break;
10002d3c:	e010      	b.n	10002d60 <ADC_ConfigureBoostMode+0x12c>
        case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
10002d3e:	68fb      	ldr	r3, [r7, #12]
10002d40:	095b      	lsrs	r3, r3, #5
10002d42:	60fb      	str	r3, [r7, #12]
        break;
10002d44:	e00c      	b.n	10002d60 <ADC_ConfigureBoostMode+0x12c>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
10002d46:	68fb      	ldr	r3, [r7, #12]
10002d48:	099b      	lsrs	r3, r3, #6
10002d4a:	60fb      	str	r3, [r7, #12]
        break;
10002d4c:	e008      	b.n	10002d60 <ADC_ConfigureBoostMode+0x12c>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
10002d4e:	68fb      	ldr	r3, [r7, #12]
10002d50:	09db      	lsrs	r3, r3, #7
10002d52:	60fb      	str	r3, [r7, #12]
        break;
10002d54:	e004      	b.n	10002d60 <ADC_ConfigureBoostMode+0x12c>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
10002d56:	68fb      	ldr	r3, [r7, #12]
10002d58:	0a1b      	lsrs	r3, r3, #8
10002d5a:	60fb      	str	r3, [r7, #12]
        break;
10002d5c:	e000      	b.n	10002d60 <ADC_ConfigureBoostMode+0x12c>
      default:
        break;
10002d5e:	bf00      	nop
    }
  }

  if (freq > 20000000UL)
10002d60:	68fb      	ldr	r3, [r7, #12]
10002d62:	4a0e      	ldr	r2, [pc, #56]	; (10002d9c <ADC_ConfigureBoostMode+0x168>)
10002d64:	4293      	cmp	r3, r2
10002d66:	d908      	bls.n	10002d7a <ADC_ConfigureBoostMode+0x146>
  {
    SET_BIT(hadc->Instance->CR, ADC_CR_BOOST);
10002d68:	687b      	ldr	r3, [r7, #4]
10002d6a:	681b      	ldr	r3, [r3, #0]
10002d6c:	689a      	ldr	r2, [r3, #8]
10002d6e:	687b      	ldr	r3, [r7, #4]
10002d70:	681b      	ldr	r3, [r3, #0]
10002d72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
10002d76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    CLEAR_BIT(hadc->Instance->CR, 0);
  }
}
10002d78:	e005      	b.n	10002d86 <ADC_ConfigureBoostMode+0x152>
    CLEAR_BIT(hadc->Instance->CR, 0);
10002d7a:	687b      	ldr	r3, [r7, #4]
10002d7c:	681a      	ldr	r2, [r3, #0]
10002d7e:	687b      	ldr	r3, [r7, #4]
10002d80:	681b      	ldr	r3, [r3, #0]
10002d82:	6892      	ldr	r2, [r2, #8]
10002d84:	609a      	str	r2, [r3, #8]
}
10002d86:	bf00      	nop
10002d88:	3710      	adds	r7, #16
10002d8a:	46bd      	mov	sp, r7
10002d8c:	bd80      	pop	{r7, pc}
10002d8e:	bf00      	nop
10002d90:	48003000 	.word	0x48003000
10002d94:	48003100 	.word	0x48003100
10002d98:	48003300 	.word	0x48003300
10002d9c:	01312d00 	.word	0x01312d00

10002da0 <LL_ADC_StartCalibration>:
{
10002da0:	b480      	push	{r7}
10002da2:	b085      	sub	sp, #20
10002da4:	af00      	add	r7, sp, #0
10002da6:	60f8      	str	r0, [r7, #12]
10002da8:	60b9      	str	r1, [r7, #8]
10002daa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
10002dac:	68fb      	ldr	r3, [r7, #12]
10002dae:	689a      	ldr	r2, [r3, #8]
10002db0:	4b09      	ldr	r3, [pc, #36]	; (10002dd8 <LL_ADC_StartCalibration+0x38>)
10002db2:	4013      	ands	r3, r2
10002db4:	68ba      	ldr	r2, [r7, #8]
10002db6:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
10002dba:	687a      	ldr	r2, [r7, #4]
10002dbc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
10002dc0:	430a      	orrs	r2, r1
10002dc2:	4313      	orrs	r3, r2
10002dc4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
10002dc8:	68fb      	ldr	r3, [r7, #12]
10002dca:	609a      	str	r2, [r3, #8]
}
10002dcc:	bf00      	nop
10002dce:	3714      	adds	r7, #20
10002dd0:	46bd      	mov	sp, r7
10002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
10002dd6:	4770      	bx	lr
10002dd8:	3ffeffc0 	.word	0x3ffeffc0

10002ddc <LL_ADC_IsCalibrationOnGoing>:
{
10002ddc:	b480      	push	{r7}
10002dde:	b083      	sub	sp, #12
10002de0:	af00      	add	r7, sp, #0
10002de2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
10002de4:	687b      	ldr	r3, [r7, #4]
10002de6:	689b      	ldr	r3, [r3, #8]
10002de8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002dec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002df0:	d101      	bne.n	10002df6 <LL_ADC_IsCalibrationOnGoing+0x1a>
10002df2:	2301      	movs	r3, #1
10002df4:	e000      	b.n	10002df8 <LL_ADC_IsCalibrationOnGoing+0x1c>
10002df6:	2300      	movs	r3, #0
}
10002df8:	4618      	mov	r0, r3
10002dfa:	370c      	adds	r7, #12
10002dfc:	46bd      	mov	sp, r7
10002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
10002e02:	4770      	bx	lr

10002e04 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
10002e04:	b580      	push	{r7, lr}
10002e06:	b086      	sub	sp, #24
10002e08:	af00      	add	r7, sp, #0
10002e0a:	60f8      	str	r0, [r7, #12]
10002e0c:	60b9      	str	r1, [r7, #8]
10002e0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
10002e10:	2300      	movs	r3, #0
10002e12:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
10002e14:	68fb      	ldr	r3, [r7, #12]
10002e16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
10002e1a:	2b01      	cmp	r3, #1
10002e1c:	d101      	bne.n	10002e22 <HAL_ADCEx_Calibration_Start+0x1e>
10002e1e:	2302      	movs	r3, #2
10002e20:	e04e      	b.n	10002ec0 <HAL_ADCEx_Calibration_Start+0xbc>
10002e22:	68fb      	ldr	r3, [r7, #12]
10002e24:	2201      	movs	r2, #1
10002e26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
10002e2a:	68f8      	ldr	r0, [r7, #12]
10002e2c:	f7ff fea2 	bl	10002b74 <ADC_Disable>
10002e30:	4603      	mov	r3, r0
10002e32:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
10002e34:	7dfb      	ldrb	r3, [r7, #23]
10002e36:	2b00      	cmp	r3, #0
10002e38:	d137      	bne.n	10002eaa <HAL_ADCEx_Calibration_Start+0xa6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
10002e3a:	68fb      	ldr	r3, [r7, #12]
10002e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002e3e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
10002e42:	f023 0302 	bic.w	r3, r3, #2
10002e46:	f043 0202 	orr.w	r2, r3, #2
10002e4a:	68fb      	ldr	r3, [r7, #12]
10002e4c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance , CalibrationMode, SingleDiff );
10002e4e:	68fb      	ldr	r3, [r7, #12]
10002e50:	681b      	ldr	r3, [r3, #0]
10002e52:	687a      	ldr	r2, [r7, #4]
10002e54:	68b9      	ldr	r1, [r7, #8]
10002e56:	4618      	mov	r0, r3
10002e58:	f7ff ffa2 	bl	10002da0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
10002e5c:	e014      	b.n	10002e88 <HAL_ADCEx_Calibration_Start+0x84>
    {
      wait_loop_index++;
10002e5e:	693b      	ldr	r3, [r7, #16]
10002e60:	3301      	adds	r3, #1
10002e62:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
10002e64:	693b      	ldr	r3, [r7, #16]
10002e66:	4a18      	ldr	r2, [pc, #96]	; (10002ec8 <HAL_ADCEx_Calibration_Start+0xc4>)
10002e68:	4293      	cmp	r3, r2
10002e6a:	d90d      	bls.n	10002e88 <HAL_ADCEx_Calibration_Start+0x84>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
10002e6c:	68fb      	ldr	r3, [r7, #12]
10002e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002e70:	f023 0312 	bic.w	r3, r3, #18
10002e74:	f043 0210 	orr.w	r2, r3, #16
10002e78:	68fb      	ldr	r3, [r7, #12]
10002e7a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
10002e7c:	68fb      	ldr	r3, [r7, #12]
10002e7e:	2200      	movs	r2, #0
10002e80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
10002e84:	2301      	movs	r3, #1
10002e86:	e01b      	b.n	10002ec0 <HAL_ADCEx_Calibration_Start+0xbc>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
10002e88:	68fb      	ldr	r3, [r7, #12]
10002e8a:	681b      	ldr	r3, [r3, #0]
10002e8c:	4618      	mov	r0, r3
10002e8e:	f7ff ffa5 	bl	10002ddc <LL_ADC_IsCalibrationOnGoing>
10002e92:	4603      	mov	r3, r0
10002e94:	2b00      	cmp	r3, #0
10002e96:	d1e2      	bne.n	10002e5e <HAL_ADCEx_Calibration_Start+0x5a>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
10002e98:	68fb      	ldr	r3, [r7, #12]
10002e9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002e9c:	f023 0303 	bic.w	r3, r3, #3
10002ea0:	f043 0201 	orr.w	r2, r3, #1
10002ea4:	68fb      	ldr	r3, [r7, #12]
10002ea6:	655a      	str	r2, [r3, #84]	; 0x54
10002ea8:	e005      	b.n	10002eb6 <HAL_ADCEx_Calibration_Start+0xb2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
10002eaa:	68fb      	ldr	r3, [r7, #12]
10002eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002eae:	f043 0210 	orr.w	r2, r3, #16
10002eb2:	68fb      	ldr	r3, [r7, #12]
10002eb4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
10002eb6:	68fb      	ldr	r3, [r7, #12]
10002eb8:	2200      	movs	r2, #0
10002eba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return tmp_hal_status;
10002ebe:	7dfb      	ldrb	r3, [r7, #23]
}
10002ec0:	4618      	mov	r0, r3
10002ec2:	3718      	adds	r7, #24
10002ec4:	46bd      	mov	sp, r7
10002ec6:	bd80      	pop	{r7, pc}
10002ec8:	32021fbf 	.word	0x32021fbf

10002ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
10002ecc:	b480      	push	{r7}
10002ece:	b085      	sub	sp, #20
10002ed0:	af00      	add	r7, sp, #0
10002ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
10002ed4:	687b      	ldr	r3, [r7, #4]
10002ed6:	f003 0307 	and.w	r3, r3, #7
10002eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
10002edc:	4b0c      	ldr	r3, [pc, #48]	; (10002f10 <__NVIC_SetPriorityGrouping+0x44>)
10002ede:	68db      	ldr	r3, [r3, #12]
10002ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
10002ee2:	68ba      	ldr	r2, [r7, #8]
10002ee4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
10002ee8:	4013      	ands	r3, r2
10002eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
10002eec:	68fb      	ldr	r3, [r7, #12]
10002eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
10002ef0:	68bb      	ldr	r3, [r7, #8]
10002ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
10002ef4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
10002ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
10002efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
10002efe:	4a04      	ldr	r2, [pc, #16]	; (10002f10 <__NVIC_SetPriorityGrouping+0x44>)
10002f00:	68bb      	ldr	r3, [r7, #8]
10002f02:	60d3      	str	r3, [r2, #12]
}
10002f04:	bf00      	nop
10002f06:	3714      	adds	r7, #20
10002f08:	46bd      	mov	sp, r7
10002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
10002f0e:	4770      	bx	lr
10002f10:	e000ed00 	.word	0xe000ed00

10002f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
10002f14:	b480      	push	{r7}
10002f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
10002f18:	4b04      	ldr	r3, [pc, #16]	; (10002f2c <__NVIC_GetPriorityGrouping+0x18>)
10002f1a:	68db      	ldr	r3, [r3, #12]
10002f1c:	0a1b      	lsrs	r3, r3, #8
10002f1e:	f003 0307 	and.w	r3, r3, #7
}
10002f22:	4618      	mov	r0, r3
10002f24:	46bd      	mov	sp, r7
10002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
10002f2a:	4770      	bx	lr
10002f2c:	e000ed00 	.word	0xe000ed00

10002f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002f30:	b480      	push	{r7}
10002f32:	b083      	sub	sp, #12
10002f34:	af00      	add	r7, sp, #0
10002f36:	4603      	mov	r3, r0
10002f38:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
10002f3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10002f3e:	2b00      	cmp	r3, #0
10002f40:	db0b      	blt.n	10002f5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002f42:	88fb      	ldrh	r3, [r7, #6]
10002f44:	f003 021f 	and.w	r2, r3, #31
10002f48:	4907      	ldr	r1, [pc, #28]	; (10002f68 <__NVIC_EnableIRQ+0x38>)
10002f4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10002f4e:	095b      	lsrs	r3, r3, #5
10002f50:	2001      	movs	r0, #1
10002f52:	fa00 f202 	lsl.w	r2, r0, r2
10002f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
10002f5a:	bf00      	nop
10002f5c:	370c      	adds	r7, #12
10002f5e:	46bd      	mov	sp, r7
10002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
10002f64:	4770      	bx	lr
10002f66:	bf00      	nop
10002f68:	e000e100 	.word	0xe000e100

10002f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002f6c:	b480      	push	{r7}
10002f6e:	b083      	sub	sp, #12
10002f70:	af00      	add	r7, sp, #0
10002f72:	4603      	mov	r3, r0
10002f74:	6039      	str	r1, [r7, #0]
10002f76:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
10002f78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10002f7c:	2b00      	cmp	r3, #0
10002f7e:	db0a      	blt.n	10002f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10002f80:	683b      	ldr	r3, [r7, #0]
10002f82:	b2da      	uxtb	r2, r3
10002f84:	490c      	ldr	r1, [pc, #48]	; (10002fb8 <__NVIC_SetPriority+0x4c>)
10002f86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10002f8a:	0112      	lsls	r2, r2, #4
10002f8c:	b2d2      	uxtb	r2, r2
10002f8e:	440b      	add	r3, r1
10002f90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
10002f94:	e00a      	b.n	10002fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10002f96:	683b      	ldr	r3, [r7, #0]
10002f98:	b2da      	uxtb	r2, r3
10002f9a:	4908      	ldr	r1, [pc, #32]	; (10002fbc <__NVIC_SetPriority+0x50>)
10002f9c:	88fb      	ldrh	r3, [r7, #6]
10002f9e:	f003 030f 	and.w	r3, r3, #15
10002fa2:	3b04      	subs	r3, #4
10002fa4:	0112      	lsls	r2, r2, #4
10002fa6:	b2d2      	uxtb	r2, r2
10002fa8:	440b      	add	r3, r1
10002faa:	761a      	strb	r2, [r3, #24]
}
10002fac:	bf00      	nop
10002fae:	370c      	adds	r7, #12
10002fb0:	46bd      	mov	sp, r7
10002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
10002fb6:	4770      	bx	lr
10002fb8:	e000e100 	.word	0xe000e100
10002fbc:	e000ed00 	.word	0xe000ed00

10002fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
10002fc0:	b480      	push	{r7}
10002fc2:	b089      	sub	sp, #36	; 0x24
10002fc4:	af00      	add	r7, sp, #0
10002fc6:	60f8      	str	r0, [r7, #12]
10002fc8:	60b9      	str	r1, [r7, #8]
10002fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
10002fcc:	68fb      	ldr	r3, [r7, #12]
10002fce:	f003 0307 	and.w	r3, r3, #7
10002fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
10002fd4:	69fb      	ldr	r3, [r7, #28]
10002fd6:	f1c3 0307 	rsb	r3, r3, #7
10002fda:	2b04      	cmp	r3, #4
10002fdc:	bf28      	it	cs
10002fde:	2304      	movcs	r3, #4
10002fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
10002fe2:	69fb      	ldr	r3, [r7, #28]
10002fe4:	3304      	adds	r3, #4
10002fe6:	2b06      	cmp	r3, #6
10002fe8:	d902      	bls.n	10002ff0 <NVIC_EncodePriority+0x30>
10002fea:	69fb      	ldr	r3, [r7, #28]
10002fec:	3b03      	subs	r3, #3
10002fee:	e000      	b.n	10002ff2 <NVIC_EncodePriority+0x32>
10002ff0:	2300      	movs	r3, #0
10002ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
10002ff4:	f04f 32ff 	mov.w	r2, #4294967295
10002ff8:	69bb      	ldr	r3, [r7, #24]
10002ffa:	fa02 f303 	lsl.w	r3, r2, r3
10002ffe:	43da      	mvns	r2, r3
10003000:	68bb      	ldr	r3, [r7, #8]
10003002:	401a      	ands	r2, r3
10003004:	697b      	ldr	r3, [r7, #20]
10003006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
10003008:	f04f 31ff 	mov.w	r1, #4294967295
1000300c:	697b      	ldr	r3, [r7, #20]
1000300e:	fa01 f303 	lsl.w	r3, r1, r3
10003012:	43d9      	mvns	r1, r3
10003014:	687b      	ldr	r3, [r7, #4]
10003016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
10003018:	4313      	orrs	r3, r2
         );
}
1000301a:	4618      	mov	r0, r3
1000301c:	3724      	adds	r7, #36	; 0x24
1000301e:	46bd      	mov	sp, r7
10003020:	f85d 7b04 	ldr.w	r7, [sp], #4
10003024:	4770      	bx	lr
	...

10003028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10003028:	b580      	push	{r7, lr}
1000302a:	b082      	sub	sp, #8
1000302c:	af00      	add	r7, sp, #0
1000302e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
10003030:	687b      	ldr	r3, [r7, #4]
10003032:	3b01      	subs	r3, #1
10003034:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
10003038:	d301      	bcc.n	1000303e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
1000303a:	2301      	movs	r3, #1
1000303c:	e00f      	b.n	1000305e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1000303e:	4a0a      	ldr	r2, [pc, #40]	; (10003068 <SysTick_Config+0x40>)
10003040:	687b      	ldr	r3, [r7, #4]
10003042:	3b01      	subs	r3, #1
10003044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
10003046:	210f      	movs	r1, #15
10003048:	f04f 30ff 	mov.w	r0, #4294967295
1000304c:	f7ff ff8e 	bl	10002f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
10003050:	4b05      	ldr	r3, [pc, #20]	; (10003068 <SysTick_Config+0x40>)
10003052:	2200      	movs	r2, #0
10003054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
10003056:	4b04      	ldr	r3, [pc, #16]	; (10003068 <SysTick_Config+0x40>)
10003058:	2207      	movs	r2, #7
1000305a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
1000305c:	2300      	movs	r3, #0
}
1000305e:	4618      	mov	r0, r3
10003060:	3708      	adds	r7, #8
10003062:	46bd      	mov	sp, r7
10003064:	bd80      	pop	{r7, pc}
10003066:	bf00      	nop
10003068:	e000e010 	.word	0xe000e010

1000306c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
1000306c:	b580      	push	{r7, lr}
1000306e:	b082      	sub	sp, #8
10003070:	af00      	add	r7, sp, #0
10003072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
10003074:	6878      	ldr	r0, [r7, #4]
10003076:	f7ff ff29 	bl	10002ecc <__NVIC_SetPriorityGrouping>
}
1000307a:	bf00      	nop
1000307c:	3708      	adds	r7, #8
1000307e:	46bd      	mov	sp, r7
10003080:	bd80      	pop	{r7, pc}

10003082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
10003082:	b580      	push	{r7, lr}
10003084:	b086      	sub	sp, #24
10003086:	af00      	add	r7, sp, #0
10003088:	4603      	mov	r3, r0
1000308a:	60b9      	str	r1, [r7, #8]
1000308c:	607a      	str	r2, [r7, #4]
1000308e:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup = 0x00;
10003090:	2300      	movs	r3, #0
10003092:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
10003094:	f7ff ff3e 	bl	10002f14 <__NVIC_GetPriorityGrouping>
10003098:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
1000309a:	687a      	ldr	r2, [r7, #4]
1000309c:	68b9      	ldr	r1, [r7, #8]
1000309e:	6978      	ldr	r0, [r7, #20]
100030a0:	f7ff ff8e 	bl	10002fc0 <NVIC_EncodePriority>
100030a4:	4602      	mov	r2, r0
100030a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
100030aa:	4611      	mov	r1, r2
100030ac:	4618      	mov	r0, r3
100030ae:	f7ff ff5d 	bl	10002f6c <__NVIC_SetPriority>
}
100030b2:	bf00      	nop
100030b4:	3718      	adds	r7, #24
100030b6:	46bd      	mov	sp, r7
100030b8:	bd80      	pop	{r7, pc}

100030ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32mp1xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
100030ba:	b580      	push	{r7, lr}
100030bc:	b082      	sub	sp, #8
100030be:	af00      	add	r7, sp, #0
100030c0:	4603      	mov	r3, r0
100030c2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
100030c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
100030c8:	4618      	mov	r0, r3
100030ca:	f7ff ff31 	bl	10002f30 <__NVIC_EnableIRQ>
}
100030ce:	bf00      	nop
100030d0:	3708      	adds	r7, #8
100030d2:	46bd      	mov	sp, r7
100030d4:	bd80      	pop	{r7, pc}

100030d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
100030d6:	b580      	push	{r7, lr}
100030d8:	b082      	sub	sp, #8
100030da:	af00      	add	r7, sp, #0
100030dc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
100030de:	6878      	ldr	r0, [r7, #4]
100030e0:	f7ff ffa2 	bl	10003028 <SysTick_Config>
100030e4:	4603      	mov	r3, r0
}
100030e6:	4618      	mov	r0, r3
100030e8:	3708      	adds	r7, #8
100030ea:	46bd      	mov	sp, r7
100030ec:	bd80      	pop	{r7, pc}
	...

100030f0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
100030f0:	b580      	push	{r7, lr}
100030f2:	b082      	sub	sp, #8
100030f4:	af00      	add	r7, sp, #0
100030f6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
100030f8:	687b      	ldr	r3, [r7, #4]
100030fa:	2b00      	cmp	r3, #0
100030fc:	d101      	bne.n	10003102 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
100030fe:	2301      	movs	r3, #1
10003100:	e054      	b.n	100031ac <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
10003102:	687b      	ldr	r3, [r7, #4]
10003104:	7f5b      	ldrb	r3, [r3, #29]
10003106:	b2db      	uxtb	r3, r3
10003108:	2b00      	cmp	r3, #0
1000310a:	d105      	bne.n	10003118 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
1000310c:	687b      	ldr	r3, [r7, #4]
1000310e:	2200      	movs	r2, #0
10003110:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
10003112:	6878      	ldr	r0, [r7, #4]
10003114:	f7fe fa6c 	bl	100015f0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
10003118:	687b      	ldr	r3, [r7, #4]
1000311a:	2202      	movs	r2, #2
1000311c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
1000311e:	687b      	ldr	r3, [r7, #4]
10003120:	791b      	ldrb	r3, [r3, #4]
10003122:	2b00      	cmp	r3, #0
10003124:	d10c      	bne.n	10003140 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
10003126:	687b      	ldr	r3, [r7, #4]
10003128:	681b      	ldr	r3, [r3, #0]
1000312a:	4a22      	ldr	r2, [pc, #136]	; (100031b4 <HAL_CRC_Init+0xc4>)
1000312c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
1000312e:	687b      	ldr	r3, [r7, #4]
10003130:	681b      	ldr	r3, [r3, #0]
10003132:	689a      	ldr	r2, [r3, #8]
10003134:	687b      	ldr	r3, [r7, #4]
10003136:	681b      	ldr	r3, [r3, #0]
10003138:	f022 0218 	bic.w	r2, r2, #24
1000313c:	609a      	str	r2, [r3, #8]
1000313e:	e00c      	b.n	1000315a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
10003140:	687b      	ldr	r3, [r7, #4]
10003142:	6899      	ldr	r1, [r3, #8]
10003144:	687b      	ldr	r3, [r7, #4]
10003146:	68db      	ldr	r3, [r3, #12]
10003148:	461a      	mov	r2, r3
1000314a:	6878      	ldr	r0, [r7, #4]
1000314c:	f000 f834 	bl	100031b8 <HAL_CRCEx_Polynomial_Set>
10003150:	4603      	mov	r3, r0
10003152:	2b00      	cmp	r3, #0
10003154:	d001      	beq.n	1000315a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
10003156:	2301      	movs	r3, #1
10003158:	e028      	b.n	100031ac <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
1000315a:	687b      	ldr	r3, [r7, #4]
1000315c:	795b      	ldrb	r3, [r3, #5]
1000315e:	2b00      	cmp	r3, #0
10003160:	d105      	bne.n	1000316e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
10003162:	687b      	ldr	r3, [r7, #4]
10003164:	681b      	ldr	r3, [r3, #0]
10003166:	f04f 32ff 	mov.w	r2, #4294967295
1000316a:	611a      	str	r2, [r3, #16]
1000316c:	e004      	b.n	10003178 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
1000316e:	687b      	ldr	r3, [r7, #4]
10003170:	681b      	ldr	r3, [r3, #0]
10003172:	687a      	ldr	r2, [r7, #4]
10003174:	6912      	ldr	r2, [r2, #16]
10003176:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
10003178:	687b      	ldr	r3, [r7, #4]
1000317a:	681b      	ldr	r3, [r3, #0]
1000317c:	689b      	ldr	r3, [r3, #8]
1000317e:	f023 0160 	bic.w	r1, r3, #96	; 0x60
10003182:	687b      	ldr	r3, [r7, #4]
10003184:	695a      	ldr	r2, [r3, #20]
10003186:	687b      	ldr	r3, [r7, #4]
10003188:	681b      	ldr	r3, [r3, #0]
1000318a:	430a      	orrs	r2, r1
1000318c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
1000318e:	687b      	ldr	r3, [r7, #4]
10003190:	681b      	ldr	r3, [r3, #0]
10003192:	689b      	ldr	r3, [r3, #8]
10003194:	f023 0180 	bic.w	r1, r3, #128	; 0x80
10003198:	687b      	ldr	r3, [r7, #4]
1000319a:	699a      	ldr	r2, [r3, #24]
1000319c:	687b      	ldr	r3, [r7, #4]
1000319e:	681b      	ldr	r3, [r3, #0]
100031a0:	430a      	orrs	r2, r1
100031a2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
100031a4:	687b      	ldr	r3, [r7, #4]
100031a6:	2201      	movs	r2, #1
100031a8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
100031aa:	2300      	movs	r3, #0
}
100031ac:	4618      	mov	r0, r3
100031ae:	3708      	adds	r7, #8
100031b0:	46bd      	mov	sp, r7
100031b2:	bd80      	pop	{r7, pc}
100031b4:	04c11db7 	.word	0x04c11db7

100031b8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
100031b8:	b480      	push	{r7}
100031ba:	b087      	sub	sp, #28
100031bc:	af00      	add	r7, sp, #0
100031be:	60f8      	str	r0, [r7, #12]
100031c0:	60b9      	str	r1, [r7, #8]
100031c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
100031c4:	2300      	movs	r3, #0
100031c6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
100031c8:	231f      	movs	r3, #31
100031ca:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
100031cc:	bf00      	nop
100031ce:	693b      	ldr	r3, [r7, #16]
100031d0:	1e5a      	subs	r2, r3, #1
100031d2:	613a      	str	r2, [r7, #16]
100031d4:	2b00      	cmp	r3, #0
100031d6:	d009      	beq.n	100031ec <HAL_CRCEx_Polynomial_Set+0x34>
100031d8:	693b      	ldr	r3, [r7, #16]
100031da:	f003 031f 	and.w	r3, r3, #31
100031de:	68ba      	ldr	r2, [r7, #8]
100031e0:	fa22 f303 	lsr.w	r3, r2, r3
100031e4:	f003 0301 	and.w	r3, r3, #1
100031e8:	2b00      	cmp	r3, #0
100031ea:	d0f0      	beq.n	100031ce <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
100031ec:	687b      	ldr	r3, [r7, #4]
100031ee:	2b18      	cmp	r3, #24
100031f0:	d846      	bhi.n	10003280 <HAL_CRCEx_Polynomial_Set+0xc8>
100031f2:	a201      	add	r2, pc, #4	; (adr r2, 100031f8 <HAL_CRCEx_Polynomial_Set+0x40>)
100031f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100031f8:	10003287 	.word	0x10003287
100031fc:	10003281 	.word	0x10003281
10003200:	10003281 	.word	0x10003281
10003204:	10003281 	.word	0x10003281
10003208:	10003281 	.word	0x10003281
1000320c:	10003281 	.word	0x10003281
10003210:	10003281 	.word	0x10003281
10003214:	10003281 	.word	0x10003281
10003218:	10003275 	.word	0x10003275
1000321c:	10003281 	.word	0x10003281
10003220:	10003281 	.word	0x10003281
10003224:	10003281 	.word	0x10003281
10003228:	10003281 	.word	0x10003281
1000322c:	10003281 	.word	0x10003281
10003230:	10003281 	.word	0x10003281
10003234:	10003281 	.word	0x10003281
10003238:	10003269 	.word	0x10003269
1000323c:	10003281 	.word	0x10003281
10003240:	10003281 	.word	0x10003281
10003244:	10003281 	.word	0x10003281
10003248:	10003281 	.word	0x10003281
1000324c:	10003281 	.word	0x10003281
10003250:	10003281 	.word	0x10003281
10003254:	10003281 	.word	0x10003281
10003258:	1000325d 	.word	0x1000325d
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
1000325c:	693b      	ldr	r3, [r7, #16]
1000325e:	2b06      	cmp	r3, #6
10003260:	d913      	bls.n	1000328a <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
10003262:	2301      	movs	r3, #1
10003264:	75fb      	strb	r3, [r7, #23]
      }
      break;
10003266:	e010      	b.n	1000328a <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
10003268:	693b      	ldr	r3, [r7, #16]
1000326a:	2b07      	cmp	r3, #7
1000326c:	d90f      	bls.n	1000328e <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
1000326e:	2301      	movs	r3, #1
10003270:	75fb      	strb	r3, [r7, #23]
      }
      break;
10003272:	e00c      	b.n	1000328e <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
10003274:	693b      	ldr	r3, [r7, #16]
10003276:	2b0f      	cmp	r3, #15
10003278:	d90b      	bls.n	10003292 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
1000327a:	2301      	movs	r3, #1
1000327c:	75fb      	strb	r3, [r7, #23]
      }
      break;
1000327e:	e008      	b.n	10003292 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
10003280:	2301      	movs	r3, #1
10003282:	75fb      	strb	r3, [r7, #23]
      break;
10003284:	e006      	b.n	10003294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
10003286:	bf00      	nop
10003288:	e004      	b.n	10003294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
1000328a:	bf00      	nop
1000328c:	e002      	b.n	10003294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
1000328e:	bf00      	nop
10003290:	e000      	b.n	10003294 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
10003292:	bf00      	nop
  }
  if (status == HAL_OK)
10003294:	7dfb      	ldrb	r3, [r7, #23]
10003296:	2b00      	cmp	r3, #0
10003298:	d10d      	bne.n	100032b6 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
1000329a:	68fb      	ldr	r3, [r7, #12]
1000329c:	681b      	ldr	r3, [r3, #0]
1000329e:	68ba      	ldr	r2, [r7, #8]
100032a0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
100032a2:	68fb      	ldr	r3, [r7, #12]
100032a4:	681b      	ldr	r3, [r3, #0]
100032a6:	689b      	ldr	r3, [r3, #8]
100032a8:	f023 0118 	bic.w	r1, r3, #24
100032ac:	68fb      	ldr	r3, [r7, #12]
100032ae:	681b      	ldr	r3, [r3, #0]
100032b0:	687a      	ldr	r2, [r7, #4]
100032b2:	430a      	orrs	r2, r1
100032b4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
100032b6:	7dfb      	ldrb	r3, [r7, #23]
}
100032b8:	4618      	mov	r0, r3
100032ba:	371c      	adds	r7, #28
100032bc:	46bd      	mov	sp, r7
100032be:	f85d 7b04 	ldr.w	r7, [sp], #4
100032c2:	4770      	bx	lr

100032c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
100032c4:	b480      	push	{r7}
100032c6:	b089      	sub	sp, #36	; 0x24
100032c8:	af00      	add	r7, sp, #0
100032ca:	6078      	str	r0, [r7, #4]
100032cc:	6039      	str	r1, [r7, #0]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef * EXTI_CurrentCPU;

#if defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_C2; /* EXTI for CM4 CPU */
100032ce:	4b8a      	ldr	r3, [pc, #552]	; (100034f8 <HAL_GPIO_Init+0x234>)
100032d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
100032d2:	2300      	movs	r3, #0
100032d4:	61fb      	str	r3, [r7, #28]
100032d6:	e191      	b.n	100035fc <HAL_GPIO_Init+0x338>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
100032d8:	2201      	movs	r2, #1
100032da:	69fb      	ldr	r3, [r7, #28]
100032dc:	fa02 f303 	lsl.w	r3, r2, r3
100032e0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
100032e2:	683b      	ldr	r3, [r7, #0]
100032e4:	681b      	ldr	r3, [r3, #0]
100032e6:	693a      	ldr	r2, [r7, #16]
100032e8:	4013      	ands	r3, r2
100032ea:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
100032ec:	68fa      	ldr	r2, [r7, #12]
100032ee:	693b      	ldr	r3, [r7, #16]
100032f0:	429a      	cmp	r2, r3
100032f2:	f040 8180 	bne.w	100035f6 <HAL_GPIO_Init+0x332>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
100032f6:	683b      	ldr	r3, [r7, #0]
100032f8:	685b      	ldr	r3, [r3, #4]
100032fa:	2b02      	cmp	r3, #2
100032fc:	d003      	beq.n	10003306 <HAL_GPIO_Init+0x42>
100032fe:	683b      	ldr	r3, [r7, #0]
10003300:	685b      	ldr	r3, [r3, #4]
10003302:	2b12      	cmp	r3, #18
10003304:	d123      	bne.n	1000334e <HAL_GPIO_Init+0x8a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
10003306:	69fb      	ldr	r3, [r7, #28]
10003308:	08da      	lsrs	r2, r3, #3
1000330a:	687b      	ldr	r3, [r7, #4]
1000330c:	3208      	adds	r2, #8
1000330e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
10003312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
10003314:	69fb      	ldr	r3, [r7, #28]
10003316:	f003 0307 	and.w	r3, r3, #7
1000331a:	009b      	lsls	r3, r3, #2
1000331c:	220f      	movs	r2, #15
1000331e:	fa02 f303 	lsl.w	r3, r2, r3
10003322:	43db      	mvns	r3, r3
10003324:	69ba      	ldr	r2, [r7, #24]
10003326:	4013      	ands	r3, r2
10003328:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
1000332a:	683b      	ldr	r3, [r7, #0]
1000332c:	691a      	ldr	r2, [r3, #16]
1000332e:	69fb      	ldr	r3, [r7, #28]
10003330:	f003 0307 	and.w	r3, r3, #7
10003334:	009b      	lsls	r3, r3, #2
10003336:	fa02 f303 	lsl.w	r3, r2, r3
1000333a:	69ba      	ldr	r2, [r7, #24]
1000333c:	4313      	orrs	r3, r2
1000333e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
10003340:	69fb      	ldr	r3, [r7, #28]
10003342:	08da      	lsrs	r2, r3, #3
10003344:	687b      	ldr	r3, [r7, #4]
10003346:	3208      	adds	r2, #8
10003348:	69b9      	ldr	r1, [r7, #24]
1000334a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
1000334e:	687b      	ldr	r3, [r7, #4]
10003350:	681b      	ldr	r3, [r3, #0]
10003352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
10003354:	69fb      	ldr	r3, [r7, #28]
10003356:	005b      	lsls	r3, r3, #1
10003358:	2203      	movs	r2, #3
1000335a:	fa02 f303 	lsl.w	r3, r2, r3
1000335e:	43db      	mvns	r3, r3
10003360:	69ba      	ldr	r2, [r7, #24]
10003362:	4013      	ands	r3, r2
10003364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
10003366:	683b      	ldr	r3, [r7, #0]
10003368:	685b      	ldr	r3, [r3, #4]
1000336a:	f003 0203 	and.w	r2, r3, #3
1000336e:	69fb      	ldr	r3, [r7, #28]
10003370:	005b      	lsls	r3, r3, #1
10003372:	fa02 f303 	lsl.w	r3, r2, r3
10003376:	69ba      	ldr	r2, [r7, #24]
10003378:	4313      	orrs	r3, r2
1000337a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
1000337c:	687b      	ldr	r3, [r7, #4]
1000337e:	69ba      	ldr	r2, [r7, #24]
10003380:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
10003382:	683b      	ldr	r3, [r7, #0]
10003384:	685b      	ldr	r3, [r3, #4]
10003386:	2b01      	cmp	r3, #1
10003388:	d00b      	beq.n	100033a2 <HAL_GPIO_Init+0xde>
1000338a:	683b      	ldr	r3, [r7, #0]
1000338c:	685b      	ldr	r3, [r3, #4]
1000338e:	2b02      	cmp	r3, #2
10003390:	d007      	beq.n	100033a2 <HAL_GPIO_Init+0xde>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
10003392:	683b      	ldr	r3, [r7, #0]
10003394:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
10003396:	2b11      	cmp	r3, #17
10003398:	d003      	beq.n	100033a2 <HAL_GPIO_Init+0xde>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
1000339a:	683b      	ldr	r3, [r7, #0]
1000339c:	685b      	ldr	r3, [r3, #4]
1000339e:	2b12      	cmp	r3, #18
100033a0:	d130      	bne.n	10003404 <HAL_GPIO_Init+0x140>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
100033a2:	687b      	ldr	r3, [r7, #4]
100033a4:	689b      	ldr	r3, [r3, #8]
100033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEEDR0 << (position * 2));
100033a8:	69fb      	ldr	r3, [r7, #28]
100033aa:	005b      	lsls	r3, r3, #1
100033ac:	2203      	movs	r2, #3
100033ae:	fa02 f303 	lsl.w	r3, r2, r3
100033b2:	43db      	mvns	r3, r3
100033b4:	69ba      	ldr	r2, [r7, #24]
100033b6:	4013      	ands	r3, r2
100033b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
100033ba:	683b      	ldr	r3, [r7, #0]
100033bc:	68da      	ldr	r2, [r3, #12]
100033be:	69fb      	ldr	r3, [r7, #28]
100033c0:	005b      	lsls	r3, r3, #1
100033c2:	fa02 f303 	lsl.w	r3, r2, r3
100033c6:	69ba      	ldr	r2, [r7, #24]
100033c8:	4313      	orrs	r3, r2
100033ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
100033cc:	687b      	ldr	r3, [r7, #4]
100033ce:	69ba      	ldr	r2, [r7, #24]
100033d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
100033d2:	687b      	ldr	r3, [r7, #4]
100033d4:	685b      	ldr	r3, [r3, #4]
100033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
100033d8:	2201      	movs	r2, #1
100033da:	69fb      	ldr	r3, [r7, #28]
100033dc:	fa02 f303 	lsl.w	r3, r2, r3
100033e0:	43db      	mvns	r3, r3
100033e2:	69ba      	ldr	r2, [r7, #24]
100033e4:	4013      	ands	r3, r2
100033e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
100033e8:	683b      	ldr	r3, [r7, #0]
100033ea:	685b      	ldr	r3, [r3, #4]
100033ec:	091b      	lsrs	r3, r3, #4
100033ee:	f003 0201 	and.w	r2, r3, #1
100033f2:	69fb      	ldr	r3, [r7, #28]
100033f4:	fa02 f303 	lsl.w	r3, r2, r3
100033f8:	69ba      	ldr	r2, [r7, #24]
100033fa:	4313      	orrs	r3, r2
100033fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
100033fe:	687b      	ldr	r3, [r7, #4]
10003400:	69ba      	ldr	r2, [r7, #24]
10003402:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
10003404:	687b      	ldr	r3, [r7, #4]
10003406:	68db      	ldr	r3, [r3, #12]
10003408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
1000340a:	69fb      	ldr	r3, [r7, #28]
1000340c:	005b      	lsls	r3, r3, #1
1000340e:	2203      	movs	r2, #3
10003410:	fa02 f303 	lsl.w	r3, r2, r3
10003414:	43db      	mvns	r3, r3
10003416:	69ba      	ldr	r2, [r7, #24]
10003418:	4013      	ands	r3, r2
1000341a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
1000341c:	683b      	ldr	r3, [r7, #0]
1000341e:	689a      	ldr	r2, [r3, #8]
10003420:	69fb      	ldr	r3, [r7, #28]
10003422:	005b      	lsls	r3, r3, #1
10003424:	fa02 f303 	lsl.w	r3, r2, r3
10003428:	69ba      	ldr	r2, [r7, #24]
1000342a:	4313      	orrs	r3, r2
1000342c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
1000342e:	687b      	ldr	r3, [r7, #4]
10003430:	69ba      	ldr	r2, [r7, #24]
10003432:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
10003434:	683b      	ldr	r3, [r7, #0]
10003436:	685b      	ldr	r3, [r3, #4]
10003438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
1000343c:	2b00      	cmp	r3, #0
1000343e:	f000 80da 	beq.w	100035f6 <HAL_GPIO_Init+0x332>
      {
        temp = EXTI->EXTICR[position >> 2U];
10003442:	4a2e      	ldr	r2, [pc, #184]	; (100034fc <HAL_GPIO_Init+0x238>)
10003444:	69fb      	ldr	r3, [r7, #28]
10003446:	089b      	lsrs	r3, r3, #2
10003448:	3318      	adds	r3, #24
1000344a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1000344e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFFU << (8U * (position & 0x03U)));
10003450:	69fb      	ldr	r3, [r7, #28]
10003452:	f003 0303 	and.w	r3, r3, #3
10003456:	00db      	lsls	r3, r3, #3
10003458:	22ff      	movs	r2, #255	; 0xff
1000345a:	fa02 f303 	lsl.w	r3, r2, r3
1000345e:	43db      	mvns	r3, r3
10003460:	69ba      	ldr	r2, [r7, #24]
10003462:	4013      	ands	r3, r2
10003464:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
10003466:	687b      	ldr	r3, [r7, #4]
10003468:	4a25      	ldr	r2, [pc, #148]	; (10003500 <HAL_GPIO_Init+0x23c>)
1000346a:	4293      	cmp	r3, r2
1000346c:	d05e      	beq.n	1000352c <HAL_GPIO_Init+0x268>
1000346e:	687b      	ldr	r3, [r7, #4]
10003470:	4a24      	ldr	r2, [pc, #144]	; (10003504 <HAL_GPIO_Init+0x240>)
10003472:	4293      	cmp	r3, r2
10003474:	d03d      	beq.n	100034f2 <HAL_GPIO_Init+0x22e>
10003476:	687b      	ldr	r3, [r7, #4]
10003478:	4a23      	ldr	r2, [pc, #140]	; (10003508 <HAL_GPIO_Init+0x244>)
1000347a:	4293      	cmp	r3, r2
1000347c:	d037      	beq.n	100034ee <HAL_GPIO_Init+0x22a>
1000347e:	687b      	ldr	r3, [r7, #4]
10003480:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
10003484:	d031      	beq.n	100034ea <HAL_GPIO_Init+0x226>
10003486:	687b      	ldr	r3, [r7, #4]
10003488:	4a20      	ldr	r2, [pc, #128]	; (1000350c <HAL_GPIO_Init+0x248>)
1000348a:	4293      	cmp	r3, r2
1000348c:	d02b      	beq.n	100034e6 <HAL_GPIO_Init+0x222>
1000348e:	687b      	ldr	r3, [r7, #4]
10003490:	4a1f      	ldr	r2, [pc, #124]	; (10003510 <HAL_GPIO_Init+0x24c>)
10003492:	4293      	cmp	r3, r2
10003494:	d025      	beq.n	100034e2 <HAL_GPIO_Init+0x21e>
10003496:	687b      	ldr	r3, [r7, #4]
10003498:	4a1e      	ldr	r2, [pc, #120]	; (10003514 <HAL_GPIO_Init+0x250>)
1000349a:	4293      	cmp	r3, r2
1000349c:	d01f      	beq.n	100034de <HAL_GPIO_Init+0x21a>
1000349e:	687b      	ldr	r3, [r7, #4]
100034a0:	4a1d      	ldr	r2, [pc, #116]	; (10003518 <HAL_GPIO_Init+0x254>)
100034a2:	4293      	cmp	r3, r2
100034a4:	d019      	beq.n	100034da <HAL_GPIO_Init+0x216>
100034a6:	687b      	ldr	r3, [r7, #4]
100034a8:	4a1c      	ldr	r2, [pc, #112]	; (1000351c <HAL_GPIO_Init+0x258>)
100034aa:	4293      	cmp	r3, r2
100034ac:	d013      	beq.n	100034d6 <HAL_GPIO_Init+0x212>
100034ae:	687b      	ldr	r3, [r7, #4]
100034b0:	4a1b      	ldr	r2, [pc, #108]	; (10003520 <HAL_GPIO_Init+0x25c>)
100034b2:	4293      	cmp	r3, r2
100034b4:	d00d      	beq.n	100034d2 <HAL_GPIO_Init+0x20e>
100034b6:	687b      	ldr	r3, [r7, #4]
100034b8:	4a1a      	ldr	r2, [pc, #104]	; (10003524 <HAL_GPIO_Init+0x260>)
100034ba:	4293      	cmp	r3, r2
100034bc:	d007      	beq.n	100034ce <HAL_GPIO_Init+0x20a>
100034be:	687b      	ldr	r3, [r7, #4]
100034c0:	4a19      	ldr	r2, [pc, #100]	; (10003528 <HAL_GPIO_Init+0x264>)
100034c2:	4293      	cmp	r3, r2
100034c4:	d101      	bne.n	100034ca <HAL_GPIO_Init+0x206>
100034c6:	230b      	movs	r3, #11
100034c8:	e031      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034ca:	2319      	movs	r3, #25
100034cc:	e02f      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034ce:	230a      	movs	r3, #10
100034d0:	e02d      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034d2:	2309      	movs	r3, #9
100034d4:	e02b      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034d6:	2308      	movs	r3, #8
100034d8:	e029      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034da:	2307      	movs	r3, #7
100034dc:	e027      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034de:	2306      	movs	r3, #6
100034e0:	e025      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034e2:	2305      	movs	r3, #5
100034e4:	e023      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034e6:	2304      	movs	r3, #4
100034e8:	e021      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034ea:	2303      	movs	r3, #3
100034ec:	e01f      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034ee:	2302      	movs	r3, #2
100034f0:	e01d      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034f2:	2301      	movs	r3, #1
100034f4:	e01b      	b.n	1000352e <HAL_GPIO_Init+0x26a>
100034f6:	bf00      	nop
100034f8:	5000d0c0 	.word	0x5000d0c0
100034fc:	5000d000 	.word	0x5000d000
10003500:	50002000 	.word	0x50002000
10003504:	50003000 	.word	0x50003000
10003508:	50004000 	.word	0x50004000
1000350c:	50006000 	.word	0x50006000
10003510:	50007000 	.word	0x50007000
10003514:	50008000 	.word	0x50008000
10003518:	50009000 	.word	0x50009000
1000351c:	5000a000 	.word	0x5000a000
10003520:	5000b000 	.word	0x5000b000
10003524:	5000c000 	.word	0x5000c000
10003528:	54004000 	.word	0x54004000
1000352c:	2300      	movs	r3, #0
1000352e:	69fa      	ldr	r2, [r7, #28]
10003530:	f002 0203 	and.w	r2, r2, #3
10003534:	00d2      	lsls	r2, r2, #3
10003536:	4093      	lsls	r3, r2
10003538:	461a      	mov	r2, r3
1000353a:	69bb      	ldr	r3, [r7, #24]
1000353c:	4313      	orrs	r3, r2
1000353e:	61bb      	str	r3, [r7, #24]
        EXTI->EXTICR[position >> 2U] = temp;
10003540:	4934      	ldr	r1, [pc, #208]	; (10003614 <HAL_GPIO_Init+0x350>)
10003542:	69fb      	ldr	r3, [r7, #28]
10003544:	089b      	lsrs	r3, r3, #2
10003546:	3318      	adds	r3, #24
10003548:	69ba      	ldr	r2, [r7, #24]
1000354a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
1000354e:	697b      	ldr	r3, [r7, #20]
10003550:	681b      	ldr	r3, [r3, #0]
10003552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
10003554:	68fb      	ldr	r3, [r7, #12]
10003556:	43db      	mvns	r3, r3
10003558:	69ba      	ldr	r2, [r7, #24]
1000355a:	4013      	ands	r3, r2
1000355c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
1000355e:	683b      	ldr	r3, [r7, #0]
10003560:	685b      	ldr	r3, [r3, #4]
10003562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
10003566:	2b00      	cmp	r3, #0
10003568:	d003      	beq.n	10003572 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
1000356a:	69ba      	ldr	r2, [r7, #24]
1000356c:	68fb      	ldr	r3, [r7, #12]
1000356e:	4313      	orrs	r3, r2
10003570:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
10003572:	697b      	ldr	r3, [r7, #20]
10003574:	69ba      	ldr	r2, [r7, #24]
10003576:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
10003578:	697b      	ldr	r3, [r7, #20]
1000357a:	685b      	ldr	r3, [r3, #4]
1000357c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
1000357e:	68fb      	ldr	r3, [r7, #12]
10003580:	43db      	mvns	r3, r3
10003582:	69ba      	ldr	r2, [r7, #24]
10003584:	4013      	ands	r3, r2
10003586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
10003588:	683b      	ldr	r3, [r7, #0]
1000358a:	685b      	ldr	r3, [r3, #4]
1000358c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
10003590:	2b00      	cmp	r3, #0
10003592:	d003      	beq.n	1000359c <HAL_GPIO_Init+0x2d8>
        {
          temp |= iocurrent;
10003594:	69ba      	ldr	r2, [r7, #24]
10003596:	68fb      	ldr	r3, [r7, #12]
10003598:	4313      	orrs	r3, r2
1000359a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
1000359c:	697b      	ldr	r3, [r7, #20]
1000359e:	69ba      	ldr	r2, [r7, #24]
100035a0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
100035a2:	4b1c      	ldr	r3, [pc, #112]	; (10003614 <HAL_GPIO_Init+0x350>)
100035a4:	681b      	ldr	r3, [r3, #0]
100035a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
100035a8:	68fb      	ldr	r3, [r7, #12]
100035aa:	43db      	mvns	r3, r3
100035ac:	69ba      	ldr	r2, [r7, #24]
100035ae:	4013      	ands	r3, r2
100035b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
100035b2:	683b      	ldr	r3, [r7, #0]
100035b4:	685b      	ldr	r3, [r3, #4]
100035b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
100035ba:	2b00      	cmp	r3, #0
100035bc:	d003      	beq.n	100035c6 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
100035be:	69ba      	ldr	r2, [r7, #24]
100035c0:	68fb      	ldr	r3, [r7, #12]
100035c2:	4313      	orrs	r3, r2
100035c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
100035c6:	4a13      	ldr	r2, [pc, #76]	; (10003614 <HAL_GPIO_Init+0x350>)
100035c8:	69bb      	ldr	r3, [r7, #24]
100035ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
100035cc:	4b11      	ldr	r3, [pc, #68]	; (10003614 <HAL_GPIO_Init+0x350>)
100035ce:	685b      	ldr	r3, [r3, #4]
100035d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
100035d2:	68fb      	ldr	r3, [r7, #12]
100035d4:	43db      	mvns	r3, r3
100035d6:	69ba      	ldr	r2, [r7, #24]
100035d8:	4013      	ands	r3, r2
100035da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
100035dc:	683b      	ldr	r3, [r7, #0]
100035de:	685b      	ldr	r3, [r3, #4]
100035e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
100035e4:	2b00      	cmp	r3, #0
100035e6:	d003      	beq.n	100035f0 <HAL_GPIO_Init+0x32c>
        {
          temp |= iocurrent;
100035e8:	69ba      	ldr	r2, [r7, #24]
100035ea:	68fb      	ldr	r3, [r7, #12]
100035ec:	4313      	orrs	r3, r2
100035ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
100035f0:	4a08      	ldr	r2, [pc, #32]	; (10003614 <HAL_GPIO_Init+0x350>)
100035f2:	69bb      	ldr	r3, [r7, #24]
100035f4:	6053      	str	r3, [r2, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
100035f6:	69fb      	ldr	r3, [r7, #28]
100035f8:	3301      	adds	r3, #1
100035fa:	61fb      	str	r3, [r7, #28]
100035fc:	69fb      	ldr	r3, [r7, #28]
100035fe:	2b0f      	cmp	r3, #15
10003600:	f67f ae6a 	bls.w	100032d8 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
10003604:	bf00      	nop
10003606:	bf00      	nop
10003608:	3724      	adds	r7, #36	; 0x24
1000360a:	46bd      	mov	sp, r7
1000360c:	f85d 7b04 	ldr.w	r7, [sp], #4
10003610:	4770      	bx	lr
10003612:	bf00      	nop
10003614:	5000d000 	.word	0x5000d000

10003618 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
10003618:	b580      	push	{r7, lr}
1000361a:	b084      	sub	sp, #16
1000361c:	af00      	add	r7, sp, #0
1000361e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
10003620:	2300      	movs	r3, #0
10003622:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
10003624:	687b      	ldr	r3, [r7, #4]
10003626:	2b00      	cmp	r3, #0
10003628:	d01e      	beq.n	10003668 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

#if defined(CORE_CM4)
    IPCC_CommonTypeDef *currentInstance = IPCC_C2;
1000362a:	4b13      	ldr	r3, [pc, #76]	; (10003678 <HAL_IPCC_Init+0x60>)
1000362c:	60bb      	str	r3, [r7, #8]
#else
    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif

    if (hipcc->State == HAL_IPCC_STATE_RESET)
1000362e:	687b      	ldr	r3, [r7, #4]
10003630:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
10003634:	b2db      	uxtb	r3, r3
10003636:	2b00      	cmp	r3, #0
10003638:	d102      	bne.n	10003640 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
1000363a:	6878      	ldr	r0, [r7, #4]
1000363c:	f7fd ffee 	bl	1000161c <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
10003640:	68b8      	ldr	r0, [r7, #8]
10003642:	f000 f9eb 	bl	10003a1c <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
10003646:	68bb      	ldr	r3, [r7, #8]
10003648:	681b      	ldr	r3, [r3, #0]
1000364a:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
1000364e:	68bb      	ldr	r3, [r7, #8]
10003650:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
10003652:	6878      	ldr	r0, [r7, #4]
10003654:	f000 f9bc 	bl	100039d0 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
10003658:	687b      	ldr	r3, [r7, #4]
1000365a:	2200      	movs	r2, #0
1000365c:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
1000365e:	687b      	ldr	r3, [r7, #4]
10003660:	2201      	movs	r2, #1
10003662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
10003666:	e001      	b.n	1000366c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
10003668:	2301      	movs	r3, #1
1000366a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
1000366c:	7bfb      	ldrb	r3, [r7, #15]
}
1000366e:	4618      	mov	r0, r3
10003670:	3710      	adds	r7, #16
10003672:	46bd      	mov	sp, r7
10003674:	bd80      	pop	{r7, pc}
10003676:	bf00      	nop
10003678:	4c001010 	.word	0x4c001010

1000367c <HAL_IPCC_ActivateNotification>:
  * @param  ChannelDir Channel direction
  * @param  cb Interrupt callback
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_ActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir, ChannelCb cb)
{
1000367c:	b580      	push	{r7, lr}
1000367e:	b086      	sub	sp, #24
10003680:	af00      	add	r7, sp, #0
10003682:	60f8      	str	r0, [r7, #12]
10003684:	60b9      	str	r1, [r7, #8]
10003686:	603b      	str	r3, [r7, #0]
10003688:	4613      	mov	r3, r2
1000368a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
1000368c:	2300      	movs	r3, #0
1000368e:	75fb      	strb	r3, [r7, #23]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
10003690:	68fb      	ldr	r3, [r7, #12]
10003692:	2b00      	cmp	r3, #0
10003694:	d039      	beq.n	1000370a <HAL_IPCC_ActivateNotification+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    /* Check IPCC state */
    if (hipcc->State == HAL_IPCC_STATE_READY)
10003696:	68fb      	ldr	r3, [r7, #12]
10003698:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
1000369c:	b2db      	uxtb	r3, r3
1000369e:	2b01      	cmp	r3, #1
100036a0:	d130      	bne.n	10003704 <HAL_IPCC_ActivateNotification+0x88>
    {
      /* Set callback and register masking information */
      if (ChannelDir == IPCC_CHANNEL_DIR_TX)
100036a2:	79fb      	ldrb	r3, [r7, #7]
100036a4:	2b00      	cmp	r3, #0
100036a6:	d113      	bne.n	100036d0 <HAL_IPCC_ActivateNotification+0x54>
      {
        hipcc->ChannelCallbackTx[ChannelIndex] = cb;
100036a8:	68fa      	ldr	r2, [r7, #12]
100036aa:	68bb      	ldr	r3, [r7, #8]
100036ac:	3306      	adds	r3, #6
100036ae:	009b      	lsls	r3, r3, #2
100036b0:	4413      	add	r3, r2
100036b2:	683a      	ldr	r2, [r7, #0]
100036b4:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
100036b6:	68fb      	ldr	r3, [r7, #12]
100036b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100036ba:	68bb      	ldr	r3, [r7, #8]
100036bc:	f003 030f 	and.w	r3, r3, #15
100036c0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
100036c4:	fa01 f303 	lsl.w	r3, r1, r3
100036c8:	431a      	orrs	r2, r3
100036ca:	68fb      	ldr	r3, [r7, #12]
100036cc:	635a      	str	r2, [r3, #52]	; 0x34
100036ce:	e010      	b.n	100036f2 <HAL_IPCC_ActivateNotification+0x76>
      }
      else
      {
        hipcc->ChannelCallbackRx[ChannelIndex] = cb;
100036d0:	68fa      	ldr	r2, [r7, #12]
100036d2:	68bb      	ldr	r3, [r7, #8]
100036d4:	009b      	lsls	r3, r3, #2
100036d6:	4413      	add	r3, r2
100036d8:	683a      	ldr	r2, [r7, #0]
100036da:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
100036dc:	68fb      	ldr	r3, [r7, #12]
100036de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100036e0:	68bb      	ldr	r3, [r7, #8]
100036e2:	f003 030f 	and.w	r3, r3, #15
100036e6:	2101      	movs	r1, #1
100036e8:	fa01 f303 	lsl.w	r3, r1, r3
100036ec:	431a      	orrs	r2, r3
100036ee:	68fb      	ldr	r3, [r7, #12]
100036f0:	635a      	str	r2, [r3, #52]	; 0x34
      }

      /* Unmask only the channels in reception (Transmission channel mask/unmask is done in HAL_IPCC_NotifyCPU) */
      if (ChannelDir == IPCC_CHANNEL_DIR_RX)
100036f2:	79fb      	ldrb	r3, [r7, #7]
100036f4:	2b01      	cmp	r3, #1
100036f6:	d10a      	bne.n	1000370e <HAL_IPCC_ActivateNotification+0x92>
      {
        IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
100036f8:	79fb      	ldrb	r3, [r7, #7]
100036fa:	4619      	mov	r1, r3
100036fc:	68b8      	ldr	r0, [r7, #8]
100036fe:	f000 f939 	bl	10003974 <IPCC_UnmaskInterrupt>
10003702:	e004      	b.n	1000370e <HAL_IPCC_ActivateNotification+0x92>
      }
    }
    else
    {
      err = HAL_ERROR;
10003704:	2301      	movs	r3, #1
10003706:	75fb      	strb	r3, [r7, #23]
10003708:	e001      	b.n	1000370e <HAL_IPCC_ActivateNotification+0x92>
    }
  }
  else
  {
    err = HAL_ERROR;
1000370a:	2301      	movs	r3, #1
1000370c:	75fb      	strb	r3, [r7, #23]
  }
  return err;
1000370e:	7dfb      	ldrb	r3, [r7, #23]
}
10003710:	4618      	mov	r0, r3
10003712:	3718      	adds	r7, #24
10003714:	46bd      	mov	sp, r7
10003716:	bd80      	pop	{r7, pc}

10003718 <HAL_IPCC_GetChannelStatus>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval Channel status
  */
IPCC_CHANNELStatusTypeDef HAL_IPCC_GetChannelStatus(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10003718:	b480      	push	{r7}
1000371a:	b089      	sub	sp, #36	; 0x24
1000371c:	af00      	add	r7, sp, #0
1000371e:	60f8      	str	r0, [r7, #12]
10003720:	60b9      	str	r1, [r7, #8]
10003722:	4613      	mov	r3, r2
10003724:	71fb      	strb	r3, [r7, #7]
  uint32_t channel_state;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10003726:	4b14      	ldr	r3, [pc, #80]	; (10003778 <HAL_IPCC_GetChannelStatus+0x60>)
10003728:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
1000372a:	4b14      	ldr	r3, [pc, #80]	; (1000377c <HAL_IPCC_GetChannelStatus+0x64>)
1000372c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Read corresponding channel depending of the MCU and the direction */
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
1000372e:	79fb      	ldrb	r3, [r7, #7]
10003730:	2b00      	cmp	r3, #0
10003732:	d10a      	bne.n	1000374a <HAL_IPCC_GetChannelStatus+0x32>
  {
    channel_state = (currentInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10003734:	69bb      	ldr	r3, [r7, #24]
10003736:	68da      	ldr	r2, [r3, #12]
10003738:	68bb      	ldr	r3, [r7, #8]
1000373a:	f003 030f 	and.w	r3, r3, #15
1000373e:	2101      	movs	r1, #1
10003740:	fa01 f303 	lsl.w	r3, r1, r3
10003744:	4013      	ands	r3, r2
10003746:	61fb      	str	r3, [r7, #28]
10003748:	e009      	b.n	1000375e <HAL_IPCC_GetChannelStatus+0x46>
  }
  else
  {
    channel_state = (otherInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
1000374a:	697b      	ldr	r3, [r7, #20]
1000374c:	68da      	ldr	r2, [r3, #12]
1000374e:	68bb      	ldr	r3, [r7, #8]
10003750:	f003 030f 	and.w	r3, r3, #15
10003754:	2101      	movs	r1, #1
10003756:	fa01 f303 	lsl.w	r3, r1, r3
1000375a:	4013      	ands	r3, r2
1000375c:	61fb      	str	r3, [r7, #28]
  }

  return (channel_state == 0UL) ? IPCC_CHANNEL_STATUS_FREE : IPCC_CHANNEL_STATUS_OCCUPIED ;
1000375e:	69fb      	ldr	r3, [r7, #28]
10003760:	2b00      	cmp	r3, #0
10003762:	bf14      	ite	ne
10003764:	2301      	movne	r3, #1
10003766:	2300      	moveq	r3, #0
10003768:	b2db      	uxtb	r3, r3
}
1000376a:	4618      	mov	r0, r3
1000376c:	3724      	adds	r7, #36	; 0x24
1000376e:	46bd      	mov	sp, r7
10003770:	f85d 7b04 	ldr.w	r7, [sp], #4
10003774:	4770      	bx	lr
10003776:	bf00      	nop
10003778:	4c001010 	.word	0x4c001010
1000377c:	4c001000 	.word	0x4c001000

10003780 <HAL_IPCC_NotifyCPU>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_NotifyCPU(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10003780:	b580      	push	{r7, lr}
10003782:	b088      	sub	sp, #32
10003784:	af00      	add	r7, sp, #0
10003786:	60f8      	str	r0, [r7, #12]
10003788:	60b9      	str	r1, [r7, #8]
1000378a:	4613      	mov	r3, r2
1000378c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
1000378e:	2300      	movs	r3, #0
10003790:	77fb      	strb	r3, [r7, #31]
  uint32_t mask;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10003792:	4b1d      	ldr	r3, [pc, #116]	; (10003808 <HAL_IPCC_NotifyCPU+0x88>)
10003794:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Check if IPCC is initiliased */
  if (hipcc->State == HAL_IPCC_STATE_READY)
10003796:	68fb      	ldr	r3, [r7, #12]
10003798:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
1000379c:	b2db      	uxtb	r3, r3
1000379e:	2b01      	cmp	r3, #1
100037a0:	d12a      	bne.n	100037f8 <HAL_IPCC_NotifyCPU+0x78>
  {
    /* For IPCC_CHANNEL_DIR_TX, set the status. For IPCC_CHANNEL_DIR_RX, clear the status */
    currentInstance->SCR |= ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_SCR_CH1S : IPCC_SCR_CH1C) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
100037a2:	69bb      	ldr	r3, [r7, #24]
100037a4:	689a      	ldr	r2, [r3, #8]
100037a6:	79fb      	ldrb	r3, [r7, #7]
100037a8:	2b00      	cmp	r3, #0
100037aa:	d102      	bne.n	100037b2 <HAL_IPCC_NotifyCPU+0x32>
100037ac:	f44f 3180 	mov.w	r1, #65536	; 0x10000
100037b0:	e000      	b.n	100037b4 <HAL_IPCC_NotifyCPU+0x34>
100037b2:	2101      	movs	r1, #1
100037b4:	68bb      	ldr	r3, [r7, #8]
100037b6:	f003 030f 	and.w	r3, r3, #15
100037ba:	fa01 f303 	lsl.w	r3, r1, r3
100037be:	431a      	orrs	r2, r3
100037c0:	69bb      	ldr	r3, [r7, #24]
100037c2:	609a      	str	r2, [r3, #8]

    /* Unmask interrupt if the callback is requested */
    mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
100037c4:	79fb      	ldrb	r3, [r7, #7]
100037c6:	2b00      	cmp	r3, #0
100037c8:	d102      	bne.n	100037d0 <HAL_IPCC_NotifyCPU+0x50>
100037ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
100037ce:	e000      	b.n	100037d2 <HAL_IPCC_NotifyCPU+0x52>
100037d0:	2201      	movs	r2, #1
100037d2:	68bb      	ldr	r3, [r7, #8]
100037d4:	f003 030f 	and.w	r3, r3, #15
100037d8:	fa02 f303 	lsl.w	r3, r2, r3
100037dc:	617b      	str	r3, [r7, #20]
    if ((hipcc->callbackRequest & mask) == mask)
100037de:	68fb      	ldr	r3, [r7, #12]
100037e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100037e2:	697b      	ldr	r3, [r7, #20]
100037e4:	4013      	ands	r3, r2
100037e6:	697a      	ldr	r2, [r7, #20]
100037e8:	429a      	cmp	r2, r3
100037ea:	d107      	bne.n	100037fc <HAL_IPCC_NotifyCPU+0x7c>
    {
      IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
100037ec:	79fb      	ldrb	r3, [r7, #7]
100037ee:	4619      	mov	r1, r3
100037f0:	68b8      	ldr	r0, [r7, #8]
100037f2:	f000 f8bf 	bl	10003974 <IPCC_UnmaskInterrupt>
100037f6:	e001      	b.n	100037fc <HAL_IPCC_NotifyCPU+0x7c>
    }
  }
  else
  {
    err = HAL_ERROR;
100037f8:	2301      	movs	r3, #1
100037fa:	77fb      	strb	r3, [r7, #31]
  }

  return err;
100037fc:	7ffb      	ldrb	r3, [r7, #31]
}
100037fe:	4618      	mov	r0, r3
10003800:	3720      	adds	r7, #32
10003802:	46bd      	mov	sp, r7
10003804:	bd80      	pop	{r7, pc}
10003806:	bf00      	nop
10003808:	4c001010 	.word	0x4c001010

1000380c <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
1000380c:	b580      	push	{r7, lr}
1000380e:	b086      	sub	sp, #24
10003810:	af00      	add	r7, sp, #0
10003812:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
10003814:	2300      	movs	r3, #0
10003816:	613b      	str	r3, [r7, #16]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10003818:	4b22      	ldr	r3, [pc, #136]	; (100038a4 <HAL_IPCC_TX_IRQHandler+0x98>)
1000381a:	60fb      	str	r3, [r7, #12]
#else
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
1000381c:	68fb      	ldr	r3, [r7, #12]
1000381e:	685b      	ldr	r3, [r3, #4]
10003820:	43db      	mvns	r3, r3
10003822:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
10003826:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
10003828:	68fb      	ldr	r3, [r7, #12]
1000382a:	68db      	ldr	r3, [r3, #12]
1000382c:	041b      	lsls	r3, r3, #16
1000382e:	43db      	mvns	r3, r3
10003830:	697a      	ldr	r2, [r7, #20]
10003832:	4013      	ands	r3, r2
10003834:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10003836:	e02c      	b.n	10003892 <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_Msk));
10003838:	693b      	ldr	r3, [r7, #16]
1000383a:	f003 030f 	and.w	r3, r3, #15
1000383e:	3310      	adds	r3, #16
10003840:	2201      	movs	r2, #1
10003842:	fa02 f303 	lsl.w	r3, r2, r3
10003846:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
10003848:	697a      	ldr	r2, [r7, #20]
1000384a:	68bb      	ldr	r3, [r7, #8]
1000384c:	4013      	ands	r3, r2
1000384e:	2b00      	cmp	r3, #0
10003850:	d01c      	beq.n	1000388c <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
10003852:	68fb      	ldr	r3, [r7, #12]
10003854:	685a      	ldr	r2, [r3, #4]
10003856:	68bb      	ldr	r3, [r7, #8]
10003858:	431a      	orrs	r2, r3
1000385a:	68fb      	ldr	r3, [r7, #12]
1000385c:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
1000385e:	687a      	ldr	r2, [r7, #4]
10003860:	693b      	ldr	r3, [r7, #16]
10003862:	3306      	adds	r3, #6
10003864:	009b      	lsls	r3, r3, #2
10003866:	4413      	add	r3, r2
10003868:	685b      	ldr	r3, [r3, #4]
1000386a:	2b00      	cmp	r3, #0
1000386c:	d009      	beq.n	10003882 <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
1000386e:	687a      	ldr	r2, [r7, #4]
10003870:	693b      	ldr	r3, [r7, #16]
10003872:	3306      	adds	r3, #6
10003874:	009b      	lsls	r3, r3, #2
10003876:	4413      	add	r3, r2
10003878:	685b      	ldr	r3, [r3, #4]
1000387a:	2200      	movs	r2, #0
1000387c:	6939      	ldr	r1, [r7, #16]
1000387e:	6878      	ldr	r0, [r7, #4]
10003880:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
10003882:	68bb      	ldr	r3, [r7, #8]
10003884:	43db      	mvns	r3, r3
10003886:	697a      	ldr	r2, [r7, #20]
10003888:	4013      	ands	r3, r2
1000388a:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
1000388c:	693b      	ldr	r3, [r7, #16]
1000388e:	3301      	adds	r3, #1
10003890:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10003892:	697b      	ldr	r3, [r7, #20]
10003894:	2b00      	cmp	r3, #0
10003896:	d1cf      	bne.n	10003838 <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
10003898:	bf00      	nop
1000389a:	bf00      	nop
1000389c:	3718      	adds	r7, #24
1000389e:	46bd      	mov	sp, r7
100038a0:	bd80      	pop	{r7, pc}
100038a2:	bf00      	nop
100038a4:	4c001010 	.word	0x4c001010

100038a8 <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
100038a8:	b580      	push	{r7, lr}
100038aa:	b088      	sub	sp, #32
100038ac:	af00      	add	r7, sp, #0
100038ae:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
100038b0:	2300      	movs	r3, #0
100038b2:	61bb      	str	r3, [r7, #24]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
100038b4:	4b20      	ldr	r3, [pc, #128]	; (10003938 <HAL_IPCC_RX_IRQHandler+0x90>)
100038b6:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
100038b8:	4b20      	ldr	r3, [pc, #128]	; (1000393c <HAL_IPCC_RX_IRQHandler+0x94>)
100038ba:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
#endif

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
100038bc:	697b      	ldr	r3, [r7, #20]
100038be:	685b      	ldr	r3, [r3, #4]
100038c0:	43db      	mvns	r3, r3
100038c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
100038c6:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
100038c8:	693b      	ldr	r3, [r7, #16]
100038ca:	68db      	ldr	r3, [r3, #12]
100038cc:	69fa      	ldr	r2, [r7, #28]
100038ce:	4013      	ands	r3, r2
100038d0:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
100038d2:	e029      	b.n	10003928 <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_Msk);
100038d4:	69bb      	ldr	r3, [r7, #24]
100038d6:	f003 030f 	and.w	r3, r3, #15
100038da:	2201      	movs	r2, #1
100038dc:	fa02 f303 	lsl.w	r3, r2, r3
100038e0:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
100038e2:	69fa      	ldr	r2, [r7, #28]
100038e4:	68fb      	ldr	r3, [r7, #12]
100038e6:	4013      	ands	r3, r2
100038e8:	2b00      	cmp	r3, #0
100038ea:	d01a      	beq.n	10003922 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
100038ec:	697b      	ldr	r3, [r7, #20]
100038ee:	685a      	ldr	r2, [r3, #4]
100038f0:	68fb      	ldr	r3, [r7, #12]
100038f2:	431a      	orrs	r2, r3
100038f4:	697b      	ldr	r3, [r7, #20]
100038f6:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
100038f8:	687a      	ldr	r2, [r7, #4]
100038fa:	69bb      	ldr	r3, [r7, #24]
100038fc:	009b      	lsls	r3, r3, #2
100038fe:	4413      	add	r3, r2
10003900:	685b      	ldr	r3, [r3, #4]
10003902:	2b00      	cmp	r3, #0
10003904:	d008      	beq.n	10003918 <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
10003906:	687a      	ldr	r2, [r7, #4]
10003908:	69bb      	ldr	r3, [r7, #24]
1000390a:	009b      	lsls	r3, r3, #2
1000390c:	4413      	add	r3, r2
1000390e:	685b      	ldr	r3, [r3, #4]
10003910:	2201      	movs	r2, #1
10003912:	69b9      	ldr	r1, [r7, #24]
10003914:	6878      	ldr	r0, [r7, #4]
10003916:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
10003918:	68fb      	ldr	r3, [r7, #12]
1000391a:	43db      	mvns	r3, r3
1000391c:	69fa      	ldr	r2, [r7, #28]
1000391e:	4013      	ands	r3, r2
10003920:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
10003922:	69bb      	ldr	r3, [r7, #24]
10003924:	3301      	adds	r3, #1
10003926:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10003928:	69fb      	ldr	r3, [r7, #28]
1000392a:	2b00      	cmp	r3, #0
1000392c:	d1d2      	bne.n	100038d4 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
1000392e:	bf00      	nop
10003930:	bf00      	nop
10003932:	3720      	adds	r7, #32
10003934:	46bd      	mov	sp, r7
10003936:	bd80      	pop	{r7, pc}
10003938:	4c001010 	.word	0x4c001010
1000393c:	4c001000 	.word	0x4c001000

10003940 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10003940:	b480      	push	{r7}
10003942:	b085      	sub	sp, #20
10003944:	af00      	add	r7, sp, #0
10003946:	60f8      	str	r0, [r7, #12]
10003948:	60b9      	str	r1, [r7, #8]
1000394a:	4613      	mov	r3, r2
1000394c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
1000394e:	bf00      	nop
10003950:	3714      	adds	r7, #20
10003952:	46bd      	mov	sp, r7
10003954:	f85d 7b04 	ldr.w	r7, [sp], #4
10003958:	4770      	bx	lr

1000395a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
1000395a:	b480      	push	{r7}
1000395c:	b085      	sub	sp, #20
1000395e:	af00      	add	r7, sp, #0
10003960:	60f8      	str	r0, [r7, #12]
10003962:	60b9      	str	r1, [r7, #8]
10003964:	4613      	mov	r3, r2
10003966:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
10003968:	bf00      	nop
1000396a:	3714      	adds	r7, #20
1000396c:	46bd      	mov	sp, r7
1000396e:	f85d 7b04 	ldr.w	r7, [sp], #4
10003972:	4770      	bx	lr

10003974 <IPCC_UnmaskInterrupt>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  */
void IPCC_UnmaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10003974:	b480      	push	{r7}
10003976:	b085      	sub	sp, #20
10003978:	af00      	add	r7, sp, #0
1000397a:	6078      	str	r0, [r7, #4]
1000397c:	460b      	mov	r3, r1
1000397e:	70fb      	strb	r3, [r7, #3]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10003980:	4b12      	ldr	r3, [pc, #72]	; (100039cc <IPCC_UnmaskInterrupt+0x58>)
10003982:	60fb      	str	r3, [r7, #12]
#else
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10003984:	78fb      	ldrb	r3, [r7, #3]
10003986:	2b00      	cmp	r3, #0
10003988:	d10d      	bne.n	100039a6 <IPCC_UnmaskInterrupt+0x32>
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
1000398a:	68fb      	ldr	r3, [r7, #12]
1000398c:	685a      	ldr	r2, [r3, #4]
1000398e:	687b      	ldr	r3, [r7, #4]
10003990:	f003 030f 	and.w	r3, r3, #15
10003994:	f44f 3180 	mov.w	r1, #65536	; 0x10000
10003998:	fa01 f303 	lsl.w	r3, r1, r3
1000399c:	43db      	mvns	r3, r3
1000399e:	401a      	ands	r2, r3
100039a0:	68fb      	ldr	r3, [r7, #12]
100039a2:	605a      	str	r2, [r3, #4]
  else
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
  }
}
100039a4:	e00b      	b.n	100039be <IPCC_UnmaskInterrupt+0x4a>
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
100039a6:	68fb      	ldr	r3, [r7, #12]
100039a8:	685a      	ldr	r2, [r3, #4]
100039aa:	687b      	ldr	r3, [r7, #4]
100039ac:	f003 030f 	and.w	r3, r3, #15
100039b0:	2101      	movs	r1, #1
100039b2:	fa01 f303 	lsl.w	r3, r1, r3
100039b6:	43db      	mvns	r3, r3
100039b8:	401a      	ands	r2, r3
100039ba:	68fb      	ldr	r3, [r7, #12]
100039bc:	605a      	str	r2, [r3, #4]
}
100039be:	bf00      	nop
100039c0:	3714      	adds	r7, #20
100039c2:	46bd      	mov	sp, r7
100039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
100039c8:	4770      	bx	lr
100039ca:	bf00      	nop
100039cc:	4c001010 	.word	0x4c001010

100039d0 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
100039d0:	b480      	push	{r7}
100039d2:	b085      	sub	sp, #20
100039d4:	af00      	add	r7, sp, #0
100039d6:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
100039d8:	2300      	movs	r3, #0
100039da:	60fb      	str	r3, [r7, #12]
100039dc:	e00f      	b.n	100039fe <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
100039de:	687a      	ldr	r2, [r7, #4]
100039e0:	68fb      	ldr	r3, [r7, #12]
100039e2:	009b      	lsls	r3, r3, #2
100039e4:	4413      	add	r3, r2
100039e6:	4a0b      	ldr	r2, [pc, #44]	; (10003a14 <IPCC_SetDefaultCallbacks+0x44>)
100039e8:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
100039ea:	687a      	ldr	r2, [r7, #4]
100039ec:	68fb      	ldr	r3, [r7, #12]
100039ee:	3306      	adds	r3, #6
100039f0:	009b      	lsls	r3, r3, #2
100039f2:	4413      	add	r3, r2
100039f4:	4a08      	ldr	r2, [pc, #32]	; (10003a18 <IPCC_SetDefaultCallbacks+0x48>)
100039f6:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
100039f8:	68fb      	ldr	r3, [r7, #12]
100039fa:	3301      	adds	r3, #1
100039fc:	60fb      	str	r3, [r7, #12]
100039fe:	68fb      	ldr	r3, [r7, #12]
10003a00:	2b05      	cmp	r3, #5
10003a02:	d9ec      	bls.n	100039de <IPCC_SetDefaultCallbacks+0xe>
  }
}
10003a04:	bf00      	nop
10003a06:	bf00      	nop
10003a08:	3714      	adds	r7, #20
10003a0a:	46bd      	mov	sp, r7
10003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
10003a10:	4770      	bx	lr
10003a12:	bf00      	nop
10003a14:	10003941 	.word	0x10003941
10003a18:	1000395b 	.word	0x1000395b

10003a1c <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
10003a1c:	b480      	push	{r7}
10003a1e:	b083      	sub	sp, #12
10003a20:	af00      	add	r7, sp, #0
10003a22:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
10003a24:	687b      	ldr	r3, [r7, #4]
10003a26:	2200      	movs	r2, #0
10003a28:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
10003a2a:	687b      	ldr	r3, [r7, #4]
10003a2c:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
10003a30:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
10003a32:	687b      	ldr	r3, [r7, #4]
10003a34:	223f      	movs	r2, #63	; 0x3f
10003a36:	609a      	str	r2, [r3, #8]
}
10003a38:	bf00      	nop
10003a3a:	370c      	adds	r7, #12
10003a3c:	46bd      	mov	sp, r7
10003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
10003a42:	4770      	bx	lr

10003a44 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
10003a44:	b480      	push	{r7}
10003a46:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
10003a48:	4b05      	ldr	r3, [pc, #20]	; (10003a60 <HAL_PWR_EnableBkUpAccess+0x1c>)
10003a4a:	681b      	ldr	r3, [r3, #0]
10003a4c:	4a04      	ldr	r2, [pc, #16]	; (10003a60 <HAL_PWR_EnableBkUpAccess+0x1c>)
10003a4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
10003a52:	6013      	str	r3, [r2, #0]
}
10003a54:	bf00      	nop
10003a56:	46bd      	mov	sp, r7
10003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
10003a5c:	4770      	bx	lr
10003a5e:	bf00      	nop
10003a60:	50001000 	.word	0x50001000

10003a64 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
10003a64:	b580      	push	{r7, lr}
10003a66:	b084      	sub	sp, #16
10003a68:	af00      	add	r7, sp, #0
10003a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef result = HAL_OK;
10003a6c:	2300      	movs	r3, #0
10003a6e:	73fb      	strb	r3, [r7, #15]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
10003a70:	687b      	ldr	r3, [r7, #4]
10003a72:	2b00      	cmp	r3, #0
10003a74:	d101      	bne.n	10003a7a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
10003a76:	2301      	movs	r3, #1
10003a78:	e320      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
10003a7a:	687b      	ldr	r3, [r7, #4]
10003a7c:	681b      	ldr	r3, [r3, #0]
10003a7e:	f003 0301 	and.w	r3, r3, #1
10003a82:	2b00      	cmp	r3, #0
10003a84:	f000 8081 	beq.w	10003b8a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used somewhere in the system it will not be disabled */
    if (IS_HSE_IN_USE())
10003a88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a8c:	6a1b      	ldr	r3, [r3, #32]
10003a8e:	f003 0303 	and.w	r3, r3, #3
10003a92:	2b01      	cmp	r3, #1
10003a94:	d107      	bne.n	10003aa6 <HAL_RCC_OscConfig+0x42>
10003a96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a9a:	6a1b      	ldr	r3, [r3, #32]
10003a9c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003aa0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003aa4:	d054      	beq.n	10003b50 <HAL_RCC_OscConfig+0xec>
10003aa6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003aac:	f003 0307 	and.w	r3, r3, #7
10003ab0:	2b01      	cmp	r3, #1
10003ab2:	d107      	bne.n	10003ac4 <HAL_RCC_OscConfig+0x60>
10003ab4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003aba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003abe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003ac2:	d045      	beq.n	10003b50 <HAL_RCC_OscConfig+0xec>
10003ac4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003aca:	f003 0303 	and.w	r3, r3, #3
10003ace:	2b01      	cmp	r3, #1
10003ad0:	d107      	bne.n	10003ae2 <HAL_RCC_OscConfig+0x7e>
10003ad2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ad6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003ad8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003adc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003ae0:	d036      	beq.n	10003b50 <HAL_RCC_OscConfig+0xec>
10003ae2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003ae8:	f003 0303 	and.w	r3, r3, #3
10003aec:	2b01      	cmp	r3, #1
10003aee:	d10f      	bne.n	10003b10 <HAL_RCC_OscConfig+0xac>
10003af0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003af8:	f003 0302 	and.w	r3, r3, #2
10003afc:	2b02      	cmp	r3, #2
10003afe:	d027      	beq.n	10003b50 <HAL_RCC_OscConfig+0xec>
10003b00:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003b08:	f003 0302 	and.w	r3, r3, #2
10003b0c:	2b02      	cmp	r3, #2
10003b0e:	d01f      	beq.n	10003b50 <HAL_RCC_OscConfig+0xec>
10003b10:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b14:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003b18:	f003 0303 	and.w	r3, r3, #3
10003b1c:	2b01      	cmp	r3, #1
10003b1e:	d107      	bne.n	10003b30 <HAL_RCC_OscConfig+0xcc>
10003b20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b24:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003b28:	f003 0302 	and.w	r3, r3, #2
10003b2c:	2b02      	cmp	r3, #2
10003b2e:	d00f      	beq.n	10003b50 <HAL_RCC_OscConfig+0xec>
10003b30:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b34:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10003b38:	f003 0303 	and.w	r3, r3, #3
10003b3c:	2b01      	cmp	r3, #1
10003b3e:	d117      	bne.n	10003b70 <HAL_RCC_OscConfig+0x10c>
10003b40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b44:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003b48:	f003 0302 	and.w	r3, r3, #2
10003b4c:	2b02      	cmp	r3, #2
10003b4e:	d10f      	bne.n	10003b70 <HAL_RCC_OscConfig+0x10c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
10003b50:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b54:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
10003b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10003b60:	d112      	bne.n	10003b88 <HAL_RCC_OscConfig+0x124>
10003b62:	687b      	ldr	r3, [r7, #4]
10003b64:	685b      	ldr	r3, [r3, #4]
10003b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10003b6a:	d00d      	beq.n	10003b88 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
10003b6c:	2301      	movs	r3, #1
10003b6e:	e2a5      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Configure HSE oscillator */
      result = HAL_RCC_HSEConfig(RCC_OscInitStruct->HSEState);
10003b70:	687b      	ldr	r3, [r7, #4]
10003b72:	685b      	ldr	r3, [r3, #4]
10003b74:	4618      	mov	r0, r3
10003b76:	f000 faa7 	bl	100040c8 <HAL_RCC_HSEConfig>
10003b7a:	4603      	mov	r3, r0
10003b7c:	73fb      	strb	r3, [r7, #15]
      if (result != HAL_OK)
10003b7e:	7bfb      	ldrb	r3, [r7, #15]
10003b80:	2b00      	cmp	r3, #0
10003b82:	d002      	beq.n	10003b8a <HAL_RCC_OscConfig+0x126>
      {
        return result;
10003b84:	7bfb      	ldrb	r3, [r7, #15]
10003b86:	e299      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
10003b88:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
10003b8a:	687b      	ldr	r3, [r7, #4]
10003b8c:	681b      	ldr	r3, [r3, #0]
10003b8e:	f003 0302 	and.w	r3, r3, #2
10003b92:	2b00      	cmp	r3, #0
10003b94:	f000 814e 	beq.w	10003e34 <HAL_RCC_OscConfig+0x3d0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDivValue));

    /* When the HSI is used as system clock it will not disabled */
    if (IS_HSI_IN_USE())
10003b98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b9c:	6a1b      	ldr	r3, [r3, #32]
10003b9e:	f003 0303 	and.w	r3, r3, #3
10003ba2:	2b00      	cmp	r3, #0
10003ba4:	d107      	bne.n	10003bb6 <HAL_RCC_OscConfig+0x152>
10003ba6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003baa:	6a1b      	ldr	r3, [r3, #32]
10003bac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003bb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003bb4:	d055      	beq.n	10003c62 <HAL_RCC_OscConfig+0x1fe>
10003bb6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003bbc:	f003 0307 	and.w	r3, r3, #7
10003bc0:	2b00      	cmp	r3, #0
10003bc2:	d107      	bne.n	10003bd4 <HAL_RCC_OscConfig+0x170>
10003bc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003bca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003bce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003bd2:	d046      	beq.n	10003c62 <HAL_RCC_OscConfig+0x1fe>
10003bd4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003bda:	f003 0303 	and.w	r3, r3, #3
10003bde:	2b00      	cmp	r3, #0
10003be0:	d107      	bne.n	10003bf2 <HAL_RCC_OscConfig+0x18e>
10003be2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003be6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003be8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003bec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003bf0:	d037      	beq.n	10003c62 <HAL_RCC_OscConfig+0x1fe>
10003bf2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003bf8:	f003 0303 	and.w	r3, r3, #3
10003bfc:	2b00      	cmp	r3, #0
10003bfe:	d10f      	bne.n	10003c20 <HAL_RCC_OscConfig+0x1bc>
10003c00:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003c08:	f003 0302 	and.w	r3, r3, #2
10003c0c:	2b02      	cmp	r3, #2
10003c0e:	d028      	beq.n	10003c62 <HAL_RCC_OscConfig+0x1fe>
10003c10:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003c18:	f003 0302 	and.w	r3, r3, #2
10003c1c:	2b02      	cmp	r3, #2
10003c1e:	d020      	beq.n	10003c62 <HAL_RCC_OscConfig+0x1fe>
10003c20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c24:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003c28:	f003 0303 	and.w	r3, r3, #3
10003c2c:	2b00      	cmp	r3, #0
10003c2e:	d107      	bne.n	10003c40 <HAL_RCC_OscConfig+0x1dc>
10003c30:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c34:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003c38:	f003 0302 	and.w	r3, r3, #2
10003c3c:	2b02      	cmp	r3, #2
10003c3e:	d010      	beq.n	10003c62 <HAL_RCC_OscConfig+0x1fe>
10003c40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c44:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10003c48:	f003 0303 	and.w	r3, r3, #3
10003c4c:	2b00      	cmp	r3, #0
10003c4e:	f040 8088 	bne.w	10003d62 <HAL_RCC_OscConfig+0x2fe>
10003c52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c56:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003c5a:	f003 0302 	and.w	r3, r3, #2
10003c5e:	2b02      	cmp	r3, #2
10003c60:	d17f      	bne.n	10003d62 <HAL_RCC_OscConfig+0x2fe>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
10003c62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c66:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003c6a:	f003 0301 	and.w	r3, r3, #1
10003c6e:	2b01      	cmp	r3, #1
10003c70:	d105      	bne.n	10003c7e <HAL_RCC_OscConfig+0x21a>
10003c72:	687b      	ldr	r3, [r7, #4]
10003c74:	68db      	ldr	r3, [r3, #12]
10003c76:	2b01      	cmp	r3, #1
10003c78:	d001      	beq.n	10003c7e <HAL_RCC_OscConfig+0x21a>
      {
        return HAL_ERROR;
10003c7a:	2301      	movs	r3, #1
10003c7c:	e21e      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
10003c7e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c82:	699b      	ldr	r3, [r3, #24]
10003c84:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
10003c88:	687b      	ldr	r3, [r7, #4]
10003c8a:	691b      	ldr	r3, [r3, #16]
10003c8c:	021b      	lsls	r3, r3, #8
10003c8e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003c92:	4313      	orrs	r3, r2
10003c94:	618b      	str	r3, [r1, #24]

        /* It is not allowed to change HSIDIV if HSI is currently used as
         * reference clock for a PLL
         */
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
10003c96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003c9c:	f003 0303 	and.w	r3, r3, #3
10003ca0:	2b00      	cmp	r3, #0
10003ca2:	d10f      	bne.n	10003cc4 <HAL_RCC_OscConfig+0x260>
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
10003ca4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003cac:	f003 0302 	and.w	r3, r3, #2
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
10003cb0:	2b02      	cmp	r3, #2
10003cb2:	d047      	beq.n	10003d44 <HAL_RCC_OscConfig+0x2e0>
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
10003cb4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003cbc:	f003 0302 	and.w	r3, r3, #2
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
10003cc0:	2b02      	cmp	r3, #2
10003cc2:	d03f      	beq.n	10003d44 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
10003cc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003cc8:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003ccc:	f003 0303 	and.w	r3, r3, #3
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
10003cd0:	2b00      	cmp	r3, #0
10003cd2:	d107      	bne.n	10003ce4 <HAL_RCC_OscConfig+0x280>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
10003cd4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003cd8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003cdc:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
10003ce0:	2b02      	cmp	r3, #2
10003ce2:	d02f      	beq.n	10003d44 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
10003ce4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ce8:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10003cec:	f003 0303 	and.w	r3, r3, #3
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
10003cf0:	2b00      	cmp	r3, #0
10003cf2:	d107      	bne.n	10003d04 <HAL_RCC_OscConfig+0x2a0>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY))))
10003cf4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003cf8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003cfc:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
10003d00:	2b02      	cmp	r3, #2
10003d02:	d01f      	beq.n	10003d44 <HAL_RCC_OscConfig+0x2e0>
        {
          /* Update HSIDIV value */
          __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
10003d04:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d08:	699b      	ldr	r3, [r3, #24]
10003d0a:	f023 0203 	bic.w	r2, r3, #3
10003d0e:	687b      	ldr	r3, [r7, #4]
10003d10:	695b      	ldr	r3, [r3, #20]
10003d12:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003d16:	4313      	orrs	r3, r2
10003d18:	618b      	str	r3, [r1, #24]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
10003d1a:	f7fd fe1f 	bl	1000195c <HAL_GetTick>
10003d1e:	60b8      	str	r0, [r7, #8]

          /* Wait till HSIDIV is ready */
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10003d20:	e008      	b.n	10003d34 <HAL_RCC_OscConfig+0x2d0>
          {
            if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10003d22:	f7fd fe1b 	bl	1000195c <HAL_GetTick>
10003d26:	4602      	mov	r2, r0
10003d28:	68bb      	ldr	r3, [r7, #8]
10003d2a:	1ad3      	subs	r3, r2, r3
10003d2c:	2b64      	cmp	r3, #100	; 0x64
10003d2e:	d901      	bls.n	10003d34 <HAL_RCC_OscConfig+0x2d0>
            {
              return HAL_TIMEOUT;
10003d30:	2303      	movs	r3, #3
10003d32:	e1c3      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10003d34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d38:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003d3c:	f003 0304 	and.w	r3, r3, #4
10003d40:	2b04      	cmp	r3, #4
10003d42:	d1ee      	bne.n	10003d22 <HAL_RCC_OscConfig+0x2be>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  HAL_RCC_GetSystemCoreClockFreq();
10003d44:	f001 faca 	bl	100052dc <HAL_RCC_GetSystemCoreClockFreq>
10003d48:	4603      	mov	r3, r0
10003d4a:	4ab3      	ldr	r2, [pc, #716]	; (10004018 <HAL_RCC_OscConfig+0x5b4>)
10003d4c:	6013      	str	r3, [r2, #0]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
10003d4e:	4bb3      	ldr	r3, [pc, #716]	; (1000401c <HAL_RCC_OscConfig+0x5b8>)
10003d50:	681b      	ldr	r3, [r3, #0]
10003d52:	4618      	mov	r0, r3
10003d54:	f7fd fdb8 	bl	100018c8 <HAL_InitTick>
10003d58:	4603      	mov	r3, r0
10003d5a:	2b00      	cmp	r3, #0
10003d5c:	d069      	beq.n	10003e32 <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_ERROR;
10003d5e:	2301      	movs	r3, #1
10003d60:	e1ac      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
10003d62:	687b      	ldr	r3, [r7, #4]
10003d64:	68db      	ldr	r3, [r3, #12]
10003d66:	2b00      	cmp	r3, #0
10003d68:	d049      	beq.n	10003dfe <HAL_RCC_OscConfig+0x39a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
10003d6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d6e:	68db      	ldr	r3, [r3, #12]
10003d70:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003d74:	f043 0301 	orr.w	r3, r3, #1
10003d78:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003d7a:	f7fd fdef 	bl	1000195c <HAL_GetTick>
10003d7e:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10003d80:	e008      	b.n	10003d94 <HAL_RCC_OscConfig+0x330>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10003d82:	f7fd fdeb 	bl	1000195c <HAL_GetTick>
10003d86:	4602      	mov	r2, r0
10003d88:	68bb      	ldr	r3, [r7, #8]
10003d8a:	1ad3      	subs	r3, r2, r3
10003d8c:	2b64      	cmp	r3, #100	; 0x64
10003d8e:	d901      	bls.n	10003d94 <HAL_RCC_OscConfig+0x330>
          {
            return HAL_TIMEOUT;
10003d90:	2303      	movs	r3, #3
10003d92:	e193      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10003d94:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d98:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003d9c:	f003 0301 	and.w	r3, r3, #1
10003da0:	2b01      	cmp	r3, #1
10003da2:	d1ee      	bne.n	10003d82 <HAL_RCC_OscConfig+0x31e>
          }
        }

        /* Update HSIDIV value */
        __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
10003da4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003da8:	699b      	ldr	r3, [r3, #24]
10003daa:	f023 0203 	bic.w	r2, r3, #3
10003dae:	687b      	ldr	r3, [r7, #4]
10003db0:	695b      	ldr	r3, [r3, #20]
10003db2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003db6:	4313      	orrs	r3, r2
10003db8:	618b      	str	r3, [r1, #24]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003dba:	f7fd fdcf 	bl	1000195c <HAL_GetTick>
10003dbe:	60b8      	str	r0, [r7, #8]

        /* Wait till HSIDIV is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10003dc0:	e008      	b.n	10003dd4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10003dc2:	f7fd fdcb 	bl	1000195c <HAL_GetTick>
10003dc6:	4602      	mov	r2, r0
10003dc8:	68bb      	ldr	r3, [r7, #8]
10003dca:	1ad3      	subs	r3, r2, r3
10003dcc:	2b64      	cmp	r3, #100	; 0x64
10003dce:	d901      	bls.n	10003dd4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
10003dd0:	2303      	movs	r3, #3
10003dd2:	e173      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10003dd4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003dd8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003ddc:	f003 0304 	and.w	r3, r3, #4
10003de0:	2b04      	cmp	r3, #4
10003de2:	d1ee      	bne.n	10003dc2 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
10003de4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003de8:	699b      	ldr	r3, [r3, #24]
10003dea:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
10003dee:	687b      	ldr	r3, [r7, #4]
10003df0:	691b      	ldr	r3, [r3, #16]
10003df2:	021b      	lsls	r3, r3, #8
10003df4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003df8:	4313      	orrs	r3, r2
10003dfa:	618b      	str	r3, [r1, #24]
10003dfc:	e01a      	b.n	10003e34 <HAL_RCC_OscConfig+0x3d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
10003dfe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e02:	2201      	movs	r2, #1
10003e04:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003e06:	f7fd fda9 	bl	1000195c <HAL_GetTick>
10003e0a:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
10003e0c:	e008      	b.n	10003e20 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10003e0e:	f7fd fda5 	bl	1000195c <HAL_GetTick>
10003e12:	4602      	mov	r2, r0
10003e14:	68bb      	ldr	r3, [r7, #8]
10003e16:	1ad3      	subs	r3, r2, r3
10003e18:	2b64      	cmp	r3, #100	; 0x64
10003e1a:	d901      	bls.n	10003e20 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
10003e1c:	2303      	movs	r3, #3
10003e1e:	e14d      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
10003e20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e24:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003e28:	f003 0301 	and.w	r3, r3, #1
10003e2c:	2b01      	cmp	r3, #1
10003e2e:	d0ee      	beq.n	10003e0e <HAL_RCC_OscConfig+0x3aa>
10003e30:	e000      	b.n	10003e34 <HAL_RCC_OscConfig+0x3d0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
10003e32:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
10003e34:	687b      	ldr	r3, [r7, #4]
10003e36:	681b      	ldr	r3, [r3, #0]
10003e38:	f003 0310 	and.w	r3, r3, #16
10003e3c:	2b00      	cmp	r3, #0
10003e3e:	f000 8091 	beq.w	10003f64 <HAL_RCC_OscConfig+0x500>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if (IS_CSI_IN_USE())
10003e42:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e46:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003e4a:	f003 0303 	and.w	r3, r3, #3
10003e4e:	2b02      	cmp	r3, #2
10003e50:	d107      	bne.n	10003e62 <HAL_RCC_OscConfig+0x3fe>
10003e52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e56:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003e5a:	f003 0302 	and.w	r3, r3, #2
10003e5e:	2b02      	cmp	r3, #2
10003e60:	d01e      	beq.n	10003ea0 <HAL_RCC_OscConfig+0x43c>
10003e62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003e68:	f003 0303 	and.w	r3, r3, #3
10003e6c:	2b02      	cmp	r3, #2
10003e6e:	d107      	bne.n	10003e80 <HAL_RCC_OscConfig+0x41c>
10003e70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003e76:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003e7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003e7e:	d00f      	beq.n	10003ea0 <HAL_RCC_OscConfig+0x43c>
10003e80:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e84:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10003e88:	f003 0303 	and.w	r3, r3, #3
10003e8c:	2b02      	cmp	r3, #2
10003e8e:	d122      	bne.n	10003ed6 <HAL_RCC_OscConfig+0x472>
10003e90:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e94:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003e98:	f003 0302 	and.w	r3, r3, #2
10003e9c:	2b02      	cmp	r3, #2
10003e9e:	d11a      	bne.n	10003ed6 <HAL_RCC_OscConfig+0x472>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
10003ea0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ea4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003ea8:	f003 0310 	and.w	r3, r3, #16
10003eac:	2b10      	cmp	r3, #16
10003eae:	d105      	bne.n	10003ebc <HAL_RCC_OscConfig+0x458>
10003eb0:	687b      	ldr	r3, [r7, #4]
10003eb2:	69db      	ldr	r3, [r3, #28]
10003eb4:	2b10      	cmp	r3, #16
10003eb6:	d001      	beq.n	10003ebc <HAL_RCC_OscConfig+0x458>
      {
        return HAL_ERROR;
10003eb8:	2301      	movs	r3, #1
10003eba:	e0ff      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
10003ebc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ec0:	69db      	ldr	r3, [r3, #28]
10003ec2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
10003ec6:	687b      	ldr	r3, [r7, #4]
10003ec8:	6a1b      	ldr	r3, [r3, #32]
10003eca:	021b      	lsls	r3, r3, #8
10003ecc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003ed0:	4313      	orrs	r3, r2
10003ed2:	61cb      	str	r3, [r1, #28]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
10003ed4:	e046      	b.n	10003f64 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
10003ed6:	687b      	ldr	r3, [r7, #4]
10003ed8:	69db      	ldr	r3, [r3, #28]
10003eda:	2b00      	cmp	r3, #0
10003edc:	d029      	beq.n	10003f32 <HAL_RCC_OscConfig+0x4ce>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
10003ede:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ee2:	68db      	ldr	r3, [r3, #12]
10003ee4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003ee8:	f043 0310 	orr.w	r3, r3, #16
10003eec:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003eee:	f7fd fd35 	bl	1000195c <HAL_GetTick>
10003ef2:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10003ef4:	e008      	b.n	10003f08 <HAL_RCC_OscConfig+0x4a4>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
10003ef6:	f7fd fd31 	bl	1000195c <HAL_GetTick>
10003efa:	4602      	mov	r2, r0
10003efc:	68bb      	ldr	r3, [r7, #8]
10003efe:	1ad3      	subs	r3, r2, r3
10003f00:	2b64      	cmp	r3, #100	; 0x64
10003f02:	d901      	bls.n	10003f08 <HAL_RCC_OscConfig+0x4a4>
          {
            return HAL_TIMEOUT;
10003f04:	2303      	movs	r3, #3
10003f06:	e0d9      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10003f08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f0c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003f10:	f003 0310 	and.w	r3, r3, #16
10003f14:	2b10      	cmp	r3, #16
10003f16:	d1ee      	bne.n	10003ef6 <HAL_RCC_OscConfig+0x492>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
10003f18:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f1c:	69db      	ldr	r3, [r3, #28]
10003f1e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
10003f22:	687b      	ldr	r3, [r7, #4]
10003f24:	6a1b      	ldr	r3, [r3, #32]
10003f26:	021b      	lsls	r3, r3, #8
10003f28:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003f2c:	4313      	orrs	r3, r2
10003f2e:	61cb      	str	r3, [r1, #28]
10003f30:	e018      	b.n	10003f64 <HAL_RCC_OscConfig+0x500>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
10003f32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f36:	2210      	movs	r2, #16
10003f38:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003f3a:	f7fd fd0f 	bl	1000195c <HAL_GetTick>
10003f3e:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
10003f40:	e008      	b.n	10003f54 <HAL_RCC_OscConfig+0x4f0>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
10003f42:	f7fd fd0b 	bl	1000195c <HAL_GetTick>
10003f46:	4602      	mov	r2, r0
10003f48:	68bb      	ldr	r3, [r7, #8]
10003f4a:	1ad3      	subs	r3, r2, r3
10003f4c:	2b64      	cmp	r3, #100	; 0x64
10003f4e:	d901      	bls.n	10003f54 <HAL_RCC_OscConfig+0x4f0>
          {
            return HAL_TIMEOUT;
10003f50:	2303      	movs	r3, #3
10003f52:	e0b3      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
10003f54:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f58:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003f5c:	f003 0310 	and.w	r3, r3, #16
10003f60:	2b10      	cmp	r3, #16
10003f62:	d0ee      	beq.n	10003f42 <HAL_RCC_OscConfig+0x4de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
10003f64:	687b      	ldr	r3, [r7, #4]
10003f66:	681b      	ldr	r3, [r3, #0]
10003f68:	f003 0308 	and.w	r3, r3, #8
10003f6c:	2b00      	cmp	r3, #0
10003f6e:	d042      	beq.n	10003ff6 <HAL_RCC_OscConfig+0x592>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
10003f70:	687b      	ldr	r3, [r7, #4]
10003f72:	699b      	ldr	r3, [r3, #24]
10003f74:	2b00      	cmp	r3, #0
10003f76:	d01f      	beq.n	10003fb8 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
10003f78:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f7c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10003f80:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003f84:	f043 0301 	orr.w	r3, r3, #1
10003f88:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10003f8c:	f7fd fce6 	bl	1000195c <HAL_GetTick>
10003f90:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
10003f92:	e008      	b.n	10003fa6 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10003f94:	f7fd fce2 	bl	1000195c <HAL_GetTick>
10003f98:	4602      	mov	r2, r0
10003f9a:	68bb      	ldr	r3, [r7, #8]
10003f9c:	1ad3      	subs	r3, r2, r3
10003f9e:	2b64      	cmp	r3, #100	; 0x64
10003fa0:	d901      	bls.n	10003fa6 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
10003fa2:	2303      	movs	r3, #3
10003fa4:	e08a      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
10003fa6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003faa:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10003fae:	f003 0302 	and.w	r3, r3, #2
10003fb2:	2b02      	cmp	r3, #2
10003fb4:	d1ee      	bne.n	10003f94 <HAL_RCC_OscConfig+0x530>
10003fb6:	e01e      	b.n	10003ff6 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
10003fb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003fbc:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10003fc0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003fc4:	f023 0301 	bic.w	r3, r3, #1
10003fc8:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10003fcc:	f7fd fcc6 	bl	1000195c <HAL_GetTick>
10003fd0:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
10003fd2:	e008      	b.n	10003fe6 <HAL_RCC_OscConfig+0x582>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10003fd4:	f7fd fcc2 	bl	1000195c <HAL_GetTick>
10003fd8:	4602      	mov	r2, r0
10003fda:	68bb      	ldr	r3, [r7, #8]
10003fdc:	1ad3      	subs	r3, r2, r3
10003fde:	2b64      	cmp	r3, #100	; 0x64
10003fe0:	d901      	bls.n	10003fe6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
10003fe2:	2303      	movs	r3, #3
10003fe4:	e06a      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
10003fe6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003fea:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10003fee:	f003 0302 	and.w	r3, r3, #2
10003ff2:	2b02      	cmp	r3, #2
10003ff4:	d0ee      	beq.n	10003fd4 <HAL_RCC_OscConfig+0x570>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
10003ff6:	687b      	ldr	r3, [r7, #4]
10003ff8:	681b      	ldr	r3, [r3, #0]
10003ffa:	f003 0304 	and.w	r3, r3, #4
10003ffe:	2b00      	cmp	r3, #0
10004000:	d02b      	beq.n	1000405a <HAL_RCC_OscConfig+0x5f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
10004002:	4b07      	ldr	r3, [pc, #28]	; (10004020 <HAL_RCC_OscConfig+0x5bc>)
10004004:	681b      	ldr	r3, [r3, #0]
10004006:	4a06      	ldr	r2, [pc, #24]	; (10004020 <HAL_RCC_OscConfig+0x5bc>)
10004008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
1000400c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
1000400e:	f7fd fca5 	bl	1000195c <HAL_GetTick>
10004012:	60b8      	str	r0, [r7, #8]

    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10004014:	e00f      	b.n	10004036 <HAL_RCC_OscConfig+0x5d2>
10004016:	bf00      	nop
10004018:	10020000 	.word	0x10020000
1000401c:	1002000c 	.word	0x1002000c
10004020:	50001000 	.word	0x50001000
    {
      if ((HAL_GetTick() - tickstart) > DBP_TIMEOUT_VALUE)
10004024:	f7fd fc9a 	bl	1000195c <HAL_GetTick>
10004028:	4602      	mov	r2, r0
1000402a:	68bb      	ldr	r3, [r7, #8]
1000402c:	1ad3      	subs	r3, r2, r3
1000402e:	2b64      	cmp	r3, #100	; 0x64
10004030:	d901      	bls.n	10004036 <HAL_RCC_OscConfig+0x5d2>
      {
        return HAL_TIMEOUT;
10004032:	2303      	movs	r3, #3
10004034:	e042      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10004036:	4b23      	ldr	r3, [pc, #140]	; (100040c4 <HAL_RCC_OscConfig+0x660>)
10004038:	681b      	ldr	r3, [r3, #0]
1000403a:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000403e:	2b00      	cmp	r3, #0
10004040:	d0f0      	beq.n	10004024 <HAL_RCC_OscConfig+0x5c0>
      }
    }

    result = HAL_RCC_LSEConfig(RCC_OscInitStruct->LSEState);
10004042:	687b      	ldr	r3, [r7, #4]
10004044:	689b      	ldr	r3, [r3, #8]
10004046:	4618      	mov	r0, r3
10004048:	f000 f8a9 	bl	1000419e <HAL_RCC_LSEConfig>
1000404c:	4603      	mov	r3, r0
1000404e:	73fb      	strb	r3, [r7, #15]
    if (result != HAL_OK)
10004050:	7bfb      	ldrb	r3, [r7, #15]
10004052:	2b00      	cmp	r3, #0
10004054:	d001      	beq.n	1000405a <HAL_RCC_OscConfig+0x5f6>
    {
      return result;
10004056:	7bfb      	ldrb	r3, [r7, #15]
10004058:	e030      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
  } /* Close LSE Configuration */

  /*-------------------------------- PLL Configuration -----------------------*/

  /* Configure PLL1 */
  result = RCC_PLL1_Config(&(RCC_OscInitStruct->PLL));
1000405a:	687b      	ldr	r3, [r7, #4]
1000405c:	3324      	adds	r3, #36	; 0x24
1000405e:	4618      	mov	r0, r3
10004060:	f000 f91a 	bl	10004298 <RCC_PLL1_Config>
10004064:	4603      	mov	r3, r0
10004066:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10004068:	7bfb      	ldrb	r3, [r7, #15]
1000406a:	2b00      	cmp	r3, #0
1000406c:	d001      	beq.n	10004072 <HAL_RCC_OscConfig+0x60e>
  {
    return result;
1000406e:	7bfb      	ldrb	r3, [r7, #15]
10004070:	e024      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL2 */
  result = RCCEx_PLL2_Config(&(RCC_OscInitStruct->PLL2));
10004072:	687b      	ldr	r3, [r7, #4]
10004074:	3360      	adds	r3, #96	; 0x60
10004076:	4618      	mov	r0, r3
10004078:	f001 f9cc 	bl	10005414 <RCCEx_PLL2_Config>
1000407c:	4603      	mov	r3, r0
1000407e:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10004080:	7bfb      	ldrb	r3, [r7, #15]
10004082:	2b00      	cmp	r3, #0
10004084:	d001      	beq.n	1000408a <HAL_RCC_OscConfig+0x626>
  {
    return result;
10004086:	7bfb      	ldrb	r3, [r7, #15]
10004088:	e018      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL3 */
  result = RCCEx_PLL3_Config(&(RCC_OscInitStruct->PLL3));
1000408a:	687b      	ldr	r3, [r7, #4]
1000408c:	339c      	adds	r3, #156	; 0x9c
1000408e:	4618      	mov	r0, r3
10004090:	f001 fb42 	bl	10005718 <RCCEx_PLL3_Config>
10004094:	4603      	mov	r3, r0
10004096:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10004098:	7bfb      	ldrb	r3, [r7, #15]
1000409a:	2b00      	cmp	r3, #0
1000409c:	d001      	beq.n	100040a2 <HAL_RCC_OscConfig+0x63e>
  {
    return result;
1000409e:	7bfb      	ldrb	r3, [r7, #15]
100040a0:	e00c      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL4 */
  result = RCCEx_PLL4_Config(&(RCC_OscInitStruct->PLL4));
100040a2:	687b      	ldr	r3, [r7, #4]
100040a4:	33d8      	adds	r3, #216	; 0xd8
100040a6:	4618      	mov	r0, r3
100040a8:	f001 fca0 	bl	100059ec <RCCEx_PLL4_Config>
100040ac:	4603      	mov	r3, r0
100040ae:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
100040b0:	7bfb      	ldrb	r3, [r7, #15]
100040b2:	2b00      	cmp	r3, #0
100040b4:	d001      	beq.n	100040ba <HAL_RCC_OscConfig+0x656>
  {
    return result;
100040b6:	7bfb      	ldrb	r3, [r7, #15]
100040b8:	e000      	b.n	100040bc <HAL_RCC_OscConfig+0x658>
  }

  return HAL_OK;
100040ba:	2300      	movs	r3, #0
}
100040bc:	4618      	mov	r0, r3
100040be:	3710      	adds	r7, #16
100040c0:	46bd      	mov	sp, r7
100040c2:	bd80      	pop	{r7, pc}
100040c4:	50001000 	.word	0x50001000

100040c8 <HAL_RCC_HSEConfig>:
  *               @arg RCC_HSE_BYPASS_DIG: HSE oscillator bypassed with external
  *                    clock using a full-swing digital signal provided to OSC_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_HSEConfig(uint32_t State)
{
100040c8:	b580      	push	{r7, lr}
100040ca:	b084      	sub	sp, #16
100040cc:	af00      	add	r7, sp, #0
100040ce:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_HSE(State));

  /* Disable HSEON before configuring the HSE --------------*/
  WRITE_REG(RCC->OCENCLRR, RCC_OCENCLRR_HSEON);
100040d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100040d4:	f44f 7280 	mov.w	r2, #256	; 0x100
100040d8:	611a      	str	r2, [r3, #16]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100040da:	f7fd fc3f 	bl	1000195c <HAL_GetTick>
100040de:	60f8      	str	r0, [r7, #12]

  /* Wait till HSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
100040e0:	e008      	b.n	100040f4 <HAL_RCC_HSEConfig+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
100040e2:	f7fd fc3b 	bl	1000195c <HAL_GetTick>
100040e6:	4602      	mov	r2, r0
100040e8:	68fb      	ldr	r3, [r7, #12]
100040ea:	1ad3      	subs	r3, r2, r3
100040ec:	2b64      	cmp	r3, #100	; 0x64
100040ee:	d901      	bls.n	100040f4 <HAL_RCC_HSEConfig+0x2c>
    {
      return HAL_TIMEOUT;
100040f0:	2303      	movs	r3, #3
100040f2:	e050      	b.n	10004196 <HAL_RCC_HSEConfig+0xce>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
100040f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100040f8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100040fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
10004100:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10004104:	d0ed      	beq.n	100040e2 <HAL_RCC_HSEConfig+0x1a>
    }
  }

  /* Clear remaining bits */
  WRITE_REG(RCC->OCENCLRR, (RCC_OCENCLRR_DIGBYP | RCC_OCENSETR_HSEBYP));
10004106:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000410a:	f44f 6290 	mov.w	r2, #1152	; 0x480
1000410e:	611a      	str	r2, [r3, #16]

  /* Enable HSE if needed ---------------------------------------*/
  if (State != RCC_HSE_OFF)
10004110:	687b      	ldr	r3, [r7, #4]
10004112:	2b00      	cmp	r3, #0
10004114:	d03e      	beq.n	10004194 <HAL_RCC_HSEConfig+0xcc>
  {
    if (State == RCC_HSE_BYPASS)
10004116:	687b      	ldr	r3, [r7, #4]
10004118:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
1000411c:	d108      	bne.n	10004130 <HAL_RCC_HSEConfig+0x68>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
1000411e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004122:	68db      	ldr	r3, [r3, #12]
10004124:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004128:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
1000412c:	60d3      	str	r3, [r2, #12]
1000412e:	e013      	b.n	10004158 <HAL_RCC_HSEConfig+0x90>
    }
    else if (State == RCC_HSE_BYPASS_DIG)
10004130:	687b      	ldr	r3, [r7, #4]
10004132:	f5b3 6fb0 	cmp.w	r3, #1408	; 0x580
10004136:	d10f      	bne.n	10004158 <HAL_RCC_HSEConfig+0x90>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENCLRR_DIGBYP);
10004138:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000413c:	68db      	ldr	r3, [r3, #12]
1000413e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
10004146:	60d3      	str	r3, [r2, #12]
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
10004148:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000414c:	68db      	ldr	r3, [r3, #12]
1000414e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004152:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
10004156:	60d3      	str	r3, [r2, #12]
    }

    /* Enable oscillator */
    SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEON);
10004158:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000415c:	68db      	ldr	r3, [r3, #12]
1000415e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004162:	f443 7380 	orr.w	r3, r3, #256	; 0x100
10004166:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004168:	f7fd fbf8 	bl	1000195c <HAL_GetTick>
1000416c:	60f8      	str	r0, [r7, #12]

    /* Wait till HSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
1000416e:	e008      	b.n	10004182 <HAL_RCC_HSEConfig+0xba>
    {
      if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10004170:	f7fd fbf4 	bl	1000195c <HAL_GetTick>
10004174:	4602      	mov	r2, r0
10004176:	68fb      	ldr	r3, [r7, #12]
10004178:	1ad3      	subs	r3, r2, r3
1000417a:	2b64      	cmp	r3, #100	; 0x64
1000417c:	d901      	bls.n	10004182 <HAL_RCC_HSEConfig+0xba>
      {
        return HAL_TIMEOUT;
1000417e:	2303      	movs	r3, #3
10004180:	e009      	b.n	10004196 <HAL_RCC_HSEConfig+0xce>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10004182:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004186:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000418a:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000418e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10004192:	d1ed      	bne.n	10004170 <HAL_RCC_HSEConfig+0xa8>
      }
    }
  }

  return HAL_OK;
10004194:	2300      	movs	r3, #0
}
10004196:	4618      	mov	r0, r3
10004198:	3710      	adds	r7, #16
1000419a:	46bd      	mov	sp, r7
1000419c:	bd80      	pop	{r7, pc}

1000419e <HAL_RCC_LSEConfig>:
  *            @arg RCC_LSE_BYPASS_DIG: LSE oscillator bypassed with external
  *                 clock using a full-swing digital signal provided to OSC32_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_LSEConfig(uint32_t State)
{
1000419e:	b580      	push	{r7, lr}
100041a0:	b084      	sub	sp, #16
100041a2:	af00      	add	r7, sp, #0
100041a4:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_LSE(State));

  /* Turning LSE off is needed before configuring */
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
100041a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100041aa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100041ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100041b2:	f023 0301 	bic.w	r3, r3, #1
100041b6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100041ba:	f7fd fbcf 	bl	1000195c <HAL_GetTick>
100041be:	60f8      	str	r0, [r7, #12]

  /* Wait till LSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
100041c0:	e00a      	b.n	100041d8 <HAL_RCC_LSEConfig+0x3a>
  {
    if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
100041c2:	f7fd fbcb 	bl	1000195c <HAL_GetTick>
100041c6:	4602      	mov	r2, r0
100041c8:	68fb      	ldr	r3, [r7, #12]
100041ca:	1ad3      	subs	r3, r2, r3
100041cc:	f241 3288 	movw	r2, #5000	; 0x1388
100041d0:	4293      	cmp	r3, r2
100041d2:	d901      	bls.n	100041d8 <HAL_RCC_LSEConfig+0x3a>
    {
      return HAL_TIMEOUT;
100041d4:	2303      	movs	r3, #3
100041d6:	e05b      	b.n	10004290 <HAL_RCC_LSEConfig+0xf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
100041d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100041dc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100041e0:	f003 0304 	and.w	r3, r3, #4
100041e4:	2b04      	cmp	r3, #4
100041e6:	d0ec      	beq.n	100041c2 <HAL_RCC_LSEConfig+0x24>
    }
  }

  /* Clear remaining bits */
  CLEAR_BIT(RCC->BDCR, (RCC_BDCR_LSEBYP | RCC_BDCR_DIGBYP));
100041e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100041ec:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100041f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100041f4:	f023 030a 	bic.w	r3, r3, #10
100041f8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /* Enable LSE if needed */
  if (State != RCC_LSE_OFF)
100041fc:	687b      	ldr	r3, [r7, #4]
100041fe:	2b00      	cmp	r3, #0
10004200:	d045      	beq.n	1000428e <HAL_RCC_LSEConfig+0xf0>
  {
    if (State == RCC_LSE_BYPASS)
10004202:	687b      	ldr	r3, [r7, #4]
10004204:	2b03      	cmp	r3, #3
10004206:	d10a      	bne.n	1000421e <HAL_RCC_LSEConfig+0x80>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
10004208:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000420c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10004210:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004214:	f043 0302 	orr.w	r3, r3, #2
10004218:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
1000421c:	e016      	b.n	1000424c <HAL_RCC_LSEConfig+0xae>
    }
    else if (State == RCC_LSE_BYPASS_DIG)
1000421e:	687b      	ldr	r3, [r7, #4]
10004220:	2b0b      	cmp	r3, #11
10004222:	d113      	bne.n	1000424c <HAL_RCC_LSEConfig+0xae>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_DIGBYP);
10004224:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004228:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
1000422c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004230:	f043 0308 	orr.w	r3, r3, #8
10004234:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
10004238:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000423c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10004240:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004244:	f043 0302 	orr.w	r3, r3, #2
10004248:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
    }

    /* Enable oscillator */
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1000424c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004250:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10004254:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004258:	f043 0301 	orr.w	r3, r3, #1
1000425c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004260:	f7fd fb7c 	bl	1000195c <HAL_GetTick>
10004264:	60f8      	str	r0, [r7, #12]

    /* Wait till LSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
10004266:	e00a      	b.n	1000427e <HAL_RCC_LSEConfig+0xe0>
    {
      if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
10004268:	f7fd fb78 	bl	1000195c <HAL_GetTick>
1000426c:	4602      	mov	r2, r0
1000426e:	68fb      	ldr	r3, [r7, #12]
10004270:	1ad3      	subs	r3, r2, r3
10004272:	f241 3288 	movw	r2, #5000	; 0x1388
10004276:	4293      	cmp	r3, r2
10004278:	d901      	bls.n	1000427e <HAL_RCC_LSEConfig+0xe0>
      {
        return HAL_TIMEOUT;
1000427a:	2303      	movs	r3, #3
1000427c:	e008      	b.n	10004290 <HAL_RCC_LSEConfig+0xf2>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
1000427e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004282:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10004286:	f003 0304 	and.w	r3, r3, #4
1000428a:	2b04      	cmp	r3, #4
1000428c:	d1ec      	bne.n	10004268 <HAL_RCC_LSEConfig+0xca>
      }
    }
  } /* Enable LSE if needed */

  return HAL_OK;
1000428e:	2300      	movs	r3, #0
}
10004290:	4618      	mov	r0, r3
10004292:	3710      	adds	r7, #16
10004294:	46bd      	mov	sp, r7
10004296:	bd80      	pop	{r7, pc}

10004298 <RCC_PLL1_Config>:

HAL_StatusTypeDef RCC_PLL1_Config(RCC_PLLInitTypeDef *pll1)
{
10004298:	b580      	push	{r7, lr}
1000429a:	b084      	sub	sp, #16
1000429c:	af00      	add	r7, sp, #0
1000429e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll1->PLLState));
  if ((pll1->PLLState) != RCC_PLL_NONE)
100042a0:	687b      	ldr	r3, [r7, #4]
100042a2:	681b      	ldr	r3, [r3, #0]
100042a4:	2b00      	cmp	r3, #0
100042a6:	f000 8174 	beq.w	10004592 <RCC_PLL1_Config+0x2fa>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL1_IN_USE()) /* If not used then */
100042aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042ae:	6a1b      	ldr	r3, [r3, #32]
100042b0:	f003 0303 	and.w	r3, r3, #3
100042b4:	2b02      	cmp	r3, #2
100042b6:	d108      	bne.n	100042ca <RCC_PLL1_Config+0x32>
100042b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042bc:	6a1b      	ldr	r3, [r3, #32]
100042be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100042c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100042c6:	f000 8162 	beq.w	1000458e <RCC_PLL1_Config+0x2f6>
100042ca:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042ce:	6a1b      	ldr	r3, [r3, #32]
100042d0:	f003 0303 	and.w	r3, r3, #3
100042d4:	2b03      	cmp	r3, #3
100042d6:	d108      	bne.n	100042ea <RCC_PLL1_Config+0x52>
100042d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042dc:	6a1b      	ldr	r3, [r3, #32]
100042de:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100042e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100042e6:	f000 8152 	beq.w	1000458e <RCC_PLL1_Config+0x2f6>
    {
      if ((pll1->PLLState) == RCC_PLL_ON)
100042ea:	687b      	ldr	r3, [r7, #4]
100042ec:	681b      	ldr	r3, [r3, #0]
100042ee:	2b02      	cmp	r3, #2
100042f0:	f040 8123 	bne.w	1000453a <RCC_PLL1_Config+0x2a2>
        assert_param(IS_RCC_PLLP1_VALUE(pll1->PLLP));
        assert_param(IS_RCC_PLLQ1_VALUE(pll1->PLLQ));
        assert_param(IS_RCC_PLLR1_VALUE(pll1->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
100042f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100042fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004300:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10004304:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        /* Disable the main PLL. */
        __HAL_RCC_PLL1_DISABLE();
10004308:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000430c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10004310:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004314:	f023 0301 	bic.w	r3, r3, #1
10004318:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000431c:	f7fd fb1e 	bl	1000195c <HAL_GetTick>
10004320:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10004322:	e008      	b.n	10004336 <RCC_PLL1_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10004324:	f7fd fb1a 	bl	1000195c <HAL_GetTick>
10004328:	4602      	mov	r2, r0
1000432a:	68fb      	ldr	r3, [r7, #12]
1000432c:	1ad3      	subs	r3, r2, r3
1000432e:	2b64      	cmp	r3, #100	; 0x64
10004330:	d901      	bls.n	10004336 <RCC_PLL1_Config+0x9e>
          {
            return HAL_TIMEOUT;
10004332:	2303      	movs	r3, #3
10004334:	e12e      	b.n	10004594 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10004336:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000433a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000433e:	f003 0302 	and.w	r3, r3, #2
10004342:	2b02      	cmp	r3, #2
10004344:	d0ee      	beq.n	10004324 <RCC_PLL1_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL2_IN_USE())
10004346:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000434a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000434c:	f003 0307 	and.w	r3, r3, #7
10004350:	2b02      	cmp	r3, #2
10004352:	d112      	bne.n	1000437a <RCC_PLL1_Config+0xe2>
10004354:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000435a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000435e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10004362:	d10a      	bne.n	1000437a <RCC_PLL1_Config+0xe2>
        {
          if (pll1->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
10004364:	687b      	ldr	r3, [r7, #4]
10004366:	685a      	ldr	r2, [r3, #4]
10004368:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000436c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000436e:	f003 0303 	and.w	r3, r3, #3
10004372:	429a      	cmp	r2, r3
10004374:	d00c      	beq.n	10004390 <RCC_PLL1_Config+0xf8>
          {
            return HAL_ERROR;
10004376:	2301      	movs	r3, #1
10004378:	e10c      	b.n	10004594 <RCC_PLL1_Config+0x2fc>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll1->PLLSource);
1000437a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000437e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004380:	f023 0203 	bic.w	r2, r3, #3
10004384:	687b      	ldr	r3, [r7, #4]
10004386:	685b      	ldr	r3, [r3, #4]
10004388:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000438c:	4313      	orrs	r3, r2
1000438e:	628b      	str	r3, [r1, #40]	; 0x28
        }

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
10004390:	e008      	b.n	100043a4 <RCC_PLL1_Config+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10004392:	f7fd fae3 	bl	1000195c <HAL_GetTick>
10004396:	4602      	mov	r2, r0
10004398:	68fb      	ldr	r3, [r7, #12]
1000439a:	1ad3      	subs	r3, r2, r3
1000439c:	2b64      	cmp	r3, #100	; 0x64
1000439e:	d901      	bls.n	100043a4 <RCC_PLL1_Config+0x10c>
          {
            return HAL_TIMEOUT;
100043a0:	2303      	movs	r3, #3
100043a2:	e0f7      	b.n	10004594 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
100043a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100043a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100043aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100043ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100043b2:	d1ee      	bne.n	10004392 <RCC_PLL1_Config+0xfa>
          }
        }

        /* Configure the PLL1 multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(
100043b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100043b8:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
100043bc:	4b77      	ldr	r3, [pc, #476]	; (1000459c <RCC_PLL1_Config+0x304>)
100043be:	4013      	ands	r3, r2
100043c0:	687a      	ldr	r2, [r7, #4]
100043c2:	68d2      	ldr	r2, [r2, #12]
100043c4:	1e51      	subs	r1, r2, #1
100043c6:	687a      	ldr	r2, [r7, #4]
100043c8:	6892      	ldr	r2, [r2, #8]
100043ca:	3a01      	subs	r2, #1
100043cc:	0412      	lsls	r2, r2, #16
100043ce:	430a      	orrs	r2, r1
100043d0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100043d4:	4313      	orrs	r3, r2
100043d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
100043da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100043de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
100043e2:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
100043e6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
100043ea:	687a      	ldr	r2, [r7, #4]
100043ec:	6912      	ldr	r2, [r2, #16]
100043ee:	1e51      	subs	r1, r2, #1
100043f0:	687a      	ldr	r2, [r7, #4]
100043f2:	6952      	ldr	r2, [r2, #20]
100043f4:	3a01      	subs	r2, #1
100043f6:	0212      	lsls	r2, r2, #8
100043f8:	4311      	orrs	r1, r2
100043fa:	687a      	ldr	r2, [r7, #4]
100043fc:	6992      	ldr	r2, [r2, #24]
100043fe:	3a01      	subs	r2, #1
10004400:	0412      	lsls	r2, r2, #16
10004402:	430a      	orrs	r2, r1
10004404:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004408:	4313      	orrs	r3, r2
1000440a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
          pll1->PLLQ,
          pll1->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL1FRACV_DISABLE(); /*Set FRACLE to '0' */
1000440e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004412:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
10004416:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000441a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1000441e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll1->PLLMODE == RCC_PLL_INTEGER))
10004422:	687b      	ldr	r3, [r7, #4]
10004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004426:	2b02      	cmp	r3, #2
10004428:	d003      	beq.n	10004432 <RCC_PLL1_Config+0x19a>
1000442a:	687b      	ldr	r3, [r7, #4]
1000442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000442e:	2b00      	cmp	r3, #0
10004430:	d10c      	bne.n	1000444c <RCC_PLL1_Config+0x1b4>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL1FRACV_CONFIG(0U); /* Set FRACV to '0' */
10004432:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
1000443a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000443e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10004442:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10004446:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
1000444a:	e00f      	b.n	1000446c <RCC_PLL1_Config+0x1d4>
        }
        else
        {
          /* Configure PLL  PLL1FRACV  in fractional mode*/
          __HAL_RCC_PLL1FRACV_CONFIG(pll1->PLLFRACV);
1000444c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004450:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
10004454:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10004458:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
1000445c:	687a      	ldr	r2, [r7, #4]
1000445e:	6a12      	ldr	r2, [r2, #32]
10004460:	00d2      	lsls	r2, r2, #3
10004462:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004466:	4313      	orrs	r3, r2
10004468:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
        }
        __HAL_RCC_PLL1FRACV_ENABLE(); /* Set FRACLE to 1 */
1000446c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004470:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
10004474:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1000447c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c


        /* Configure the Spread Control */
        if (pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10004480:	687b      	ldr	r3, [r7, #4]
10004482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004484:	2b02      	cmp	r3, #2
10004486:	d124      	bne.n	100044d2 <RCC_PLL1_Config+0x23a>
          assert_param(IS_RCC_SSCG_MODE(pll1->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll1->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll1->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll1->MOD_PER));

          __HAL_RCC_PLL1CSGCONFIG(pll1->MOD_PER, pll1->TPDFN_DIS, pll1->RPDFN_DIS,
10004488:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
10004490:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10004494:	687b      	ldr	r3, [r7, #4]
10004496:	6a99      	ldr	r1, [r3, #40]	; 0x28
10004498:	687b      	ldr	r3, [r7, #4]
1000449a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000449c:	4319      	orrs	r1, r3
1000449e:	687b      	ldr	r3, [r7, #4]
100044a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100044a2:	4319      	orrs	r1, r3
100044a4:	687b      	ldr	r3, [r7, #4]
100044a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
100044a8:	4319      	orrs	r1, r3
100044aa:	687b      	ldr	r3, [r7, #4]
100044ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100044ae:	041b      	lsls	r3, r3, #16
100044b0:	430b      	orrs	r3, r1
100044b2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100044b6:	4313      	orrs	r3, r2
100044b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
                                  pll1->SSCG_MODE, pll1->INC_STEP);

          __HAL_RCC_PLL1_SSMODE_ENABLE();
100044bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100044c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100044c4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100044c8:	f043 0304 	orr.w	r3, r3, #4
100044cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
100044d0:	e009      	b.n	100044e6 <RCC_PLL1_Config+0x24e>
        }
        else
        {
          __HAL_RCC_PLL1_SSMODE_DISABLE();
100044d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100044d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100044da:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100044de:	f023 0304 	bic.w	r3, r3, #4
100044e2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        }

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
100044e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100044ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100044ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100044f2:	f043 0301 	orr.w	r3, r3, #1
100044f6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100044fa:	f7fd fa2f 	bl	1000195c <HAL_GetTick>
100044fe:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10004500:	e008      	b.n	10004514 <RCC_PLL1_Config+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10004502:	f7fd fa2b 	bl	1000195c <HAL_GetTick>
10004506:	4602      	mov	r2, r0
10004508:	68fb      	ldr	r3, [r7, #12]
1000450a:	1ad3      	subs	r3, r2, r3
1000450c:	2b64      	cmp	r3, #100	; 0x64
1000450e:	d901      	bls.n	10004514 <RCC_PLL1_Config+0x27c>
          {
            return HAL_TIMEOUT;
10004510:	2303      	movs	r3, #3
10004512:	e03f      	b.n	10004594 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10004514:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004518:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000451c:	f003 0302 	and.w	r3, r3, #2
10004520:	2b02      	cmp	r3, #2
10004522:	d1ee      	bne.n	10004502 <RCC_PLL1_Config+0x26a>
          }
        }
        /* Enable post-dividers */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10004524:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004528:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000452c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004530:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10004534:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      if ((pll1->PLLState) == RCC_PLL_ON)
10004538:	e02b      	b.n	10004592 <RCC_PLL1_Config+0x2fa>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
1000453a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000453e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10004542:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
1000454a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
1000454e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004552:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10004556:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000455a:	f023 0301 	bic.w	r3, r3, #1
1000455e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10004562:	f7fd f9fb 	bl	1000195c <HAL_GetTick>
10004566:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10004568:	e008      	b.n	1000457c <RCC_PLL1_Config+0x2e4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000456a:	f7fd f9f7 	bl	1000195c <HAL_GetTick>
1000456e:	4602      	mov	r2, r0
10004570:	68fb      	ldr	r3, [r7, #12]
10004572:	1ad3      	subs	r3, r2, r3
10004574:	2b64      	cmp	r3, #100	; 0x64
10004576:	d901      	bls.n	1000457c <RCC_PLL1_Config+0x2e4>
          {
            return HAL_TIMEOUT;
10004578:	2303      	movs	r3, #3
1000457a:	e00b      	b.n	10004594 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
1000457c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004580:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10004584:	f003 0302 	and.w	r3, r3, #2
10004588:	2b02      	cmp	r3, #2
1000458a:	d0ee      	beq.n	1000456a <RCC_PLL1_Config+0x2d2>
      if ((pll1->PLLState) == RCC_PLL_ON)
1000458c:	e001      	b.n	10004592 <RCC_PLL1_Config+0x2fa>
        }
      }
    }
    else
    {
      return HAL_ERROR;
1000458e:	2301      	movs	r3, #1
10004590:	e000      	b.n	10004594 <RCC_PLL1_Config+0x2fc>
    }
  }
  return HAL_OK;
10004592:	2300      	movs	r3, #0

}
10004594:	4618      	mov	r0, r3
10004596:	3710      	adds	r7, #16
10004598:	46bd      	mov	sp, r7
1000459a:	bd80      	pop	{r7, pc}
1000459c:	ffc0fe00 	.word	0xffc0fe00

100045a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct)
{
100045a0:	b580      	push	{r7, lr}
100045a2:	b084      	sub	sp, #16
100045a4:	af00      	add	r7, sp, #0
100045a6:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
100045a8:	2300      	movs	r3, #0
100045aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
100045ac:	687b      	ldr	r3, [r7, #4]
100045ae:	2b00      	cmp	r3, #0
100045b0:	d101      	bne.n	100045b6 <HAL_RCC_ClockConfig+0x16>
  {
    return HAL_ERROR;
100045b2:	2301      	movs	r3, #1
100045b4:	e102      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
  }

  assert_param(IS_RCC_CLOCKTYPETYPE(RCC_ClkInitStruct->ClockType));

  /* Configure MPU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_MPU) == RCC_CLOCKTYPE_MPU)
100045b6:	687b      	ldr	r3, [r7, #4]
100045b8:	681b      	ldr	r3, [r3, #0]
100045ba:	f003 0301 	and.w	r3, r3, #1
100045be:	2b00      	cmp	r3, #0
100045c0:	d00b      	beq.n	100045da <HAL_RCC_ClockConfig+0x3a>
  {
    status = RCC_MPUConfig(&(RCC_ClkInitStruct->MPUInit));
100045c2:	687b      	ldr	r3, [r7, #4]
100045c4:	3304      	adds	r3, #4
100045c6:	4618      	mov	r0, r3
100045c8:	f000 f8fc 	bl	100047c4 <RCC_MPUConfig>
100045cc:	4603      	mov	r3, r0
100045ce:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
100045d0:	7bfb      	ldrb	r3, [r7, #15]
100045d2:	2b00      	cmp	r3, #0
100045d4:	d001      	beq.n	100045da <HAL_RCC_ClockConfig+0x3a>
    {
      return status;
100045d6:	7bfb      	ldrb	r3, [r7, #15]
100045d8:	e0f0      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure AXISS block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_ACLK) == RCC_CLOCKTYPE_ACLK)
100045da:	687b      	ldr	r3, [r7, #4]
100045dc:	681b      	ldr	r3, [r3, #0]
100045de:	f003 0302 	and.w	r3, r3, #2
100045e2:	2b00      	cmp	r3, #0
100045e4:	d00b      	beq.n	100045fe <HAL_RCC_ClockConfig+0x5e>
  {
    status = RCC_AXISSConfig(&(RCC_ClkInitStruct->AXISSInit));
100045e6:	687b      	ldr	r3, [r7, #4]
100045e8:	330c      	adds	r3, #12
100045ea:	4618      	mov	r0, r3
100045ec:	f000 f960 	bl	100048b0 <RCC_AXISSConfig>
100045f0:	4603      	mov	r3, r0
100045f2:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
100045f4:	7bfb      	ldrb	r3, [r7, #15]
100045f6:	2b00      	cmp	r3, #0
100045f8:	d001      	beq.n	100045fe <HAL_RCC_ClockConfig+0x5e>
    {
      return status;
100045fa:	7bfb      	ldrb	r3, [r7, #15]
100045fc:	e0de      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure MCU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
100045fe:	687b      	ldr	r3, [r7, #4]
10004600:	681b      	ldr	r3, [r3, #0]
10004602:	f003 0304 	and.w	r3, r3, #4
10004606:	2b00      	cmp	r3, #0
10004608:	d00b      	beq.n	10004622 <HAL_RCC_ClockConfig+0x82>
  {
    status = RCC_MCUConfig(&(RCC_ClkInitStruct->MCUInit));
1000460a:	687b      	ldr	r3, [r7, #4]
1000460c:	3314      	adds	r3, #20
1000460e:	4618      	mov	r0, r3
10004610:	f000 f9e6 	bl	100049e0 <RCC_MCUConfig>
10004614:	4603      	mov	r3, r0
10004616:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10004618:	7bfb      	ldrb	r3, [r7, #15]
1000461a:	2b00      	cmp	r3, #0
1000461c:	d001      	beq.n	10004622 <HAL_RCC_ClockConfig+0x82>
    {
      return status;
1000461e:	7bfb      	ldrb	r3, [r7, #15]
10004620:	e0cc      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure APB4 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
10004622:	687b      	ldr	r3, [r7, #4]
10004624:	681b      	ldr	r3, [r3, #0]
10004626:	f003 0308 	and.w	r3, r3, #8
1000462a:	2b00      	cmp	r3, #0
1000462c:	d020      	beq.n	10004670 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_APB4DIV(RCC_ClkInitStruct->APB4_Div));
    /* Set APB4 division factor */
    __HAL_RCC_APB4_DIV(RCC_ClkInitStruct->APB4_Div);
1000462e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10004634:	f023 0207 	bic.w	r2, r3, #7
10004638:	687b      	ldr	r3, [r7, #4]
1000463a:	69db      	ldr	r3, [r3, #28]
1000463c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004640:	4313      	orrs	r3, r2
10004642:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004644:	f7fd f98a 	bl	1000195c <HAL_GetTick>
10004648:	60b8      	str	r0, [r7, #8]

    /* Wait till APB4 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
1000464a:	e009      	b.n	10004660 <HAL_RCC_ClockConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
1000464c:	f7fd f986 	bl	1000195c <HAL_GetTick>
10004650:	4602      	mov	r2, r0
10004652:	68bb      	ldr	r3, [r7, #8]
10004654:	1ad3      	subs	r3, r2, r3
10004656:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1000465a:	d901      	bls.n	10004660 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_TIMEOUT;
1000465c:	2303      	movs	r3, #3
1000465e:	e0ad      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
10004660:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10004666:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000466a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
1000466e:	d1ed      	bne.n	1000464c <HAL_RCC_ClockConfig+0xac>
      }
    }
  }

  /* Configure APB5 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
10004670:	687b      	ldr	r3, [r7, #4]
10004672:	681b      	ldr	r3, [r3, #0]
10004674:	f003 0310 	and.w	r3, r3, #16
10004678:	2b00      	cmp	r3, #0
1000467a:	d020      	beq.n	100046be <HAL_RCC_ClockConfig+0x11e>
  {
    assert_param(IS_RCC_APB5DIV(RCC_ClkInitStruct->APB5_Div));
    /* Set APB5 division factor */
    __HAL_RCC_APB5_DIV(RCC_ClkInitStruct->APB5_Div);
1000467c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10004682:	f023 0207 	bic.w	r2, r3, #7
10004686:	687b      	ldr	r3, [r7, #4]
10004688:	6a1b      	ldr	r3, [r3, #32]
1000468a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000468e:	4313      	orrs	r3, r2
10004690:	640b      	str	r3, [r1, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004692:	f7fd f963 	bl	1000195c <HAL_GetTick>
10004696:	60b8      	str	r0, [r7, #8]

    /* Wait till APB5 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
10004698:	e009      	b.n	100046ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
1000469a:	f7fd f95f 	bl	1000195c <HAL_GetTick>
1000469e:	4602      	mov	r2, r0
100046a0:	68bb      	ldr	r3, [r7, #8]
100046a2:	1ad3      	subs	r3, r2, r3
100046a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100046a8:	d901      	bls.n	100046ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
100046aa:	2303      	movs	r3, #3
100046ac:	e086      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
100046ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100046b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100046b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100046b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100046bc:	d1ed      	bne.n	1000469a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Configure APB1 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
100046be:	687b      	ldr	r3, [r7, #4]
100046c0:	681b      	ldr	r3, [r3, #0]
100046c2:	f003 0320 	and.w	r3, r3, #32
100046c6:	2b00      	cmp	r3, #0
100046c8:	d023      	beq.n	10004712 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_APB1DIV(RCC_ClkInitStruct->APB1_Div));
    /* Set APB1 division factor */
    __HAL_RCC_APB1_DIV(RCC_ClkInitStruct->APB1_Div);
100046ca:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100046ce:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
100046d2:	f023 0207 	bic.w	r2, r3, #7
100046d6:	687b      	ldr	r3, [r7, #4]
100046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100046da:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100046de:	4313      	orrs	r3, r2
100046e0:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
100046e4:	f7fd f93a 	bl	1000195c <HAL_GetTick>
100046e8:	60b8      	str	r0, [r7, #8]

    /* Wait till APB1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
100046ea:	e009      	b.n	10004700 <HAL_RCC_ClockConfig+0x160>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100046ec:	f7fd f936 	bl	1000195c <HAL_GetTick>
100046f0:	4602      	mov	r2, r0
100046f2:	68bb      	ldr	r3, [r7, #8]
100046f4:	1ad3      	subs	r3, r2, r3
100046f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100046fa:	d901      	bls.n	10004700 <HAL_RCC_ClockConfig+0x160>
      {
        return HAL_TIMEOUT;
100046fc:	2303      	movs	r3, #3
100046fe:	e05d      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
10004700:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004704:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
10004708:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000470c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10004710:	d1ec      	bne.n	100046ec <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }

  /* Configure APB2 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
10004712:	687b      	ldr	r3, [r7, #4]
10004714:	681b      	ldr	r3, [r3, #0]
10004716:	f003 0340 	and.w	r3, r3, #64	; 0x40
1000471a:	2b00      	cmp	r3, #0
1000471c:	d023      	beq.n	10004766 <HAL_RCC_ClockConfig+0x1c6>
  {
    assert_param(IS_RCC_APB2DIV(RCC_ClkInitStruct->APB2_Div));
    /* Set APB2 division factor */
    __HAL_RCC_APB2_DIV(RCC_ClkInitStruct->APB2_Div);
1000471e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004722:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
10004726:	f023 0207 	bic.w	r2, r3, #7
1000472a:	687b      	ldr	r3, [r7, #4]
1000472c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000472e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004732:	4313      	orrs	r3, r2
10004734:	f8c1 3838 	str.w	r3, [r1, #2104]	; 0x838

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004738:	f7fd f910 	bl	1000195c <HAL_GetTick>
1000473c:	60b8      	str	r0, [r7, #8]

    /* Wait till APB2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
1000473e:	e009      	b.n	10004754 <HAL_RCC_ClockConfig+0x1b4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10004740:	f7fd f90c 	bl	1000195c <HAL_GetTick>
10004744:	4602      	mov	r2, r0
10004746:	68bb      	ldr	r3, [r7, #8]
10004748:	1ad3      	subs	r3, r2, r3
1000474a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1000474e:	d901      	bls.n	10004754 <HAL_RCC_ClockConfig+0x1b4>
      {
        return HAL_TIMEOUT;
10004750:	2303      	movs	r3, #3
10004752:	e033      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
10004754:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004758:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
1000475c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10004760:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10004764:	d1ec      	bne.n	10004740 <HAL_RCC_ClockConfig+0x1a0>
      }
    }
  }

  /* Configure APB3 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
10004766:	687b      	ldr	r3, [r7, #4]
10004768:	681b      	ldr	r3, [r3, #0]
1000476a:	f003 0380 	and.w	r3, r3, #128	; 0x80
1000476e:	2b00      	cmp	r3, #0
10004770:	d023      	beq.n	100047ba <HAL_RCC_ClockConfig+0x21a>
  {
    assert_param(IS_RCC_APB3DIV(RCC_ClkInitStruct->APB3_Div));
    /* Set APB3 division factor */
    __HAL_RCC_APB3_DIV(RCC_ClkInitStruct->APB3_Div);
10004772:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004776:	f8d3 383c 	ldr.w	r3, [r3, #2108]	; 0x83c
1000477a:	f023 0207 	bic.w	r2, r3, #7
1000477e:	687b      	ldr	r3, [r7, #4]
10004780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004782:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004786:	4313      	orrs	r3, r2
10004788:	f8c1 383c 	str.w	r3, [r1, #2108]	; 0x83c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
1000478c:	f7fd f8e6 	bl	1000195c <HAL_GetTick>
10004790:	60b8      	str	r0, [r7, #8]

    /* Wait till APB3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
10004792:	e009      	b.n	100047a8 <HAL_RCC_ClockConfig+0x208>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10004794:	f7fd f8e2 	bl	1000195c <HAL_GetTick>
10004798:	4602      	mov	r2, r0
1000479a:	68bb      	ldr	r3, [r7, #8]
1000479c:	1ad3      	subs	r3, r2, r3
1000479e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100047a2:	d901      	bls.n	100047a8 <HAL_RCC_ClockConfig+0x208>
      {
        return HAL_TIMEOUT;
100047a4:	2303      	movs	r3, #3
100047a6:	e009      	b.n	100047bc <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
100047a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100047ac:	f8d3 383c 	ldr.w	r3, [r3, #2108]	; 0x83c
100047b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100047b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100047b8:	d1ec      	bne.n	10004794 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  return HAL_OK;
100047ba:	2300      	movs	r3, #0
}
100047bc:	4618      	mov	r0, r3
100047be:	3710      	adds	r7, #16
100047c0:	46bd      	mov	sp, r7
100047c2:	bd80      	pop	{r7, pc}

100047c4 <RCC_MPUConfig>:

HAL_StatusTypeDef RCC_MPUConfig(RCC_MPUInitTypeDef *RCC_MPUInitStruct)
{
100047c4:	b580      	push	{r7, lr}
100047c6:	b084      	sub	sp, #16
100047c8:	af00      	add	r7, sp, #0
100047ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  assert_param(IS_RCC_MPUSOURCE(RCC_MPUInitStruct->MPU_Clock));

  /* Ensure clock source is ready*/
  switch (RCC_MPUInitStruct->MPU_Clock)
100047cc:	687b      	ldr	r3, [r7, #4]
100047ce:	681b      	ldr	r3, [r3, #0]
100047d0:	2b03      	cmp	r3, #3
100047d2:	d840      	bhi.n	10004856 <RCC_MPUConfig+0x92>
100047d4:	a201      	add	r2, pc, #4	; (adr r2, 100047dc <RCC_MPUConfig+0x18>)
100047d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100047da:	bf00      	nop
100047dc:	100047ed 	.word	0x100047ed
100047e0:	10004801 	.word	0x10004801
100047e4:	10004817 	.word	0x10004817
100047e8:	1000482b 	.word	0x1000482b
  {
    case (RCC_MPUSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
100047ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100047f0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100047f4:	f003 0301 	and.w	r3, r3, #1
100047f8:	2b01      	cmp	r3, #1
100047fa:	d02e      	beq.n	1000485a <RCC_MPUConfig+0x96>
      {
        return HAL_ERROR;
100047fc:	2301      	movs	r3, #1
100047fe:	e053      	b.n	100048a8 <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10004800:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004804:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10004808:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000480c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10004810:	d025      	beq.n	1000485e <RCC_MPUConfig+0x9a>
      {
        return HAL_ERROR;
10004812:	2301      	movs	r3, #1
10004814:	e048      	b.n	100048a8 <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_PLL1):
    {
      /* Check the PLL1 ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10004816:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000481a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000481e:	f003 0302 	and.w	r3, r3, #2
10004822:	2b02      	cmp	r3, #2
10004824:	d01d      	beq.n	10004862 <RCC_MPUConfig+0x9e>
      {
        return HAL_ERROR;
10004826:	2301      	movs	r3, #1
10004828:	e03e      	b.n	100048a8 <RCC_MPUConfig+0xe4>
    case (RCC_MPUSOURCE_MPUDIV):
    {
      assert_param(IS_RCC_MPUDIV(RCC_MPUInitStruct->MPU_Div));

      /* Check the PLL1 ready flag (as PLL1_P is the MPUDIV source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
1000482a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000482e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10004832:	f003 0302 	and.w	r3, r3, #2
10004836:	2b02      	cmp	r3, #2
10004838:	d001      	beq.n	1000483e <RCC_MPUConfig+0x7a>
      {
        return HAL_ERROR;
1000483a:	2301      	movs	r3, #1
1000483c:	e034      	b.n	100048a8 <RCC_MPUConfig+0xe4>
      }

      /* Set MPU division factor */
      __HAL_RCC_MPU_DIV(RCC_MPUInitStruct->MPU_Div);
1000483e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004844:	f023 0207 	bic.w	r2, r3, #7
10004848:	687b      	ldr	r3, [r7, #4]
1000484a:	685b      	ldr	r3, [r3, #4]
1000484c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004850:	4313      	orrs	r3, r2
10004852:	62cb      	str	r3, [r1, #44]	; 0x2c

      break;
10004854:	e006      	b.n	10004864 <RCC_MPUConfig+0xa0>
    }

    default:
      /* This case is impossible */
      return HAL_ERROR;
10004856:	2301      	movs	r3, #1
10004858:	e026      	b.n	100048a8 <RCC_MPUConfig+0xe4>
      break;
1000485a:	bf00      	nop
1000485c:	e002      	b.n	10004864 <RCC_MPUConfig+0xa0>
      break;
1000485e:	bf00      	nop
10004860:	e000      	b.n	10004864 <RCC_MPUConfig+0xa0>
      break;
10004862:	bf00      	nop
      break;
  }

  /* Set MPU clock source */
  __HAL_RCC_MPU_SOURCE(RCC_MPUInitStruct->MPU_Clock);
10004864:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004868:	6a1b      	ldr	r3, [r3, #32]
1000486a:	f023 0203 	bic.w	r2, r3, #3
1000486e:	687b      	ldr	r3, [r7, #4]
10004870:	681b      	ldr	r3, [r3, #0]
10004872:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004876:	4313      	orrs	r3, r2
10004878:	620b      	str	r3, [r1, #32]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
1000487a:	f7fd f86f 	bl	1000195c <HAL_GetTick>
1000487e:	60f8      	str	r0, [r7, #12]

  /* Wait till MPU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
10004880:	e009      	b.n	10004896 <RCC_MPUConfig+0xd2>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10004882:	f7fd f86b 	bl	1000195c <HAL_GetTick>
10004886:	4602      	mov	r2, r0
10004888:	68fb      	ldr	r3, [r7, #12]
1000488a:	1ad3      	subs	r3, r2, r3
1000488c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10004890:	d901      	bls.n	10004896 <RCC_MPUConfig+0xd2>
    {
      return HAL_TIMEOUT;
10004892:	2303      	movs	r3, #3
10004894:	e008      	b.n	100048a8 <RCC_MPUConfig+0xe4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
10004896:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000489a:	6a1b      	ldr	r3, [r3, #32]
1000489c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100048a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100048a4:	d1ed      	bne.n	10004882 <RCC_MPUConfig+0xbe>

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
#endif

  return HAL_OK;
100048a6:	2300      	movs	r3, #0
}
100048a8:	4618      	mov	r0, r3
100048aa:	3710      	adds	r7, #16
100048ac:	46bd      	mov	sp, r7
100048ae:	bd80      	pop	{r7, pc}

100048b0 <RCC_AXISSConfig>:


HAL_StatusTypeDef RCC_AXISSConfig(RCC_AXISSInitTypeDef *RCC_AXISSInitStruct)
{
100048b0:	b580      	push	{r7, lr}
100048b2:	b084      	sub	sp, #16
100048b4:	af00      	add	r7, sp, #0
100048b6:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_AXISSOURCE(RCC_AXISSInitStruct->AXI_Clock));
  assert_param(IS_RCC_AXIDIV(RCC_AXISSInitStruct->AXI_Div));

  /* Ensure clock source is ready*/
  switch (RCC_AXISSInitStruct->AXI_Clock)
100048b8:	687b      	ldr	r3, [r7, #4]
100048ba:	681b      	ldr	r3, [r3, #0]
100048bc:	2b02      	cmp	r3, #2
100048be:	d01b      	beq.n	100048f8 <RCC_AXISSConfig+0x48>
100048c0:	2b02      	cmp	r3, #2
100048c2:	d823      	bhi.n	1000490c <RCC_AXISSConfig+0x5c>
100048c4:	2b00      	cmp	r3, #0
100048c6:	d002      	beq.n	100048ce <RCC_AXISSConfig+0x1e>
100048c8:	2b01      	cmp	r3, #1
100048ca:	d00a      	beq.n	100048e2 <RCC_AXISSConfig+0x32>
      }
      break;
    }

    default:
      break;
100048cc:	e01e      	b.n	1000490c <RCC_AXISSConfig+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
100048ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100048d2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100048d6:	f003 0301 	and.w	r3, r3, #1
100048da:	2b01      	cmp	r3, #1
100048dc:	d018      	beq.n	10004910 <RCC_AXISSConfig+0x60>
        return HAL_ERROR;
100048de:	2301      	movs	r3, #1
100048e0:	e079      	b.n	100049d6 <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
100048e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100048e6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100048ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
100048ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
100048f2:	d00f      	beq.n	10004914 <RCC_AXISSConfig+0x64>
        return HAL_ERROR;
100048f4:	2301      	movs	r3, #1
100048f6:	e06e      	b.n	100049d6 <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
100048f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100048fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10004900:	f003 0302 	and.w	r3, r3, #2
10004904:	2b02      	cmp	r3, #2
10004906:	d007      	beq.n	10004918 <RCC_AXISSConfig+0x68>
        return HAL_ERROR;
10004908:	2301      	movs	r3, #1
1000490a:	e064      	b.n	100049d6 <RCC_AXISSConfig+0x126>
      break;
1000490c:	bf00      	nop
1000490e:	e004      	b.n	1000491a <RCC_AXISSConfig+0x6a>
      break;
10004910:	bf00      	nop
10004912:	e002      	b.n	1000491a <RCC_AXISSConfig+0x6a>
      break;
10004914:	bf00      	nop
10004916:	e000      	b.n	1000491a <RCC_AXISSConfig+0x6a>
      break;
10004918:	bf00      	nop

  }

  /* Set AXISS clock source */
  __HAL_RCC_AXISS_SOURCE(RCC_AXISSInitStruct->AXI_Clock);
1000491a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000491e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004920:	f023 0207 	bic.w	r2, r3, #7
10004924:	687b      	ldr	r3, [r7, #4]
10004926:	681b      	ldr	r3, [r3, #0]
10004928:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000492c:	4313      	orrs	r3, r2
1000492e:	624b      	str	r3, [r1, #36]	; 0x24

  if (RCC_AXISSInitStruct->AXI_Clock != RCC_AXISSOURCE_OFF)
10004930:	687b      	ldr	r3, [r7, #4]
10004932:	681b      	ldr	r3, [r3, #0]
10004934:	2b03      	cmp	r3, #3
10004936:	d016      	beq.n	10004966 <RCC_AXISSConfig+0xb6>
  {
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004938:	f7fd f810 	bl	1000195c <HAL_GetTick>
1000493c:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
1000493e:	e009      	b.n	10004954 <RCC_AXISSConfig+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10004940:	f7fd f80c 	bl	1000195c <HAL_GetTick>
10004944:	4602      	mov	r2, r0
10004946:	68fb      	ldr	r3, [r7, #12]
10004948:	1ad3      	subs	r3, r2, r3
1000494a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1000494e:	d901      	bls.n	10004954 <RCC_AXISSConfig+0xa4>
      {
        return HAL_TIMEOUT;
10004950:	2303      	movs	r3, #3
10004952:	e040      	b.n	100049d6 <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
10004954:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000495a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000495e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10004962:	d1ed      	bne.n	10004940 <RCC_AXISSConfig+0x90>
10004964:	e015      	b.n	10004992 <RCC_AXISSConfig+0xe2>
  }
  else
  {
    // RCC_AXISSOURCE_OFF case
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004966:	f7fc fff9 	bl	1000195c <HAL_GetTick>
1000496a:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
1000496c:	e009      	b.n	10004982 <RCC_AXISSConfig+0xd2>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
1000496e:	f7fc fff5 	bl	1000195c <HAL_GetTick>
10004972:	4602      	mov	r2, r0
10004974:	68fb      	ldr	r3, [r7, #12]
10004976:	1ad3      	subs	r3, r2, r3
10004978:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1000497c:	d901      	bls.n	10004982 <RCC_AXISSConfig+0xd2>
      {
        return HAL_TIMEOUT;
1000497e:	2303      	movs	r3, #3
10004980:	e029      	b.n	100049d6 <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
10004982:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004988:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000498c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10004990:	d0ed      	beq.n	1000496e <RCC_AXISSConfig+0xbe>
      }
    }
  }

  /* Set AXISS division factor */
  __HAL_RCC_AXI_DIV(RCC_AXISSInitStruct->AXI_Div);
10004992:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10004998:	f023 0207 	bic.w	r2, r3, #7
1000499c:	687b      	ldr	r3, [r7, #4]
1000499e:	685b      	ldr	r3, [r3, #4]
100049a0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100049a4:	4313      	orrs	r3, r2
100049a6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100049a8:	f7fc ffd8 	bl	1000195c <HAL_GetTick>
100049ac:	60f8      	str	r0, [r7, #12]

  /* Wait till AXISS is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
100049ae:	e009      	b.n	100049c4 <RCC_AXISSConfig+0x114>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100049b0:	f7fc ffd4 	bl	1000195c <HAL_GetTick>
100049b4:	4602      	mov	r2, r0
100049b6:	68fb      	ldr	r3, [r7, #12]
100049b8:	1ad3      	subs	r3, r2, r3
100049ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100049be:	d901      	bls.n	100049c4 <RCC_AXISSConfig+0x114>
    {
      return HAL_TIMEOUT;
100049c0:	2303      	movs	r3, #3
100049c2:	e008      	b.n	100049d6 <RCC_AXISSConfig+0x126>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
100049c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100049c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
100049ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100049ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100049d2:	d1ed      	bne.n	100049b0 <RCC_AXISSConfig+0x100>
    }
  }

  return HAL_OK;
100049d4:	2300      	movs	r3, #0
}
100049d6:	4618      	mov	r0, r3
100049d8:	3710      	adds	r7, #16
100049da:	46bd      	mov	sp, r7
100049dc:	bd80      	pop	{r7, pc}
	...

100049e0 <RCC_MCUConfig>:


HAL_StatusTypeDef RCC_MCUConfig(RCC_MCUInitTypeDef *MCUInitStruct)
{
100049e0:	b580      	push	{r7, lr}
100049e2:	b084      	sub	sp, #16
100049e4:	af00      	add	r7, sp, #0
100049e6:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_MCUSSOURCE(MCUInitStruct->MCU_Clock));
  assert_param(IS_RCC_MCUDIV(MCUInitStruct->MCU_Div));

  /* Ensure clock source is ready*/
  switch (MCUInitStruct->MCU_Clock)
100049e8:	687b      	ldr	r3, [r7, #4]
100049ea:	681b      	ldr	r3, [r3, #0]
100049ec:	2b03      	cmp	r3, #3
100049ee:	d834      	bhi.n	10004a5a <RCC_MCUConfig+0x7a>
100049f0:	a201      	add	r2, pc, #4	; (adr r2, 100049f8 <RCC_MCUConfig+0x18>)
100049f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100049f6:	bf00      	nop
100049f8:	10004a09 	.word	0x10004a09
100049fc:	10004a1d 	.word	0x10004a1d
10004a00:	10004a33 	.word	0x10004a33
10004a04:	10004a47 	.word	0x10004a47
  {
    case (RCC_MCUSSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10004a08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a0c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10004a10:	f003 0301 	and.w	r3, r3, #1
10004a14:	2b01      	cmp	r3, #1
10004a16:	d022      	beq.n	10004a5e <RCC_MCUConfig+0x7e>
      {
        return HAL_ERROR;
10004a18:	2301      	movs	r3, #1
10004a1a:	e081      	b.n	10004b20 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10004a1c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a20:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10004a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
10004a28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10004a2c:	d019      	beq.n	10004a62 <RCC_MCUConfig+0x82>
      {
        return HAL_ERROR;
10004a2e:	2301      	movs	r3, #1
10004a30:	e076      	b.n	10004b20 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_CSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10004a32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a36:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10004a3a:	f003 0310 	and.w	r3, r3, #16
10004a3e:	2b10      	cmp	r3, #16
10004a40:	d011      	beq.n	10004a66 <RCC_MCUConfig+0x86>
      {
        return HAL_ERROR;
10004a42:	2301      	movs	r3, #1
10004a44:	e06c      	b.n	10004b20 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_PLL3):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
10004a46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a4a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004a4e:	f003 0302 	and.w	r3, r3, #2
10004a52:	2b02      	cmp	r3, #2
10004a54:	d009      	beq.n	10004a6a <RCC_MCUConfig+0x8a>
      {
        return HAL_ERROR;
10004a56:	2301      	movs	r3, #1
10004a58:	e062      	b.n	10004b20 <RCC_MCUConfig+0x140>
      }
      break;
    }

    default:
      break;
10004a5a:	bf00      	nop
10004a5c:	e006      	b.n	10004a6c <RCC_MCUConfig+0x8c>
      break;
10004a5e:	bf00      	nop
10004a60:	e004      	b.n	10004a6c <RCC_MCUConfig+0x8c>
      break;
10004a62:	bf00      	nop
10004a64:	e002      	b.n	10004a6c <RCC_MCUConfig+0x8c>
      break;
10004a66:	bf00      	nop
10004a68:	e000      	b.n	10004a6c <RCC_MCUConfig+0x8c>
      break;
10004a6a:	bf00      	nop

  }

  /* Set MCU clock source */
  __HAL_RCC_MCU_SOURCE(MCUInitStruct->MCU_Clock);
10004a6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10004a72:	f023 0203 	bic.w	r2, r3, #3
10004a76:	687b      	ldr	r3, [r7, #4]
10004a78:	681b      	ldr	r3, [r3, #0]
10004a7a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004a7e:	4313      	orrs	r3, r2
10004a80:	648b      	str	r3, [r1, #72]	; 0x48

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10004a82:	f7fc ff6b 	bl	1000195c <HAL_GetTick>
10004a86:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */

  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
10004a88:	e009      	b.n	10004a9e <RCC_MCUConfig+0xbe>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10004a8a:	f7fc ff67 	bl	1000195c <HAL_GetTick>
10004a8e:	4602      	mov	r2, r0
10004a90:	68fb      	ldr	r3, [r7, #12]
10004a92:	1ad3      	subs	r3, r2, r3
10004a94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10004a98:	d901      	bls.n	10004a9e <RCC_MCUConfig+0xbe>
    {
      return HAL_TIMEOUT;
10004a9a:	2303      	movs	r3, #3
10004a9c:	e040      	b.n	10004b20 <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
10004a9e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10004aa4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10004aa8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10004aac:	d1ed      	bne.n	10004a8a <RCC_MCUConfig+0xaa>
    }
  }

#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10004aae:	f000 fc15 	bl	100052dc <HAL_RCC_GetSystemCoreClockFreq>
10004ab2:	4603      	mov	r3, r0
10004ab4:	4a1c      	ldr	r2, [pc, #112]	; (10004b28 <RCC_MCUConfig+0x148>)
10004ab6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
10004ab8:	4b1c      	ldr	r3, [pc, #112]	; (10004b2c <RCC_MCUConfig+0x14c>)
10004aba:	681b      	ldr	r3, [r3, #0]
10004abc:	4618      	mov	r0, r3
10004abe:	f7fc ff03 	bl	100018c8 <HAL_InitTick>
#endif

  /* Set MCU division factor */
  __HAL_RCC_MCU_DIV(MCUInitStruct->MCU_Div);
10004ac2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004ac6:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10004aca:	f023 020f 	bic.w	r2, r3, #15
10004ace:	687b      	ldr	r3, [r7, #4]
10004ad0:	685b      	ldr	r3, [r3, #4]
10004ad2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004ad6:	4313      	orrs	r3, r2
10004ad8:	f8c1 3830 	str.w	r3, [r1, #2096]	; 0x830

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10004adc:	f7fc ff3e 	bl	1000195c <HAL_GetTick>
10004ae0:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
10004ae2:	e009      	b.n	10004af8 <RCC_MCUConfig+0x118>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10004ae4:	f7fc ff3a 	bl	1000195c <HAL_GetTick>
10004ae8:	4602      	mov	r2, r0
10004aea:	68fb      	ldr	r3, [r7, #12]
10004aec:	1ad3      	subs	r3, r2, r3
10004aee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10004af2:	d901      	bls.n	10004af8 <RCC_MCUConfig+0x118>
    {
      return HAL_TIMEOUT;
10004af4:	2303      	movs	r3, #3
10004af6:	e013      	b.n	10004b20 <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
10004af8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004afc:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10004b00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10004b04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10004b08:	d1ec      	bne.n	10004ae4 <RCC_MCUConfig+0x104>
    }
  }
#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10004b0a:	f000 fbe7 	bl	100052dc <HAL_RCC_GetSystemCoreClockFreq>
10004b0e:	4603      	mov	r3, r0
10004b10:	4a05      	ldr	r2, [pc, #20]	; (10004b28 <RCC_MCUConfig+0x148>)
10004b12:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
10004b14:	4b05      	ldr	r3, [pc, #20]	; (10004b2c <RCC_MCUConfig+0x14c>)
10004b16:	681b      	ldr	r3, [r3, #0]
10004b18:	4618      	mov	r0, r3
10004b1a:	f7fc fed5 	bl	100018c8 <HAL_InitTick>
#endif

  return HAL_OK;
10004b1e:	2300      	movs	r3, #0
}
10004b20:	4618      	mov	r0, r3
10004b22:	3710      	adds	r7, #16
10004b24:	46bd      	mov	sp, r7
10004b26:	bd80      	pop	{r7, pc}
10004b28:	10020000 	.word	0x10020000
10004b2c:	1002000c 	.word	0x1002000c

10004b30 <HAL_RCC_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
__weak void HAL_RCC_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
10004b30:	b480      	push	{r7}
10004b32:	b089      	sub	sp, #36	; 0x24
10004b34:	af00      	add	r7, sp, #0
10004b36:	6078      	str	r0, [r7, #4]
  uint32_t   pllsource = 0U, pll2m = 1U, pll2fracen = 0U, hsivalue = 0U;
10004b38:	2300      	movs	r3, #0
10004b3a:	61bb      	str	r3, [r7, #24]
10004b3c:	2301      	movs	r3, #1
10004b3e:	617b      	str	r3, [r7, #20]
10004b40:	2300      	movs	r3, #0
10004b42:	613b      	str	r3, [r7, #16]
10004b44:	2300      	movs	r3, #0
10004b46:	60fb      	str	r3, [r7, #12]
  float fracn1, pll2vco = 0;
10004b48:	f04f 0300 	mov.w	r3, #0
10004b4c:	61fb      	str	r3, [r7, #28]

  pllsource = __HAL_RCC_GET_PLL12_SOURCE();
10004b4e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004b54:	f003 0303 	and.w	r3, r3, #3
10004b58:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLL2CFGR1 & RCC_PLL2CFGR1_DIVM2) >> RCC_PLL2CFGR1_DIVM2_Pos) + 1U;
10004b5a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004b5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
10004b62:	0c1b      	lsrs	r3, r3, #16
10004b64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
10004b68:	3301      	adds	r3, #1
10004b6a:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACLE) >> RCC_PLL2FRACR_FRACLE_Pos;
10004b6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004b70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10004b74:	0c1b      	lsrs	r3, r3, #16
10004b76:	f003 0301 	and.w	r3, r3, #1
10004b7a:	613b      	str	r3, [r7, #16]
  fracn1 = (float)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACV) >> RCC_PLL2FRACR_FRACV_Pos));
10004b7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004b80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10004b84:	08db      	lsrs	r3, r3, #3
10004b86:	f3c3 030c 	ubfx	r3, r3, #0, #13
10004b8a:	693a      	ldr	r2, [r7, #16]
10004b8c:	fb02 f303 	mul.w	r3, r2, r3
10004b90:	ee07 3a90 	vmov	s15, r3
10004b94:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004b98:	edc7 7a02 	vstr	s15, [r7, #8]
  pll2vco = (float)((float)((RCC->PLL2CFGR1 & RCC_PLL2CFGR1_DIVN) + 1U) + (fracn1 / (float)0x2000));  //Intermediary value
10004b9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004ba0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
10004ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
10004ba8:	3301      	adds	r3, #1
10004baa:	ee07 3a90 	vmov	s15, r3
10004bae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004bb2:	edd7 6a02 	vldr	s13, [r7, #8]
10004bb6:	ed9f 6a51 	vldr	s12, [pc, #324]	; 10004cfc <HAL_RCC_GetPLL2ClockFreq+0x1cc>
10004bba:	eec6 7a86 	vdiv.f32	s15, s13, s12
10004bbe:	ee77 7a27 	vadd.f32	s15, s14, s15
10004bc2:	edc7 7a07 	vstr	s15, [r7, #28]
  switch (pllsource)
10004bc6:	69bb      	ldr	r3, [r7, #24]
10004bc8:	2b02      	cmp	r3, #2
10004bca:	d047      	beq.n	10004c5c <HAL_RCC_GetPLL2ClockFreq+0x12c>
10004bcc:	69bb      	ldr	r3, [r7, #24]
10004bce:	2b02      	cmp	r3, #2
10004bd0:	d848      	bhi.n	10004c64 <HAL_RCC_GetPLL2ClockFreq+0x134>
10004bd2:	69bb      	ldr	r3, [r7, #24]
10004bd4:	2b00      	cmp	r3, #0
10004bd6:	d003      	beq.n	10004be0 <HAL_RCC_GetPLL2ClockFreq+0xb0>
10004bd8:	69bb      	ldr	r3, [r7, #24]
10004bda:	2b01      	cmp	r3, #1
10004bdc:	d02f      	beq.n	10004c3e <HAL_RCC_GetPLL2ClockFreq+0x10e>
10004bde:	e041      	b.n	10004c64 <HAL_RCC_GetPLL2ClockFreq+0x134>
  {
    case RCC_PLL12SOURCE_HSI:  /* HSI used as PLL clock source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) != 0U)
10004be0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004be4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10004be8:	f003 0304 	and.w	r3, r3, #4
10004bec:	2b04      	cmp	r3, #4
10004bee:	d117      	bne.n	10004c20 <HAL_RCC_GetPLL2ClockFreq+0xf0>
      {
        hsivalue = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10004bf0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004bf4:	699b      	ldr	r3, [r3, #24]
10004bf6:	f003 0303 	and.w	r3, r3, #3
10004bfa:	4a41      	ldr	r2, [pc, #260]	; (10004d00 <HAL_RCC_GetPLL2ClockFreq+0x1d0>)
10004bfc:	fa22 f303 	lsr.w	r3, r2, r3
10004c00:	60fb      	str	r3, [r7, #12]
        pll2vco *= (float)(hsivalue / pll2m);
10004c02:	68fa      	ldr	r2, [r7, #12]
10004c04:	697b      	ldr	r3, [r7, #20]
10004c06:	fbb2 f3f3 	udiv	r3, r2, r3
10004c0a:	ee07 3a90 	vmov	s15, r3
10004c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004c12:	ed97 7a07 	vldr	s14, [r7, #28]
10004c16:	ee67 7a27 	vmul.f32	s15, s14, s15
10004c1a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco *= (float)(HSI_VALUE / pll2m);
      }
      break;
10004c1e:	e025      	b.n	10004c6c <HAL_RCC_GetPLL2ClockFreq+0x13c>
        pll2vco *= (float)(HSI_VALUE / pll2m);
10004c20:	4a37      	ldr	r2, [pc, #220]	; (10004d00 <HAL_RCC_GetPLL2ClockFreq+0x1d0>)
10004c22:	697b      	ldr	r3, [r7, #20]
10004c24:	fbb2 f3f3 	udiv	r3, r2, r3
10004c28:	ee07 3a90 	vmov	s15, r3
10004c2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004c30:	ed97 7a07 	vldr	s14, [r7, #28]
10004c34:	ee67 7a27 	vmul.f32	s15, s14, s15
10004c38:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10004c3c:	e016      	b.n	10004c6c <HAL_RCC_GetPLL2ClockFreq+0x13c>

    case RCC_PLL12SOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco *= (float)(HSE_VALUE / pll2m);
10004c3e:	4a31      	ldr	r2, [pc, #196]	; (10004d04 <HAL_RCC_GetPLL2ClockFreq+0x1d4>)
10004c40:	697b      	ldr	r3, [r7, #20]
10004c42:	fbb2 f3f3 	udiv	r3, r2, r3
10004c46:	ee07 3a90 	vmov	s15, r3
10004c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004c4e:	ed97 7a07 	vldr	s14, [r7, #28]
10004c52:	ee67 7a27 	vmul.f32	s15, s14, s15
10004c56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10004c5a:	e007      	b.n	10004c6c <HAL_RCC_GetPLL2ClockFreq+0x13c>

    case RCC_PLL12SOURCE_OFF:  /* No clock source for PLL */
      pll2vco = 0;
10004c5c:	f04f 0300 	mov.w	r3, #0
10004c60:	61fb      	str	r3, [r7, #28]
      break;
10004c62:	e003      	b.n	10004c6c <HAL_RCC_GetPLL2ClockFreq+0x13c>

    default:
      pll2vco = 0;
10004c64:	f04f 0300 	mov.w	r3, #0
10004c68:	61fb      	str	r3, [r7, #28]
      break;
10004c6a:	bf00      	nop
  }

  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco / ((float)(((RCC->PLL2CFGR2 & RCC_PLL2CFGR2_DIVP) >> RCC_PLL2CFGR2_DIVP_Pos) + 1U)));
10004c6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004c70:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
10004c74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10004c78:	3301      	adds	r3, #1
10004c7a:	ee07 3a90 	vmov	s15, r3
10004c7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004c82:	edd7 6a07 	vldr	s13, [r7, #28]
10004c86:	eec6 7a87 	vdiv.f32	s15, s13, s14
10004c8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10004c8e:	ee17 2a90 	vmov	r2, s15
10004c92:	687b      	ldr	r3, [r7, #4]
10004c94:	601a      	str	r2, [r3, #0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco / ((float)(((RCC->PLL2CFGR2 & RCC_PLL2CFGR2_DIVQ) >> RCC_PLL2CFGR2_DIVQ_Pos) + 1U)));
10004c96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004c9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
10004c9e:	0a1b      	lsrs	r3, r3, #8
10004ca0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10004ca4:	3301      	adds	r3, #1
10004ca6:	ee07 3a90 	vmov	s15, r3
10004caa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004cae:	edd7 6a07 	vldr	s13, [r7, #28]
10004cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
10004cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10004cba:	ee17 2a90 	vmov	r2, s15
10004cbe:	687b      	ldr	r3, [r7, #4]
10004cc0:	605a      	str	r2, [r3, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco / ((float)(((RCC->PLL2CFGR2 & RCC_PLL2CFGR2_DIVR) >> RCC_PLL2CFGR2_DIVR_Pos) + 1U)));
10004cc2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
10004cca:	0c1b      	lsrs	r3, r3, #16
10004ccc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10004cd0:	3301      	adds	r3, #1
10004cd2:	ee07 3a90 	vmov	s15, r3
10004cd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004cda:	edd7 6a07 	vldr	s13, [r7, #28]
10004cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
10004ce2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10004ce6:	ee17 2a90 	vmov	r2, s15
10004cea:	687b      	ldr	r3, [r7, #4]
10004cec:	609a      	str	r2, [r3, #8]
}
10004cee:	bf00      	nop
10004cf0:	3724      	adds	r7, #36	; 0x24
10004cf2:	46bd      	mov	sp, r7
10004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
10004cf8:	4770      	bx	lr
10004cfa:	bf00      	nop
10004cfc:	46000000 	.word	0x46000000
10004d00:	03d09000 	.word	0x03d09000
10004d04:	016e3600 	.word	0x016e3600

10004d08 <HAL_RCC_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
__weak void HAL_RCC_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
10004d08:	b480      	push	{r7}
10004d0a:	b089      	sub	sp, #36	; 0x24
10004d0c:	af00      	add	r7, sp, #0
10004d0e:	6078      	str	r0, [r7, #4]
  uint32_t   pllsource = 0, pll3m = 1, pll3fracen = 0, hsivalue = 0;
10004d10:	2300      	movs	r3, #0
10004d12:	61bb      	str	r3, [r7, #24]
10004d14:	2301      	movs	r3, #1
10004d16:	617b      	str	r3, [r7, #20]
10004d18:	2300      	movs	r3, #0
10004d1a:	613b      	str	r3, [r7, #16]
10004d1c:	2300      	movs	r3, #0
10004d1e:	60fb      	str	r3, [r7, #12]
  float fracn1, pll3vco = 0;
10004d20:	f04f 0300 	mov.w	r3, #0
10004d24:	61fb      	str	r3, [r7, #28]

  pllsource = __HAL_RCC_GET_PLL3_SOURCE();
10004d26:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004d2a:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10004d2e:	f003 0303 	and.w	r3, r3, #3
10004d32:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVM3) >> RCC_PLL3CFGR1_DIVM3_Pos) + 1U;
10004d34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004d38:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
10004d3c:	0c1b      	lsrs	r3, r3, #16
10004d3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
10004d42:	3301      	adds	r3, #1
10004d44:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACLE) >> RCC_PLL3FRACR_FRACLE_Pos;
10004d46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004d4a:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10004d4e:	0c1b      	lsrs	r3, r3, #16
10004d50:	f003 0301 	and.w	r3, r3, #1
10004d54:	613b      	str	r3, [r7, #16]
  fracn1 = (float)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACV) >> RCC_PLL3FRACR_FRACV_Pos));
10004d56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004d5a:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10004d5e:	08db      	lsrs	r3, r3, #3
10004d60:	f3c3 030c 	ubfx	r3, r3, #0, #13
10004d64:	693a      	ldr	r2, [r7, #16]
10004d66:	fb02 f303 	mul.w	r3, r2, r3
10004d6a:	ee07 3a90 	vmov	s15, r3
10004d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004d72:	edc7 7a02 	vstr	s15, [r7, #8]
  pll3vco = (float)((float)((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVN) + 1U) + (fracn1 / (float) 0x2000));  //Intermediary value
10004d76:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004d7a:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
10004d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
10004d82:	3301      	adds	r3, #1
10004d84:	ee07 3a90 	vmov	s15, r3
10004d88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004d8c:	edd7 6a02 	vldr	s13, [r7, #8]
10004d90:	ed9f 6a56 	vldr	s12, [pc, #344]	; 10004eec <HAL_RCC_GetPLL3ClockFreq+0x1e4>
10004d94:	eec6 7a86 	vdiv.f32	s15, s13, s12
10004d98:	ee77 7a27 	vadd.f32	s15, s14, s15
10004d9c:	edc7 7a07 	vstr	s15, [r7, #28]
  switch (pllsource)
10004da0:	69bb      	ldr	r3, [r7, #24]
10004da2:	2b03      	cmp	r3, #3
10004da4:	d85b      	bhi.n	10004e5e <HAL_RCC_GetPLL3ClockFreq+0x156>
10004da6:	a201      	add	r2, pc, #4	; (adr r2, 10004dac <HAL_RCC_GetPLL3ClockFreq+0xa4>)
10004da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10004dac:	10004dbd 	.word	0x10004dbd
10004db0:	10004e1b 	.word	0x10004e1b
10004db4:	10004e39 	.word	0x10004e39
10004db8:	10004e57 	.word	0x10004e57
  {
    case RCC_PLL3SOURCE_HSI:  /* HSI used as PLL clock source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) != 0U)
10004dbc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004dc0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10004dc4:	f003 0304 	and.w	r3, r3, #4
10004dc8:	2b04      	cmp	r3, #4
10004dca:	d117      	bne.n	10004dfc <HAL_RCC_GetPLL3ClockFreq+0xf4>
      {
        hsivalue = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10004dcc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004dd0:	699b      	ldr	r3, [r3, #24]
10004dd2:	f003 0303 	and.w	r3, r3, #3
10004dd6:	4a46      	ldr	r2, [pc, #280]	; (10004ef0 <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
10004dd8:	fa22 f303 	lsr.w	r3, r2, r3
10004ddc:	60fb      	str	r3, [r7, #12]
        pll3vco *= (float)(hsivalue / pll3m);
10004dde:	68fa      	ldr	r2, [r7, #12]
10004de0:	697b      	ldr	r3, [r7, #20]
10004de2:	fbb2 f3f3 	udiv	r3, r2, r3
10004de6:	ee07 3a90 	vmov	s15, r3
10004dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004dee:	ed97 7a07 	vldr	s14, [r7, #28]
10004df2:	ee67 7a27 	vmul.f32	s15, s14, s15
10004df6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco *= (float)(HSI_VALUE / pll3m);
      }
      break;
10004dfa:	e030      	b.n	10004e5e <HAL_RCC_GetPLL3ClockFreq+0x156>
        pll3vco *= (float)(HSI_VALUE / pll3m);
10004dfc:	4a3c      	ldr	r2, [pc, #240]	; (10004ef0 <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
10004dfe:	697b      	ldr	r3, [r7, #20]
10004e00:	fbb2 f3f3 	udiv	r3, r2, r3
10004e04:	ee07 3a90 	vmov	s15, r3
10004e08:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004e0c:	ed97 7a07 	vldr	s14, [r7, #28]
10004e10:	ee67 7a27 	vmul.f32	s15, s14, s15
10004e14:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10004e18:	e021      	b.n	10004e5e <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco *= (float)(HSE_VALUE / pll3m);
10004e1a:	4a36      	ldr	r2, [pc, #216]	; (10004ef4 <HAL_RCC_GetPLL3ClockFreq+0x1ec>)
10004e1c:	697b      	ldr	r3, [r7, #20]
10004e1e:	fbb2 f3f3 	udiv	r3, r2, r3
10004e22:	ee07 3a90 	vmov	s15, r3
10004e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004e2a:	ed97 7a07 	vldr	s14, [r7, #28]
10004e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
10004e32:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10004e36:	e012      	b.n	10004e5e <HAL_RCC_GetPLL3ClockFreq+0x156>



    case RCC_PLL3SOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco *= (float)(CSI_VALUE / pll3m);
10004e38:	4a2f      	ldr	r2, [pc, #188]	; (10004ef8 <HAL_RCC_GetPLL3ClockFreq+0x1f0>)
10004e3a:	697b      	ldr	r3, [r7, #20]
10004e3c:	fbb2 f3f3 	udiv	r3, r2, r3
10004e40:	ee07 3a90 	vmov	s15, r3
10004e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004e48:	ed97 7a07 	vldr	s14, [r7, #28]
10004e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
10004e50:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10004e54:	e003      	b.n	10004e5e <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_OFF:  /* No clock source for PLL */
      pll3vco = 0;
10004e56:	f04f 0300 	mov.w	r3, #0
10004e5a:	61fb      	str	r3, [r7, #28]
      break;
10004e5c:	bf00      	nop
  }

  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVP) >> RCC_PLL3CFGR2_DIVP_Pos) + 1U)));
10004e5e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004e62:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
10004e66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10004e6a:	3301      	adds	r3, #1
10004e6c:	ee07 3a90 	vmov	s15, r3
10004e70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004e74:	edd7 6a07 	vldr	s13, [r7, #28]
10004e78:	eec6 7a87 	vdiv.f32	s15, s13, s14
10004e7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10004e80:	ee17 2a90 	vmov	r2, s15
10004e84:	687b      	ldr	r3, [r7, #4]
10004e86:	601a      	str	r2, [r3, #0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVQ) >> RCC_PLL3CFGR2_DIVQ_Pos) + 1U)));
10004e88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004e8c:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
10004e90:	0a1b      	lsrs	r3, r3, #8
10004e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10004e96:	3301      	adds	r3, #1
10004e98:	ee07 3a90 	vmov	s15, r3
10004e9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004ea0:	edd7 6a07 	vldr	s13, [r7, #28]
10004ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
10004ea8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10004eac:	ee17 2a90 	vmov	r2, s15
10004eb0:	687b      	ldr	r3, [r7, #4]
10004eb2:	605a      	str	r2, [r3, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVR) >> RCC_PLL3CFGR2_DIVR_Pos) + 1U)));
10004eb4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004eb8:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
10004ebc:	0c1b      	lsrs	r3, r3, #16
10004ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10004ec2:	3301      	adds	r3, #1
10004ec4:	ee07 3a90 	vmov	s15, r3
10004ec8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004ecc:	edd7 6a07 	vldr	s13, [r7, #28]
10004ed0:	eec6 7a87 	vdiv.f32	s15, s13, s14
10004ed4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10004ed8:	ee17 2a90 	vmov	r2, s15
10004edc:	687b      	ldr	r3, [r7, #4]
10004ede:	609a      	str	r2, [r3, #8]
}
10004ee0:	bf00      	nop
10004ee2:	3724      	adds	r7, #36	; 0x24
10004ee4:	46bd      	mov	sp, r7
10004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
10004eea:	4770      	bx	lr
10004eec:	46000000 	.word	0x46000000
10004ef0:	03d09000 	.word	0x03d09000
10004ef4:	016e3600 	.word	0x016e3600
10004ef8:	003d0900 	.word	0x003d0900

10004efc <HAL_RCC_GetPLL4ClockFreq>:
  *         right PLL4CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL4_Clocks structure.
  * @retval None
  */
__weak void HAL_RCC_GetPLL4ClockFreq(PLL4_ClocksTypeDef *PLL4_Clocks)
{
10004efc:	b480      	push	{r7}
10004efe:	b089      	sub	sp, #36	; 0x24
10004f00:	af00      	add	r7, sp, #0
10004f02:	6078      	str	r0, [r7, #4]
  uint32_t   pllsource = 0U, pll4m = 1U, pll4fracen = 0U, hsivalue = 0U;
10004f04:	2300      	movs	r3, #0
10004f06:	61bb      	str	r3, [r7, #24]
10004f08:	2301      	movs	r3, #1
10004f0a:	617b      	str	r3, [r7, #20]
10004f0c:	2300      	movs	r3, #0
10004f0e:	613b      	str	r3, [r7, #16]
10004f10:	2300      	movs	r3, #0
10004f12:	60fb      	str	r3, [r7, #12]
  float fracn1, pll4vco = 0;
10004f14:	f04f 0300 	mov.w	r3, #0
10004f18:	61fb      	str	r3, [r7, #28]

  pllsource = __HAL_RCC_GET_PLL4_SOURCE();
10004f1a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004f1e:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10004f22:	f003 0303 	and.w	r3, r3, #3
10004f26:	61bb      	str	r3, [r7, #24]
  pll4m = ((RCC->PLL4CFGR1 & RCC_PLL4CFGR1_DIVM4) >> RCC_PLL4CFGR1_DIVM4_Pos) + 1U;
10004f28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004f2c:	f8d3 3898 	ldr.w	r3, [r3, #2200]	; 0x898
10004f30:	0c1b      	lsrs	r3, r3, #16
10004f32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
10004f36:	3301      	adds	r3, #1
10004f38:	617b      	str	r3, [r7, #20]
  pll4fracen = (RCC->PLL4FRACR & RCC_PLL4FRACR_FRACLE) >> RCC_PLL4FRACR_FRACLE_Pos;
10004f3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004f3e:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
10004f42:	0c1b      	lsrs	r3, r3, #16
10004f44:	f003 0301 	and.w	r3, r3, #1
10004f48:	613b      	str	r3, [r7, #16]
  fracn1 = (float)(pll4fracen * ((RCC->PLL4FRACR & RCC_PLL4FRACR_FRACV) >> RCC_PLL4FRACR_FRACV_Pos));
10004f4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004f4e:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
10004f52:	08db      	lsrs	r3, r3, #3
10004f54:	f3c3 030c 	ubfx	r3, r3, #0, #13
10004f58:	693a      	ldr	r2, [r7, #16]
10004f5a:	fb02 f303 	mul.w	r3, r2, r3
10004f5e:	ee07 3a90 	vmov	s15, r3
10004f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004f66:	edc7 7a02 	vstr	s15, [r7, #8]
  pll4vco = (float)((float)((RCC->PLL4CFGR1 & RCC_PLL4CFGR1_DIVN) + 1U) + (fracn1 / (float) 0x2000));  //Intermediary value
10004f6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004f6e:	f8d3 3898 	ldr.w	r3, [r3, #2200]	; 0x898
10004f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
10004f76:	3301      	adds	r3, #1
10004f78:	ee07 3a90 	vmov	s15, r3
10004f7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10004f80:	edd7 6a02 	vldr	s13, [r7, #8]
10004f84:	ed9f 6a5c 	vldr	s12, [pc, #368]	; 100050f8 <HAL_RCC_GetPLL4ClockFreq+0x1fc>
10004f88:	eec6 7a86 	vdiv.f32	s15, s13, s12
10004f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
10004f90:	edc7 7a07 	vstr	s15, [r7, #28]
  switch (pllsource)
10004f94:	69bb      	ldr	r3, [r7, #24]
10004f96:	2b03      	cmp	r3, #3
10004f98:	d866      	bhi.n	10005068 <HAL_RCC_GetPLL4ClockFreq+0x16c>
10004f9a:	a201      	add	r2, pc, #4	; (adr r2, 10004fa0 <HAL_RCC_GetPLL4ClockFreq+0xa4>)
10004f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10004fa0:	10004fb1 	.word	0x10004fb1
10004fa4:	1000500f 	.word	0x1000500f
10004fa8:	1000502d 	.word	0x1000502d
10004fac:	1000504b 	.word	0x1000504b
  {
    case RCC_PLL4SOURCE_HSI:  /* HSI used as PLL clock source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) != 0U)
10004fb0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004fb4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10004fb8:	f003 0304 	and.w	r3, r3, #4
10004fbc:	2b04      	cmp	r3, #4
10004fbe:	d117      	bne.n	10004ff0 <HAL_RCC_GetPLL4ClockFreq+0xf4>
      {
        hsivalue = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10004fc0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004fc4:	699b      	ldr	r3, [r3, #24]
10004fc6:	f003 0303 	and.w	r3, r3, #3
10004fca:	4a4c      	ldr	r2, [pc, #304]	; (100050fc <HAL_RCC_GetPLL4ClockFreq+0x200>)
10004fcc:	fa22 f303 	lsr.w	r3, r2, r3
10004fd0:	60fb      	str	r3, [r7, #12]
        pll4vco *= (float)(hsivalue / pll4m);
10004fd2:	68fa      	ldr	r2, [r7, #12]
10004fd4:	697b      	ldr	r3, [r7, #20]
10004fd6:	fbb2 f3f3 	udiv	r3, r2, r3
10004fda:	ee07 3a90 	vmov	s15, r3
10004fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
10004fe2:	ed97 7a07 	vldr	s14, [r7, #28]
10004fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
10004fea:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll4vco *= (float)(HSI_VALUE / pll4m);
      }
      break;
10004fee:	e03b      	b.n	10005068 <HAL_RCC_GetPLL4ClockFreq+0x16c>
        pll4vco *= (float)(HSI_VALUE / pll4m);
10004ff0:	4a42      	ldr	r2, [pc, #264]	; (100050fc <HAL_RCC_GetPLL4ClockFreq+0x200>)
10004ff2:	697b      	ldr	r3, [r7, #20]
10004ff4:	fbb2 f3f3 	udiv	r3, r2, r3
10004ff8:	ee07 3a90 	vmov	s15, r3
10004ffc:	eef8 7a67 	vcvt.f32.u32	s15, s15
10005000:	ed97 7a07 	vldr	s14, [r7, #28]
10005004:	ee67 7a27 	vmul.f32	s15, s14, s15
10005008:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
1000500c:	e02c      	b.n	10005068 <HAL_RCC_GetPLL4ClockFreq+0x16c>

    case RCC_PLL4SOURCE_HSE:  /* HSE used as PLL clock source */
      pll4vco *= (float)(HSE_VALUE / pll4m);
1000500e:	4a3c      	ldr	r2, [pc, #240]	; (10005100 <HAL_RCC_GetPLL4ClockFreq+0x204>)
10005010:	697b      	ldr	r3, [r7, #20]
10005012:	fbb2 f3f3 	udiv	r3, r2, r3
10005016:	ee07 3a90 	vmov	s15, r3
1000501a:	eef8 7a67 	vcvt.f32.u32	s15, s15
1000501e:	ed97 7a07 	vldr	s14, [r7, #28]
10005022:	ee67 7a27 	vmul.f32	s15, s14, s15
10005026:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
1000502a:	e01d      	b.n	10005068 <HAL_RCC_GetPLL4ClockFreq+0x16c>

    case RCC_PLL4SOURCE_CSI:  /* CSI used as PLL clock source */
      pll4vco *= (float)(CSI_VALUE / pll4m);
1000502c:	4a35      	ldr	r2, [pc, #212]	; (10005104 <HAL_RCC_GetPLL4ClockFreq+0x208>)
1000502e:	697b      	ldr	r3, [r7, #20]
10005030:	fbb2 f3f3 	udiv	r3, r2, r3
10005034:	ee07 3a90 	vmov	s15, r3
10005038:	eef8 7a67 	vcvt.f32.u32	s15, s15
1000503c:	ed97 7a07 	vldr	s14, [r7, #28]
10005040:	ee67 7a27 	vmul.f32	s15, s14, s15
10005044:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10005048:	e00e      	b.n	10005068 <HAL_RCC_GetPLL4ClockFreq+0x16c>

    case RCC_PLL4SOURCE_I2S_CKIN:  /* Signal I2S_CKIN used as reference clock */
      pll4vco *= (float)(EXTERNAL_CLOCK_VALUE / pll4m);
1000504a:	4a2f      	ldr	r2, [pc, #188]	; (10005108 <HAL_RCC_GetPLL4ClockFreq+0x20c>)
1000504c:	697b      	ldr	r3, [r7, #20]
1000504e:	fbb2 f3f3 	udiv	r3, r2, r3
10005052:	ee07 3a90 	vmov	s15, r3
10005056:	eef8 7a67 	vcvt.f32.u32	s15, s15
1000505a:	ed97 7a07 	vldr	s14, [r7, #28]
1000505e:	ee67 7a27 	vmul.f32	s15, s14, s15
10005062:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10005066:	bf00      	nop
  }

  PLL4_Clocks->PLL4_P_Frequency = (uint32_t)(pll4vco / ((float)(((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIVP) >> RCC_PLL4CFGR2_DIVP_Pos) + 1U)));
10005068:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000506c:	f8d3 389c 	ldr.w	r3, [r3, #2204]	; 0x89c
10005070:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10005074:	3301      	adds	r3, #1
10005076:	ee07 3a90 	vmov	s15, r3
1000507a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
1000507e:	edd7 6a07 	vldr	s13, [r7, #28]
10005082:	eec6 7a87 	vdiv.f32	s15, s13, s14
10005086:	eefc 7ae7 	vcvt.u32.f32	s15, s15
1000508a:	ee17 2a90 	vmov	r2, s15
1000508e:	687b      	ldr	r3, [r7, #4]
10005090:	601a      	str	r2, [r3, #0]
  PLL4_Clocks->PLL4_Q_Frequency = (uint32_t)(pll4vco / ((float)(((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIVQ) >> RCC_PLL4CFGR2_DIVQ_Pos) + 1U)));
10005092:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005096:	f8d3 389c 	ldr.w	r3, [r3, #2204]	; 0x89c
1000509a:	0a1b      	lsrs	r3, r3, #8
1000509c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
100050a0:	3301      	adds	r3, #1
100050a2:	ee07 3a90 	vmov	s15, r3
100050a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
100050aa:	edd7 6a07 	vldr	s13, [r7, #28]
100050ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
100050b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
100050b6:	ee17 2a90 	vmov	r2, s15
100050ba:	687b      	ldr	r3, [r7, #4]
100050bc:	605a      	str	r2, [r3, #4]
  PLL4_Clocks->PLL4_R_Frequency = (uint32_t)(pll4vco / ((float)(((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIVR) >> RCC_PLL4CFGR2_DIVR_Pos) + 1U)));
100050be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100050c2:	f8d3 389c 	ldr.w	r3, [r3, #2204]	; 0x89c
100050c6:	0c1b      	lsrs	r3, r3, #16
100050c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
100050cc:	3301      	adds	r3, #1
100050ce:	ee07 3a90 	vmov	s15, r3
100050d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
100050d6:	edd7 6a07 	vldr	s13, [r7, #28]
100050da:	eec6 7a87 	vdiv.f32	s15, s13, s14
100050de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
100050e2:	ee17 2a90 	vmov	r2, s15
100050e6:	687b      	ldr	r3, [r7, #4]
100050e8:	609a      	str	r2, [r3, #8]
}
100050ea:	bf00      	nop
100050ec:	3724      	adds	r7, #36	; 0x24
100050ee:	46bd      	mov	sp, r7
100050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
100050f4:	4770      	bx	lr
100050f6:	bf00      	nop
100050f8:	46000000 	.word	0x46000000
100050fc:	03d09000 	.word	0x03d09000
10005100:	016e3600 	.word	0x016e3600
10005104:	003d0900 	.word	0x003d0900
10005108:	00bb8000 	.word	0x00bb8000

1000510c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
1000510c:	b580      	push	{r7, lr}
1000510e:	b082      	sub	sp, #8
10005110:	af00      	add	r7, sp, #0
  uint32_t apb1div = 0;
10005112:	2300      	movs	r3, #0
10005114:	607b      	str	r3, [r7, #4]

  /* Compute PCLK1 frequency ---------------------------*/
  apb1div = __HAL_RCC_GET_APB1_DIV();
10005116:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000511a:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
1000511e:	f003 0307 	and.w	r3, r3, #7
10005122:	607b      	str	r3, [r7, #4]
  if (apb1div > RCC_APB1_DIV16)
10005124:	687b      	ldr	r3, [r7, #4]
10005126:	2b04      	cmp	r3, #4
10005128:	d901      	bls.n	1000512e <HAL_RCC_GetPCLK1Freq+0x22>
  {
    apb1div = RCC_APB1_DIV16;
1000512a:	2304      	movs	r3, #4
1000512c:	607b      	str	r3, [r7, #4]
  }

  return (HAL_RCC_GetMCUFreq() >> apb1div);
1000512e:	f000 f88a 	bl	10005246 <HAL_RCC_GetMCUFreq>
10005132:	4602      	mov	r2, r0
10005134:	687b      	ldr	r3, [r7, #4]
10005136:	fa22 f303 	lsr.w	r3, r2, r3
}
1000513a:	4618      	mov	r0, r3
1000513c:	3708      	adds	r7, #8
1000513e:	46bd      	mov	sp, r7
10005140:	bd80      	pop	{r7, pc}

10005142 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
10005142:	b580      	push	{r7, lr}
10005144:	b082      	sub	sp, #8
10005146:	af00      	add	r7, sp, #0
  uint32_t apb2div = 0;
10005148:	2300      	movs	r3, #0
1000514a:	607b      	str	r3, [r7, #4]

  /* Compute PCLK2 frequency ---------------------------*/
  apb2div = __HAL_RCC_GET_APB2_DIV();
1000514c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005150:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
10005154:	f003 0307 	and.w	r3, r3, #7
10005158:	607b      	str	r3, [r7, #4]
  if (apb2div > RCC_APB2_DIV16)
1000515a:	687b      	ldr	r3, [r7, #4]
1000515c:	2b04      	cmp	r3, #4
1000515e:	d901      	bls.n	10005164 <HAL_RCC_GetPCLK2Freq+0x22>
  {
    apb2div = RCC_APB2_DIV16;
10005160:	2304      	movs	r3, #4
10005162:	607b      	str	r3, [r7, #4]
  }

  return (HAL_RCC_GetMCUFreq() >> apb2div);
10005164:	f000 f86f 	bl	10005246 <HAL_RCC_GetMCUFreq>
10005168:	4602      	mov	r2, r0
1000516a:	687b      	ldr	r3, [r7, #4]
1000516c:	fa22 f303 	lsr.w	r3, r2, r3
}
10005170:	4618      	mov	r0, r3
10005172:	3708      	adds	r7, #8
10005174:	46bd      	mov	sp, r7
10005176:	bd80      	pop	{r7, pc}

10005178 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
10005178:	b580      	push	{r7, lr}
1000517a:	b082      	sub	sp, #8
1000517c:	af00      	add	r7, sp, #0
  uint32_t apb3div = 0;
1000517e:	2300      	movs	r3, #0
10005180:	607b      	str	r3, [r7, #4]

  /* Compute PCLK3 frequency ---------------------------*/
  apb3div = __HAL_RCC_GET_APB3_DIV();
10005182:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005186:	f8d3 383c 	ldr.w	r3, [r3, #2108]	; 0x83c
1000518a:	f003 0307 	and.w	r3, r3, #7
1000518e:	607b      	str	r3, [r7, #4]
  if (apb3div > RCC_APB3_DIV16)
10005190:	687b      	ldr	r3, [r7, #4]
10005192:	2b04      	cmp	r3, #4
10005194:	d901      	bls.n	1000519a <HAL_RCC_GetPCLK3Freq+0x22>
  {
    apb3div = RCC_APB3_DIV16;
10005196:	2304      	movs	r3, #4
10005198:	607b      	str	r3, [r7, #4]
  }

  return (HAL_RCC_GetMCUFreq() >> apb3div);
1000519a:	f000 f854 	bl	10005246 <HAL_RCC_GetMCUFreq>
1000519e:	4602      	mov	r2, r0
100051a0:	687b      	ldr	r3, [r7, #4]
100051a2:	fa22 f303 	lsr.w	r3, r2, r3
}
100051a6:	4618      	mov	r0, r3
100051a8:	3708      	adds	r7, #8
100051aa:	46bd      	mov	sp, r7
100051ac:	bd80      	pop	{r7, pc}

100051ae <HAL_RCC_GetPCLK5Freq>:
  * @note   Each time PCLK5 changes, this function must be called to update the
  *         right PCLK5 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK5 frequency
  */
uint32_t HAL_RCC_GetPCLK5Freq(void)
{
100051ae:	b580      	push	{r7, lr}
100051b0:	b082      	sub	sp, #8
100051b2:	af00      	add	r7, sp, #0
  uint32_t apb5div = 0;
100051b4:	2300      	movs	r3, #0
100051b6:	607b      	str	r3, [r7, #4]

  /* Compute PCLK5 frequency ---------------------------*/
  apb5div = __HAL_RCC_GET_APB5_DIV();
100051b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100051bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100051be:	f003 0307 	and.w	r3, r3, #7
100051c2:	607b      	str	r3, [r7, #4]
  if (apb5div > RCC_APB5_DIV16)
100051c4:	687b      	ldr	r3, [r7, #4]
100051c6:	2b04      	cmp	r3, #4
100051c8:	d901      	bls.n	100051ce <HAL_RCC_GetPCLK5Freq+0x20>
  {
    apb5div = RCC_APB5_DIV16;
100051ca:	2304      	movs	r3, #4
100051cc:	607b      	str	r3, [r7, #4]
  }

  return (HAL_RCC_GetACLKFreq() >> apb5div);
100051ce:	f000 f808 	bl	100051e2 <HAL_RCC_GetACLKFreq>
100051d2:	4602      	mov	r2, r0
100051d4:	687b      	ldr	r3, [r7, #4]
100051d6:	fa22 f303 	lsr.w	r3, r2, r3
}
100051da:	4618      	mov	r0, r3
100051dc:	3708      	adds	r7, #8
100051de:	46bd      	mov	sp, r7
100051e0:	bd80      	pop	{r7, pc}

100051e2 <HAL_RCC_GetACLKFreq>:
  * @note   Each time ACLK changes, this function must be called to update the
  *         right ACLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval ACLK frequency
  */
uint32_t HAL_RCC_GetACLKFreq(void)
{
100051e2:	b580      	push	{r7, lr}
100051e4:	b082      	sub	sp, #8
100051e6:	af00      	add	r7, sp, #0
  uint32_t axidiv = 0;
100051e8:	2300      	movs	r3, #0
100051ea:	607b      	str	r3, [r7, #4]

  /* Compute ACLK frequency ---------------------------*/
  axidiv = __HAL_RCC_GET_AXI_DIV();
100051ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100051f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
100051f2:	f003 0307 	and.w	r3, r3, #7
100051f6:	607b      	str	r3, [r7, #4]
  if (axidiv > RCC_AXI_DIV4)
100051f8:	687b      	ldr	r3, [r7, #4]
100051fa:	2b03      	cmp	r3, #3
100051fc:	d901      	bls.n	10005202 <HAL_RCC_GetACLKFreq+0x20>
  {
    axidiv = RCC_AXI_DIV4;
100051fe:	2303      	movs	r3, #3
10005200:	607b      	str	r3, [r7, #4]
  }
  axidiv += 1;
10005202:	687b      	ldr	r3, [r7, #4]
10005204:	3301      	adds	r3, #1
10005206:	607b      	str	r3, [r7, #4]

  return HAL_RCC_GetAXISSFreq() / axidiv;
10005208:	f000 f870 	bl	100052ec <HAL_RCC_GetAXISSFreq>
1000520c:	4602      	mov	r2, r0
1000520e:	687b      	ldr	r3, [r7, #4]
10005210:	fbb2 f3f3 	udiv	r3, r2, r3
}
10005214:	4618      	mov	r0, r3
10005216:	3708      	adds	r7, #8
10005218:	46bd      	mov	sp, r7
1000521a:	bd80      	pop	{r7, pc}

1000521c <HAL_RCC_GetHCLK6Freq>:
  * @note   Each time HCLK6 changes, this function must be called to update the
  *         right HCLK6 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK6 frequency
  */
uint32_t HAL_RCC_GetHCLK6Freq(void)
{
1000521c:	b580      	push	{r7, lr}
1000521e:	af00      	add	r7, sp, #0
  return HAL_RCC_GetACLKFreq();
10005220:	f7ff ffdf 	bl	100051e2 <HAL_RCC_GetACLKFreq>
10005224:	4603      	mov	r3, r0
}
10005226:	4618      	mov	r0, r3
10005228:	bd80      	pop	{r7, pc}

1000522a <HAL_RCC_GetHCLK2Freq>:
  * @note   Each time HCLK1 changes, this function must be called to update the
  *         right HCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK2 frequency
  */
uint32_t HAL_RCC_GetHCLK2Freq(void)
{
1000522a:	b580      	push	{r7, lr}
1000522c:	af00      	add	r7, sp, #0
  return HAL_RCC_GetMCUFreq();
1000522e:	f000 f80a 	bl	10005246 <HAL_RCC_GetMCUFreq>
10005232:	4603      	mov	r3, r0
}
10005234:	4618      	mov	r0, r3
10005236:	bd80      	pop	{r7, pc}

10005238 <HAL_RCC_GetMLHCLKFreq>:
  * @note   Each time MLHCLK changes, this function must be called to update the
  *         right MLHCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK4 frequency
  */
uint32_t HAL_RCC_GetMLHCLKFreq(void)
{
10005238:	b580      	push	{r7, lr}
1000523a:	af00      	add	r7, sp, #0
  return HAL_RCC_GetMCUFreq();
1000523c:	f000 f803 	bl	10005246 <HAL_RCC_GetMCUFreq>
10005240:	4603      	mov	r3, r0
}
10005242:	4618      	mov	r0, r3
10005244:	bd80      	pop	{r7, pc}

10005246 <HAL_RCC_GetMCUFreq>:
  * @note   Each time MCU changes, this function must be called to update the
  *         right MCU value. Otherwise, any configuration based on this function will be incorrect.
  * @retval MCU frequency
  */
uint32_t HAL_RCC_GetMCUFreq(void)
{
10005246:	b580      	push	{r7, lr}
10005248:	b082      	sub	sp, #8
1000524a:	af00      	add	r7, sp, #0
  uint32_t mcudiv = 0;
1000524c:	2300      	movs	r3, #0
1000524e:	607b      	str	r3, [r7, #4]

  /* Compute MCU frequency ---------------------------*/
  mcudiv = __HAL_RCC_GET_MCU_DIV();
10005250:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005254:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10005258:	f003 030f 	and.w	r3, r3, #15
1000525c:	607b      	str	r3, [r7, #4]
  if (mcudiv > RCC_MCU_DIV512)
1000525e:	687b      	ldr	r3, [r7, #4]
10005260:	2b09      	cmp	r3, #9
10005262:	d901      	bls.n	10005268 <HAL_RCC_GetMCUFreq+0x22>
  {
    mcudiv = RCC_MCU_DIV512;
10005264:	2309      	movs	r3, #9
10005266:	607b      	str	r3, [r7, #4]
  }

  return HAL_RCC_GetMCUSSFreq() >> mcudiv;
10005268:	f000 f87e 	bl	10005368 <HAL_RCC_GetMCUSSFreq>
1000526c:	4602      	mov	r2, r0
1000526e:	687b      	ldr	r3, [r7, #4]
10005270:	fa22 f303 	lsr.w	r3, r2, r3
}
10005274:	4618      	mov	r0, r3
10005276:	3708      	adds	r7, #8
10005278:	46bd      	mov	sp, r7
1000527a:	bd80      	pop	{r7, pc}

1000527c <RCC_GetCKPERFreq>:
  * @note   Each time CKPER changes, this function must be called to update the
  *         right CKPER value. Otherwise, any configuration based on this function will be incorrect.
  * @retval CKPER frequency
  */
uint32_t RCC_GetCKPERFreq(void)
{
1000527c:	b480      	push	{r7}
1000527e:	b083      	sub	sp, #12
10005280:	af00      	add	r7, sp, #0
  uint32_t ckperclocksource = 0, frequency = 0;
10005282:	2300      	movs	r3, #0
10005284:	603b      	str	r3, [r7, #0]
10005286:	2300      	movs	r3, #0
10005288:	607b      	str	r3, [r7, #4]

  ckperclocksource = __HAL_RCC_GET_CKPER_SOURCE();
1000528a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000528e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
10005292:	f003 0303 	and.w	r3, r3, #3
10005296:	603b      	str	r3, [r7, #0]

  if (ckperclocksource == RCC_CKPERCLKSOURCE_HSI)
10005298:	683b      	ldr	r3, [r7, #0]
1000529a:	2b00      	cmp	r3, #0
1000529c:	d102      	bne.n	100052a4 <RCC_GetCKPERFreq+0x28>
  {
    /* In Case the main PLL Source is HSI */
    frequency = HSI_VALUE;
1000529e:	4b0c      	ldr	r3, [pc, #48]	; (100052d0 <RCC_GetCKPERFreq+0x54>)
100052a0:	607b      	str	r3, [r7, #4]
100052a2:	e00d      	b.n	100052c0 <RCC_GetCKPERFreq+0x44>
  }

  else if (ckperclocksource == RCC_CKPERCLKSOURCE_CSI)
100052a4:	683b      	ldr	r3, [r7, #0]
100052a6:	2b01      	cmp	r3, #1
100052a8:	d102      	bne.n	100052b0 <RCC_GetCKPERFreq+0x34>
  {
    /* In Case the main PLL Source is CSI */
    frequency = CSI_VALUE;
100052aa:	4b0a      	ldr	r3, [pc, #40]	; (100052d4 <RCC_GetCKPERFreq+0x58>)
100052ac:	607b      	str	r3, [r7, #4]
100052ae:	e007      	b.n	100052c0 <RCC_GetCKPERFreq+0x44>
  }

  else if (ckperclocksource == RCC_CKPERCLKSOURCE_HSE)
100052b0:	683b      	ldr	r3, [r7, #0]
100052b2:	2b02      	cmp	r3, #2
100052b4:	d102      	bne.n	100052bc <RCC_GetCKPERFreq+0x40>
  {
    /* In Case the main PLL Source is HSE */
    frequency = HSE_VALUE;
100052b6:	4b08      	ldr	r3, [pc, #32]	; (100052d8 <RCC_GetCKPERFreq+0x5c>)
100052b8:	607b      	str	r3, [r7, #4]
100052ba:	e001      	b.n	100052c0 <RCC_GetCKPERFreq+0x44>
  }
  else
  {
    frequency = 0;
100052bc:	2300      	movs	r3, #0
100052be:	607b      	str	r3, [r7, #4]
  }

  return frequency;
100052c0:	687b      	ldr	r3, [r7, #4]
}
100052c2:	4618      	mov	r0, r3
100052c4:	370c      	adds	r7, #12
100052c6:	46bd      	mov	sp, r7
100052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
100052cc:	4770      	bx	lr
100052ce:	bf00      	nop
100052d0:	03d09000 	.word	0x03d09000
100052d4:	003d0900 	.word	0x003d0900
100052d8:	016e3600 	.word	0x016e3600

100052dc <HAL_RCC_GetSystemCoreClockFreq>:
  *         frequency in the chip. It is calculated based on the predefined
  *         constants and the selected clock source
  * @retval System Core frequency
  */
uint32_t HAL_RCC_GetSystemCoreClockFreq(void)
{
100052dc:	b580      	push	{r7, lr}
100052de:	af00      	add	r7, sp, #0
#ifdef CORE_CA7
  return HAL_RCC_GetMPUSSFreq();
#else /* CORE_CM4 */
  return HAL_RCC_GetMCUFreq();
100052e0:	f7ff ffb1 	bl	10005246 <HAL_RCC_GetMCUFreq>
100052e4:	4603      	mov	r3, r0
#endif
}
100052e6:	4618      	mov	r0, r3
100052e8:	bd80      	pop	{r7, pc}
	...

100052ec <HAL_RCC_GetAXISSFreq>:
  return mpussfreq;
}


uint32_t HAL_RCC_GetAXISSFreq()
{
100052ec:	b580      	push	{r7, lr}
100052ee:	b084      	sub	sp, #16
100052f0:	af00      	add	r7, sp, #0
  uint32_t axissfreq = 0;
100052f2:	2300      	movs	r3, #0
100052f4:	60fb      	str	r3, [r7, #12]
  PLL2_ClocksTypeDef pll2_clocks;

  switch (__HAL_RCC_GET_AXIS_SOURCE())
100052f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100052fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100052fc:	f003 0307 	and.w	r3, r3, #7
10005300:	2b02      	cmp	r3, #2
10005302:	d006      	beq.n	10005312 <HAL_RCC_GetAXISSFreq+0x26>
10005304:	2b02      	cmp	r3, #2
10005306:	d823      	bhi.n	10005350 <HAL_RCC_GetAXISSFreq+0x64>
10005308:	2b00      	cmp	r3, #0
1000530a:	d009      	beq.n	10005320 <HAL_RCC_GetAXISSFreq+0x34>
1000530c:	2b01      	cmp	r3, #1
1000530e:	d01c      	beq.n	1000534a <HAL_RCC_GetAXISSFreq+0x5e>
10005310:	e01e      	b.n	10005350 <HAL_RCC_GetAXISSFreq+0x64>
  {
    case RCC_AXISSOURCE_PLL2:
      HAL_RCC_GetPLL2ClockFreq(&pll2_clocks);
10005312:	463b      	mov	r3, r7
10005314:	4618      	mov	r0, r3
10005316:	f7ff fc0b 	bl	10004b30 <HAL_RCC_GetPLL2ClockFreq>
      axissfreq = pll2_clocks.PLL2_P_Frequency;
1000531a:	683b      	ldr	r3, [r7, #0]
1000531c:	60fb      	str	r3, [r7, #12]
      break;
1000531e:	e01a      	b.n	10005356 <HAL_RCC_GetAXISSFreq+0x6a>

    case RCC_AXISSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) != 0U)
10005320:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005324:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10005328:	f003 0304 	and.w	r3, r3, #4
1000532c:	2b04      	cmp	r3, #4
1000532e:	d109      	bne.n	10005344 <HAL_RCC_GetAXISSFreq+0x58>
      {
        axissfreq = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10005330:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005334:	699b      	ldr	r3, [r3, #24]
10005336:	f003 0303 	and.w	r3, r3, #3
1000533a:	4a09      	ldr	r2, [pc, #36]	; (10005360 <HAL_RCC_GetAXISSFreq+0x74>)
1000533c:	fa22 f303 	lsr.w	r3, r2, r3
10005340:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        axissfreq = HSI_VALUE;
      }
      break;
10005342:	e008      	b.n	10005356 <HAL_RCC_GetAXISSFreq+0x6a>
        axissfreq = HSI_VALUE;
10005344:	4b06      	ldr	r3, [pc, #24]	; (10005360 <HAL_RCC_GetAXISSFreq+0x74>)
10005346:	60fb      	str	r3, [r7, #12]
      break;
10005348:	e005      	b.n	10005356 <HAL_RCC_GetAXISSFreq+0x6a>

    case RCC_AXISSOURCE_HSE:
      axissfreq = HSE_VALUE;
1000534a:	4b06      	ldr	r3, [pc, #24]	; (10005364 <HAL_RCC_GetAXISSFreq+0x78>)
1000534c:	60fb      	str	r3, [r7, #12]
      break;
1000534e:	e002      	b.n	10005356 <HAL_RCC_GetAXISSFreq+0x6a>

    case RCC_AXISSOURCE_OFF:
    default:
      axissfreq = 0; /* ck_axiss is gated */
10005350:	2300      	movs	r3, #0
10005352:	60fb      	str	r3, [r7, #12]
      break;
10005354:	bf00      	nop
  }

  return axissfreq;
10005356:	68fb      	ldr	r3, [r7, #12]
}
10005358:	4618      	mov	r0, r3
1000535a:	3710      	adds	r7, #16
1000535c:	46bd      	mov	sp, r7
1000535e:	bd80      	pop	{r7, pc}
10005360:	03d09000 	.word	0x03d09000
10005364:	016e3600 	.word	0x016e3600

10005368 <HAL_RCC_GetMCUSSFreq>:

uint32_t HAL_RCC_GetMCUSSFreq()
{
10005368:	b580      	push	{r7, lr}
1000536a:	b084      	sub	sp, #16
1000536c:	af00      	add	r7, sp, #0
  uint32_t mcussfreq = 0;
1000536e:	2300      	movs	r3, #0
10005370:	60fb      	str	r3, [r7, #12]
  PLL3_ClocksTypeDef pll3_clocks;

  switch (__HAL_RCC_GET_MCU_SOURCE())
10005372:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005378:	f003 0303 	and.w	r3, r3, #3
1000537c:	2b03      	cmp	r3, #3
1000537e:	d822      	bhi.n	100053c6 <HAL_RCC_GetMCUSSFreq+0x5e>
10005380:	a201      	add	r2, pc, #4	; (adr r2, 10005388 <HAL_RCC_GetMCUSSFreq+0x20>)
10005382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10005386:	bf00      	nop
10005388:	100053a7 	.word	0x100053a7
1000538c:	100053bb 	.word	0x100053bb
10005390:	100053c1 	.word	0x100053c1
10005394:	10005399 	.word	0x10005399
  {
    case RCC_MCUSSOURCE_PLL3:
      HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10005398:	463b      	mov	r3, r7
1000539a:	4618      	mov	r0, r3
1000539c:	f7ff fcb4 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
      mcussfreq = pll3_clocks.PLL3_P_Frequency;
100053a0:	683b      	ldr	r3, [r7, #0]
100053a2:	60fb      	str	r3, [r7, #12]
      break;
100053a4:	e00f      	b.n	100053c6 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSI:
      mcussfreq = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
100053a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100053aa:	699b      	ldr	r3, [r3, #24]
100053ac:	f003 0303 	and.w	r3, r3, #3
100053b0:	4a07      	ldr	r2, [pc, #28]	; (100053d0 <HAL_RCC_GetMCUSSFreq+0x68>)
100053b2:	fa22 f303 	lsr.w	r3, r2, r3
100053b6:	60fb      	str	r3, [r7, #12]

      break;
100053b8:	e005      	b.n	100053c6 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSE:
      mcussfreq = HSE_VALUE;
100053ba:	4b06      	ldr	r3, [pc, #24]	; (100053d4 <HAL_RCC_GetMCUSSFreq+0x6c>)
100053bc:	60fb      	str	r3, [r7, #12]
      break;
100053be:	e002      	b.n	100053c6 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_CSI:
      mcussfreq = CSI_VALUE;
100053c0:	4b05      	ldr	r3, [pc, #20]	; (100053d8 <HAL_RCC_GetMCUSSFreq+0x70>)
100053c2:	60fb      	str	r3, [r7, #12]
      break;
100053c4:	bf00      	nop
  }

  return mcussfreq;
100053c6:	68fb      	ldr	r3, [r7, #12]
}
100053c8:	4618      	mov	r0, r3
100053ca:	3710      	adds	r7, #16
100053cc:	46bd      	mov	sp, r7
100053ce:	bd80      	pop	{r7, pc}
100053d0:	03d09000 	.word	0x03d09000
100053d4:	016e3600 	.word	0x016e3600
100053d8:	003d0900 	.word	0x003d0900

100053dc <HAL_RCC_WAKEUP_IRQHandler>:
  * @brief This function handles the RCC Wake up interrupt (rcc_mcu_wkup_irq/rcc_mpu_wkup_irq)
  * @note This API should be called under the RCC_WAKEUP_Handler().
  * @retval None
  */
void HAL_RCC_WAKEUP_IRQHandler(void)
{
100053dc:	b580      	push	{r7, lr}
100053de:	af00      	add	r7, sp, #0
  /* Check RCC WKUP flag is set */
  if (__HAL_RCC_GET_IT(RCC_IT_WKUP) != RESET)
100053e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100053e4:	f8d3 3c18 	ldr.w	r3, [r3, #3096]	; 0xc18
100053e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
100053ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
100053f0:	d107      	bne.n	10005402 <HAL_RCC_WAKEUP_IRQHandler+0x26>
  {
    /* Clear the RCC WKUP flag bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_WKUP);
100053f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100053f6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
100053fa:	f8c3 2c18 	str.w	r2, [r3, #3096]	; 0xc18

    /* RCC WKUP interrupt user callback */
    HAL_RCC_WAKEUP_Callback();
100053fe:	f000 f802 	bl	10005406 <HAL_RCC_WAKEUP_Callback>
  }
}
10005402:	bf00      	nop
10005404:	bd80      	pop	{r7, pc}

10005406 <HAL_RCC_WAKEUP_Callback>:
/**
  * @brief  RCC WAKEUP interrupt callback
  * @retval None
  */
__weak void HAL_RCC_WAKEUP_Callback(void)
{
10005406:	b480      	push	{r7}
10005408:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_WAKEUP_Callback could be implemented in the user file
  */
}
1000540a:	bf00      	nop
1000540c:	46bd      	mov	sp, r7
1000540e:	f85d 7b04 	ldr.w	r7, [sp], #4
10005412:	4770      	bx	lr

10005414 <RCCEx_PLL2_Config>:
  *
  * @retval HAL status
  */

HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLLInitTypeDef *pll2)
{
10005414:	b580      	push	{r7, lr}
10005416:	b084      	sub	sp, #16
10005418:	af00      	add	r7, sp, #0
1000541a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll2->PLLState));
  if ((pll2->PLLState) != RCC_PLL_NONE)
1000541c:	687b      	ldr	r3, [r7, #4]
1000541e:	681b      	ldr	r3, [r3, #0]
10005420:	2b00      	cmp	r3, #0
10005422:	f000 8171 	beq.w	10005708 <RCCEx_PLL2_Config+0x2f4>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL2_IN_USE()) /* If not used then */
10005426:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000542a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000542c:	f003 0307 	and.w	r3, r3, #7
10005430:	2b02      	cmp	r3, #2
10005432:	d108      	bne.n	10005446 <RCCEx_PLL2_Config+0x32>
10005434:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000543a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000543e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10005442:	f000 815f 	beq.w	10005704 <RCCEx_PLL2_Config+0x2f0>
    {
      if ((pll2->PLLState) == RCC_PLL_ON)
10005446:	687b      	ldr	r3, [r7, #4]
10005448:	681b      	ldr	r3, [r3, #0]
1000544a:	2b02      	cmp	r3, #2
1000544c:	f040 8130 	bne.w	100056b0 <RCCEx_PLL2_Config+0x29c>
        assert_param(IS_RCC_PLLP2_VALUE(pll2->PLLP));
        assert_param(IS_RCC_PLLQ2_VALUE(pll2->PLLQ));
        assert_param(IS_RCC_PLLR2_VALUE(pll2->PLLR));

        /* Check that PLL2 OSC clock source is already set */
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
10005450:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10005456:	f003 0303 	and.w	r3, r3, #3
1000545a:	2b00      	cmp	r3, #0
1000545c:	d008      	beq.n	10005470 <RCCEx_PLL2_Config+0x5c>
            (__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSE))
1000545e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10005464:	f003 0303 	and.w	r3, r3, #3
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
10005468:	2b01      	cmp	r3, #1
1000546a:	d001      	beq.n	10005470 <RCCEx_PLL2_Config+0x5c>
        {
          return HAL_ERROR;
1000546c:	2301      	movs	r3, #1
1000546e:	e14c      	b.n	1000570a <RCCEx_PLL2_Config+0x2f6>
        }

        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
10005470:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005474:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10005478:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000547c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10005480:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        /* Disable the main PLL. */
        __HAL_RCC_PLL2_DISABLE();
10005484:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005488:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000548c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005490:	f023 0301 	bic.w	r3, r3, #1
10005494:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10005498:	f7fc fa60 	bl	1000195c <HAL_GetTick>
1000549c:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
1000549e:	e008      	b.n	100054b2 <RCCEx_PLL2_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100054a0:	f7fc fa5c 	bl	1000195c <HAL_GetTick>
100054a4:	4602      	mov	r2, r0
100054a6:	68fb      	ldr	r3, [r7, #12]
100054a8:	1ad3      	subs	r3, r2, r3
100054aa:	2b64      	cmp	r3, #100	; 0x64
100054ac:	d901      	bls.n	100054b2 <RCCEx_PLL2_Config+0x9e>
          {
            return HAL_TIMEOUT;
100054ae:	2303      	movs	r3, #3
100054b0:	e12b      	b.n	1000570a <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
100054b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100054b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100054ba:	f003 0302 	and.w	r3, r3, #2
100054be:	2b02      	cmp	r3, #2
100054c0:	d0ee      	beq.n	100054a0 <RCCEx_PLL2_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL1_IN_USE())
100054c2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100054c6:	6a1b      	ldr	r3, [r3, #32]
100054c8:	f003 0303 	and.w	r3, r3, #3
100054cc:	2b02      	cmp	r3, #2
100054ce:	d107      	bne.n	100054e0 <RCCEx_PLL2_Config+0xcc>
100054d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100054d4:	6a1b      	ldr	r3, [r3, #32]
100054d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100054da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100054de:	d00e      	beq.n	100054fe <RCCEx_PLL2_Config+0xea>
100054e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100054e4:	6a1b      	ldr	r3, [r3, #32]
100054e6:	f003 0303 	and.w	r3, r3, #3
100054ea:	2b03      	cmp	r3, #3
100054ec:	d112      	bne.n	10005514 <RCCEx_PLL2_Config+0x100>
100054ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100054f2:	6a1b      	ldr	r3, [r3, #32]
100054f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100054f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100054fc:	d10a      	bne.n	10005514 <RCCEx_PLL2_Config+0x100>
        {
          if (pll2->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
100054fe:	687b      	ldr	r3, [r7, #4]
10005500:	685a      	ldr	r2, [r3, #4]
10005502:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10005508:	f003 0303 	and.w	r3, r3, #3
1000550c:	429a      	cmp	r2, r3
1000550e:	d00c      	beq.n	1000552a <RCCEx_PLL2_Config+0x116>
          {
            return HAL_ERROR;
10005510:	2301      	movs	r3, #1
10005512:	e0fa      	b.n	1000570a <RCCEx_PLL2_Config+0x2f6>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll2->PLLSource);
10005514:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000551a:	f023 0203 	bic.w	r2, r3, #3
1000551e:	687b      	ldr	r3, [r7, #4]
10005520:	685b      	ldr	r3, [r3, #4]
10005522:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005526:	4313      	orrs	r3, r2
10005528:	628b      	str	r3, [r1, #40]	; 0x28
        }

        /* Configure the PLL2 multiplication and division factors. */
        __HAL_RCC_PLL2_CONFIG(
1000552a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000552e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
10005532:	4b78      	ldr	r3, [pc, #480]	; (10005714 <RCCEx_PLL2_Config+0x300>)
10005534:	4013      	ands	r3, r2
10005536:	687a      	ldr	r2, [r7, #4]
10005538:	68d2      	ldr	r2, [r2, #12]
1000553a:	1e51      	subs	r1, r2, #1
1000553c:	687a      	ldr	r2, [r7, #4]
1000553e:	6892      	ldr	r2, [r2, #8]
10005540:	3a01      	subs	r2, #1
10005542:	0412      	lsls	r2, r2, #16
10005544:	430a      	orrs	r2, r1
10005546:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000554a:	4313      	orrs	r3, r2
1000554c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
10005550:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005554:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
10005558:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
1000555c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
10005560:	687a      	ldr	r2, [r7, #4]
10005562:	6912      	ldr	r2, [r2, #16]
10005564:	1e51      	subs	r1, r2, #1
10005566:	687a      	ldr	r2, [r7, #4]
10005568:	6952      	ldr	r2, [r2, #20]
1000556a:	3a01      	subs	r2, #1
1000556c:	0212      	lsls	r2, r2, #8
1000556e:	4311      	orrs	r1, r2
10005570:	687a      	ldr	r2, [r7, #4]
10005572:	6992      	ldr	r2, [r2, #24]
10005574:	3a01      	subs	r2, #1
10005576:	0412      	lsls	r2, r2, #16
10005578:	430a      	orrs	r2, r1
1000557a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000557e:	4313      	orrs	r3, r2
10005580:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
          pll2->PLLQ,
          pll2->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL2FRACV_DISABLE(); //Set FRACLE to 0
10005584:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005588:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
1000558c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005590:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10005594:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll2->PLLMODE == RCC_PLL_INTEGER))
10005598:	687b      	ldr	r3, [r7, #4]
1000559a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000559c:	2b02      	cmp	r3, #2
1000559e:	d003      	beq.n	100055a8 <RCCEx_PLL2_Config+0x194>
100055a0:	687b      	ldr	r3, [r7, #4]
100055a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100055a4:	2b00      	cmp	r3, #0
100055a6:	d10c      	bne.n	100055c2 <RCCEx_PLL2_Config+0x1ae>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL2FRACV_CONFIG(0); //Set FRACV to '0'
100055a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100055ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
100055b0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100055b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100055b8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100055bc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
100055c0:	e00f      	b.n	100055e2 <RCCEx_PLL2_Config+0x1ce>
        }
        else
        {
          /* Configure PLL  PLL2FRACV  in fractional mode*/
          __HAL_RCC_PLL2FRACV_CONFIG(pll2->PLLFRACV);
100055c2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100055c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
100055ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100055ce:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100055d2:	687a      	ldr	r2, [r7, #4]
100055d4:	6a12      	ldr	r2, [r2, #32]
100055d6:	00d2      	lsls	r2, r2, #3
100055d8:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100055dc:	4313      	orrs	r3, r2
100055de:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
        }
        __HAL_RCC_PLL2FRACV_ENABLE(); //Set FRACLE to 1
100055e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100055e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
100055ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100055ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
100055f2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0


        /* Configure the Spread Control */
        if (pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
100055f6:	687b      	ldr	r3, [r7, #4]
100055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100055fa:	2b02      	cmp	r3, #2
100055fc:	d124      	bne.n	10005648 <RCCEx_PLL2_Config+0x234>
          assert_param(IS_RCC_SSCG_MODE(pll2->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll2->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll2->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll2->MOD_PER));

          __HAL_RCC_PLL2CSGCONFIG(pll2->MOD_PER, pll2->TPDFN_DIS, pll2->RPDFN_DIS,
100055fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005602:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
10005606:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
1000560a:	687b      	ldr	r3, [r7, #4]
1000560c:	6a99      	ldr	r1, [r3, #40]	; 0x28
1000560e:	687b      	ldr	r3, [r7, #4]
10005610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10005612:	4319      	orrs	r1, r3
10005614:	687b      	ldr	r3, [r7, #4]
10005616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10005618:	4319      	orrs	r1, r3
1000561a:	687b      	ldr	r3, [r7, #4]
1000561c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000561e:	4319      	orrs	r1, r3
10005620:	687b      	ldr	r3, [r7, #4]
10005622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005624:	041b      	lsls	r3, r3, #16
10005626:	430b      	orrs	r3, r1
10005628:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000562c:	4313      	orrs	r3, r2
1000562e:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
                                  pll2->SSCG_MODE, pll2->INC_STEP);
          __HAL_RCC_PLL2_SSMODE_ENABLE();
10005632:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005636:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000563a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000563e:	f043 0304 	orr.w	r3, r3, #4
10005642:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
10005646:	e009      	b.n	1000565c <RCCEx_PLL2_Config+0x248>
        }
        else
        {
          __HAL_RCC_PLL2_SSMODE_DISABLE();
10005648:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000564c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10005650:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005654:	f023 0304 	bic.w	r3, r3, #4
10005658:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }


        /* Enable the PLL2. */
        __HAL_RCC_PLL2_ENABLE();
1000565c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005660:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10005664:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005668:	f043 0301 	orr.w	r3, r3, #1
1000566c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10005670:	f7fc f974 	bl	1000195c <HAL_GetTick>
10005674:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
10005676:	e008      	b.n	1000568a <RCCEx_PLL2_Config+0x276>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10005678:	f7fc f970 	bl	1000195c <HAL_GetTick>
1000567c:	4602      	mov	r2, r0
1000567e:	68fb      	ldr	r3, [r7, #12]
10005680:	1ad3      	subs	r3, r2, r3
10005682:	2b64      	cmp	r3, #100	; 0x64
10005684:	d901      	bls.n	1000568a <RCCEx_PLL2_Config+0x276>
          {
            return HAL_TIMEOUT;
10005686:	2303      	movs	r3, #3
10005688:	e03f      	b.n	1000570a <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
1000568a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000568e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10005692:	f003 0302 	and.w	r3, r3, #2
10005696:	2b02      	cmp	r3, #2
10005698:	d1ee      	bne.n	10005678 <RCCEx_PLL2_Config+0x264>
          }
        }
        /*Enable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
1000569a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000569e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100056a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100056a6:	f043 0370 	orr.w	r3, r3, #112	; 0x70
100056aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      if ((pll2->PLLState) == RCC_PLL_ON)
100056ae:	e02b      	b.n	10005708 <RCCEx_PLL2_Config+0x2f4>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
100056b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100056b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100056b8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100056bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
100056c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        /* Disable the PLL2. */
        __HAL_RCC_PLL2_DISABLE();
100056c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100056c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100056cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100056d0:	f023 0301 	bic.w	r3, r3, #1
100056d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100056d8:	f7fc f940 	bl	1000195c <HAL_GetTick>
100056dc:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
100056de:	e008      	b.n	100056f2 <RCCEx_PLL2_Config+0x2de>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100056e0:	f7fc f93c 	bl	1000195c <HAL_GetTick>
100056e4:	4602      	mov	r2, r0
100056e6:	68fb      	ldr	r3, [r7, #12]
100056e8:	1ad3      	subs	r3, r2, r3
100056ea:	2b64      	cmp	r3, #100	; 0x64
100056ec:	d901      	bls.n	100056f2 <RCCEx_PLL2_Config+0x2de>
          {
            return HAL_TIMEOUT;
100056ee:	2303      	movs	r3, #3
100056f0:	e00b      	b.n	1000570a <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
100056f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100056f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100056fa:	f003 0302 	and.w	r3, r3, #2
100056fe:	2b02      	cmp	r3, #2
10005700:	d0ee      	beq.n	100056e0 <RCCEx_PLL2_Config+0x2cc>
      if ((pll2->PLLState) == RCC_PLL_ON)
10005702:	e001      	b.n	10005708 <RCCEx_PLL2_Config+0x2f4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
10005704:	2301      	movs	r3, #1
10005706:	e000      	b.n	1000570a <RCCEx_PLL2_Config+0x2f6>
    }
  }
  return HAL_OK;
10005708:	2300      	movs	r3, #0

}
1000570a:	4618      	mov	r0, r3
1000570c:	3710      	adds	r7, #16
1000570e:	46bd      	mov	sp, r7
10005710:	bd80      	pop	{r7, pc}
10005712:	bf00      	nop
10005714:	ffc0fe00 	.word	0xffc0fe00

10005718 <RCCEx_PLL3_Config>:
  * @param  pll3: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLLInitTypeDef *pll3)
{
10005718:	b580      	push	{r7, lr}
1000571a:	b084      	sub	sp, #16
1000571c:	af00      	add	r7, sp, #0
1000571e:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll3->PLLState));
  if ((pll3->PLLState) != RCC_PLL_NONE)
10005720:	687b      	ldr	r3, [r7, #4]
10005722:	681b      	ldr	r3, [r3, #0]
10005724:	2b00      	cmp	r3, #0
10005726:	f000 815a 	beq.w	100059de <RCCEx_PLL3_Config+0x2c6>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL3_IN_USE()) /* If not used then*/
1000572a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000572e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005730:	f003 0303 	and.w	r3, r3, #3
10005734:	2b03      	cmp	r3, #3
10005736:	d108      	bne.n	1000574a <RCCEx_PLL3_Config+0x32>
10005738:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000573c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000573e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10005742:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10005746:	f000 8148 	beq.w	100059da <RCCEx_PLL3_Config+0x2c2>
    {
      if ((pll3->PLLState) == RCC_PLL_ON)
1000574a:	687b      	ldr	r3, [r7, #4]
1000574c:	681b      	ldr	r3, [r3, #0]
1000574e:	2b02      	cmp	r3, #2
10005750:	f040 8119 	bne.w	10005986 <RCCEx_PLL3_Config+0x26e>
        assert_param(IS_RCC_PLLP3_VALUE(pll3->PLLP));
        assert_param(IS_RCC_PLLQ3_VALUE(pll3->PLLQ));
        assert_param(IS_RCC_PLLR3_VALUE(pll3->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
10005754:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005758:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000575c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10005764:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        /* Disable the main PLL. */
        __HAL_RCC_PLL3_DISABLE();
10005768:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000576c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005770:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005774:	f023 0301 	bic.w	r3, r3, #1
10005778:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000577c:	f7fc f8ee 	bl	1000195c <HAL_GetTick>
10005780:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
10005782:	e008      	b.n	10005796 <RCCEx_PLL3_Config+0x7e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10005784:	f7fc f8ea 	bl	1000195c <HAL_GetTick>
10005788:	4602      	mov	r2, r0
1000578a:	68fb      	ldr	r3, [r7, #12]
1000578c:	1ad3      	subs	r3, r2, r3
1000578e:	2b64      	cmp	r3, #100	; 0x64
10005790:	d901      	bls.n	10005796 <RCCEx_PLL3_Config+0x7e>
          {
            return HAL_TIMEOUT;
10005792:	2303      	movs	r3, #3
10005794:	e124      	b.n	100059e0 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
10005796:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000579a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000579e:	f003 0302 	and.w	r3, r3, #2
100057a2:	2b02      	cmp	r3, #2
100057a4:	d0ee      	beq.n	10005784 <RCCEx_PLL3_Config+0x6c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Configure PLL3 clock source */
        __HAL_RCC_PLL3_SOURCE(pll3->PLLSource);
100057a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100057aa:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
100057ae:	f023 0203 	bic.w	r2, r3, #3
100057b2:	687b      	ldr	r3, [r7, #4]
100057b4:	685b      	ldr	r3, [r3, #4]
100057b6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100057ba:	4313      	orrs	r3, r2
100057bc:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
100057c0:	e008      	b.n	100057d4 <RCCEx_PLL3_Config+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100057c2:	f7fc f8cb 	bl	1000195c <HAL_GetTick>
100057c6:	4602      	mov	r2, r0
100057c8:	68fb      	ldr	r3, [r7, #12]
100057ca:	1ad3      	subs	r3, r2, r3
100057cc:	2b64      	cmp	r3, #100	; 0x64
100057ce:	d901      	bls.n	100057d4 <RCCEx_PLL3_Config+0xbc>
          {
            return HAL_TIMEOUT;
100057d0:	2303      	movs	r3, #3
100057d2:	e105      	b.n	100059e0 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
100057d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100057d8:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
100057dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100057e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100057e4:	d1ed      	bne.n	100057c2 <RCCEx_PLL3_Config+0xaa>
          }
        }

        /* Select PLL3 input reference frequency range */
        __HAL_RCC_PLL3_IFRANGE(pll3->PLLRGE) ;
100057e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100057ea:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
100057ee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
100057f2:	687b      	ldr	r3, [r7, #4]
100057f4:	69db      	ldr	r3, [r3, #28]
100057f6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100057fa:	4313      	orrs	r3, r2
100057fc:	f8c1 3884 	str.w	r3, [r1, #2180]	; 0x884

        /* Configure the PLL3 multiplication and division factors. */
        __HAL_RCC_PLL3_CONFIG(
10005800:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005804:	f8d3 2884 	ldr.w	r2, [r3, #2180]	; 0x884
10005808:	4b77      	ldr	r3, [pc, #476]	; (100059e8 <RCCEx_PLL3_Config+0x2d0>)
1000580a:	4013      	ands	r3, r2
1000580c:	687a      	ldr	r2, [r7, #4]
1000580e:	68d2      	ldr	r2, [r2, #12]
10005810:	1e51      	subs	r1, r2, #1
10005812:	687a      	ldr	r2, [r7, #4]
10005814:	6892      	ldr	r2, [r2, #8]
10005816:	3a01      	subs	r2, #1
10005818:	0412      	lsls	r2, r2, #16
1000581a:	430a      	orrs	r2, r1
1000581c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005820:	4313      	orrs	r3, r2
10005822:	f8c1 3884 	str.w	r3, [r1, #2180]	; 0x884
10005826:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000582a:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
1000582e:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
10005832:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
10005836:	687a      	ldr	r2, [r7, #4]
10005838:	6912      	ldr	r2, [r2, #16]
1000583a:	1e51      	subs	r1, r2, #1
1000583c:	687a      	ldr	r2, [r7, #4]
1000583e:	6952      	ldr	r2, [r2, #20]
10005840:	3a01      	subs	r2, #1
10005842:	0212      	lsls	r2, r2, #8
10005844:	4311      	orrs	r1, r2
10005846:	687a      	ldr	r2, [r7, #4]
10005848:	6992      	ldr	r2, [r2, #24]
1000584a:	3a01      	subs	r2, #1
1000584c:	0412      	lsls	r2, r2, #16
1000584e:	430a      	orrs	r2, r1
10005850:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005854:	4313      	orrs	r3, r2
10005856:	f8c1 3888 	str.w	r3, [r1, #2184]	; 0x888
          pll3->PLLP,
          pll3->PLLQ,
          pll3->PLLR);

        /* Configure the Fractional Divider */
        __HAL_RCC_PLL3FRACV_DISABLE(); //Set FRACLE to 0
1000585a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000585e:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10005862:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1000586a:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll3->PLLMODE == RCC_PLL_INTEGER))
1000586e:	687b      	ldr	r3, [r7, #4]
10005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10005872:	2b02      	cmp	r3, #2
10005874:	d003      	beq.n	1000587e <RCCEx_PLL3_Config+0x166>
10005876:	687b      	ldr	r3, [r7, #4]
10005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000587a:	2b00      	cmp	r3, #0
1000587c:	d10c      	bne.n	10005898 <RCCEx_PLL3_Config+0x180>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL3FRACV_CONFIG(0); //Set FRACV to '0'
1000587e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005882:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10005886:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000588a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1000588e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10005892:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c
10005896:	e00f      	b.n	100058b8 <RCCEx_PLL3_Config+0x1a0>
        }
        else
        {
          /* Configure PLL  PLL3FRACV  in fractional mode*/
          __HAL_RCC_PLL3FRACV_CONFIG(pll3->PLLFRACV);
10005898:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000589c:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
100058a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100058a4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100058a8:	687a      	ldr	r2, [r7, #4]
100058aa:	6a12      	ldr	r2, [r2, #32]
100058ac:	00d2      	lsls	r2, r2, #3
100058ae:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100058b2:	4313      	orrs	r3, r2
100058b4:	f8c1 388c 	str.w	r3, [r1, #2188]	; 0x88c
        }
        __HAL_RCC_PLL3FRACV_ENABLE(); //Set FRACLE to 1
100058b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100058bc:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
100058c0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100058c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
100058c8:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c


        /* Configure the Spread Control */
        if (pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
100058cc:	687b      	ldr	r3, [r7, #4]
100058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100058d0:	2b02      	cmp	r3, #2
100058d2:	d124      	bne.n	1000591e <RCCEx_PLL3_Config+0x206>
          assert_param(IS_RCC_SSCG_MODE(pll3->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll3->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll3->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll3->MOD_PER));

          __HAL_RCC_PLL3CSGCONFIG(pll3->MOD_PER, pll3->TPDFN_DIS, pll3->RPDFN_DIS,
100058d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100058d8:	f8d3 3890 	ldr.w	r3, [r3, #2192]	; 0x890
100058dc:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
100058e0:	687b      	ldr	r3, [r7, #4]
100058e2:	6a99      	ldr	r1, [r3, #40]	; 0x28
100058e4:	687b      	ldr	r3, [r7, #4]
100058e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
100058e8:	4319      	orrs	r1, r3
100058ea:	687b      	ldr	r3, [r7, #4]
100058ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100058ee:	4319      	orrs	r1, r3
100058f0:	687b      	ldr	r3, [r7, #4]
100058f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
100058f4:	4319      	orrs	r1, r3
100058f6:	687b      	ldr	r3, [r7, #4]
100058f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100058fa:	041b      	lsls	r3, r3, #16
100058fc:	430b      	orrs	r3, r1
100058fe:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005902:	4313      	orrs	r3, r2
10005904:	f8c1 3890 	str.w	r3, [r1, #2192]	; 0x890
                                  pll3->SSCG_MODE, pll3->INC_STEP);
          __HAL_RCC_PLL3_SSMODE_ENABLE();
10005908:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000590c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005910:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005914:	f043 0304 	orr.w	r3, r3, #4
10005918:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
1000591c:	e009      	b.n	10005932 <RCCEx_PLL3_Config+0x21a>
        }
        else
        {
          __HAL_RCC_PLL3_SSMODE_DISABLE();
1000591e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005922:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005926:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000592a:	f023 0304 	bic.w	r3, r3, #4
1000592e:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        }


        /* Enable the PLL3. */
        __HAL_RCC_PLL3_ENABLE();
10005932:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005936:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000593a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000593e:	f043 0301 	orr.w	r3, r3, #1
10005942:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10005946:	f7fc f809 	bl	1000195c <HAL_GetTick>
1000594a:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
1000594c:	e008      	b.n	10005960 <RCCEx_PLL3_Config+0x248>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000594e:	f7fc f805 	bl	1000195c <HAL_GetTick>
10005952:	4602      	mov	r2, r0
10005954:	68fb      	ldr	r3, [r7, #12]
10005956:	1ad3      	subs	r3, r2, r3
10005958:	2b64      	cmp	r3, #100	; 0x64
1000595a:	d901      	bls.n	10005960 <RCCEx_PLL3_Config+0x248>
          {
            return HAL_TIMEOUT;
1000595c:	2303      	movs	r3, #3
1000595e:	e03f      	b.n	100059e0 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
10005960:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005964:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005968:	f003 0302 	and.w	r3, r3, #2
1000596c:	2b02      	cmp	r3, #2
1000596e:	d1ee      	bne.n	1000594e <RCCEx_PLL3_Config+0x236>
          }
        }
        /* Enable the post-dividers */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
10005970:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005974:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005978:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000597c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10005980:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
      if ((pll3->PLLState) == RCC_PLL_ON)
10005984:	e02b      	b.n	100059de <RCCEx_PLL3_Config+0x2c6>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
10005986:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000598a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000598e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10005996:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        /* Disable the PLL3. */
        __HAL_RCC_PLL3_DISABLE();
1000599a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000599e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100059a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100059a6:	f023 0301 	bic.w	r3, r3, #1
100059aa:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100059ae:	f7fb ffd5 	bl	1000195c <HAL_GetTick>
100059b2:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
100059b4:	e008      	b.n	100059c8 <RCCEx_PLL3_Config+0x2b0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100059b6:	f7fb ffd1 	bl	1000195c <HAL_GetTick>
100059ba:	4602      	mov	r2, r0
100059bc:	68fb      	ldr	r3, [r7, #12]
100059be:	1ad3      	subs	r3, r2, r3
100059c0:	2b64      	cmp	r3, #100	; 0x64
100059c2:	d901      	bls.n	100059c8 <RCCEx_PLL3_Config+0x2b0>
          {
            return HAL_TIMEOUT;
100059c4:	2303      	movs	r3, #3
100059c6:	e00b      	b.n	100059e0 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
100059c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100059cc:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100059d0:	f003 0302 	and.w	r3, r3, #2
100059d4:	2b02      	cmp	r3, #2
100059d6:	d0ee      	beq.n	100059b6 <RCCEx_PLL3_Config+0x29e>
      if ((pll3->PLLState) == RCC_PLL_ON)
100059d8:	e001      	b.n	100059de <RCCEx_PLL3_Config+0x2c6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
100059da:	2301      	movs	r3, #1
100059dc:	e000      	b.n	100059e0 <RCCEx_PLL3_Config+0x2c8>
    }
  }
  return HAL_OK;
100059de:	2300      	movs	r3, #0
}
100059e0:	4618      	mov	r0, r3
100059e2:	3710      	adds	r7, #16
100059e4:	46bd      	mov	sp, r7
100059e6:	bd80      	pop	{r7, pc}
100059e8:	ffc0fe00 	.word	0xffc0fe00

100059ec <RCCEx_PLL4_Config>:
  * @param  pll4: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL4_Config(RCC_PLLInitTypeDef *pll4)
{
100059ec:	b580      	push	{r7, lr}
100059ee:	b084      	sub	sp, #16
100059f0:	af00      	add	r7, sp, #0
100059f2:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll4->PLLState));
  if ((pll4->PLLState) != RCC_PLL_NONE)
100059f4:	687b      	ldr	r3, [r7, #4]
100059f6:	681b      	ldr	r3, [r3, #0]
100059f8:	2b00      	cmp	r3, #0
100059fa:	f000 8147 	beq.w	10005c8c <RCCEx_PLL4_Config+0x2a0>
  {

    if ((pll4->PLLState) == RCC_PLL_ON)
100059fe:	687b      	ldr	r3, [r7, #4]
10005a00:	681b      	ldr	r3, [r3, #0]
10005a02:	2b02      	cmp	r3, #2
10005a04:	f040 8119 	bne.w	10005c3a <RCCEx_PLL4_Config+0x24e>
      assert_param(IS_RCC_PLLP4_VALUE(pll4->PLLP));
      assert_param(IS_RCC_PLLQ4_VALUE(pll4->PLLQ));
      assert_param(IS_RCC_PLLR4_VALUE(pll4->PLLR));

      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10005a08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a0c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005a10:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005a14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10005a18:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      /* Disable the main PLL. */
      __HAL_RCC_PLL4_DISABLE();
10005a1c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a20:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005a24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005a28:	f023 0301 	bic.w	r3, r3, #1
10005a2c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10005a30:	f7fb ff94 	bl	1000195c <HAL_GetTick>
10005a34:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10005a36:	e008      	b.n	10005a4a <RCCEx_PLL4_Config+0x5e>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10005a38:	f7fb ff90 	bl	1000195c <HAL_GetTick>
10005a3c:	4602      	mov	r2, r0
10005a3e:	68fb      	ldr	r3, [r7, #12]
10005a40:	1ad3      	subs	r3, r2, r3
10005a42:	2b64      	cmp	r3, #100	; 0x64
10005a44:	d901      	bls.n	10005a4a <RCCEx_PLL4_Config+0x5e>
        {
          return HAL_TIMEOUT;
10005a46:	2303      	movs	r3, #3
10005a48:	e121      	b.n	10005c8e <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10005a4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a4e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005a52:	f003 0302 	and.w	r3, r3, #2
10005a56:	2b02      	cmp	r3, #2
10005a58:	d0ee      	beq.n	10005a38 <RCCEx_PLL4_Config+0x4c>
      -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
      -Fractional Division Enable (PLLxFRACNEN)
      -Fractional Division factor (FRACNx)*/

      /* Configure PLL4 and PLL4 clock source */
      __HAL_RCC_PLL4_SOURCE(pll4->PLLSource);
10005a5a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a5e:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10005a62:	f023 0203 	bic.w	r2, r3, #3
10005a66:	687b      	ldr	r3, [r7, #4]
10005a68:	685b      	ldr	r3, [r3, #4]
10005a6a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005a6e:	4313      	orrs	r3, r2
10005a70:	f8c1 3824 	str.w	r3, [r1, #2084]	; 0x824

      /* Wait till PLL SOURCE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
10005a74:	e008      	b.n	10005a88 <RCCEx_PLL4_Config+0x9c>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10005a76:	f7fb ff71 	bl	1000195c <HAL_GetTick>
10005a7a:	4602      	mov	r2, r0
10005a7c:	68fb      	ldr	r3, [r7, #12]
10005a7e:	1ad3      	subs	r3, r2, r3
10005a80:	2b64      	cmp	r3, #100	; 0x64
10005a82:	d901      	bls.n	10005a88 <RCCEx_PLL4_Config+0x9c>
        {
          return HAL_TIMEOUT;
10005a84:	2303      	movs	r3, #3
10005a86:	e102      	b.n	10005c8e <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
10005a88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a8c:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10005a90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10005a94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10005a98:	d1ed      	bne.n	10005a76 <RCCEx_PLL4_Config+0x8a>
        }
      }

      /* Select PLL4 input reference frequency range */
      __HAL_RCC_PLL4_IFRANGE(pll4->PLLRGE) ;
10005a9a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a9e:	f8d3 3898 	ldr.w	r3, [r3, #2200]	; 0x898
10005aa2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
10005aa6:	687b      	ldr	r3, [r7, #4]
10005aa8:	69db      	ldr	r3, [r3, #28]
10005aaa:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005aae:	4313      	orrs	r3, r2
10005ab0:	f8c1 3898 	str.w	r3, [r1, #2200]	; 0x898

      /* Configure the PLL4 multiplication and division factors. */
      __HAL_RCC_PLL4_CONFIG(
10005ab4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005ab8:	f8d3 2898 	ldr.w	r2, [r3, #2200]	; 0x898
10005abc:	4b76      	ldr	r3, [pc, #472]	; (10005c98 <RCCEx_PLL4_Config+0x2ac>)
10005abe:	4013      	ands	r3, r2
10005ac0:	687a      	ldr	r2, [r7, #4]
10005ac2:	68d2      	ldr	r2, [r2, #12]
10005ac4:	1e51      	subs	r1, r2, #1
10005ac6:	687a      	ldr	r2, [r7, #4]
10005ac8:	6892      	ldr	r2, [r2, #8]
10005aca:	3a01      	subs	r2, #1
10005acc:	0412      	lsls	r2, r2, #16
10005ace:	430a      	orrs	r2, r1
10005ad0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005ad4:	4313      	orrs	r3, r2
10005ad6:	f8c1 3898 	str.w	r3, [r1, #2200]	; 0x898
10005ada:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005ade:	f8d3 389c 	ldr.w	r3, [r3, #2204]	; 0x89c
10005ae2:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
10005ae6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
10005aea:	687a      	ldr	r2, [r7, #4]
10005aec:	6912      	ldr	r2, [r2, #16]
10005aee:	1e51      	subs	r1, r2, #1
10005af0:	687a      	ldr	r2, [r7, #4]
10005af2:	6952      	ldr	r2, [r2, #20]
10005af4:	3a01      	subs	r2, #1
10005af6:	0212      	lsls	r2, r2, #8
10005af8:	4311      	orrs	r1, r2
10005afa:	687a      	ldr	r2, [r7, #4]
10005afc:	6992      	ldr	r2, [r2, #24]
10005afe:	3a01      	subs	r2, #1
10005b00:	0412      	lsls	r2, r2, #16
10005b02:	430a      	orrs	r2, r1
10005b04:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005b08:	4313      	orrs	r3, r2
10005b0a:	f8c1 389c 	str.w	r3, [r1, #2204]	; 0x89c
        pll4->PLLP,
        pll4->PLLQ,
        pll4->PLLR);

      /* Configure the Fractional Divider */
      __HAL_RCC_PLL4FRACV_DISABLE(); //Set FRACLE to 0
10005b0e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005b12:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
10005b16:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10005b1e:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0
      /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
      if ((pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll4->PLLMODE == RCC_PLL_INTEGER))
10005b22:	687b      	ldr	r3, [r7, #4]
10005b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10005b26:	2b02      	cmp	r3, #2
10005b28:	d003      	beq.n	10005b32 <RCCEx_PLL4_Config+0x146>
10005b2a:	687b      	ldr	r3, [r7, #4]
10005b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10005b2e:	2b00      	cmp	r3, #0
10005b30:	d10c      	bne.n	10005b4c <RCCEx_PLL4_Config+0x160>
      {
        /* Do not use the fractional divider */
        __HAL_RCC_PLL4FRACV_CONFIG(0); //Set FRACV to '0'
10005b32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005b36:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
10005b3a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005b3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10005b42:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10005b46:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0
10005b4a:	e00f      	b.n	10005b6c <RCCEx_PLL4_Config+0x180>
      }
      else
      {
        /* Configure PLL  PLL4FRACV  in fractional mode*/
        __HAL_RCC_PLL4FRACV_CONFIG(pll4->PLLFRACV);
10005b4c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005b50:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
10005b54:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10005b58:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10005b5c:	687a      	ldr	r2, [r7, #4]
10005b5e:	6a12      	ldr	r2, [r2, #32]
10005b60:	00d2      	lsls	r2, r2, #3
10005b62:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005b66:	4313      	orrs	r3, r2
10005b68:	f8c1 38a0 	str.w	r3, [r1, #2208]	; 0x8a0
      }
      __HAL_RCC_PLL4FRACV_ENABLE(); //Set FRACLE to 1
10005b6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005b70:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
10005b74:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
10005b7c:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0

      /* Configure the Spread Control */
      if (pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10005b80:	687b      	ldr	r3, [r7, #4]
10005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10005b84:	2b02      	cmp	r3, #2
10005b86:	d124      	bne.n	10005bd2 <RCCEx_PLL4_Config+0x1e6>
        assert_param(IS_RCC_SSCG_MODE(pll4->SSCG_MODE));
        assert_param(IS_RCC_RPDFN_DIS(pll4->RPDFN_DIS));
        assert_param(IS_RCC_TPDFN_DIS(pll4->TPDFN_DIS));
        assert_param(IS_RCC_MOD_PER(pll4->MOD_PER));

        __HAL_RCC_PLL4CSGCONFIG(pll4->MOD_PER, pll4->TPDFN_DIS, pll4->RPDFN_DIS,
10005b88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005b8c:	f8d3 38a4 	ldr.w	r3, [r3, #2212]	; 0x8a4
10005b90:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10005b94:	687b      	ldr	r3, [r7, #4]
10005b96:	6a99      	ldr	r1, [r3, #40]	; 0x28
10005b98:	687b      	ldr	r3, [r7, #4]
10005b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10005b9c:	4319      	orrs	r1, r3
10005b9e:	687b      	ldr	r3, [r7, #4]
10005ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10005ba2:	4319      	orrs	r1, r3
10005ba4:	687b      	ldr	r3, [r7, #4]
10005ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10005ba8:	4319      	orrs	r1, r3
10005baa:	687b      	ldr	r3, [r7, #4]
10005bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005bae:	041b      	lsls	r3, r3, #16
10005bb0:	430b      	orrs	r3, r1
10005bb2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005bb6:	4313      	orrs	r3, r2
10005bb8:	f8c1 38a4 	str.w	r3, [r1, #2212]	; 0x8a4
                                pll4->SSCG_MODE, pll4->INC_STEP);
        __HAL_RCC_PLL4_SSMODE_ENABLE();
10005bbc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005bc0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005bc4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005bc8:	f043 0304 	orr.w	r3, r3, #4
10005bcc:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
10005bd0:	e009      	b.n	10005be6 <RCCEx_PLL4_Config+0x1fa>
      }
      else
      {
        __HAL_RCC_PLL4_SSMODE_DISABLE();
10005bd2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005bd6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005bda:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005bde:	f023 0304 	bic.w	r3, r3, #4
10005be2:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      }

      /* Enable the PLL4. */
      __HAL_RCC_PLL4_ENABLE();
10005be6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005bea:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005bee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005bf2:	f043 0301 	orr.w	r3, r3, #1
10005bf6:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10005bfa:	f7fb feaf 	bl	1000195c <HAL_GetTick>
10005bfe:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10005c00:	e008      	b.n	10005c14 <RCCEx_PLL4_Config+0x228>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10005c02:	f7fb feab 	bl	1000195c <HAL_GetTick>
10005c06:	4602      	mov	r2, r0
10005c08:	68fb      	ldr	r3, [r7, #12]
10005c0a:	1ad3      	subs	r3, r2, r3
10005c0c:	2b64      	cmp	r3, #100	; 0x64
10005c0e:	d901      	bls.n	10005c14 <RCCEx_PLL4_Config+0x228>
        {
          return HAL_TIMEOUT;
10005c10:	2303      	movs	r3, #3
10005c12:	e03c      	b.n	10005c8e <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10005c14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c18:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005c1c:	f003 0302 	and.w	r3, r3, #2
10005c20:	2b02      	cmp	r3, #2
10005c22:	d1ee      	bne.n	10005c02 <RCCEx_PLL4_Config+0x216>
        }
      }
      /* Enable PLL4P Clock output. */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10005c24:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c28:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005c2c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005c30:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10005c34:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
10005c38:	e028      	b.n	10005c8c <RCCEx_PLL4_Config+0x2a0>
    }
    else
    {
      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10005c3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c3e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005c42:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10005c4a:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      /* Disable the PLL4. */
      __HAL_RCC_PLL4_DISABLE();
10005c4e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c52:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005c56:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005c5a:	f023 0301 	bic.w	r3, r3, #1
10005c5e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10005c62:	f7fb fe7b 	bl	1000195c <HAL_GetTick>
10005c66:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10005c68:	e008      	b.n	10005c7c <RCCEx_PLL4_Config+0x290>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10005c6a:	f7fb fe77 	bl	1000195c <HAL_GetTick>
10005c6e:	4602      	mov	r2, r0
10005c70:	68fb      	ldr	r3, [r7, #12]
10005c72:	1ad3      	subs	r3, r2, r3
10005c74:	2b64      	cmp	r3, #100	; 0x64
10005c76:	d901      	bls.n	10005c7c <RCCEx_PLL4_Config+0x290>
        {
          return HAL_TIMEOUT;
10005c78:	2303      	movs	r3, #3
10005c7a:	e008      	b.n	10005c8e <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10005c7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c80:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005c84:	f003 0302 	and.w	r3, r3, #2
10005c88:	2b02      	cmp	r3, #2
10005c8a:	d0ee      	beq.n	10005c6a <RCCEx_PLL4_Config+0x27e>
        }
      }
    }
  }
  return HAL_OK;
10005c8c:	2300      	movs	r3, #0
}
10005c8e:	4618      	mov	r0, r3
10005c90:	3710      	adds	r7, #16
10005c92:	46bd      	mov	sp, r7
10005c94:	bd80      	pop	{r7, pc}
10005c96:	bf00      	nop
10005c98:	ffc0fe00 	.word	0xffc0fe00

10005c9c <HAL_RCCEx_PeriphCLKConfig>:
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef
                                            *PeriphClkInit)
{
10005c9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
10005ca0:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
10005ca4:	af00      	add	r7, sp, #0
10005ca6:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005caa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005cae:	6018      	str	r0, [r3, #0]
  uint32_t tmpreg = 0, RESERVED_BDCR_MASK = 0;
10005cb0:	2300      	movs	r3, #0
10005cb2:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
10005cb6:	2300      	movs	r3, #0
10005cb8:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
10005cbc:	2300      	movs	r3, #0
10005cbe:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
10005cc2:	2300      	movs	r3, #0
10005cc4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- CKPER configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) ==
10005cc8:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005ccc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005cd0:	681b      	ldr	r3, [r3, #0]
10005cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
10005cd6:	f402 0400 	and.w	r4, r2, #8388608	; 0x800000
10005cda:	2500      	movs	r5, #0
10005cdc:	ea54 0305 	orrs.w	r3, r4, r5
10005ce0:	d011      	beq.n	10005d06 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      RCC_PERIPHCLK_CKPER)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    __HAL_RCC_CKPER_CONFIG(PeriphClkInit->CkperClockSelection);
10005ce2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005ce6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
10005cea:	f023 0103 	bic.w	r1, r3, #3
10005cee:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005cf2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005cf6:	681b      	ldr	r3, [r3, #0]
10005cf8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
10005cfc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005d00:	430b      	orrs	r3, r1
10005d02:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
  }

  /*------------------------------ I2C12 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) &  RCC_PERIPHCLK_I2C12) ==
10005d06:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d0a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d0e:	681b      	ldr	r3, [r3, #0]
10005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
10005d14:	f002 0810 	and.w	r8, r2, #16
10005d18:	f04f 0900 	mov.w	r9, #0
10005d1c:	ea58 0309 	orrs.w	r3, r8, r9
10005d20:	d038      	beq.n	10005d94 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      RCC_PERIPHCLK_I2C12)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C12CLKSOURCE(PeriphClkInit->I2c12ClockSelection));

    if ((PeriphClkInit->I2c12ClockSelection) == RCC_I2C12CLKSOURCE_PLL4)
10005d22:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d26:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d2a:	681b      	ldr	r3, [r3, #0]
10005d2c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
10005d30:	2b01      	cmp	r3, #1
10005d32:	d11d      	bne.n	10005d70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005d34:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d38:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d3c:	681b      	ldr	r3, [r3, #0]
10005d3e:	3380      	adds	r3, #128	; 0x80
10005d40:	4618      	mov	r0, r3
10005d42:	f7ff fe53 	bl	100059ec <RCCEx_PLL4_Config>
10005d46:	4603      	mov	r3, r0
10005d48:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005d4c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005d50:	2b00      	cmp	r3, #0
10005d52:	d003      	beq.n	10005d5c <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return status;
10005d54:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005d58:	f001 be2a 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10005d5c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005d60:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005d64:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10005d6c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_I2C12_CONFIG(PeriphClkInit->I2c12ClockSelection);
10005d70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005d74:	f8d3 38c0 	ldr.w	r3, [r3, #2240]	; 0x8c0
10005d78:	f023 0107 	bic.w	r1, r3, #7
10005d7c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d80:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d84:	681b      	ldr	r3, [r3, #0]
10005d86:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
10005d8a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005d8e:	430b      	orrs	r3, r1
10005d90:	f8c2 38c0 	str.w	r3, [r2, #2240]	; 0x8c0
  }

  /*------------------------------ I2C35 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) &  RCC_PERIPHCLK_I2C35) ==
10005d94:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d9c:	681b      	ldr	r3, [r3, #0]
10005d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
10005da2:	f002 0a20 	and.w	sl, r2, #32
10005da6:	f04f 0b00 	mov.w	fp, #0
10005daa:	ea5a 030b 	orrs.w	r3, sl, fp
10005dae:	d038      	beq.n	10005e22 <HAL_RCCEx_PeriphCLKConfig+0x186>
      RCC_PERIPHCLK_I2C35)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C35CLKSOURCE(PeriphClkInit->I2c35ClockSelection));

    if ((PeriphClkInit->I2c35ClockSelection) == RCC_I2C35CLKSOURCE_PLL4)
10005db0:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005db4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005db8:	681b      	ldr	r3, [r3, #0]
10005dba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
10005dbe:	2b01      	cmp	r3, #1
10005dc0:	d11d      	bne.n	10005dfe <HAL_RCCEx_PeriphCLKConfig+0x162>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005dc2:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005dc6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005dca:	681b      	ldr	r3, [r3, #0]
10005dcc:	3380      	adds	r3, #128	; 0x80
10005dce:	4618      	mov	r0, r3
10005dd0:	f7ff fe0c 	bl	100059ec <RCCEx_PLL4_Config>
10005dd4:	4603      	mov	r3, r0
10005dd6:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005dda:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005dde:	2b00      	cmp	r3, #0
10005de0:	d003      	beq.n	10005dea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        return status;
10005de2:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005de6:	f001 bde3 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10005dea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005dee:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005df2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005df6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10005dfa:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_I2C35_CONFIG(PeriphClkInit->I2c35ClockSelection);
10005dfe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005e02:	f8d3 38c4 	ldr.w	r3, [r3, #2244]	; 0x8c4
10005e06:	f023 0107 	bic.w	r1, r3, #7
10005e0a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005e0e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005e12:	681b      	ldr	r3, [r3, #0]
10005e14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
10005e18:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005e1c:	430b      	orrs	r3, r1
10005e1e:	f8c2 38c4 	str.w	r3, [r2, #2244]	; 0x8c4
  }

  /*------------------------------ I2C46 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C46) ==
10005e22:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005e26:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005e2a:	681b      	ldr	r3, [r3, #0]
10005e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
10005e30:	2100      	movs	r1, #0
10005e32:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
10005e36:	f003 0320 	and.w	r3, r3, #32
10005e3a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
10005e3e:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	; 0x110
10005e42:	460b      	mov	r3, r1
10005e44:	4313      	orrs	r3, r2
10005e46:	d038      	beq.n	10005eba <HAL_RCCEx_PeriphCLKConfig+0x21e>
      RCC_PERIPHCLK_I2C46)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C46CLKSOURCE(PeriphClkInit->I2c46ClockSelection));

    if ((PeriphClkInit->I2c46ClockSelection) == RCC_I2C46CLKSOURCE_PLL3)
10005e48:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005e4c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005e50:	681b      	ldr	r3, [r3, #0]
10005e52:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
10005e56:	2b01      	cmp	r3, #1
10005e58:	d11d      	bne.n	10005e96 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005e5a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005e5e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005e62:	681b      	ldr	r3, [r3, #0]
10005e64:	3344      	adds	r3, #68	; 0x44
10005e66:	4618      	mov	r0, r3
10005e68:	f7ff fc56 	bl	10005718 <RCCEx_PLL3_Config>
10005e6c:	4603      	mov	r3, r0
10005e6e:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005e72:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005e76:	2b00      	cmp	r3, #0
10005e78:	d003      	beq.n	10005e82 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      {
        return status;
10005e7a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005e7e:	f001 bd97 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10005e82:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005e86:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005e8a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005e8e:	f043 0320 	orr.w	r3, r3, #32
10005e92:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
    }

    __HAL_RCC_I2C46_CONFIG(PeriphClkInit->I2c46ClockSelection);
10005e96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005e9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
10005e9e:	f023 0107 	bic.w	r1, r3, #7
10005ea2:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005ea6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005eaa:	681b      	ldr	r3, [r3, #0]
10005eac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
10005eb0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005eb4:	430b      	orrs	r3, r1
10005eb6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) ==
10005eba:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005ebe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005ec2:	681b      	ldr	r3, [r3, #0]
10005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
10005ec8:	f002 0380 	and.w	r3, r2, #128	; 0x80
10005ecc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
10005ed0:	2300      	movs	r3, #0
10005ed2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
10005ed6:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
10005eda:	460b      	mov	r3, r1
10005edc:	4313      	orrs	r3, r2
10005ede:	d07e      	beq.n	10005fde <HAL_RCCEx_PeriphCLKConfig+0x342>
      RCC_PERIPHCLK_SAI1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
10005ee0:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005ee4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005ee8:	681b      	ldr	r3, [r3, #0]
10005eea:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
10005eee:	2b04      	cmp	r3, #4
10005ef0:	d044      	beq.n	10005f7c <HAL_RCCEx_PeriphCLKConfig+0x2e0>
10005ef2:	2b04      	cmp	r3, #4
10005ef4:	d861      	bhi.n	10005fba <HAL_RCCEx_PeriphCLKConfig+0x31e>
10005ef6:	2b00      	cmp	r3, #0
10005ef8:	d002      	beq.n	10005f00 <HAL_RCCEx_PeriphCLKConfig+0x264>
10005efa:	2b01      	cmp	r3, #1
10005efc:	d01f      	beq.n	10005f3e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
10005efe:	e05c      	b.n	10005fba <HAL_RCCEx_PeriphCLKConfig+0x31e>
    {
      case RCC_SAI1CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SAI1*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005f00:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f04:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005f08:	681b      	ldr	r3, [r3, #0]
10005f0a:	3380      	adds	r3, #128	; 0x80
10005f0c:	4618      	mov	r0, r3
10005f0e:	f7ff fd6d 	bl	100059ec <RCCEx_PLL4_Config>
10005f12:	4603      	mov	r3, r0
10005f14:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005f18:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005f1c:	2b00      	cmp	r3, #0
10005f1e:	d003      	beq.n	10005f28 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        {
          return status;
10005f20:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005f24:	f001 bd44 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10005f28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005f2c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005f30:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005f34:	f043 0320 	orr.w	r3, r3, #32
10005f38:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10005f3c:	e03d      	b.n	10005fba <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3_Q:  /* PLL3_Q is used as clock source for SAI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005f3e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f42:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005f46:	681b      	ldr	r3, [r3, #0]
10005f48:	3344      	adds	r3, #68	; 0x44
10005f4a:	4618      	mov	r0, r3
10005f4c:	f7ff fbe4 	bl	10005718 <RCCEx_PLL3_Config>
10005f50:	4603      	mov	r3, r0
10005f52:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005f56:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005f5a:	2b00      	cmp	r3, #0
10005f5c:	d003      	beq.n	10005f66 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
        {
          return status;
10005f5e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005f62:	f001 bd25 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */

        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10005f66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005f6a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005f6e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005f72:	f043 0320 	orr.w	r3, r3, #32
10005f76:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005f7a:	e01e      	b.n	10005fba <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3_R:  /* PLL3_R is used as clock source for SAI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005f7c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f80:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005f84:	681b      	ldr	r3, [r3, #0]
10005f86:	3344      	adds	r3, #68	; 0x44
10005f88:	4618      	mov	r0, r3
10005f8a:	f7ff fbc5 	bl	10005718 <RCCEx_PLL3_Config>
10005f8e:	4603      	mov	r3, r0
10005f90:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005f94:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005f98:	2b00      	cmp	r3, #0
10005f9a:	d003      	beq.n	10005fa4 <HAL_RCCEx_PeriphCLKConfig+0x308>
        {
          return status;
10005f9c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005fa0:	f001 bd06 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */

        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10005fa4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005fa8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005fac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005fb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10005fb4:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005fb8:	bf00      	nop
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
10005fba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005fbe:	f8d3 38c8 	ldr.w	r3, [r3, #2248]	; 0x8c8
10005fc2:	f023 0107 	bic.w	r1, r3, #7
10005fc6:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005fca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005fce:	681b      	ldr	r3, [r3, #0]
10005fd0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
10005fd4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005fd8:	430b      	orrs	r3, r1
10005fda:	f8c2 38c8 	str.w	r3, [r2, #2248]	; 0x8c8
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) ==
10005fde:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005fe2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005fe6:	681b      	ldr	r3, [r3, #0]
10005fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
10005fec:	f402 7380 	and.w	r3, r2, #256	; 0x100
10005ff0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
10005ff4:	2300      	movs	r3, #0
10005ff6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
10005ffa:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
10005ffe:	460b      	mov	r3, r1
10006000:	4313      	orrs	r3, r2
10006002:	d07e      	beq.n	10006102 <HAL_RCCEx_PeriphCLKConfig+0x466>
      RCC_PERIPHCLK_SAI2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
10006004:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006008:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000600c:	681b      	ldr	r3, [r3, #0]
1000600e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
10006012:	2b05      	cmp	r3, #5
10006014:	d044      	beq.n	100060a0 <HAL_RCCEx_PeriphCLKConfig+0x404>
10006016:	2b05      	cmp	r3, #5
10006018:	d861      	bhi.n	100060de <HAL_RCCEx_PeriphCLKConfig+0x442>
1000601a:	2b00      	cmp	r3, #0
1000601c:	d002      	beq.n	10006024 <HAL_RCCEx_PeriphCLKConfig+0x388>
1000601e:	2b01      	cmp	r3, #1
10006020:	d01f      	beq.n	10006062 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
10006022:	e05c      	b.n	100060de <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      case RCC_SAI2CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SAI2*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006024:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006028:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000602c:	681b      	ldr	r3, [r3, #0]
1000602e:	3380      	adds	r3, #128	; 0x80
10006030:	4618      	mov	r0, r3
10006032:	f7ff fcdb 	bl	100059ec <RCCEx_PLL4_Config>
10006036:	4603      	mov	r3, r0
10006038:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000603c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006040:	2b00      	cmp	r3, #0
10006042:	d003      	beq.n	1000604c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        {
          return status;
10006044:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006048:	f001 bcb2 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
1000604c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006050:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006054:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006058:	f043 0320 	orr.w	r3, r3, #32
1000605c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006060:	e03d      	b.n	100060de <HAL_RCCEx_PeriphCLKConfig+0x442>

      case RCC_SAI2CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI2 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006062:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006066:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000606a:	681b      	ldr	r3, [r3, #0]
1000606c:	3344      	adds	r3, #68	; 0x44
1000606e:	4618      	mov	r0, r3
10006070:	f7ff fb52 	bl	10005718 <RCCEx_PLL3_Config>
10006074:	4603      	mov	r3, r0
10006076:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000607a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000607e:	2b00      	cmp	r3, #0
10006080:	d003      	beq.n	1000608a <HAL_RCCEx_PeriphCLKConfig+0x3ee>
        {
          return status;
10006082:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006086:	f001 bc93 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
1000608a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000608e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006092:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006096:	f043 0320 	orr.w	r3, r3, #32
1000609a:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000609e:	e01e      	b.n	100060de <HAL_RCCEx_PeriphCLKConfig+0x442>

      case RCC_SAI2CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI2 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100060a0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100060a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100060a8:	681b      	ldr	r3, [r3, #0]
100060aa:	3344      	adds	r3, #68	; 0x44
100060ac:	4618      	mov	r0, r3
100060ae:	f7ff fb33 	bl	10005718 <RCCEx_PLL3_Config>
100060b2:	4603      	mov	r3, r0
100060b4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100060b8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100060bc:	2b00      	cmp	r3, #0
100060be:	d003      	beq.n	100060c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
        {
          return status;
100060c0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100060c4:	f001 bc74 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
100060c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100060cc:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100060d0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100060d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100060d8:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100060dc:	bf00      	nop
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
100060de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100060e2:	f8d3 38cc 	ldr.w	r3, [r3, #2252]	; 0x8cc
100060e6:	f023 0107 	bic.w	r1, r3, #7
100060ea:	f507 7312 	add.w	r3, r7, #584	; 0x248
100060ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100060f2:	681b      	ldr	r3, [r3, #0]
100060f4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
100060f8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100060fc:	430b      	orrs	r3, r1
100060fe:	f8c2 38cc 	str.w	r3, [r2, #2252]	; 0x8cc
  }

  /*---------------------------- SAI3 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI3) ==
10006102:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006106:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000610a:	681b      	ldr	r3, [r3, #0]
1000610c:	e9d3 2300 	ldrd	r2, r3, [r3]
10006110:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
10006114:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
10006118:	2300      	movs	r3, #0
1000611a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
1000611e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
10006122:	460b      	mov	r3, r1
10006124:	4313      	orrs	r3, r2
10006126:	d07e      	beq.n	10006226 <HAL_RCCEx_PeriphCLKConfig+0x58a>
      RCC_PERIPHCLK_SAI3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI3CLKSOURCE(PeriphClkInit->Sai3ClockSelection));

    switch (PeriphClkInit->Sai3ClockSelection)
10006128:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000612c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006130:	681b      	ldr	r3, [r3, #0]
10006132:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
10006136:	2b04      	cmp	r3, #4
10006138:	d044      	beq.n	100061c4 <HAL_RCCEx_PeriphCLKConfig+0x528>
1000613a:	2b04      	cmp	r3, #4
1000613c:	d861      	bhi.n	10006202 <HAL_RCCEx_PeriphCLKConfig+0x566>
1000613e:	2b00      	cmp	r3, #0
10006140:	d002      	beq.n	10006148 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
10006142:	2b01      	cmp	r3, #1
10006144:	d01f      	beq.n	10006186 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
10006146:	e05c      	b.n	10006202 <HAL_RCCEx_PeriphCLKConfig+0x566>
    {
      case RCC_SAI3CLKSOURCE_PLL4: /* PLL4 is used as clock source for SAI3*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006148:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000614c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006150:	681b      	ldr	r3, [r3, #0]
10006152:	3380      	adds	r3, #128	; 0x80
10006154:	4618      	mov	r0, r3
10006156:	f7ff fc49 	bl	100059ec <RCCEx_PLL4_Config>
1000615a:	4603      	mov	r3, r0
1000615c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006160:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006164:	2b00      	cmp	r3, #0
10006166:	d003      	beq.n	10006170 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        {
          return status;
10006168:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000616c:	f001 bc20 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006170:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006174:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006178:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000617c:	f043 0320 	orr.w	r3, r3, #32
10006180:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006184:	e03d      	b.n	10006202 <HAL_RCCEx_PeriphCLKConfig+0x566>

      case RCC_SAI3CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006186:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000618a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000618e:	681b      	ldr	r3, [r3, #0]
10006190:	3344      	adds	r3, #68	; 0x44
10006192:	4618      	mov	r0, r3
10006194:	f7ff fac0 	bl	10005718 <RCCEx_PLL3_Config>
10006198:	4603      	mov	r3, r0
1000619a:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000619e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100061a2:	2b00      	cmp	r3, #0
100061a4:	d003      	beq.n	100061ae <HAL_RCCEx_PeriphCLKConfig+0x512>
        {
          return status;
100061a6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100061aa:	f001 bc01 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100061ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100061b2:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100061b6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100061ba:	f043 0320 	orr.w	r3, r3, #32
100061be:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100061c2:	e01e      	b.n	10006202 <HAL_RCCEx_PeriphCLKConfig+0x566>

      case RCC_SAI3CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100061c4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100061c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100061cc:	681b      	ldr	r3, [r3, #0]
100061ce:	3344      	adds	r3, #68	; 0x44
100061d0:	4618      	mov	r0, r3
100061d2:	f7ff faa1 	bl	10005718 <RCCEx_PLL3_Config>
100061d6:	4603      	mov	r3, r0
100061d8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100061dc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100061e0:	2b00      	cmp	r3, #0
100061e2:	d003      	beq.n	100061ec <HAL_RCCEx_PeriphCLKConfig+0x550>
        {
          return status;
100061e4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100061e8:	f001 bbe2 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
100061ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100061f0:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100061f4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100061f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100061fc:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006200:	bf00      	nop
    }

    /* Set the source of SAI3 clock*/
    __HAL_RCC_SAI3_CONFIG(PeriphClkInit->Sai3ClockSelection);
10006202:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006206:	f8d3 38d0 	ldr.w	r3, [r3, #2256]	; 0x8d0
1000620a:	f023 0107 	bic.w	r1, r3, #7
1000620e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006212:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006216:	681b      	ldr	r3, [r3, #0]
10006218:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
1000621c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006220:	430b      	orrs	r3, r1
10006222:	f8c2 38d0 	str.w	r3, [r2, #2256]	; 0x8d0
  }

  /*---------------------------- SAI4 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4) ==
10006226:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000622a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000622e:	681b      	ldr	r3, [r3, #0]
10006230:	e9d3 2300 	ldrd	r2, r3, [r3]
10006234:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
10006238:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
1000623c:	2300      	movs	r3, #0
1000623e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
10006242:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
10006246:	460b      	mov	r3, r1
10006248:	4313      	orrs	r3, r2
1000624a:	d07e      	beq.n	1000634a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      RCC_PERIPHCLK_SAI4)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI4CLKSOURCE(PeriphClkInit->Sai4ClockSelection));

    switch (PeriphClkInit->Sai4ClockSelection)
1000624c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006250:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006254:	681b      	ldr	r3, [r3, #0]
10006256:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
1000625a:	2b04      	cmp	r3, #4
1000625c:	d044      	beq.n	100062e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
1000625e:	2b04      	cmp	r3, #4
10006260:	d861      	bhi.n	10006326 <HAL_RCCEx_PeriphCLKConfig+0x68a>
10006262:	2b00      	cmp	r3, #0
10006264:	d002      	beq.n	1000626c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
10006266:	2b01      	cmp	r3, #1
10006268:	d01f      	beq.n	100062aa <HAL_RCCEx_PeriphCLKConfig+0x60e>
1000626a:	e05c      	b.n	10006326 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    {
      case RCC_SAI4CLKSOURCE_PLL4: /* PLL4 is used as clock source for SAI4 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000626c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006270:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006274:	681b      	ldr	r3, [r3, #0]
10006276:	3380      	adds	r3, #128	; 0x80
10006278:	4618      	mov	r0, r3
1000627a:	f7ff fbb7 	bl	100059ec <RCCEx_PLL4_Config>
1000627e:	4603      	mov	r3, r0
10006280:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006284:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006288:	2b00      	cmp	r3, #0
1000628a:	d003      	beq.n	10006294 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
        {
          return status;
1000628c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006290:	f001 bb8e 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006294:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006298:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
1000629c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100062a0:	f043 0320 	orr.w	r3, r3, #32
100062a4:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100062a8:	e03d      	b.n	10006326 <HAL_RCCEx_PeriphCLKConfig+0x68a>


      case RCC_SAI4CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI4 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100062aa:	f507 7312 	add.w	r3, r7, #584	; 0x248
100062ae:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100062b2:	681b      	ldr	r3, [r3, #0]
100062b4:	3344      	adds	r3, #68	; 0x44
100062b6:	4618      	mov	r0, r3
100062b8:	f7ff fa2e 	bl	10005718 <RCCEx_PLL3_Config>
100062bc:	4603      	mov	r3, r0
100062be:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100062c2:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100062c6:	2b00      	cmp	r3, #0
100062c8:	d003      	beq.n	100062d2 <HAL_RCCEx_PeriphCLKConfig+0x636>
        {
          return status;
100062ca:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100062ce:	f001 bb6f 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3_Q */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100062d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100062d6:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100062da:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100062de:	f043 0320 	orr.w	r3, r3, #32
100062e2:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100062e6:	e01e      	b.n	10006326 <HAL_RCCEx_PeriphCLKConfig+0x68a>

      case RCC_SAI4CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI4 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100062e8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100062ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100062f0:	681b      	ldr	r3, [r3, #0]
100062f2:	3344      	adds	r3, #68	; 0x44
100062f4:	4618      	mov	r0, r3
100062f6:	f7ff fa0f 	bl	10005718 <RCCEx_PLL3_Config>
100062fa:	4603      	mov	r3, r0
100062fc:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006300:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006304:	2b00      	cmp	r3, #0
10006306:	d003      	beq.n	10006310 <HAL_RCCEx_PeriphCLKConfig+0x674>
        {
          return status;
10006308:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000630c:	f001 bb50 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3_R */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10006310:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006314:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006318:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000631c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006320:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006324:	bf00      	nop
    }

    /* Set the source of SAI4 clock*/
    __HAL_RCC_SAI4_CONFIG(PeriphClkInit->Sai4ClockSelection);
10006326:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000632a:	f8d3 38d4 	ldr.w	r3, [r3, #2260]	; 0x8d4
1000632e:	f023 0107 	bic.w	r1, r3, #7
10006332:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006336:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000633a:	681b      	ldr	r3, [r3, #0]
1000633c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
10006340:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006344:	430b      	orrs	r3, r1
10006346:	f8c2 38d4 	str.w	r3, [r2, #2260]	; 0x8d4
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) ==
1000634a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000634e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006352:	681b      	ldr	r3, [r3, #0]
10006354:	e9d3 2300 	ldrd	r2, r3, [r3]
10006358:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
1000635c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
10006360:	2300      	movs	r3, #0
10006362:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
10006366:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
1000636a:	460b      	mov	r3, r1
1000636c:	4313      	orrs	r3, r2
1000636e:	d07e      	beq.n	1000646e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
      RCC_PERIPHCLK_SPI1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
10006370:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006374:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006378:	681b      	ldr	r3, [r3, #0]
1000637a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
1000637e:	2b04      	cmp	r3, #4
10006380:	d044      	beq.n	1000640c <HAL_RCCEx_PeriphCLKConfig+0x770>
10006382:	2b04      	cmp	r3, #4
10006384:	d861      	bhi.n	1000644a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
10006386:	2b00      	cmp	r3, #0
10006388:	d002      	beq.n	10006390 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
1000638a:	2b01      	cmp	r3, #1
1000638c:	d01f      	beq.n	100063ce <HAL_RCCEx_PeriphCLKConfig+0x732>
1000638e:	e05c      	b.n	1000644a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      case RCC_SPI1CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006390:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006394:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006398:	681b      	ldr	r3, [r3, #0]
1000639a:	3380      	adds	r3, #128	; 0x80
1000639c:	4618      	mov	r0, r3
1000639e:	f7ff fb25 	bl	100059ec <RCCEx_PLL4_Config>
100063a2:	4603      	mov	r3, r0
100063a4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100063a8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100063ac:	2b00      	cmp	r3, #0
100063ae:	d003      	beq.n	100063b8 <HAL_RCCEx_PeriphCLKConfig+0x71c>
        {
          return status;
100063b0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100063b4:	f001 bafc 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100063b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100063bc:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100063c0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100063c4:	f043 0310 	orr.w	r3, r3, #16
100063c8:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100063cc:	e03d      	b.n	1000644a <HAL_RCCEx_PeriphCLKConfig+0x7ae>

      case RCC_SPI1CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SPI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100063ce:	f507 7312 	add.w	r3, r7, #584	; 0x248
100063d2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100063d6:	681b      	ldr	r3, [r3, #0]
100063d8:	3344      	adds	r3, #68	; 0x44
100063da:	4618      	mov	r0, r3
100063dc:	f7ff f99c 	bl	10005718 <RCCEx_PLL3_Config>
100063e0:	4603      	mov	r3, r0
100063e2:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100063e6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100063ea:	2b00      	cmp	r3, #0
100063ec:	d003      	beq.n	100063f6 <HAL_RCCEx_PeriphCLKConfig+0x75a>
        {
          return status;
100063ee:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100063f2:	f001 badd 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100063f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100063fa:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100063fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006402:	f043 0320 	orr.w	r3, r3, #32
10006406:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000640a:	e01e      	b.n	1000644a <HAL_RCCEx_PeriphCLKConfig+0x7ae>

      case RCC_SPI1CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SPI1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
1000640c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006410:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006414:	681b      	ldr	r3, [r3, #0]
10006416:	3344      	adds	r3, #68	; 0x44
10006418:	4618      	mov	r0, r3
1000641a:	f7ff f97d 	bl	10005718 <RCCEx_PLL3_Config>
1000641e:	4603      	mov	r3, r0
10006420:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006424:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006428:	2b00      	cmp	r3, #0
1000642a:	d003      	beq.n	10006434 <HAL_RCCEx_PeriphCLKConfig+0x798>
        {
          return status;
1000642c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006430:	f001 babe 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10006434:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006438:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000643c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006444:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006448:	bf00      	nop

    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
1000644a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000644e:	f8d3 38d8 	ldr.w	r3, [r3, #2264]	; 0x8d8
10006452:	f023 0107 	bic.w	r1, r3, #7
10006456:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000645a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000645e:	681b      	ldr	r3, [r3, #0]
10006460:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
10006464:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006468:	430b      	orrs	r3, r1
1000646a:	f8c2 38d8 	str.w	r3, [r2, #2264]	; 0x8d8
  }

  /*---------------------------- SPI23 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI23) ==
1000646e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006472:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006476:	681b      	ldr	r3, [r3, #0]
10006478:	e9d3 2300 	ldrd	r2, r3, [r3]
1000647c:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
10006480:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
10006484:	2300      	movs	r3, #0
10006486:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
1000648a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
1000648e:	460b      	mov	r3, r1
10006490:	4313      	orrs	r3, r2
10006492:	d07e      	beq.n	10006592 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
      RCC_PERIPHCLK_SPI23)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
10006494:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006498:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000649c:	681b      	ldr	r3, [r3, #0]
1000649e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
100064a2:	2b04      	cmp	r3, #4
100064a4:	d044      	beq.n	10006530 <HAL_RCCEx_PeriphCLKConfig+0x894>
100064a6:	2b04      	cmp	r3, #4
100064a8:	d861      	bhi.n	1000656e <HAL_RCCEx_PeriphCLKConfig+0x8d2>
100064aa:	2b00      	cmp	r3, #0
100064ac:	d002      	beq.n	100064b4 <HAL_RCCEx_PeriphCLKConfig+0x818>
100064ae:	2b01      	cmp	r3, #1
100064b0:	d01f      	beq.n	100064f2 <HAL_RCCEx_PeriphCLKConfig+0x856>
100064b2:	e05c      	b.n	1000656e <HAL_RCCEx_PeriphCLKConfig+0x8d2>
    {
      case RCC_SPI23CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI23 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100064b4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100064b8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100064bc:	681b      	ldr	r3, [r3, #0]
100064be:	3380      	adds	r3, #128	; 0x80
100064c0:	4618      	mov	r0, r3
100064c2:	f7ff fa93 	bl	100059ec <RCCEx_PLL4_Config>
100064c6:	4603      	mov	r3, r0
100064c8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100064cc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100064d0:	2b00      	cmp	r3, #0
100064d2:	d003      	beq.n	100064dc <HAL_RCCEx_PeriphCLKConfig+0x840>
        {
          return status;
100064d4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100064d8:	f001 ba6a 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100064dc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100064e0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100064e4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100064e8:	f043 0310 	orr.w	r3, r3, #16
100064ec:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100064f0:	e03d      	b.n	1000656e <HAL_RCCEx_PeriphCLKConfig+0x8d2>

      case RCC_SPI23CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SPI23 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100064f2:	f507 7312 	add.w	r3, r7, #584	; 0x248
100064f6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100064fa:	681b      	ldr	r3, [r3, #0]
100064fc:	3344      	adds	r3, #68	; 0x44
100064fe:	4618      	mov	r0, r3
10006500:	f7ff f90a 	bl	10005718 <RCCEx_PLL3_Config>
10006504:	4603      	mov	r3, r0
10006506:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000650a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000650e:	2b00      	cmp	r3, #0
10006510:	d003      	beq.n	1000651a <HAL_RCCEx_PeriphCLKConfig+0x87e>
        {
          return status;
10006512:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006516:	f001 ba4b 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
1000651a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000651e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006522:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006526:	f043 0320 	orr.w	r3, r3, #32
1000652a:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000652e:	e01e      	b.n	1000656e <HAL_RCCEx_PeriphCLKConfig+0x8d2>

      case RCC_SPI23CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SPI23 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006530:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006534:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006538:	681b      	ldr	r3, [r3, #0]
1000653a:	3344      	adds	r3, #68	; 0x44
1000653c:	4618      	mov	r0, r3
1000653e:	f7ff f8eb 	bl	10005718 <RCCEx_PLL3_Config>
10006542:	4603      	mov	r3, r0
10006544:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006548:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000654c:	2b00      	cmp	r3, #0
1000654e:	d003      	beq.n	10006558 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
        {
          return status;
10006550:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006554:	f001 ba2c 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10006558:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000655c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006560:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006568:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000656c:	bf00      	nop
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
1000656e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006572:	f8d3 38dc 	ldr.w	r3, [r3, #2268]	; 0x8dc
10006576:	f023 0107 	bic.w	r1, r3, #7
1000657a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000657e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006582:	681b      	ldr	r3, [r3, #0]
10006584:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
10006588:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000658c:	430b      	orrs	r3, r1
1000658e:	f8c2 38dc 	str.w	r3, [r2, #2268]	; 0x8dc
  }

  /*---------------------------- SPI45 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) ==
10006592:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006596:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000659a:	681b      	ldr	r3, [r3, #0]
1000659c:	e9d3 2300 	ldrd	r2, r3, [r3]
100065a0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
100065a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
100065a8:	2300      	movs	r3, #0
100065aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
100065ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
100065b2:	460b      	mov	r3, r1
100065b4:	4313      	orrs	r3, r2
100065b6:	d038      	beq.n	1000662a <HAL_RCCEx_PeriphCLKConfig+0x98e>
      RCC_PERIPHCLK_SPI45)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    if (PeriphClkInit->Spi45ClockSelection == RCC_SPI45CLKSOURCE_PLL4)
100065b8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100065bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100065c0:	681b      	ldr	r3, [r3, #0]
100065c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
100065c6:	2b01      	cmp	r3, #1
100065c8:	d11d      	bne.n	10006606 <HAL_RCCEx_PeriphCLKConfig+0x96a>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100065ca:	f507 7312 	add.w	r3, r7, #584	; 0x248
100065ce:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100065d2:	681b      	ldr	r3, [r3, #0]
100065d4:	3380      	adds	r3, #128	; 0x80
100065d6:	4618      	mov	r0, r3
100065d8:	f7ff fa08 	bl	100059ec <RCCEx_PLL4_Config>
100065dc:	4603      	mov	r3, r0
100065de:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100065e2:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100065e6:	2b00      	cmp	r3, #0
100065e8:	d003      	beq.n	100065f2 <HAL_RCCEx_PeriphCLKConfig+0x956>
      {
        return status;
100065ea:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100065ee:	f001 b9df 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable SPI Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100065f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100065f6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100065fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100065fe:	f043 0320 	orr.w	r3, r3, #32
10006602:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of SPI45 clock*/
    __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
10006606:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000660a:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
1000660e:	f023 0107 	bic.w	r1, r3, #7
10006612:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006616:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000661a:	681b      	ldr	r3, [r3, #0]
1000661c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
10006620:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006624:	430b      	orrs	r3, r1
10006626:	f8c2 38e0 	str.w	r3, [r2, #2272]	; 0x8e0
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) ==
1000662a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000662e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006632:	681b      	ldr	r3, [r3, #0]
10006634:	e9d3 2300 	ldrd	r2, r3, [r3]
10006638:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
1000663c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
10006640:	2300      	movs	r3, #0
10006642:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
10006646:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
1000664a:	460b      	mov	r3, r1
1000664c:	4313      	orrs	r3, r2
1000664e:	d05b      	beq.n	10006708 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
      RCC_PERIPHCLK_SPI6)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
10006650:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006654:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006658:	681b      	ldr	r3, [r3, #0]
1000665a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
1000665e:	2b01      	cmp	r3, #1
10006660:	d002      	beq.n	10006668 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
10006662:	2b05      	cmp	r3, #5
10006664:	d01f      	beq.n	100066a6 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
10006666:	e03d      	b.n	100066e4 <HAL_RCCEx_PeriphCLKConfig+0xa48>
    {
      case RCC_SPI6CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI6 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006668:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000666c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006670:	681b      	ldr	r3, [r3, #0]
10006672:	3380      	adds	r3, #128	; 0x80
10006674:	4618      	mov	r0, r3
10006676:	f7ff f9b9 	bl	100059ec <RCCEx_PLL4_Config>
1000667a:	4603      	mov	r3, r0
1000667c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006680:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006684:	2b00      	cmp	r3, #0
10006686:	d003      	beq.n	10006690 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
        {
          return status;
10006688:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000668c:	f001 b990 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006690:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006694:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006698:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000669c:	f043 0320 	orr.w	r3, r3, #32
100066a0:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100066a4:	e01e      	b.n	100066e4 <HAL_RCCEx_PeriphCLKConfig+0xa48>

      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI6 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100066a6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100066aa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100066ae:	681b      	ldr	r3, [r3, #0]
100066b0:	3344      	adds	r3, #68	; 0x44
100066b2:	4618      	mov	r0, r3
100066b4:	f7ff f830 	bl	10005718 <RCCEx_PLL3_Config>
100066b8:	4603      	mov	r3, r0
100066ba:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100066be:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100066c2:	2b00      	cmp	r3, #0
100066c4:	d003      	beq.n	100066ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        {
          return status;
100066c6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100066ca:	f001 b971 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100066ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100066d2:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100066d6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100066da:	f043 0320 	orr.w	r3, r3, #32
100066de:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100066e2:	bf00      	nop
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
100066e4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100066e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
100066ec:	f023 0107 	bic.w	r1, r3, #7
100066f0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100066f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100066f8:	681b      	ldr	r3, [r3, #0]
100066fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
100066fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006702:	430b      	orrs	r3, r1
10006704:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  /*---------------------------- USART6 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) ==
10006708:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000670c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006710:	681b      	ldr	r3, [r3, #0]
10006712:	e9d3 2300 	ldrd	r2, r3, [r3]
10006716:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
1000671a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
1000671e:	2300      	movs	r3, #0
10006720:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
10006724:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
10006728:	460b      	mov	r3, r1
1000672a:	4313      	orrs	r3, r2
1000672c:	d038      	beq.n	100067a0 <HAL_RCCEx_PeriphCLKConfig+0xb04>
      RCC_PERIPHCLK_USART6)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_PLL4)
1000672e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006732:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006736:	681b      	ldr	r3, [r3, #0]
10006738:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
1000673c:	2b01      	cmp	r3, #1
1000673e:	d11d      	bne.n	1000677c <HAL_RCCEx_PeriphCLKConfig+0xae0>
    {
      /* PLL4 is used as clock source for USART6 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006740:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006744:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006748:	681b      	ldr	r3, [r3, #0]
1000674a:	3380      	adds	r3, #128	; 0x80
1000674c:	4618      	mov	r0, r3
1000674e:	f7ff f94d 	bl	100059ec <RCCEx_PLL4_Config>
10006752:	4603      	mov	r3, r0
10006754:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10006758:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000675c:	2b00      	cmp	r3, #0
1000675e:	d003      	beq.n	10006768 <HAL_RCCEx_PeriphCLKConfig+0xacc>
      {
        return status;
10006760:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006764:	f001 b924 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006768:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000676c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006770:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006774:	f043 0320 	orr.w	r3, r3, #32
10006778:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of USART6 clock*/
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
1000677c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006780:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
10006784:	f023 0107 	bic.w	r1, r3, #7
10006788:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000678c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006790:	681b      	ldr	r3, [r3, #0]
10006792:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
10006796:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000679a:	430b      	orrs	r3, r1
1000679c:	f8c2 38e4 	str.w	r3, [r2, #2276]	; 0x8e4
  }

  /*---------------------------- UART24 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART24) ==
100067a0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100067a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100067a8:	681b      	ldr	r3, [r3, #0]
100067aa:	e9d3 2300 	ldrd	r2, r3, [r3]
100067ae:	f002 0302 	and.w	r3, r2, #2
100067b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
100067b6:	2300      	movs	r3, #0
100067b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
100067bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
100067c0:	460b      	mov	r3, r1
100067c2:	4313      	orrs	r3, r2
100067c4:	d038      	beq.n	10006838 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
      RCC_PERIPHCLK_UART24)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART24CLKSOURCE(PeriphClkInit->Uart24ClockSelection));

    if (PeriphClkInit->Uart24ClockSelection == RCC_UART24CLKSOURCE_PLL4)
100067c6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100067ca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100067ce:	681b      	ldr	r3, [r3, #0]
100067d0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
100067d4:	2b01      	cmp	r3, #1
100067d6:	d11d      	bne.n	10006814 <HAL_RCCEx_PeriphCLKConfig+0xb78>
    {
      /* PLL4 is used as clock source for UART24 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100067d8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100067dc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100067e0:	681b      	ldr	r3, [r3, #0]
100067e2:	3380      	adds	r3, #128	; 0x80
100067e4:	4618      	mov	r0, r3
100067e6:	f7ff f901 	bl	100059ec <RCCEx_PLL4_Config>
100067ea:	4603      	mov	r3, r0
100067ec:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100067f0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100067f4:	2b00      	cmp	r3, #0
100067f6:	d003      	beq.n	10006800 <HAL_RCCEx_PeriphCLKConfig+0xb64>
      {
        return status;
100067f8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100067fc:	f001 b8d8 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006800:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006804:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006808:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000680c:	f043 0320 	orr.w	r3, r3, #32
10006810:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of UART24 clock*/
    __HAL_RCC_UART24_CONFIG(PeriphClkInit->Uart24ClockSelection);
10006814:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006818:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
1000681c:	f023 0107 	bic.w	r1, r3, #7
10006820:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006824:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006828:	681b      	ldr	r3, [r3, #0]
1000682a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
1000682e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006832:	430b      	orrs	r3, r1
10006834:	f8c2 38e8 	str.w	r3, [r2, #2280]	; 0x8e8
  }

  /*---------------------------- UART35 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART35) ==
10006838:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000683c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006840:	681b      	ldr	r3, [r3, #0]
10006842:	e9d3 2300 	ldrd	r2, r3, [r3]
10006846:	f002 0304 	and.w	r3, r2, #4
1000684a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
1000684e:	2300      	movs	r3, #0
10006850:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
10006854:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
10006858:	460b      	mov	r3, r1
1000685a:	4313      	orrs	r3, r2
1000685c:	d038      	beq.n	100068d0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
      RCC_PERIPHCLK_UART35)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART35CLKSOURCE(PeriphClkInit->Uart35ClockSelection));

    if (PeriphClkInit->Uart35ClockSelection == RCC_UART35CLKSOURCE_PLL4)
1000685e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006862:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006866:	681b      	ldr	r3, [r3, #0]
10006868:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
1000686c:	2b01      	cmp	r3, #1
1000686e:	d11d      	bne.n	100068ac <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
      /* PLL4 is used as clock source for UART35 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006870:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006874:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006878:	681b      	ldr	r3, [r3, #0]
1000687a:	3380      	adds	r3, #128	; 0x80
1000687c:	4618      	mov	r0, r3
1000687e:	f7ff f8b5 	bl	100059ec <RCCEx_PLL4_Config>
10006882:	4603      	mov	r3, r0
10006884:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10006888:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000688c:	2b00      	cmp	r3, #0
1000688e:	d003      	beq.n	10006898 <HAL_RCCEx_PeriphCLKConfig+0xbfc>
      {
        return status;
10006890:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006894:	f001 b88c 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006898:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000689c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100068a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100068a4:	f043 0320 	orr.w	r3, r3, #32
100068a8:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of UART35 clock*/
    __HAL_RCC_UART35_CONFIG(PeriphClkInit->Uart35ClockSelection);
100068ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100068b0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
100068b4:	f023 0107 	bic.w	r1, r3, #7
100068b8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100068bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100068c0:	681b      	ldr	r3, [r3, #0]
100068c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
100068c6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100068ca:	430b      	orrs	r3, r1
100068cc:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
  }

  /*---------------------------- UAUART78 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART78) ==
100068d0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100068d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100068d8:	681b      	ldr	r3, [r3, #0]
100068da:	e9d3 2300 	ldrd	r2, r3, [r3]
100068de:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
100068e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
100068e6:	2300      	movs	r3, #0
100068e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
100068ec:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
100068f0:	460b      	mov	r3, r1
100068f2:	4313      	orrs	r3, r2
100068f4:	d038      	beq.n	10006968 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      RCC_PERIPHCLK_UART78)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART78CLKSOURCE(PeriphClkInit->Uart78ClockSelection));

    if (PeriphClkInit->Uart78ClockSelection == RCC_UART78CLKSOURCE_PLL4)
100068f6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100068fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100068fe:	681b      	ldr	r3, [r3, #0]
10006900:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
10006904:	2b01      	cmp	r3, #1
10006906:	d11d      	bne.n	10006944 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* PLL4 is used as clock source for UART78 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006908:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000690c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006910:	681b      	ldr	r3, [r3, #0]
10006912:	3380      	adds	r3, #128	; 0x80
10006914:	4618      	mov	r0, r3
10006916:	f7ff f869 	bl	100059ec <RCCEx_PLL4_Config>
1000691a:	4603      	mov	r3, r0
1000691c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10006920:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006924:	2b00      	cmp	r3, #0
10006926:	d003      	beq.n	10006930 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        return status;
10006928:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000692c:	f001 b840 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006930:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006934:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006938:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000693c:	f043 0320 	orr.w	r3, r3, #32
10006940:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of UART78 clock*/
    __HAL_RCC_UART78_CONFIG(PeriphClkInit->Uart78ClockSelection);
10006944:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006948:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
1000694c:	f023 0107 	bic.w	r1, r3, #7
10006950:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006954:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006958:	681b      	ldr	r3, [r3, #0]
1000695a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
1000695e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006962:	430b      	orrs	r3, r1
10006964:	f8c2 38f0 	str.w	r3, [r2, #2288]	; 0x8f0
  }

  /*---------------------------- USART1 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) ==
10006968:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000696c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006970:	681b      	ldr	r3, [r3, #0]
10006972:	e9d3 2300 	ldrd	r2, r3, [r3]
10006976:	f002 0301 	and.w	r3, r2, #1
1000697a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
1000697e:	2300      	movs	r3, #0
10006980:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
10006984:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
10006988:	460b      	mov	r3, r1
1000698a:	4313      	orrs	r3, r2
1000698c:	d05b      	beq.n	10006a46 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
      RCC_PERIPHCLK_USART1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
1000698e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006992:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006996:	681b      	ldr	r3, [r3, #0]
10006998:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
1000699c:	2b01      	cmp	r3, #1
1000699e:	d002      	beq.n	100069a6 <HAL_RCCEx_PeriphCLKConfig+0xd0a>
100069a0:	2b04      	cmp	r3, #4
100069a2:	d01f      	beq.n	100069e4 <HAL_RCCEx_PeriphCLKConfig+0xd48>
100069a4:	e03d      	b.n	10006a22 <HAL_RCCEx_PeriphCLKConfig+0xd86>
    {
      case RCC_USART1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for USART1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100069a6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100069aa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100069ae:	681b      	ldr	r3, [r3, #0]
100069b0:	3344      	adds	r3, #68	; 0x44
100069b2:	4618      	mov	r0, r3
100069b4:	f7fe feb0 	bl	10005718 <RCCEx_PLL3_Config>
100069b8:	4603      	mov	r3, r0
100069ba:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100069be:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100069c2:	2b00      	cmp	r3, #0
100069c4:	d003      	beq.n	100069ce <HAL_RCCEx_PeriphCLKConfig+0xd32>
        {
          return status;
100069c6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100069ca:	f000 bff1 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable UART Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100069ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100069d2:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100069d6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100069da:	f043 0320 	orr.w	r3, r3, #32
100069de:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100069e2:	e01e      	b.n	10006a22 <HAL_RCCEx_PeriphCLKConfig+0xd86>

      case RCC_USART1CLKSOURCE_PLL4: /* PLL4 is used as clock source for USART1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100069e4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100069e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100069ec:	681b      	ldr	r3, [r3, #0]
100069ee:	3380      	adds	r3, #128	; 0x80
100069f0:	4618      	mov	r0, r3
100069f2:	f7fe fffb 	bl	100059ec <RCCEx_PLL4_Config>
100069f6:	4603      	mov	r3, r0
100069f8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100069fc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006a00:	2b00      	cmp	r3, #0
10006a02:	d003      	beq.n	10006a0c <HAL_RCCEx_PeriphCLKConfig+0xd70>
        {
          return status;
10006a04:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006a08:	f000 bfd2 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable USART Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006a0c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006a10:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006a14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006a18:	f043 0320 	orr.w	r3, r3, #32
10006a1c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006a20:	bf00      	nop
    }

    /* Set the source of USART1 clock*/
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
10006a22:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006a26:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
10006a2a:	f023 0107 	bic.w	r1, r3, #7
10006a2e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006a32:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006a36:	681b      	ldr	r3, [r3, #0]
10006a38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
10006a3c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006a40:	430b      	orrs	r3, r1
10006a42:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  }

  /*---------------------------- SDMMC12 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC12) ==
10006a46:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006a4a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006a4e:	681b      	ldr	r3, [r3, #0]
10006a50:	e9d3 2300 	ldrd	r2, r3, [r3]
10006a54:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
10006a58:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
10006a5c:	2300      	movs	r3, #0
10006a5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
10006a62:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
10006a66:	460b      	mov	r3, r1
10006a68:	4313      	orrs	r3, r2
10006a6a:	d05b      	beq.n	10006b24 <HAL_RCCEx_PeriphCLKConfig+0xe88>
      RCC_PERIPHCLK_SDMMC12)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
10006a6c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006a70:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006a74:	681b      	ldr	r3, [r3, #0]
10006a76:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
10006a7a:	2b01      	cmp	r3, #1
10006a7c:	d002      	beq.n	10006a84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
10006a7e:	2b02      	cmp	r3, #2
10006a80:	d01f      	beq.n	10006ac2 <HAL_RCCEx_PeriphCLKConfig+0xe26>
10006a82:	e03d      	b.n	10006b00 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      case RCC_SDMMC12CLKSOURCE_PLL3: /* PLL3 is used as clock source for SDMMC12 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006a84:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006a88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006a8c:	681b      	ldr	r3, [r3, #0]
10006a8e:	3344      	adds	r3, #68	; 0x44
10006a90:	4618      	mov	r0, r3
10006a92:	f7fe fe41 	bl	10005718 <RCCEx_PLL3_Config>
10006a96:	4603      	mov	r3, r0
10006a98:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006a9c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006aa0:	2b00      	cmp	r3, #0
10006aa2:	d003      	beq.n	10006aac <HAL_RCCEx_PeriphCLKConfig+0xe10>
        {
          return status;
10006aa4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006aa8:	f000 bf82 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC12 Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10006aac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006ab0:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006ab4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006abc:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006ac0:	e01e      	b.n	10006b00 <HAL_RCCEx_PeriphCLKConfig+0xe64>

      case RCC_SDMMC12CLKSOURCE_PLL4: /* PLL4 is used as clock source for SDMMC12 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006ac2:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ac6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006aca:	681b      	ldr	r3, [r3, #0]
10006acc:	3380      	adds	r3, #128	; 0x80
10006ace:	4618      	mov	r0, r3
10006ad0:	f7fe ff8c 	bl	100059ec <RCCEx_PLL4_Config>
10006ad4:	4603      	mov	r3, r0
10006ad6:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006ada:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006ade:	2b00      	cmp	r3, #0
10006ae0:	d003      	beq.n	10006aea <HAL_RCCEx_PeriphCLKConfig+0xe4e>
        {
          return status;
10006ae2:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006ae6:	f000 bf63 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC12 Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10006aea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006aee:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006af2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006af6:	f043 0310 	orr.w	r3, r3, #16
10006afa:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006afe:	bf00      	nop
    }

    /* Set the source of SDMMC12 clock*/
    __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
10006b00:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006b04:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
10006b08:	f023 0107 	bic.w	r1, r3, #7
10006b0c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006b10:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006b14:	681b      	ldr	r3, [r3, #0]
10006b16:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
10006b1a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006b1e:	430b      	orrs	r3, r1
10006b20:	f8c2 38f4 	str.w	r3, [r2, #2292]	; 0x8f4
  }

  /*---------------------------- SDMMC3 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC3) ==
10006b24:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006b28:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006b2c:	681b      	ldr	r3, [r3, #0]
10006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
10006b32:	2100      	movs	r1, #0
10006b34:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
10006b38:	f003 0301 	and.w	r3, r3, #1
10006b3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
10006b40:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
10006b44:	460b      	mov	r3, r1
10006b46:	4313      	orrs	r3, r2
10006b48:	d05b      	beq.n	10006c02 <HAL_RCCEx_PeriphCLKConfig+0xf66>
      RCC_PERIPHCLK_SDMMC3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC3CLKSOURCE(PeriphClkInit->Sdmmc3ClockSelection));

    switch (PeriphClkInit->Sdmmc3ClockSelection)
10006b4a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006b4e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006b52:	681b      	ldr	r3, [r3, #0]
10006b54:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
10006b58:	2b01      	cmp	r3, #1
10006b5a:	d002      	beq.n	10006b62 <HAL_RCCEx_PeriphCLKConfig+0xec6>
10006b5c:	2b02      	cmp	r3, #2
10006b5e:	d01f      	beq.n	10006ba0 <HAL_RCCEx_PeriphCLKConfig+0xf04>
10006b60:	e03d      	b.n	10006bde <HAL_RCCEx_PeriphCLKConfig+0xf42>
    {
      case RCC_SDMMC3CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SDMMC3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006b62:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006b66:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006b6a:	681b      	ldr	r3, [r3, #0]
10006b6c:	3344      	adds	r3, #68	; 0x44
10006b6e:	4618      	mov	r0, r3
10006b70:	f7fe fdd2 	bl	10005718 <RCCEx_PLL3_Config>
10006b74:	4603      	mov	r3, r0
10006b76:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006b7a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006b7e:	2b00      	cmp	r3, #0
10006b80:	d003      	beq.n	10006b8a <HAL_RCCEx_PeriphCLKConfig+0xeee>
        {
          return status;
10006b82:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006b86:	f000 bf13 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC3 Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10006b8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006b8e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006b92:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006b9a:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006b9e:	e01e      	b.n	10006bde <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_SDMMC3CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SDMMC3 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006ba0:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ba4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006ba8:	681b      	ldr	r3, [r3, #0]
10006baa:	3380      	adds	r3, #128	; 0x80
10006bac:	4618      	mov	r0, r3
10006bae:	f7fe ff1d 	bl	100059ec <RCCEx_PLL4_Config>
10006bb2:	4603      	mov	r3, r0
10006bb4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006bb8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006bbc:	2b00      	cmp	r3, #0
10006bbe:	d003      	beq.n	10006bc8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
        {
          return status;
10006bc0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006bc4:	f000 bef4 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC3 Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10006bc8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006bcc:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006bd0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006bd4:	f043 0310 	orr.w	r3, r3, #16
10006bd8:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006bdc:	bf00      	nop
    }

    /* Set the source of SDMMC3 clock*/
    __HAL_RCC_SDMMC3_CONFIG(PeriphClkInit->Sdmmc3ClockSelection);
10006bde:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006be2:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
10006be6:	f023 0107 	bic.w	r1, r3, #7
10006bea:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006bee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006bf2:	681b      	ldr	r3, [r3, #0]
10006bf4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
10006bf8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006bfc:	430b      	orrs	r3, r1
10006bfe:	f8c2 38f8 	str.w	r3, [r2, #2296]	; 0x8f8
  }

  /*---------------------------- ETH configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ETH) ==
10006c02:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006c06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006c0a:	681b      	ldr	r3, [r3, #0]
10006c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
10006c10:	2100      	movs	r1, #0
10006c12:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
10006c16:	f003 0302 	and.w	r3, r3, #2
10006c1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
10006c1e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
10006c22:	460b      	mov	r3, r1
10006c24:	4313      	orrs	r3, r2
10006c26:	d05b      	beq.n	10006ce0 <HAL_RCCEx_PeriphCLKConfig+0x1044>
      RCC_PERIPHCLK_ETH)
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETHCLKSOURCE(PeriphClkInit->EthClockSelection));

    switch (PeriphClkInit->EthClockSelection)
10006c28:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006c2c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006c30:	681b      	ldr	r3, [r3, #0]
10006c32:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
10006c36:	2b00      	cmp	r3, #0
10006c38:	d002      	beq.n	10006c40 <HAL_RCCEx_PeriphCLKConfig+0xfa4>
10006c3a:	2b01      	cmp	r3, #1
10006c3c:	d01f      	beq.n	10006c7e <HAL_RCCEx_PeriphCLKConfig+0xfe2>
10006c3e:	e03d      	b.n	10006cbc <HAL_RCCEx_PeriphCLKConfig+0x1020>
    {
      case RCC_ETHCLKSOURCE_PLL4:     /* PLL4 is used as clock source for ETH */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006c40:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006c44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006c48:	681b      	ldr	r3, [r3, #0]
10006c4a:	3380      	adds	r3, #128	; 0x80
10006c4c:	4618      	mov	r0, r3
10006c4e:	f7fe fecd 	bl	100059ec <RCCEx_PLL4_Config>
10006c52:	4603      	mov	r3, r0
10006c54:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006c58:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006c5c:	2b00      	cmp	r3, #0
10006c5e:	d003      	beq.n	10006c68 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
        {
          return status;
10006c60:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006c64:	f000 bea4 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ETH Clock output generated on PLL2 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10006c68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006c6c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006c70:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006c74:	f043 0310 	orr.w	r3, r3, #16
10006c78:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006c7c:	e01e      	b.n	10006cbc <HAL_RCCEx_PeriphCLKConfig+0x1020>

      case RCC_ETHCLKSOURCE_PLL3:     /* PLL3 is used as clock source for ETH */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006c7e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006c82:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006c86:	681b      	ldr	r3, [r3, #0]
10006c88:	3344      	adds	r3, #68	; 0x44
10006c8a:	4618      	mov	r0, r3
10006c8c:	f7fe fd44 	bl	10005718 <RCCEx_PLL3_Config>
10006c90:	4603      	mov	r3, r0
10006c92:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006c96:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006c9a:	2b00      	cmp	r3, #0
10006c9c:	d003      	beq.n	10006ca6 <HAL_RCCEx_PeriphCLKConfig+0x100a>
        {
          return status;
10006c9e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006ca2:	f000 be85 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ETH Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10006ca6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006caa:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006cae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006cb2:	f043 0320 	orr.w	r3, r3, #32
10006cb6:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006cba:	bf00      	nop
    }

    /* Set the source of ETH clock*/
    __HAL_RCC_ETH_CONFIG(PeriphClkInit->EthClockSelection);
10006cbc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006cc0:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
10006cc4:	f023 0103 	bic.w	r1, r3, #3
10006cc8:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ccc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006cd0:	681b      	ldr	r3, [r3, #0]
10006cd2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
10006cd6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006cda:	430b      	orrs	r3, r1
10006cdc:	f8c2 38fc 	str.w	r3, [r2, #2300]	; 0x8fc
  }

  /*---------------------------- QSPI configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) ==
10006ce0:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ce4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006ce8:	681b      	ldr	r3, [r3, #0]
10006cea:	e9d3 2300 	ldrd	r2, r3, [r3]
10006cee:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
10006cf2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
10006cf6:	2300      	movs	r3, #0
10006cf8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
10006cfc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
10006d00:	460b      	mov	r3, r1
10006d02:	4313      	orrs	r3, r2
10006d04:	d05b      	beq.n	10006dbe <HAL_RCCEx_PeriphCLKConfig+0x1122>
      RCC_PERIPHCLK_QSPI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    switch (PeriphClkInit->QspiClockSelection)
10006d06:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006d0a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006d0e:	681b      	ldr	r3, [r3, #0]
10006d10:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
10006d14:	2b01      	cmp	r3, #1
10006d16:	d002      	beq.n	10006d1e <HAL_RCCEx_PeriphCLKConfig+0x1082>
10006d18:	2b02      	cmp	r3, #2
10006d1a:	d01f      	beq.n	10006d5c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
10006d1c:	e03d      	b.n	10006d9a <HAL_RCCEx_PeriphCLKConfig+0x10fe>
    {
      case RCC_QSPICLKSOURCE_PLL3:   /* PLL3 is used as clock source for QSPI */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006d1e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006d22:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006d26:	681b      	ldr	r3, [r3, #0]
10006d28:	3344      	adds	r3, #68	; 0x44
10006d2a:	4618      	mov	r0, r3
10006d2c:	f7fe fcf4 	bl	10005718 <RCCEx_PLL3_Config>
10006d30:	4603      	mov	r3, r0
10006d32:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006d36:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006d3a:	2b00      	cmp	r3, #0
10006d3c:	d003      	beq.n	10006d46 <HAL_RCCEx_PeriphCLKConfig+0x10aa>
        {
          return status;
10006d3e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006d42:	f000 be35 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable QSPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10006d46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006d4a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006d4e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006d52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006d56:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006d5a:	e01e      	b.n	10006d9a <HAL_RCCEx_PeriphCLKConfig+0x10fe>

      case RCC_QSPICLKSOURCE_PLL4:   /* PLL4 is used as clock source for QSPI */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006d5c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006d60:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006d64:	681b      	ldr	r3, [r3, #0]
10006d66:	3380      	adds	r3, #128	; 0x80
10006d68:	4618      	mov	r0, r3
10006d6a:	f7fe fe3f 	bl	100059ec <RCCEx_PLL4_Config>
10006d6e:	4603      	mov	r3, r0
10006d70:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006d74:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006d78:	2b00      	cmp	r3, #0
10006d7a:	d003      	beq.n	10006d84 <HAL_RCCEx_PeriphCLKConfig+0x10e8>
        {
          return status;
10006d7c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006d80:	f000 be16 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable QSPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10006d84:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006d88:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006d8c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006d90:	f043 0310 	orr.w	r3, r3, #16
10006d94:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006d98:	bf00      	nop
    }

    /* Set the source of QSPI clock*/
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
10006d9a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006d9e:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
10006da2:	f023 0103 	bic.w	r1, r3, #3
10006da6:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006daa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006dae:	681b      	ldr	r3, [r3, #0]
10006db0:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
10006db4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006db8:	430b      	orrs	r3, r1
10006dba:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  }

  /*---------------------------- FMC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) ==
10006dbe:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006dc2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006dc6:	681b      	ldr	r3, [r3, #0]
10006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
10006dcc:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
10006dd0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
10006dd4:	2300      	movs	r3, #0
10006dd6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
10006dda:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
10006dde:	460b      	mov	r3, r1
10006de0:	4313      	orrs	r3, r2
10006de2:	d05b      	beq.n	10006e9c <HAL_RCCEx_PeriphCLKConfig+0x1200>
      RCC_PERIPHCLK_FMC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
10006de4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006de8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006dec:	681b      	ldr	r3, [r3, #0]
10006dee:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
10006df2:	2b01      	cmp	r3, #1
10006df4:	d002      	beq.n	10006dfc <HAL_RCCEx_PeriphCLKConfig+0x1160>
10006df6:	2b02      	cmp	r3, #2
10006df8:	d01f      	beq.n	10006e3a <HAL_RCCEx_PeriphCLKConfig+0x119e>
10006dfa:	e03d      	b.n	10006e78 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
    {
      case RCC_FMCCLKSOURCE_PLL3: /* PLL3 is used as clock source for FMC */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006dfc:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006e00:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006e04:	681b      	ldr	r3, [r3, #0]
10006e06:	3344      	adds	r3, #68	; 0x44
10006e08:	4618      	mov	r0, r3
10006e0a:	f7fe fc85 	bl	10005718 <RCCEx_PLL3_Config>
10006e0e:	4603      	mov	r3, r0
10006e10:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006e14:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006e18:	2b00      	cmp	r3, #0
10006e1a:	d003      	beq.n	10006e24 <HAL_RCCEx_PeriphCLKConfig+0x1188>
        {
          return status;
10006e1c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006e20:	f000 bdc6 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FMC Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10006e24:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006e28:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006e2c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006e30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006e34:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006e38:	e01e      	b.n	10006e78 <HAL_RCCEx_PeriphCLKConfig+0x11dc>

      case RCC_FMCCLKSOURCE_PLL4: /* PLL4 is used as clock source for FMC */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006e3a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006e3e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006e42:	681b      	ldr	r3, [r3, #0]
10006e44:	3380      	adds	r3, #128	; 0x80
10006e46:	4618      	mov	r0, r3
10006e48:	f7fe fdd0 	bl	100059ec <RCCEx_PLL4_Config>
10006e4c:	4603      	mov	r3, r0
10006e4e:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006e52:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006e56:	2b00      	cmp	r3, #0
10006e58:	d003      	beq.n	10006e62 <HAL_RCCEx_PeriphCLKConfig+0x11c6>
        {
          return status;
10006e5a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006e5e:	f000 bda7 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FMC Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10006e62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006e66:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006e6a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006e6e:	f043 0310 	orr.w	r3, r3, #16
10006e72:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006e76:	bf00      	nop
    }

    /* Set the source of FMC clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
10006e78:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006e7c:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
10006e80:	f023 0103 	bic.w	r1, r3, #3
10006e84:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006e88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006e8c:	681b      	ldr	r3, [r3, #0]
10006e8e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
10006e92:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006e96:	430b      	orrs	r3, r1
10006e98:	f8c2 3904 	str.w	r3, [r2, #2308]	; 0x904
  }

#if defined(FDCAN1)
  /*---------------------------- FDCAN configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) ==
10006e9c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ea0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006ea4:	681b      	ldr	r3, [r3, #0]
10006ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
10006eaa:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
10006eae:	67bb      	str	r3, [r7, #120]	; 0x78
10006eb0:	2300      	movs	r3, #0
10006eb2:	67fb      	str	r3, [r7, #124]	; 0x7c
10006eb4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
10006eb8:	460b      	mov	r3, r1
10006eba:	4313      	orrs	r3, r2
10006ebc:	d07e      	beq.n	10006fbc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      RCC_PERIPHCLK_FDCAN)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
10006ebe:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ec2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006ec6:	681b      	ldr	r3, [r3, #0]
10006ec8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
10006ecc:	2b03      	cmp	r3, #3
10006ece:	d044      	beq.n	10006f5a <HAL_RCCEx_PeriphCLKConfig+0x12be>
10006ed0:	2b03      	cmp	r3, #3
10006ed2:	d861      	bhi.n	10006f98 <HAL_RCCEx_PeriphCLKConfig+0x12fc>
10006ed4:	2b01      	cmp	r3, #1
10006ed6:	d002      	beq.n	10006ede <HAL_RCCEx_PeriphCLKConfig+0x1242>
10006ed8:	2b02      	cmp	r3, #2
10006eda:	d01f      	beq.n	10006f1c <HAL_RCCEx_PeriphCLKConfig+0x1280>
10006edc:	e05c      	b.n	10006f98 <HAL_RCCEx_PeriphCLKConfig+0x12fc>
    {
      case RCC_FDCANCLKSOURCE_PLL3: /* PLL3 is used as clock source for FDCAN */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10006ede:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ee2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006ee6:	681b      	ldr	r3, [r3, #0]
10006ee8:	3344      	adds	r3, #68	; 0x44
10006eea:	4618      	mov	r0, r3
10006eec:	f7fe fc14 	bl	10005718 <RCCEx_PLL3_Config>
10006ef0:	4603      	mov	r3, r0
10006ef2:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006ef6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006efa:	2b00      	cmp	r3, #0
10006efc:	d003      	beq.n	10006f06 <HAL_RCCEx_PeriphCLKConfig+0x126a>
        {
          return status;
10006efe:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006f02:	f000 bd55 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10006f06:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006f0a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10006f0e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006f12:	f043 0320 	orr.w	r3, r3, #32
10006f16:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10006f1a:	e03d      	b.n	10006f98 <HAL_RCCEx_PeriphCLKConfig+0x12fc>

      case RCC_FDCANCLKSOURCE_PLL4_Q: /* PLL4_Q is used as clock source for FDCAN */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006f1c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006f20:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006f24:	681b      	ldr	r3, [r3, #0]
10006f26:	3380      	adds	r3, #128	; 0x80
10006f28:	4618      	mov	r0, r3
10006f2a:	f7fe fd5f 	bl	100059ec <RCCEx_PLL4_Config>
10006f2e:	4603      	mov	r3, r0
10006f30:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006f34:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006f38:	2b00      	cmp	r3, #0
10006f3a:	d003      	beq.n	10006f44 <HAL_RCCEx_PeriphCLKConfig+0x12a8>
        {
          return status;
10006f3c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006f40:	f000 bd36 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10006f44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006f48:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006f4c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006f50:	f043 0320 	orr.w	r3, r3, #32
10006f54:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006f58:	e01e      	b.n	10006f98 <HAL_RCCEx_PeriphCLKConfig+0x12fc>

      case RCC_FDCANCLKSOURCE_PLL4_R: /* PLL4_R is used as clock source for FDCAN */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006f5a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006f5e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006f62:	681b      	ldr	r3, [r3, #0]
10006f64:	3380      	adds	r3, #128	; 0x80
10006f66:	4618      	mov	r0, r3
10006f68:	f7fe fd40 	bl	100059ec <RCCEx_PLL4_Config>
10006f6c:	4603      	mov	r3, r0
10006f6e:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10006f72:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006f76:	2b00      	cmp	r3, #0
10006f78:	d003      	beq.n	10006f82 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
        {
          return status;
10006f7a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10006f7e:	f000 bd17 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10006f82:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006f86:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10006f8a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006f8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006f92:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10006f96:	bf00      	nop
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
10006f98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006f9c:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
10006fa0:	f023 0103 	bic.w	r1, r3, #3
10006fa4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006fa8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006fac:	681b      	ldr	r3, [r3, #0]
10006fae:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
10006fb2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006fb6:	430b      	orrs	r3, r1
10006fb8:	f8c2 390c 	str.w	r3, [r2, #2316]	; 0x90c
  }
#endif /*FDCAN1*/

  /*---------------------------- SPDIFRX configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) ==
10006fbc:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006fc0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006fc4:	681b      	ldr	r3, [r3, #0]
10006fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
10006fca:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
10006fce:	673b      	str	r3, [r7, #112]	; 0x70
10006fd0:	2300      	movs	r3, #0
10006fd2:	677b      	str	r3, [r7, #116]	; 0x74
10006fd4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
10006fd8:	460b      	mov	r3, r1
10006fda:	4313      	orrs	r3, r2
10006fdc:	d05b      	beq.n	10007096 <HAL_RCCEx_PeriphCLKConfig+0x13fa>
      RCC_PERIPHCLK_SPDIFRX)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
10006fde:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006fe2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006fe6:	681b      	ldr	r3, [r3, #0]
10006fe8:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
10006fec:	2b00      	cmp	r3, #0
10006fee:	d002      	beq.n	10006ff6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
10006ff0:	2b01      	cmp	r3, #1
10006ff2:	d01f      	beq.n	10007034 <HAL_RCCEx_PeriphCLKConfig+0x1398>
10006ff4:	e03d      	b.n	10007072 <HAL_RCCEx_PeriphCLKConfig+0x13d6>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL4: /* PLL4 is used as clock source for SPDIF */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10006ff6:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006ffa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006ffe:	681b      	ldr	r3, [r3, #0]
10007000:	3380      	adds	r3, #128	; 0x80
10007002:	4618      	mov	r0, r3
10007004:	f7fe fcf2 	bl	100059ec <RCCEx_PLL4_Config>
10007008:	4603      	mov	r3, r0
1000700a:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000700e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007012:	2b00      	cmp	r3, #0
10007014:	d003      	beq.n	1000701e <HAL_RCCEx_PeriphCLKConfig+0x1382>
        {
          return status;
10007016:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000701a:	f000 bcc9 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPDIF Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
1000701e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007022:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10007026:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000702a:	f043 0310 	orr.w	r3, r3, #16
1000702e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10007032:	e01e      	b.n	10007072 <HAL_RCCEx_PeriphCLKConfig+0x13d6>

      case RCC_SPDIFRXCLKSOURCE_PLL3: /* PLL3 is used as clock source for SPDIF */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10007034:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007038:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000703c:	681b      	ldr	r3, [r3, #0]
1000703e:	3344      	adds	r3, #68	; 0x44
10007040:	4618      	mov	r0, r3
10007042:	f7fe fb69 	bl	10005718 <RCCEx_PLL3_Config>
10007046:	4603      	mov	r3, r0
10007048:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000704c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007050:	2b00      	cmp	r3, #0
10007052:	d003      	beq.n	1000705c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
        {
          return status;
10007054:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007058:	f000 bcaa 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPDIF Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
1000705c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007060:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10007064:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10007068:	f043 0320 	orr.w	r3, r3, #32
1000706c:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10007070:	bf00      	nop
    }

    /* Set the source of SPDIF clock*/
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
10007072:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007076:	f8d3 3914 	ldr.w	r3, [r3, #2324]	; 0x914
1000707a:	f023 0103 	bic.w	r1, r3, #3
1000707e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007082:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007086:	681b      	ldr	r3, [r3, #0]
10007088:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
1000708c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10007090:	430b      	orrs	r3, r1
10007092:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
  }

  /*---------------------------- CEC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) ==
10007096:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000709a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000709e:	681b      	ldr	r3, [r3, #0]
100070a0:	e9d3 2300 	ldrd	r2, r3, [r3]
100070a4:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
100070a8:	66bb      	str	r3, [r7, #104]	; 0x68
100070aa:	2300      	movs	r3, #0
100070ac:	66fb      	str	r3, [r7, #108]	; 0x6c
100070ae:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
100070b2:	460b      	mov	r3, r1
100070b4:	4313      	orrs	r3, r2
100070b6:	d011      	beq.n	100070dc <HAL_RCCEx_PeriphCLKConfig+0x1440>
      RCC_PERIPHCLK_CEC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
100070b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100070bc:	f8d3 3918 	ldr.w	r3, [r3, #2328]	; 0x918
100070c0:	f023 0103 	bic.w	r1, r3, #3
100070c4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100070c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100070cc:	681b      	ldr	r3, [r3, #0]
100070ce:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
100070d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100070d6:	430b      	orrs	r3, r1
100070d8:	f8c2 3918 	str.w	r3, [r2, #2328]	; 0x918
  }

  /*---------------------------- USBPHY configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) ==
100070dc:	f507 7312 	add.w	r3, r7, #584	; 0x248
100070e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100070e4:	681b      	ldr	r3, [r3, #0]
100070e6:	e9d3 2300 	ldrd	r2, r3, [r3]
100070ea:	f402 7300 	and.w	r3, r2, #512	; 0x200
100070ee:	663b      	str	r3, [r7, #96]	; 0x60
100070f0:	2300      	movs	r3, #0
100070f2:	667b      	str	r3, [r7, #100]	; 0x64
100070f4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
100070f8:	460b      	mov	r3, r1
100070fa:	4313      	orrs	r3, r2
100070fc:	d038      	beq.n	10007170 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
      RCC_PERIPHCLK_USBPHY)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(PeriphClkInit->UsbphyClockSelection));

    if (PeriphClkInit->UsbphyClockSelection == RCC_USBPHYCLKSOURCE_PLL4)
100070fe:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007102:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007106:	681b      	ldr	r3, [r3, #0]
10007108:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1000710c:	2b01      	cmp	r3, #1
1000710e:	d11d      	bne.n	1000714c <HAL_RCCEx_PeriphCLKConfig+0x14b0>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10007110:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007114:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007118:	681b      	ldr	r3, [r3, #0]
1000711a:	3380      	adds	r3, #128	; 0x80
1000711c:	4618      	mov	r0, r3
1000711e:	f7fe fc65 	bl	100059ec <RCCEx_PLL4_Config>
10007122:	4603      	mov	r3, r0
10007124:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10007128:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000712c:	2b00      	cmp	r3, #0
1000712e:	d003      	beq.n	10007138 <HAL_RCCEx_PeriphCLKConfig+0x149c>
      {
        return status;
10007130:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007134:	f000 bc3c 	b.w	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USB PHY Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10007138:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000713c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10007140:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10007144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10007148:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_USBPHY_CONFIG(PeriphClkInit->UsbphyClockSelection);
1000714c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007150:	f8d3 391c 	ldr.w	r3, [r3, #2332]	; 0x91c
10007154:	f023 0103 	bic.w	r1, r3, #3
10007158:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000715c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007160:	681b      	ldr	r3, [r3, #0]
10007162:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
10007166:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000716a:	430b      	orrs	r3, r1
1000716c:	f8c2 391c 	str.w	r3, [r2, #2332]	; 0x91c
  }

  /*---------------------------- USBO configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBO) ==
10007170:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007174:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007178:	681b      	ldr	r3, [r3, #0]
1000717a:	e9d3 2300 	ldrd	r2, r3, [r3]
1000717e:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
10007182:	65bb      	str	r3, [r7, #88]	; 0x58
10007184:	2300      	movs	r3, #0
10007186:	65fb      	str	r3, [r7, #92]	; 0x5c
10007188:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
1000718c:	460b      	mov	r3, r1
1000718e:	4313      	orrs	r3, r2
10007190:	d037      	beq.n	10007202 <HAL_RCCEx_PeriphCLKConfig+0x1566>
      RCC_PERIPHCLK_USBO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOCLKSOURCE(PeriphClkInit->UsboClockSelection));

    if (PeriphClkInit->UsboClockSelection == RCC_USBOCLKSOURCE_PLL4)
10007192:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007196:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000719a:	681b      	ldr	r3, [r3, #0]
1000719c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
100071a0:	2b00      	cmp	r3, #0
100071a2:	d11c      	bne.n	100071de <HAL_RCCEx_PeriphCLKConfig+0x1542>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100071a4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100071a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100071ac:	681b      	ldr	r3, [r3, #0]
100071ae:	3380      	adds	r3, #128	; 0x80
100071b0:	4618      	mov	r0, r3
100071b2:	f7fe fc1b 	bl	100059ec <RCCEx_PLL4_Config>
100071b6:	4603      	mov	r3, r0
100071b8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100071bc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100071c0:	2b00      	cmp	r3, #0
100071c2:	d002      	beq.n	100071ca <HAL_RCCEx_PeriphCLKConfig+0x152e>
      {
        return status;
100071c4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100071c8:	e3f2      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USB OTG Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
100071ca:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100071ce:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100071d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100071d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100071da:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_USBO_CONFIG(PeriphClkInit->UsboClockSelection);
100071de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100071e2:	f8d3 391c 	ldr.w	r3, [r3, #2332]	; 0x91c
100071e6:	f023 0110 	bic.w	r1, r3, #16
100071ea:	f507 7312 	add.w	r3, r7, #584	; 0x248
100071ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100071f2:	681b      	ldr	r3, [r3, #0]
100071f4:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
100071f8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100071fc:	430b      	orrs	r3, r1
100071fe:	f8c2 391c 	str.w	r3, [r2, #2332]	; 0x91c
  }

  /*---------------------------- RNG1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG1) ==
10007202:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007206:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000720a:	681b      	ldr	r3, [r3, #0]
1000720c:	e9d3 2300 	ldrd	r2, r3, [r3]
10007210:	2100      	movs	r1, #0
10007212:	6539      	str	r1, [r7, #80]	; 0x50
10007214:	f003 0304 	and.w	r3, r3, #4
10007218:	657b      	str	r3, [r7, #84]	; 0x54
1000721a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
1000721e:	460b      	mov	r3, r1
10007220:	4313      	orrs	r3, r2
10007222:	d037      	beq.n	10007294 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
      RCC_PERIPHCLK_RNG1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNG1CLKSOURCE(PeriphClkInit->Rng1ClockSelection));

    if (PeriphClkInit->Rng1ClockSelection == RCC_RNG1CLKSOURCE_PLL4)
10007224:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007228:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000722c:	681b      	ldr	r3, [r3, #0]
1000722e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
10007232:	2b01      	cmp	r3, #1
10007234:	d11c      	bne.n	10007270 <HAL_RCCEx_PeriphCLKConfig+0x15d4>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10007236:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000723a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000723e:	681b      	ldr	r3, [r3, #0]
10007240:	3380      	adds	r3, #128	; 0x80
10007242:	4618      	mov	r0, r3
10007244:	f7fe fbd2 	bl	100059ec <RCCEx_PLL4_Config>
10007248:	4603      	mov	r3, r0
1000724a:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
1000724e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007252:	2b00      	cmp	r3, #0
10007254:	d002      	beq.n	1000725c <HAL_RCCEx_PeriphCLKConfig+0x15c0>
      {
        return status;
10007256:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000725a:	e3a9      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable RNG1 Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
1000725c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007260:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10007264:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10007268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000726c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of RNG1 clock*/
    __HAL_RCC_RNG1_CONFIG(PeriphClkInit->Rng1ClockSelection);
10007270:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007274:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
10007278:	f023 0103 	bic.w	r1, r3, #3
1000727c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007280:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007284:	681b      	ldr	r3, [r3, #0]
10007286:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
1000728a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000728e:	430b      	orrs	r3, r1
10007290:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
  }

  /*---------------------------- RNG2 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG2) ==
10007294:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007298:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000729c:	681b      	ldr	r3, [r3, #0]
1000729e:	e9d3 2300 	ldrd	r2, r3, [r3]
100072a2:	2100      	movs	r1, #0
100072a4:	64b9      	str	r1, [r7, #72]	; 0x48
100072a6:	f003 0308 	and.w	r3, r3, #8
100072aa:	64fb      	str	r3, [r7, #76]	; 0x4c
100072ac:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
100072b0:	460b      	mov	r3, r1
100072b2:	4313      	orrs	r3, r2
100072b4:	d037      	beq.n	10007326 <HAL_RCCEx_PeriphCLKConfig+0x168a>
      RCC_PERIPHCLK_RNG2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNG2CLKSOURCE(PeriphClkInit->Rng2ClockSelection));

    if (PeriphClkInit->Rng2ClockSelection == RCC_RNG2CLKSOURCE_PLL4)
100072b6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100072ba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100072be:	681b      	ldr	r3, [r3, #0]
100072c0:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
100072c4:	2b01      	cmp	r3, #1
100072c6:	d11c      	bne.n	10007302 <HAL_RCCEx_PeriphCLKConfig+0x1666>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100072c8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100072cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100072d0:	681b      	ldr	r3, [r3, #0]
100072d2:	3380      	adds	r3, #128	; 0x80
100072d4:	4618      	mov	r0, r3
100072d6:	f7fe fb89 	bl	100059ec <RCCEx_PLL4_Config>
100072da:	4603      	mov	r3, r0
100072dc:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100072e0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100072e4:	2b00      	cmp	r3, #0
100072e6:	d002      	beq.n	100072ee <HAL_RCCEx_PeriphCLKConfig+0x1652>
      {
        return status;
100072e8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100072ec:	e360      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable RNG2 Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
100072ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100072f2:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100072f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100072fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100072fe:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of RNG2 clock*/
    __HAL_RCC_RNG2_CONFIG(PeriphClkInit->Rng2ClockSelection);
10007302:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007306:	f8d3 3920 	ldr.w	r3, [r3, #2336]	; 0x920
1000730a:	f023 0103 	bic.w	r1, r3, #3
1000730e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007312:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007316:	681b      	ldr	r3, [r3, #0]
10007318:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
1000731c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10007320:	430b      	orrs	r3, r1
10007322:	f8c2 3920 	str.w	r3, [r2, #2336]	; 0x920
  }

  /*---------------------------- STGEN configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_STGEN) ==
10007326:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000732a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000732e:	681b      	ldr	r3, [r3, #0]
10007330:	e9d3 2300 	ldrd	r2, r3, [r3]
10007334:	2100      	movs	r1, #0
10007336:	6439      	str	r1, [r7, #64]	; 0x40
10007338:	f003 0310 	and.w	r3, r3, #16
1000733c:	647b      	str	r3, [r7, #68]	; 0x44
1000733e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
10007342:	460b      	mov	r3, r1
10007344:	4313      	orrs	r3, r2
10007346:	d011      	beq.n	1000736c <HAL_RCCEx_PeriphCLKConfig+0x16d0>
      RCC_PERIPHCLK_STGEN)
  {
    /* Check the parameters */
    assert_param(IS_RCC_STGENCLKSOURCE(PeriphClkInit->StgenClockSelection));

    __HAL_RCC_STGEN_CONFIG(PeriphClkInit->StgenClockSelection);
10007348:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000734c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
10007350:	f023 0103 	bic.w	r1, r3, #3
10007354:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007358:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000735c:	681b      	ldr	r3, [r3, #0]
1000735e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
10007362:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10007366:	430b      	orrs	r3, r1
10007368:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
  }

#if defined(DSI)
  /*---------------------------- DSI configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) ==
1000736c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007370:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007374:	681b      	ldr	r3, [r3, #0]
10007376:	e9d3 2300 	ldrd	r2, r3, [r3]
1000737a:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
1000737e:	63bb      	str	r3, [r7, #56]	; 0x38
10007380:	2300      	movs	r3, #0
10007382:	63fb      	str	r3, [r7, #60]	; 0x3c
10007384:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
10007388:	460b      	mov	r3, r1
1000738a:	4313      	orrs	r3, r2
1000738c:	d037      	beq.n	100073fe <HAL_RCCEx_PeriphCLKConfig+0x1762>
      RCC_PERIPHCLK_DSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    if (PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLL4)
1000738e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007392:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007396:	681b      	ldr	r3, [r3, #0]
10007398:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
1000739c:	2b01      	cmp	r3, #1
1000739e:	d11c      	bne.n	100073da <HAL_RCCEx_PeriphCLKConfig+0x173e>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100073a0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100073a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100073a8:	681b      	ldr	r3, [r3, #0]
100073aa:	3380      	adds	r3, #128	; 0x80
100073ac:	4618      	mov	r0, r3
100073ae:	f7fe fb1d 	bl	100059ec <RCCEx_PLL4_Config>
100073b2:	4603      	mov	r3, r0
100073b4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100073b8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100073bc:	2b00      	cmp	r3, #0
100073be:	d002      	beq.n	100073c6 <HAL_RCCEx_PeriphCLKConfig+0x172a>
      {
        return status;
100073c0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100073c4:	e2f4      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable DSI Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100073c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100073ca:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100073ce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100073d2:	f043 0310 	orr.w	r3, r3, #16
100073d6:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
100073da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100073de:	f8d3 3924 	ldr.w	r3, [r3, #2340]	; 0x924
100073e2:	f023 0101 	bic.w	r1, r3, #1
100073e6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100073ea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100073ee:	681b      	ldr	r3, [r3, #0]
100073f0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
100073f4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100073f8:	430b      	orrs	r3, r1
100073fa:	f8c2 3924 	str.w	r3, [r2, #2340]	; 0x924
  }
#endif /*DSI*/

  /*---------------------------- ADC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) ==
100073fe:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007402:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007406:	681b      	ldr	r3, [r3, #0]
10007408:	e9d3 2300 	ldrd	r2, r3, [r3]
1000740c:	f002 0308 	and.w	r3, r2, #8
10007410:	633b      	str	r3, [r7, #48]	; 0x30
10007412:	2300      	movs	r3, #0
10007414:	637b      	str	r3, [r7, #52]	; 0x34
10007416:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
1000741a:	460b      	mov	r3, r1
1000741c:	4313      	orrs	r3, r2
1000741e:	d059      	beq.n	100074d4 <HAL_RCCEx_PeriphCLKConfig+0x1838>
      RCC_PERIPHCLK_ADC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
10007420:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007424:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007428:	681b      	ldr	r3, [r3, #0]
1000742a:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
1000742e:	2b00      	cmp	r3, #0
10007430:	d002      	beq.n	10007438 <HAL_RCCEx_PeriphCLKConfig+0x179c>
10007432:	2b02      	cmp	r3, #2
10007434:	d01e      	beq.n	10007474 <HAL_RCCEx_PeriphCLKConfig+0x17d8>
10007436:	e03b      	b.n	100074b0 <HAL_RCCEx_PeriphCLKConfig+0x1814>
    {
      case RCC_ADCCLKSOURCE_PLL4: /* PLL4 is used as clock source for ADC */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10007438:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000743c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007440:	681b      	ldr	r3, [r3, #0]
10007442:	3380      	adds	r3, #128	; 0x80
10007444:	4618      	mov	r0, r3
10007446:	f7fe fad1 	bl	100059ec <RCCEx_PLL4_Config>
1000744a:	4603      	mov	r3, r0
1000744c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10007450:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007454:	2b00      	cmp	r3, #0
10007456:	d002      	beq.n	1000745e <HAL_RCCEx_PeriphCLKConfig+0x17c2>
        {
          return status;
10007458:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000745c:	e2a8      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ADC Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
1000745e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007462:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10007466:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000746a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000746e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
        break;
10007472:	e01d      	b.n	100074b0 <HAL_RCCEx_PeriphCLKConfig+0x1814>

      case RCC_ADCCLKSOURCE_PLL3: /* PLL3 is used as clock source for ADC */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10007474:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007478:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000747c:	681b      	ldr	r3, [r3, #0]
1000747e:	3344      	adds	r3, #68	; 0x44
10007480:	4618      	mov	r0, r3
10007482:	f7fe f949 	bl	10005718 <RCCEx_PLL3_Config>
10007486:	4603      	mov	r3, r0
10007488:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000748c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007490:	2b00      	cmp	r3, #0
10007492:	d002      	beq.n	1000749a <HAL_RCCEx_PeriphCLKConfig+0x17fe>
        {
          return status;
10007494:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007498:	e28a      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ADC Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
1000749a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000749e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100074a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100074a6:	f043 0320 	orr.w	r3, r3, #32
100074aa:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100074ae:	bf00      	nop
    }

    /* Set the source of ADC clock*/
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
100074b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100074b4:	f8d3 3928 	ldr.w	r3, [r3, #2344]	; 0x928
100074b8:	f023 0103 	bic.w	r1, r3, #3
100074bc:	f507 7312 	add.w	r3, r7, #584	; 0x248
100074c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100074c4:	681b      	ldr	r3, [r3, #0]
100074c6:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
100074ca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100074ce:	430b      	orrs	r3, r1
100074d0:	f8c2 3928 	str.w	r3, [r2, #2344]	; 0x928
  }

  /*---------------------------- LPTIM45 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM45) ==
100074d4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100074d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100074dc:	681b      	ldr	r3, [r3, #0]
100074de:	e9d3 2300 	ldrd	r2, r3, [r3]
100074e2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
100074e6:	62bb      	str	r3, [r7, #40]	; 0x28
100074e8:	2300      	movs	r3, #0
100074ea:	62fb      	str	r3, [r7, #44]	; 0x2c
100074ec:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
100074f0:	460b      	mov	r3, r1
100074f2:	4313      	orrs	r3, r2
100074f4:	d058      	beq.n	100075a8 <HAL_RCCEx_PeriphCLKConfig+0x190c>
      RCC_PERIPHCLK_LPTIM45)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM45CLKSOURCE(PeriphClkInit->Lptim45ClockSelection));

    switch (PeriphClkInit->Lptim45ClockSelection)
100074f6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100074fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100074fe:	681b      	ldr	r3, [r3, #0]
10007500:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10007504:	2b01      	cmp	r3, #1
10007506:	d01f      	beq.n	10007548 <HAL_RCCEx_PeriphCLKConfig+0x18ac>
10007508:	2b02      	cmp	r3, #2
1000750a:	d13b      	bne.n	10007584 <HAL_RCCEx_PeriphCLKConfig+0x18e8>
    {
      case RCC_LPTIM45CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM45 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
1000750c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007510:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007514:	681b      	ldr	r3, [r3, #0]
10007516:	3344      	adds	r3, #68	; 0x44
10007518:	4618      	mov	r0, r3
1000751a:	f7fe f8fd 	bl	10005718 <RCCEx_PLL3_Config>
1000751e:	4603      	mov	r3, r0
10007520:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10007524:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007528:	2b00      	cmp	r3, #0
1000752a:	d002      	beq.n	10007532 <HAL_RCCEx_PeriphCLKConfig+0x1896>
        {
          return status;
1000752c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007530:	e23e      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10007532:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007536:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000753a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000753e:	f043 0320 	orr.w	r3, r3, #32
10007542:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10007546:	e01d      	b.n	10007584 <HAL_RCCEx_PeriphCLKConfig+0x18e8>

      case RCC_LPTIM45CLKSOURCE_PLL4: /* PLL4 is used as clock source for LPTIM45 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10007548:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000754c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007550:	681b      	ldr	r3, [r3, #0]
10007552:	3380      	adds	r3, #128	; 0x80
10007554:	4618      	mov	r0, r3
10007556:	f7fe fa49 	bl	100059ec <RCCEx_PLL4_Config>
1000755a:	4603      	mov	r3, r0
1000755c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10007560:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007564:	2b00      	cmp	r3, #0
10007566:	d002      	beq.n	1000756e <HAL_RCCEx_PeriphCLKConfig+0x18d2>
        {
          return status;
10007568:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000756c:	e220      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
1000756e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007572:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10007576:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000757a:	f043 0310 	orr.w	r3, r3, #16
1000757e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10007582:	bf00      	nop
    }

    /* Set the source of LPTIM45 clock*/
    __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
10007584:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007588:	f8d3 392c 	ldr.w	r3, [r3, #2348]	; 0x92c
1000758c:	f023 0207 	bic.w	r2, r3, #7
10007590:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007594:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007598:	681b      	ldr	r3, [r3, #0]
1000759a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
1000759e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100075a2:	4313      	orrs	r3, r2
100075a4:	f8c1 392c 	str.w	r3, [r1, #2348]	; 0x92c
  }

  /*---------------------------- LPTIM23 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM23) ==
100075a8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100075ac:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100075b0:	681b      	ldr	r3, [r3, #0]
100075b2:	e9d3 2300 	ldrd	r2, r3, [r3]
100075b6:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
100075ba:	623b      	str	r3, [r7, #32]
100075bc:	2300      	movs	r3, #0
100075be:	627b      	str	r3, [r7, #36]	; 0x24
100075c0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
100075c4:	460b      	mov	r3, r1
100075c6:	4313      	orrs	r3, r2
100075c8:	d037      	beq.n	1000763a <HAL_RCCEx_PeriphCLKConfig+0x199e>
      RCC_PERIPHCLK_LPTIM23)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM23CLKSOURCE(PeriphClkInit->Lptim23ClockSelection));

    if (PeriphClkInit->Lptim23ClockSelection == RCC_LPTIM23CLKSOURCE_PLL4)
100075ca:	f507 7312 	add.w	r3, r7, #584	; 0x248
100075ce:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100075d2:	681b      	ldr	r3, [r3, #0]
100075d4:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
100075d8:	2b01      	cmp	r3, #1
100075da:	d11c      	bne.n	10007616 <HAL_RCCEx_PeriphCLKConfig+0x197a>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100075dc:	f507 7312 	add.w	r3, r7, #584	; 0x248
100075e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100075e4:	681b      	ldr	r3, [r3, #0]
100075e6:	3380      	adds	r3, #128	; 0x80
100075e8:	4618      	mov	r0, r3
100075ea:	f7fe f9ff 	bl	100059ec <RCCEx_PLL4_Config>
100075ee:	4603      	mov	r3, r0
100075f0:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100075f4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100075f8:	2b00      	cmp	r3, #0
100075fa:	d002      	beq.n	10007602 <HAL_RCCEx_PeriphCLKConfig+0x1966>
      {
        return status;
100075fc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007600:	e1d6      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10007602:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007606:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
1000760a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000760e:	f043 0320 	orr.w	r3, r3, #32
10007612:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of LPTIM23 clock*/
    __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
10007616:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000761a:	f8d3 3930 	ldr.w	r3, [r3, #2352]	; 0x930
1000761e:	f023 0207 	bic.w	r2, r3, #7
10007622:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007626:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000762a:	681b      	ldr	r3, [r3, #0]
1000762c:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
10007630:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10007634:	4313      	orrs	r3, r2
10007636:	f8c1 3930 	str.w	r3, [r1, #2352]	; 0x930
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) ==
1000763a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000763e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007642:	681b      	ldr	r3, [r3, #0]
10007644:	e9d3 2300 	ldrd	r2, r3, [r3]
10007648:	f002 0340 	and.w	r3, r2, #64	; 0x40
1000764c:	61bb      	str	r3, [r7, #24]
1000764e:	2300      	movs	r3, #0
10007650:	61fb      	str	r3, [r7, #28]
10007652:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
10007656:	460b      	mov	r3, r1
10007658:	4313      	orrs	r3, r2
1000765a:	d058      	beq.n	1000770e <HAL_RCCEx_PeriphCLKConfig+0x1a72>
      RCC_PERIPHCLK_LPTIM1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
1000765c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007660:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007664:	681b      	ldr	r3, [r3, #0]
10007666:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
1000766a:	2b01      	cmp	r3, #1
1000766c:	d01f      	beq.n	100076ae <HAL_RCCEx_PeriphCLKConfig+0x1a12>
1000766e:	2b02      	cmp	r3, #2
10007670:	d13b      	bne.n	100076ea <HAL_RCCEx_PeriphCLKConfig+0x1a4e>
    {
      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10007672:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007676:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000767a:	681b      	ldr	r3, [r3, #0]
1000767c:	3344      	adds	r3, #68	; 0x44
1000767e:	4618      	mov	r0, r3
10007680:	f7fe f84a 	bl	10005718 <RCCEx_PLL3_Config>
10007684:	4603      	mov	r3, r0
10007686:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000768a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000768e:	2b00      	cmp	r3, #0
10007690:	d002      	beq.n	10007698 <HAL_RCCEx_PeriphCLKConfig+0x19fc>
        {
          return status;
10007692:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10007696:	e18b      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10007698:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000769c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100076a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100076a4:	f043 0320 	orr.w	r3, r3, #32
100076a8:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100076ac:	e01d      	b.n	100076ea <HAL_RCCEx_PeriphCLKConfig+0x1a4e>

      case RCC_LPTIM1CLKSOURCE_PLL4:  /* PLL4 is used as clock source for LPTIM1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100076ae:	f507 7312 	add.w	r3, r7, #584	; 0x248
100076b2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100076b6:	681b      	ldr	r3, [r3, #0]
100076b8:	3380      	adds	r3, #128	; 0x80
100076ba:	4618      	mov	r0, r3
100076bc:	f7fe f996 	bl	100059ec <RCCEx_PLL4_Config>
100076c0:	4603      	mov	r3, r0
100076c2:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100076c6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100076ca:	2b00      	cmp	r3, #0
100076cc:	d002      	beq.n	100076d4 <HAL_RCCEx_PeriphCLKConfig+0x1a38>
        {
          return status;
100076ce:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100076d2:	e16d      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100076d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100076d8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100076dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100076e0:	f043 0310 	orr.w	r3, r3, #16
100076e4:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100076e8:	bf00      	nop
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
100076ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100076ee:	f8d3 3934 	ldr.w	r3, [r3, #2356]	; 0x934
100076f2:	f023 0207 	bic.w	r2, r3, #7
100076f6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100076fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100076fe:	681b      	ldr	r3, [r3, #0]
10007700:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
10007704:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10007708:	4313      	orrs	r3, r2
1000770a:	f8c1 3934 	str.w	r3, [r1, #2356]	; 0x934
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) ==
1000770e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007712:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007716:	681b      	ldr	r3, [r3, #0]
10007718:	e9d3 2300 	ldrd	r2, r3, [r3]
1000771c:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
10007720:	613b      	str	r3, [r7, #16]
10007722:	2300      	movs	r3, #0
10007724:	617b      	str	r3, [r7, #20]
10007726:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
1000772a:	460b      	mov	r3, r1
1000772c:	4313      	orrs	r3, r2
1000772e:	f000 80c6 	beq.w	100078be <HAL_RCCEx_PeriphCLKConfig+0x1c22>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
10007732:	4ba2      	ldr	r3, [pc, #648]	; (100079bc <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10007734:	681b      	ldr	r3, [r3, #0]
10007736:	4aa1      	ldr	r2, [pc, #644]	; (100079bc <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10007738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
1000773c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
1000773e:	f7fa f90d 	bl	1000195c <HAL_GetTick>
10007742:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234

    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10007746:	e00a      	b.n	1000775e <HAL_RCCEx_PeriphCLKConfig+0x1ac2>
    {
      if ((HAL_GetTick() - tickstart) > DBP_TIMEOUT_VALUE)
10007748:	f7fa f908 	bl	1000195c <HAL_GetTick>
1000774c:	4602      	mov	r2, r0
1000774e:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
10007752:	1ad3      	subs	r3, r2, r3
10007754:	2b64      	cmp	r3, #100	; 0x64
10007756:	d902      	bls.n	1000775e <HAL_RCCEx_PeriphCLKConfig+0x1ac2>
      {
        ret = HAL_TIMEOUT;
10007758:	2303      	movs	r3, #3
1000775a:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
1000775e:	4b97      	ldr	r3, [pc, #604]	; (100079bc <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10007760:	681b      	ldr	r3, [r3, #0]
10007762:	f403 7380 	and.w	r3, r3, #256	; 0x100
10007766:	2b00      	cmp	r3, #0
10007768:	d0ee      	beq.n	10007748 <HAL_RCCEx_PeriphCLKConfig+0x1aac>
      }
    }

    if (ret == HAL_OK)
1000776a:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
1000776e:	2b00      	cmp	r3, #0
10007770:	f040 80a2 	bne.w	100078b8 <HAL_RCCEx_PeriphCLKConfig+0x1c1c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSRC) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSRC))
10007774:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007778:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
1000777c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007780:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007784:	681b      	ldr	r3, [r3, #0]
10007786:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
1000778a:	4053      	eors	r3, r2
1000778c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
10007790:	2b00      	cmp	r3, #0
10007792:	f000 8086 	beq.w	100078a2 <HAL_RCCEx_PeriphCLKConfig+0x1c06>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSRC));
10007796:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000779a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
1000779e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
100077a2:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
100077a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100077aa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100077ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100077b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
100077b6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
        __HAL_RCC_BACKUPRESET_RELEASE();
100077ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100077be:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100077c2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100077c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
100077ca:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

        /* Set the LSEDrive value */
        __HAL_RCC_LSEDRIVE_CONFIG(tmpreg & RCC_BDCR_LSEDRV);
100077ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100077d2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100077d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
100077da:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
100077de:	f003 0330 	and.w	r3, r3, #48	; 0x30
100077e2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100077e6:	4313      	orrs	r3, r2
100077e8:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140

        /* RCC_BDCR_LSEON can be enabled for RTC or another IP, re-enable it */
        RCC_OscInitTypeDef RCC_OscInitStructure;
        /* Configure LSE Oscillator*/
        RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_LSE;
100077ec:	f507 7312 	add.w	r3, r7, #584	; 0x248
100077f0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
100077f4:	2204      	movs	r2, #4
100077f6:	601a      	str	r2, [r3, #0]
        RCC_OscInitStructure.LSEState = (tmpreg & LSE_MASK);
100077f8:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
100077fc:	f003 020b 	and.w	r2, r3, #11
10007800:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007804:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10007808:	609a      	str	r2, [r3, #8]

        RCC_OscInitStructure.PLL.PLLState = RCC_PLL_NONE;
1000780a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000780e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10007812:	2200      	movs	r2, #0
10007814:	625a      	str	r2, [r3, #36]	; 0x24
        RCC_OscInitStructure.PLL2.PLLState = RCC_PLL_NONE;
10007816:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000781a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
1000781e:	2200      	movs	r2, #0
10007820:	661a      	str	r2, [r3, #96]	; 0x60
        RCC_OscInitStructure.PLL3.PLLState = RCC_PLL_NONE;
10007822:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007826:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
1000782a:	2200      	movs	r2, #0
1000782c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        RCC_OscInitStructure.PLL4.PLLState = RCC_PLL_NONE;
10007830:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007834:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10007838:	2200      	movs	r2, #0
1000783a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
        ret = HAL_RCC_OscConfig(&RCC_OscInitStructure);
1000783e:	f507 7390 	add.w	r3, r7, #288	; 0x120
10007842:	4618      	mov	r0, r3
10007844:	f7fc f90e 	bl	10003a64 <HAL_RCC_OscConfig>
10007848:	4603      	mov	r3, r0
1000784a:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
        if (ret != HAL_OK)
1000784e:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
10007852:	2b00      	cmp	r3, #0
10007854:	d002      	beq.n	1000785c <HAL_RCCEx_PeriphCLKConfig+0x1bc0>
        {
          return ret;
10007856:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
1000785a:	e0a9      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }

        /* Write the RTCSRC */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
1000785c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007860:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10007864:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
10007868:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000786c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10007870:	681b      	ldr	r3, [r3, #0]
10007872:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
10007876:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000787a:	4313      	orrs	r3, r2
1000787c:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140

        /* Fill up Reserved register mask for BDCR
         * All already filled up or what shouldn't be modified must be put on the mask */
        RESERVED_BDCR_MASK = ~(RCC_BDCR_VSWRST | RCC_BDCR_RTCCKEN | RCC_BDCR_RTCSRC |
10007880:	4b4f      	ldr	r3, [pc, #316]	; (100079c0 <HAL_RCCEx_PeriphCLKConfig+0x1d24>)
10007882:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
                               RCC_BDCR_LSECSSD | RCC_BDCR_LSEDRV | RCC_BDCR_DIGBYP |
                               RCC_BDCR_LSERDY | RCC_BDCR_LSEBYP | RCC_BDCR_LSEON);

        /* Restore the BDCR context: RESERVED registers plus RCC_BDCR_LSECSSON */
        WRITE_REG(RCC->BDCR, (READ_REG(RCC->BDCR) | (tmpreg & RESERVED_BDCR_MASK)));
10007886:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000788a:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
1000788e:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
10007892:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
10007896:	400b      	ands	r3, r1
10007898:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000789c:	4313      	orrs	r3, r2
1000789e:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140

      }/* End RTCSRC changed */

      /*Enable RTC clock   */
      __HAL_RCC_RTC_ENABLE();
100078a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100078a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100078aa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100078ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
100078b2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
100078b6:	e002      	b.n	100078be <HAL_RCCEx_PeriphCLKConfig+0x1c22>
    }
    else
    {
      // Enable write access to Backup domain failed
      /* return the error */
      return ret;
100078b8:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
100078bc:	e078      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    }
  }

  /*---------------------------- TIMG1 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMG1) ==
100078be:	f507 7312 	add.w	r3, r7, #584	; 0x248
100078c2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100078c6:	681b      	ldr	r3, [r3, #0]
100078c8:	e9d3 2300 	ldrd	r2, r3, [r3]
100078cc:	f402 6380 	and.w	r3, r2, #1024	; 0x400
100078d0:	60bb      	str	r3, [r7, #8]
100078d2:	2300      	movs	r3, #0
100078d4:	60fb      	str	r3, [r7, #12]
100078d6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
100078da:	460b      	mov	r3, r1
100078dc:	4313      	orrs	r3, r2
100078de:	d02a      	beq.n	10007936 <HAL_RCCEx_PeriphCLKConfig+0x1c9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMG1PRES(PeriphClkInit->TIMG1PresSelection));

    /* Set TIMG1 division factor */
    __HAL_RCC_TIMG1PRES(PeriphClkInit->TIMG1PresSelection);
100078e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100078e4:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
100078e8:	f023 0201 	bic.w	r2, r3, #1
100078ec:	f507 7312 	add.w	r3, r7, #584	; 0x248
100078f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100078f4:	681b      	ldr	r3, [r3, #0]
100078f6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
100078fa:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100078fe:	4313      	orrs	r3, r2
10007900:	f8c1 3828 	str.w	r3, [r1, #2088]	; 0x828

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10007904:	f7fa f82a 	bl	1000195c <HAL_GetTick>
10007908:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234

    /* Wait till TIMG1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG1PRERDY) == RESET)
1000790c:	e00a      	b.n	10007924 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
1000790e:	f7fa f825 	bl	1000195c <HAL_GetTick>
10007912:	4602      	mov	r2, r0
10007914:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
10007918:	1ad3      	subs	r3, r2, r3
1000791a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1000791e:	d901      	bls.n	10007924 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
      {
        return HAL_TIMEOUT;
10007920:	2303      	movs	r3, #3
10007922:	e045      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG1PRERDY) == RESET)
10007924:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007928:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
1000792c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10007930:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10007934:	d1eb      	bne.n	1000790e <HAL_RCCEx_PeriphCLKConfig+0x1c72>
      }
    }
  }

  /*---------------------------- TIMG2 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMG2) ==
10007936:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000793a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000793e:	681b      	ldr	r3, [r3, #0]
10007940:	e9d3 2300 	ldrd	r2, r3, [r3]
10007944:	f402 6300 	and.w	r3, r2, #2048	; 0x800
10007948:	603b      	str	r3, [r7, #0]
1000794a:	2300      	movs	r3, #0
1000794c:	607b      	str	r3, [r7, #4]
1000794e:	e9d7 1200 	ldrd	r1, r2, [r7]
10007952:	460b      	mov	r3, r1
10007954:	4313      	orrs	r3, r2
10007956:	d02a      	beq.n	100079ae <HAL_RCCEx_PeriphCLKConfig+0x1d12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMG2PRES(PeriphClkInit->TIMG2PresSelection));

    /* Set TIMG1 division factor */
    __HAL_RCC_TIMG2PRES(PeriphClkInit->TIMG2PresSelection);
10007958:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000795c:	f8d3 382c 	ldr.w	r3, [r3, #2092]	; 0x82c
10007960:	f023 0201 	bic.w	r2, r3, #1
10007964:	f507 7312 	add.w	r3, r7, #584	; 0x248
10007968:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000796c:	681b      	ldr	r3, [r3, #0]
1000796e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
10007972:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10007976:	4313      	orrs	r3, r2
10007978:	f8c1 382c 	str.w	r3, [r1, #2092]	; 0x82c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
1000797c:	f7f9 ffee 	bl	1000195c <HAL_GetTick>
10007980:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234

    /* Wait till TIMG1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG2PRERDY) == RESET)
10007984:	e00a      	b.n	1000799c <HAL_RCCEx_PeriphCLKConfig+0x1d00>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10007986:	f7f9 ffe9 	bl	1000195c <HAL_GetTick>
1000798a:	4602      	mov	r2, r0
1000798c:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
10007990:	1ad3      	subs	r3, r2, r3
10007992:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10007996:	d901      	bls.n	1000799c <HAL_RCCEx_PeriphCLKConfig+0x1d00>
      {
        return HAL_TIMEOUT;
10007998:	2303      	movs	r3, #3
1000799a:	e009      	b.n	100079b0 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG2PRERDY) == RESET)
1000799c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100079a0:	f8d3 382c 	ldr.w	r3, [r3, #2092]	; 0x82c
100079a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100079a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100079ac:	d1eb      	bne.n	10007986 <HAL_RCCEx_PeriphCLKConfig+0x1cea>
      }
    }
  }

  return HAL_OK;
100079ae:	2300      	movs	r3, #0
}
100079b0:	4618      	mov	r0, r3
100079b2:	f507 7712 	add.w	r7, r7, #584	; 0x248
100079b6:	46bd      	mov	sp, r7
100079b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
100079bc:	50001000 	.word	0x50001000
100079c0:	7fecfdc0 	.word	0x7fecfdc0

100079c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *          @ref RCCEx_Periph_Clock_Selection
  *          @ref RCCEx_Periph_One_Clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
100079c4:	b590      	push	{r4, r7, lr}
100079c6:	b08f      	sub	sp, #60	; 0x3c
100079c8:	af00      	add	r7, sp, #0
100079ca:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0, clksource = 0;
100079ce:	2100      	movs	r1, #0
100079d0:	6379      	str	r1, [r7, #52]	; 0x34
100079d2:	2100      	movs	r1, #0
100079d4:	6339      	str	r1, [r7, #48]	; 0x30
  PLL4_ClocksTypeDef pll4_clocks;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk) || IS_RCC_PERIPHONECLOCK(PeriphClk));

  switch (PeriphClk)
100079d6:	e9d7 0100 	ldrd	r0, r1, [r7]
100079da:	f5a1 4480 	sub.w	r4, r1, #16384	; 0x4000
100079de:	ea50 0104 	orrs.w	r1, r0, r4
100079e2:	f000 82cb 	beq.w	10007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
100079e6:	e9d7 0100 	ldrd	r0, r1, [r7]
100079ea:	2801      	cmp	r0, #1
100079ec:	f571 4180 	sbcs.w	r1, r1, #16384	; 0x4000
100079f0:	f081 82af 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
100079f4:	e9d7 0100 	ldrd	r0, r1, [r7]
100079f8:	f5a1 5400 	sub.w	r4, r1, #8192	; 0x2000
100079fc:	ea50 0104 	orrs.w	r1, r0, r4
10007a00:	f001 80f1 	beq.w	10008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
10007a04:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a08:	2801      	cmp	r0, #1
10007a0a:	f571 5100 	sbcs.w	r1, r1, #8192	; 0x2000
10007a0e:	f081 82a0 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007a12:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a16:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
10007a1a:	ea50 0104 	orrs.w	r1, r0, r4
10007a1e:	f000 8738 	beq.w	10008892 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
10007a22:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a26:	2801      	cmp	r0, #1
10007a28:	f571 5180 	sbcs.w	r1, r1, #4096	; 0x1000
10007a2c:	f081 8291 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007a30:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a34:	f5a1 6400 	sub.w	r4, r1, #2048	; 0x800
10007a38:	ea50 0104 	orrs.w	r1, r0, r4
10007a3c:	f000 872d 	beq.w	1000889a <HAL_RCCEx_GetPeriphCLKFreq+0xed6>
10007a40:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a44:	2801      	cmp	r0, #1
10007a46:	f571 6100 	sbcs.w	r1, r1, #2048	; 0x800
10007a4a:	f081 8282 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007a4e:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a52:	f5a1 6480 	sub.w	r4, r1, #1024	; 0x400
10007a56:	ea50 0104 	orrs.w	r1, r0, r4
10007a5a:	f000 875e 	beq.w	1000891a <HAL_RCCEx_GetPeriphCLKFreq+0xf56>
10007a5e:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a62:	2801      	cmp	r0, #1
10007a64:	f571 6180 	sbcs.w	r1, r1, #1024	; 0x400
10007a68:	f081 8273 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007a6c:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a70:	f5a1 7400 	sub.w	r4, r1, #512	; 0x200
10007a74:	ea50 0104 	orrs.w	r1, r0, r4
10007a78:	f000 86bf 	beq.w	100087fa <HAL_RCCEx_GetPeriphCLKFreq+0xe36>
10007a7c:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a80:	2801      	cmp	r0, #1
10007a82:	f571 7100 	sbcs.w	r1, r1, #512	; 0x200
10007a86:	f081 8264 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007a8a:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a8e:	f5a1 7480 	sub.w	r4, r1, #256	; 0x100
10007a92:	ea50 0104 	orrs.w	r1, r0, r4
10007a96:	f000 845c 	beq.w	10008352 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
10007a9a:	e9d7 0100 	ldrd	r0, r1, [r7]
10007a9e:	2801      	cmp	r0, #1
10007aa0:	f571 7180 	sbcs.w	r1, r1, #256	; 0x100
10007aa4:	f081 8255 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007aa8:	e9d7 0100 	ldrd	r0, r1, [r7]
10007aac:	f1a1 0480 	sub.w	r4, r1, #128	; 0x80
10007ab0:	ea50 0104 	orrs.w	r1, r0, r4
10007ab4:	f000 86bf 	beq.w	10008836 <HAL_RCCEx_GetPeriphCLKFreq+0xe72>
10007ab8:	e9d7 0100 	ldrd	r0, r1, [r7]
10007abc:	2801      	cmp	r0, #1
10007abe:	f171 0180 	sbcs.w	r1, r1, #128	; 0x80
10007ac2:	f081 8246 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007ac6:	e9d7 0100 	ldrd	r0, r1, [r7]
10007aca:	f1a1 0440 	sub.w	r4, r1, #64	; 0x40
10007ace:	ea50 0104 	orrs.w	r1, r0, r4
10007ad2:	f000 824e 	beq.w	10007f72 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
10007ad6:	e9d7 0100 	ldrd	r0, r1, [r7]
10007ada:	2801      	cmp	r0, #1
10007adc:	f171 0140 	sbcs.w	r1, r1, #64	; 0x40
10007ae0:	f081 8237 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007ae4:	e9d7 0100 	ldrd	r0, r1, [r7]
10007ae8:	f1a1 0420 	sub.w	r4, r1, #32
10007aec:	ea50 0104 	orrs.w	r1, r0, r4
10007af0:	f000 8722 	beq.w	10008938 <HAL_RCCEx_GetPeriphCLKFreq+0xf74>
10007af4:	e9d7 0100 	ldrd	r0, r1, [r7]
10007af8:	2801      	cmp	r0, #1
10007afa:	f171 0120 	sbcs.w	r1, r1, #32
10007afe:	f081 8228 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007b02:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b06:	f1a1 0410 	sub.w	r4, r1, #16
10007b0a:	ea50 0104 	orrs.w	r1, r0, r4
10007b0e:	f000 87c9 	beq.w	10008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x10e0>
10007b12:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b16:	2801      	cmp	r0, #1
10007b18:	f171 0110 	sbcs.w	r1, r1, #16
10007b1c:	f081 8219 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007b20:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b24:	f1a1 0408 	sub.w	r4, r1, #8
10007b28:	ea50 0104 	orrs.w	r1, r0, r4
10007b2c:	f001 80e8 	beq.w	10008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
10007b30:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b34:	2801      	cmp	r0, #1
10007b36:	f171 0108 	sbcs.w	r1, r1, #8
10007b3a:	f081 820a 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007b3e:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b42:	1f0c      	subs	r4, r1, #4
10007b44:	ea50 0104 	orrs.w	r1, r0, r4
10007b48:	f001 8104 	beq.w	10008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x1390>
10007b4c:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b50:	2801      	cmp	r0, #1
10007b52:	f171 0104 	sbcs.w	r1, r1, #4
10007b56:	f081 81fc 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007b5a:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b5e:	1e8c      	subs	r4, r1, #2
10007b60:	ea50 0104 	orrs.w	r1, r0, r4
10007b64:	f000 87ee 	beq.w	10008b44 <HAL_RCCEx_GetPeriphCLKFreq+0x1180>
10007b68:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b6c:	2801      	cmp	r0, #1
10007b6e:	f171 0102 	sbcs.w	r1, r1, #2
10007b72:	f081 81ee 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007b76:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b7a:	1e4c      	subs	r4, r1, #1
10007b7c:	ea50 0104 	orrs.w	r1, r0, r4
10007b80:	f001 8053 	beq.w	10008c2a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
10007b84:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b88:	2801      	cmp	r0, #1
10007b8a:	f171 0101 	sbcs.w	r1, r1, #1
10007b8e:	f081 81e0 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007b92:	e9d7 0100 	ldrd	r0, r1, [r7]
10007b96:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
10007b9a:	4321      	orrs	r1, r4
10007b9c:	f001 8104 	beq.w	10008da8 <HAL_RCCEx_GetPeriphCLKFreq+0x13e4>
10007ba0:	e9d7 0100 	ldrd	r0, r1, [r7]
10007ba4:	4cbd      	ldr	r4, [pc, #756]	; (10007e9c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>)
10007ba6:	42a0      	cmp	r0, r4
10007ba8:	f171 0100 	sbcs.w	r1, r1, #0
10007bac:	f081 81d1 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007bb0:	e9d7 0100 	ldrd	r0, r1, [r7]
10007bb4:	f100 4440 	add.w	r4, r0, #3221225472	; 0xc0000000
10007bb8:	4321      	orrs	r1, r4
10007bba:	f000 85e3 	beq.w	10008784 <HAL_RCCEx_GetPeriphCLKFreq+0xdc0>
10007bbe:	e9d7 0100 	ldrd	r0, r1, [r7]
10007bc2:	4cb7      	ldr	r4, [pc, #732]	; (10007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
10007bc4:	42a0      	cmp	r0, r4
10007bc6:	f171 0100 	sbcs.w	r1, r1, #0
10007bca:	f081 81c2 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007bce:	e9d7 0100 	ldrd	r0, r1, [r7]
10007bd2:	f100 4460 	add.w	r4, r0, #3758096384	; 0xe0000000
10007bd6:	4321      	orrs	r1, r4
10007bd8:	f000 86e1 	beq.w	1000899e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
10007bdc:	e9d7 0100 	ldrd	r0, r1, [r7]
10007be0:	4cb0      	ldr	r4, [pc, #704]	; (10007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
10007be2:	42a0      	cmp	r0, r4
10007be4:	f171 0100 	sbcs.w	r1, r1, #0
10007be8:	f081 81b3 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007bec:	e9d7 0100 	ldrd	r0, r1, [r7]
10007bf0:	f100 4470 	add.w	r4, r0, #4026531840	; 0xf0000000
10007bf4:	4321      	orrs	r1, r4
10007bf6:	f000 84db 	beq.w	100085b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbec>
10007bfa:	e9d7 0100 	ldrd	r0, r1, [r7]
10007bfe:	4caa      	ldr	r4, [pc, #680]	; (10007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
10007c00:	42a0      	cmp	r0, r4
10007c02:	f171 0100 	sbcs.w	r1, r1, #0
10007c06:	f081 81a4 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007c0a:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c0e:	f100 4478 	add.w	r4, r0, #4160749568	; 0xf8000000
10007c12:	4321      	orrs	r1, r4
10007c14:	f000 82b0 	beq.w	10008178 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
10007c18:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c1c:	4ca3      	ldr	r4, [pc, #652]	; (10007eac <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
10007c1e:	42a0      	cmp	r0, r4
10007c20:	f171 0100 	sbcs.w	r1, r1, #0
10007c24:	f081 8195 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007c28:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c2c:	f100 447c 	add.w	r4, r0, #4227858432	; 0xfc000000
10007c30:	4321      	orrs	r1, r4
10007c32:	f000 8481 	beq.w	10008538 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
10007c36:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c3a:	4c9d      	ldr	r4, [pc, #628]	; (10007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
10007c3c:	42a0      	cmp	r0, r4
10007c3e:	f171 0100 	sbcs.w	r1, r1, #0
10007c42:	f081 8186 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007c46:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c4a:	f100 447e 	add.w	r4, r0, #4261412864	; 0xfe000000
10007c4e:	4321      	orrs	r1, r4
10007c50:	f000 8384 	beq.w	1000835c <HAL_RCCEx_GetPeriphCLKFreq+0x998>
10007c54:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c58:	4c96      	ldr	r4, [pc, #600]	; (10007eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
10007c5a:	42a0      	cmp	r0, r4
10007c5c:	f171 0100 	sbcs.w	r1, r1, #0
10007c60:	f081 8177 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007c64:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c68:	f100 447f 	add.w	r4, r0, #4278190080	; 0xff000000
10007c6c:	4321      	orrs	r1, r4
10007c6e:	f000 8250 	beq.w	10008112 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
10007c72:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c76:	4c90      	ldr	r4, [pc, #576]	; (10007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
10007c78:	42a0      	cmp	r0, r4
10007c7a:	f171 0100 	sbcs.w	r1, r1, #0
10007c7e:	f081 8168 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007c82:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c86:	f5a0 0480 	sub.w	r4, r0, #4194304	; 0x400000
10007c8a:	4321      	orrs	r1, r4
10007c8c:	f000 85b9 	beq.w	10008802 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
10007c90:	e9d7 0100 	ldrd	r0, r1, [r7]
10007c94:	4c89      	ldr	r4, [pc, #548]	; (10007ebc <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
10007c96:	42a0      	cmp	r0, r4
10007c98:	f171 0100 	sbcs.w	r1, r1, #0
10007c9c:	f081 8159 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007ca0:	e9d7 0100 	ldrd	r0, r1, [r7]
10007ca4:	f5a0 1400 	sub.w	r4, r0, #2097152	; 0x200000
10007ca8:	4321      	orrs	r1, r4
10007caa:	f000 871a 	beq.w	10008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x111e>
10007cae:	e9d7 0100 	ldrd	r0, r1, [r7]
10007cb2:	4c83      	ldr	r4, [pc, #524]	; (10007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
10007cb4:	42a0      	cmp	r0, r4
10007cb6:	f171 0100 	sbcs.w	r1, r1, #0
10007cba:	f081 814a 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007cbe:	e9d7 0100 	ldrd	r0, r1, [r7]
10007cc2:	f5a0 1480 	sub.w	r4, r0, #1048576	; 0x100000
10007cc6:	4321      	orrs	r1, r4
10007cc8:	f000 875e 	beq.w	10008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
10007ccc:	e9d7 0100 	ldrd	r0, r1, [r7]
10007cd0:	4c7c      	ldr	r4, [pc, #496]	; (10007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
10007cd2:	42a0      	cmp	r0, r4
10007cd4:	f171 0100 	sbcs.w	r1, r1, #0
10007cd8:	f081 813b 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007cdc:	e9d7 0100 	ldrd	r0, r1, [r7]
10007ce0:	f5a0 2400 	sub.w	r4, r0, #524288	; 0x80000
10007ce4:	4321      	orrs	r1, r4
10007ce6:	f000 8786 	beq.w	10008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1232>
10007cea:	e9d7 0100 	ldrd	r0, r1, [r7]
10007cee:	4c76      	ldr	r4, [pc, #472]	; (10007ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
10007cf0:	42a0      	cmp	r0, r4
10007cf2:	f171 0100 	sbcs.w	r1, r1, #0
10007cf6:	f081 812c 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007cfa:	e9d7 0100 	ldrd	r0, r1, [r7]
10007cfe:	f5a0 2480 	sub.w	r4, r0, #262144	; 0x40000
10007d02:	4321      	orrs	r1, r4
10007d04:	f000 83dd 	beq.w	100084c2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
10007d08:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d0c:	4c6f      	ldr	r4, [pc, #444]	; (10007ecc <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
10007d0e:	42a0      	cmp	r0, r4
10007d10:	f171 0100 	sbcs.w	r1, r1, #0
10007d14:	f081 811d 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007d18:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d1c:	f5a0 3400 	sub.w	r4, r0, #131072	; 0x20000
10007d20:	4321      	orrs	r1, r4
10007d22:	f000 84f2 	beq.w	1000870a <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
10007d26:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d2a:	4c69      	ldr	r4, [pc, #420]	; (10007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
10007d2c:	42a0      	cmp	r0, r4
10007d2e:	f171 0100 	sbcs.w	r1, r1, #0
10007d32:	f081 810e 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007d36:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d3a:	f5a0 3480 	sub.w	r4, r0, #65536	; 0x10000
10007d3e:	4321      	orrs	r1, r4
10007d40:	f000 84af 	beq.w	100086a2 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
10007d44:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d48:	f1b0 1f01 	cmp.w	r0, #65537	; 0x10001
10007d4c:	f171 0100 	sbcs.w	r1, r1, #0
10007d50:	f081 80ff 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007d54:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d58:	f5a0 4400 	sub.w	r4, r0, #32768	; 0x8000
10007d5c:	4321      	orrs	r1, r4
10007d5e:	f000 82b8 	beq.w	100082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x90e>
10007d62:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d66:	f248 0401 	movw	r4, #32769	; 0x8001
10007d6a:	42a0      	cmp	r0, r4
10007d6c:	f171 0100 	sbcs.w	r1, r1, #0
10007d70:	f081 80ef 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007d74:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d78:	f5a0 4480 	sub.w	r4, r0, #16384	; 0x4000
10007d7c:	4321      	orrs	r1, r4
10007d7e:	f000 8458 	beq.w	10008632 <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
10007d82:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d86:	f244 0401 	movw	r4, #16385	; 0x4001
10007d8a:	42a0      	cmp	r0, r4
10007d8c:	f171 0100 	sbcs.w	r1, r1, #0
10007d90:	f081 80df 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007d94:	e9d7 0100 	ldrd	r0, r1, [r7]
10007d98:	f5a0 5400 	sub.w	r4, r0, #8192	; 0x2000
10007d9c:	4321      	orrs	r1, r4
10007d9e:	f000 80f2 	beq.w	10007f86 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
10007da2:	e9d7 0100 	ldrd	r0, r1, [r7]
10007da6:	f242 0401 	movw	r4, #8193	; 0x2001
10007daa:	42a0      	cmp	r0, r4
10007dac:	f171 0100 	sbcs.w	r1, r1, #0
10007db0:	f081 80cf 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007db4:	e9d7 0100 	ldrd	r0, r1, [r7]
10007db8:	f5a0 5480 	sub.w	r4, r0, #4096	; 0x1000
10007dbc:	4321      	orrs	r1, r4
10007dbe:	f000 8574 	beq.w	100088aa <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
10007dc2:	e9d7 0100 	ldrd	r0, r1, [r7]
10007dc6:	f241 0401 	movw	r4, #4097	; 0x1001
10007dca:	42a0      	cmp	r0, r4
10007dcc:	f171 0100 	sbcs.w	r1, r1, #0
10007dd0:	f081 80bf 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007dd4:	e9d7 0100 	ldrd	r0, r1, [r7]
10007dd8:	f5a0 6400 	sub.w	r4, r0, #2048	; 0x800
10007ddc:	4321      	orrs	r1, r4
10007dde:	f001 8063 	beq.w	10008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x14e4>
10007de2:	e9d7 0100 	ldrd	r0, r1, [r7]
10007de6:	f640 0401 	movw	r4, #2049	; 0x801
10007dea:	42a0      	cmp	r0, r4
10007dec:	f171 0100 	sbcs.w	r1, r1, #0
10007df0:	f081 80af 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007df4:	e9d7 0100 	ldrd	r0, r1, [r7]
10007df8:	f5a0 6480 	sub.w	r4, r0, #1024	; 0x400
10007dfc:	4321      	orrs	r1, r4
10007dfe:	f001 800b 	beq.w	10008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1454>
10007e02:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e06:	f240 4401 	movw	r4, #1025	; 0x401
10007e0a:	42a0      	cmp	r0, r4
10007e0c:	f171 0100 	sbcs.w	r1, r1, #0
10007e10:	f081 809f 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007e14:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e18:	f5a0 7400 	sub.w	r4, r0, #512	; 0x200
10007e1c:	4321      	orrs	r1, r4
10007e1e:	f000 8512 	beq.w	10008846 <HAL_RCCEx_GetPeriphCLKFreq+0xe82>
10007e22:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e26:	f240 2401 	movw	r4, #513	; 0x201
10007e2a:	42a0      	cmp	r0, r4
10007e2c:	f171 0100 	sbcs.w	r1, r1, #0
10007e30:	f081 808f 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007e34:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e38:	f5a0 7480 	sub.w	r4, r0, #256	; 0x100
10007e3c:	4321      	orrs	r1, r4
10007e3e:	f000 82ff 	beq.w	10008440 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
10007e42:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e46:	f240 1401 	movw	r4, #257	; 0x101
10007e4a:	42a0      	cmp	r0, r4
10007e4c:	f171 0100 	sbcs.w	r1, r1, #0
10007e50:	f081 807f 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007e54:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e58:	f1a0 0480 	sub.w	r4, r0, #128	; 0x80
10007e5c:	4321      	orrs	r1, r4
10007e5e:	f000 82b3 	beq.w	100083c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
10007e62:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e66:	2881      	cmp	r0, #129	; 0x81
10007e68:	f171 0100 	sbcs.w	r1, r1, #0
10007e6c:	f081 8071 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007e70:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e74:	2821      	cmp	r0, #33	; 0x21
10007e76:	f171 0100 	sbcs.w	r1, r1, #0
10007e7a:	d271      	bcs.n	10007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
10007e7c:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e80:	4301      	orrs	r1, r0
10007e82:	f001 8066 	beq.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007e86:	e9d7 0100 	ldrd	r0, r1, [r7]
10007e8a:	1e42      	subs	r2, r0, #1
10007e8c:	f141 33ff 	adc.w	r3, r1, #4294967295
10007e90:	2a20      	cmp	r2, #32
10007e92:	f173 0100 	sbcs.w	r1, r3, #0
10007e96:	f081 805c 	bcs.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007e9a:	e01b      	b.n	10007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
10007e9c:	80000001 	.word	0x80000001
10007ea0:	40000001 	.word	0x40000001
10007ea4:	20000001 	.word	0x20000001
10007ea8:	10000001 	.word	0x10000001
10007eac:	08000001 	.word	0x08000001
10007eb0:	04000001 	.word	0x04000001
10007eb4:	02000001 	.word	0x02000001
10007eb8:	01000001 	.word	0x01000001
10007ebc:	00400001 	.word	0x00400001
10007ec0:	00200001 	.word	0x00200001
10007ec4:	00100001 	.word	0x00100001
10007ec8:	00080001 	.word	0x00080001
10007ecc:	00040001 	.word	0x00040001
10007ed0:	00020001 	.word	0x00020001
10007ed4:	2a1f      	cmp	r2, #31
10007ed6:	f201 803c 	bhi.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10007eda:	a101      	add	r1, pc, #4	; (adr r1, 10007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
10007edc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
10007ee0:	10008a21 	.word	0x10008a21
10007ee4:	100081f1 	.word	0x100081f1
10007ee8:	10008f53 	.word	0x10008f53
10007eec:	10008263 	.word	0x10008263
10007ef0:	10008f53 	.word	0x10008f53
10007ef4:	10008f53 	.word	0x10008f53
10007ef8:	10008f53 	.word	0x10008f53
10007efc:	10008ca9 	.word	0x10008ca9
10007f00:	10008f53 	.word	0x10008f53
10007f04:	10008f53 	.word	0x10008f53
10007f08:	10008f53 	.word	0x10008f53
10007f0c:	10008f53 	.word	0x10008f53
10007f10:	10008f53 	.word	0x10008f53
10007f14:	10008f53 	.word	0x10008f53
10007f18:	10008f53 	.word	0x10008f53
10007f1c:	10007fd1 	.word	0x10007fd1
10007f20:	10008f53 	.word	0x10008f53
10007f24:	10008f53 	.word	0x10008f53
10007f28:	10008f53 	.word	0x10008f53
10007f2c:	10008f53 	.word	0x10008f53
10007f30:	10008f53 	.word	0x10008f53
10007f34:	10008f53 	.word	0x10008f53
10007f38:	10008f53 	.word	0x10008f53
10007f3c:	10008f53 	.word	0x10008f53
10007f40:	10008f53 	.word	0x10008f53
10007f44:	10008f53 	.word	0x10008f53
10007f48:	10008f53 	.word	0x10008f53
10007f4c:	10008f53 	.word	0x10008f53
10007f50:	10008f53 	.word	0x10008f53
10007f54:	10008f53 	.word	0x10008f53
10007f58:	10008f53 	.word	0x10008f53
10007f5c:	10008033 	.word	0x10008033
10007f60:	e9d7 2300 	ldrd	r2, r3, [r7]
10007f64:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
10007f68:	430b      	orrs	r3, r1
10007f6a:	f000 8094 	beq.w	10008096 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
10007f6e:	f000 bff0 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
  {

    case RCC_PERIPHCLK_DAC:
    {
      frequency = LSI_VALUE;
10007f72:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
10007f76:	637b      	str	r3, [r7, #52]	; 0x34
    }
      break; /*RCC_PERIPHCLK_DAC*/
10007f78:	f000 bfeb 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_WWDG:
    {
      frequency = HAL_RCC_GetPCLK1Freq();
10007f7c:	f7fd f8c6 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
10007f80:	6378      	str	r0, [r7, #52]	; 0x34
    }
      break; /* RCC_PERIPHCLK_WWDG */
10007f82:	f000 bfe6 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_CEC:
    {
      clksource = __HAL_RCC_GET_CEC_SOURCE();
10007f86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007f8a:	f8d3 3918 	ldr.w	r3, [r3, #2328]	; 0x918
10007f8e:	f003 0303 	and.w	r3, r3, #3
10007f92:	633b      	str	r3, [r7, #48]	; 0x30
10007f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10007f96:	2b02      	cmp	r3, #2
10007f98:	d011      	beq.n	10007fbe <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
10007f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10007f9c:	2b02      	cmp	r3, #2
10007f9e:	d812      	bhi.n	10007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
10007fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10007fa2:	2b00      	cmp	r3, #0
10007fa4:	d003      	beq.n	10007fae <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
10007fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10007fa8:	2b01      	cmp	r3, #1
10007faa:	d004      	beq.n	10007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
10007fac:	e00b      	b.n	10007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x602>

      switch (clksource)
      {
        case RCC_CECCLKSOURCE_LSE:
          frequency = LSE_VALUE;
10007fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
10007fb2:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10007fb4:	e00a      	b.n	10007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x608>

        case RCC_CECCLKSOURCE_LSI:
          frequency = LSI_VALUE;
10007fb6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
10007fba:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10007fbc:	e006      	b.n	10007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x608>

        case RCC_CECCLKSOURCE_CSI122:
          frequency = (CSI_VALUE / 122);
10007fbe:	f248 0312 	movw	r3, #32786	; 0x8012
10007fc2:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10007fc4:	e002      	b.n	10007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x608>

        default:
          frequency = 0;
10007fc6:	2300      	movs	r3, #0
10007fc8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10007fca:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_CEC */
10007fcc:	f000 bfc1 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_I2C12:
    {
      clksource = __HAL_RCC_GET_I2C12_SOURCE();
10007fd0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10007fd4:	f8d3 38c0 	ldr.w	r3, [r3, #2240]	; 0x8c0
10007fd8:	f003 0307 	and.w	r3, r3, #7
10007fdc:	633b      	str	r3, [r7, #48]	; 0x30
10007fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10007fe0:	2b03      	cmp	r3, #3
10007fe2:	f200 87a7 	bhi.w	10008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1570>
10007fe6:	a201      	add	r2, pc, #4	; (adr r2, 10007fec <HAL_RCCEx_GetPeriphCLKFreq+0x628>)
10007fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10007fec:	10007ffd 	.word	0x10007ffd
10007ff0:	10008005 	.word	0x10008005
10007ff4:	10008015 	.word	0x10008015
10007ff8:	10008029 	.word	0x10008029

      switch (clksource)
      {
        case RCC_I2C12CLKSOURCE_PCLK1:
          frequency = HAL_RCC_GetPCLK1Freq();
10007ffc:	f7fd f886 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
10008000:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008002:	e014      	b.n	1000802e <HAL_RCCEx_GetPeriphCLKFreq+0x66a>

        case RCC_I2C12CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008004:	f107 030c 	add.w	r3, r7, #12
10008008:	4618      	mov	r0, r3
1000800a:	f7fc ff77 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
1000800e:	697b      	ldr	r3, [r7, #20]
10008010:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008012:	e00c      	b.n	1000802e <HAL_RCCEx_GetPeriphCLKFreq+0x66a>

        case RCC_I2C12CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008014:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008018:	699b      	ldr	r3, [r3, #24]
1000801a:	f003 0303 	and.w	r3, r3, #3
1000801e:	4ab8      	ldr	r2, [pc, #736]	; (10008300 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>)
10008020:	fa22 f303 	lsr.w	r3, r2, r3
10008024:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008026:	e002      	b.n	1000802e <HAL_RCCEx_GetPeriphCLKFreq+0x66a>

        case RCC_I2C12CLKSOURCE_CSI:
          frequency = CSI_VALUE;
10008028:	4bb6      	ldr	r3, [pc, #728]	; (10008304 <HAL_RCCEx_GetPeriphCLKFreq+0x940>)
1000802a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000802c:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_I2C12 */
1000802e:	f000 bf81 	b.w	10008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1570>


    case RCC_PERIPHCLK_I2C35:
    {
      clksource = __HAL_RCC_GET_I2C35_SOURCE();
10008032:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008036:	f8d3 38c4 	ldr.w	r3, [r3, #2244]	; 0x8c4
1000803a:	f003 0307 	and.w	r3, r3, #7
1000803e:	633b      	str	r3, [r7, #48]	; 0x30
10008040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008042:	2b03      	cmp	r3, #3
10008044:	f200 8778 	bhi.w	10008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1574>
10008048:	a201      	add	r2, pc, #4	; (adr r2, 10008050 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
1000804a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000804e:	bf00      	nop
10008050:	10008061 	.word	0x10008061
10008054:	10008069 	.word	0x10008069
10008058:	10008079 	.word	0x10008079
1000805c:	1000808d 	.word	0x1000808d

      switch (clksource)
      {
        case RCC_I2C35CLKSOURCE_PCLK1:
          frequency = HAL_RCC_GetPCLK1Freq();
10008060:	f7fd f854 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
10008064:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008066:	e014      	b.n	10008092 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>

        case RCC_I2C35CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008068:	f107 030c 	add.w	r3, r7, #12
1000806c:	4618      	mov	r0, r3
1000806e:	f7fc ff45 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
10008072:	697b      	ldr	r3, [r7, #20]
10008074:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008076:	e00c      	b.n	10008092 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>

        case RCC_I2C35CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008078:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000807c:	699b      	ldr	r3, [r3, #24]
1000807e:	f003 0303 	and.w	r3, r3, #3
10008082:	4a9f      	ldr	r2, [pc, #636]	; (10008300 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>)
10008084:	fa22 f303 	lsr.w	r3, r2, r3
10008088:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000808a:	e002      	b.n	10008092 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>

        case RCC_I2C35CLKSOURCE_CSI:
          frequency = CSI_VALUE;
1000808c:	4b9d      	ldr	r3, [pc, #628]	; (10008304 <HAL_RCCEx_GetPeriphCLKFreq+0x940>)
1000808e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008090:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_I2C35 */
10008092:	f000 bf51 	b.w	10008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x1574>


    case RCC_PERIPHCLK_LPTIM1:
    {
      clksource = __HAL_RCC_GET_LPTIM1_SOURCE();
10008096:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000809a:	f8d3 3934 	ldr.w	r3, [r3, #2356]	; 0x934
1000809e:	f003 0307 	and.w	r3, r3, #7
100080a2:	633b      	str	r3, [r7, #48]	; 0x30
100080a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100080a6:	2b05      	cmp	r3, #5
100080a8:	d82e      	bhi.n	10008108 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
100080aa:	a201      	add	r2, pc, #4	; (adr r2, 100080b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
100080ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100080b0:	100080c9 	.word	0x100080c9
100080b4:	100080d1 	.word	0x100080d1
100080b8:	100080e1 	.word	0x100080e1
100080bc:	100080f1 	.word	0x100080f1
100080c0:	100080f9 	.word	0x100080f9
100080c4:	10008101 	.word	0x10008101

      switch (clksource)
      {
        case RCC_LPTIM1CLKSOURCE_PCLK1:
          frequency = HAL_RCC_GetPCLK1Freq();
100080c8:	f7fd f820 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
100080cc:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100080ce:	e01e      	b.n	1000810e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>

        case RCC_LPTIM1CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100080d0:	f107 030c 	add.w	r3, r7, #12
100080d4:	4618      	mov	r0, r3
100080d6:	f7fc ff11 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
100080da:	68fb      	ldr	r3, [r7, #12]
100080dc:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100080de:	e016      	b.n	1000810e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>

        case RCC_LPTIM1CLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
100080e0:	f107 0318 	add.w	r3, r7, #24
100080e4:	4618      	mov	r0, r3
100080e6:	f7fc fe0f 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
100080ea:	69fb      	ldr	r3, [r7, #28]
100080ec:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100080ee:	e00e      	b.n	1000810e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>

        case RCC_LPTIM1CLKSOURCE_LSE:
          frequency = LSE_VALUE;
100080f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
100080f4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100080f6:	e00a      	b.n	1000810e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>

        case RCC_LPTIM1CLKSOURCE_LSI:
          frequency = LSI_VALUE;
100080f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
100080fc:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100080fe:	e006      	b.n	1000810e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>

        case RCC_LPTIM1CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
10008100:	f7fd f8bc 	bl	1000527c <RCC_GetCKPERFreq>
10008104:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008106:	e002      	b.n	1000810e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>

        default:
          frequency = 0;
10008108:	2300      	movs	r3, #0
1000810a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000810c:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_LPTIM1 */
1000810e:	f000 bf20 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SPDIFRX:
    {
      clksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
10008112:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008116:	f8d3 3914 	ldr.w	r3, [r3, #2324]	; 0x914
1000811a:	f003 0303 	and.w	r3, r3, #3
1000811e:	633b      	str	r3, [r7, #48]	; 0x30
10008120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008122:	2b02      	cmp	r3, #2
10008124:	d019      	beq.n	1000815a <HAL_RCCEx_GetPeriphCLKFreq+0x796>
10008126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008128:	2b02      	cmp	r3, #2
1000812a:	d820      	bhi.n	1000816e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
1000812c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000812e:	2b00      	cmp	r3, #0
10008130:	d003      	beq.n	1000813a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
10008132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008134:	2b01      	cmp	r3, #1
10008136:	d008      	beq.n	1000814a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
10008138:	e019      	b.n	1000816e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>

      switch (clksource)
      {
        case RCC_SPDIFRXCLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
1000813a:	f107 030c 	add.w	r3, r7, #12
1000813e:	4618      	mov	r0, r3
10008140:	f7fc fedc 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
10008144:	68fb      	ldr	r3, [r7, #12]
10008146:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008148:	e014      	b.n	10008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>

        case RCC_SPDIFRXCLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
1000814a:	f107 0318 	add.w	r3, r7, #24
1000814e:	4618      	mov	r0, r3
10008150:	f7fc fdda 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008154:	69fb      	ldr	r3, [r7, #28]
10008156:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008158:	e00c      	b.n	10008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>

        case RCC_SPDIFRXCLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
1000815a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000815e:	699b      	ldr	r3, [r3, #24]
10008160:	f003 0303 	and.w	r3, r3, #3
10008164:	4a66      	ldr	r2, [pc, #408]	; (10008300 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>)
10008166:	fa22 f303 	lsr.w	r3, r2, r3
1000816a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000816c:	e002      	b.n	10008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>

        default:
          frequency = 0;
1000816e:	2300      	movs	r3, #0
10008170:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008172:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_SPDIFRX */
10008174:	f000 beed 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>

    case RCC_PERIPHCLK_SPI23:
    {
      clksource = __HAL_RCC_GET_SPI23_SOURCE();
10008178:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000817c:	f8d3 38dc 	ldr.w	r3, [r3, #2268]	; 0x8dc
10008180:	f003 0307 	and.w	r3, r3, #7
10008184:	633b      	str	r3, [r7, #48]	; 0x30
10008186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008188:	2b04      	cmp	r3, #4
1000818a:	d82c      	bhi.n	100081e6 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
1000818c:	a201      	add	r2, pc, #4	; (adr r2, 10008194 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>)
1000818e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008192:	bf00      	nop
10008194:	100081a9 	.word	0x100081a9
10008198:	100081b9 	.word	0x100081b9
1000819c:	100081d9 	.word	0x100081d9
100081a0:	100081df 	.word	0x100081df
100081a4:	100081c9 	.word	0x100081c9

      switch (clksource)
      {
        case RCC_SPI23CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100081a8:	f107 030c 	add.w	r3, r7, #12
100081ac:	4618      	mov	r0, r3
100081ae:	f7fc fea5 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
100081b2:	68fb      	ldr	r3, [r7, #12]
100081b4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100081b6:	e019      	b.n	100081ec <HAL_RCCEx_GetPeriphCLKFreq+0x828>

        case RCC_SPI23CLKSOURCE_PLL3_Q:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
100081b8:	f107 0318 	add.w	r3, r7, #24
100081bc:	4618      	mov	r0, r3
100081be:	f7fc fda3 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
100081c2:	69fb      	ldr	r3, [r7, #28]
100081c4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100081c6:	e011      	b.n	100081ec <HAL_RCCEx_GetPeriphCLKFreq+0x828>

        case RCC_SPI23CLKSOURCE_PLL3_R:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
100081c8:	f107 0318 	add.w	r3, r7, #24
100081cc:	4618      	mov	r0, r3
100081ce:	f7fc fd9b 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
100081d2:	6a3b      	ldr	r3, [r7, #32]
100081d4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100081d6:	e009      	b.n	100081ec <HAL_RCCEx_GetPeriphCLKFreq+0x828>

        case RCC_SPI23CLKSOURCE_I2SCKIN:
          frequency = EXTERNAL_CLOCK_VALUE;
100081d8:	4b4b      	ldr	r3, [pc, #300]	; (10008308 <HAL_RCCEx_GetPeriphCLKFreq+0x944>)
100081da:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100081dc:	e006      	b.n	100081ec <HAL_RCCEx_GetPeriphCLKFreq+0x828>

        case RCC_SPI23CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
100081de:	f7fd f84d 	bl	1000527c <RCC_GetCKPERFreq>
100081e2:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100081e4:	e002      	b.n	100081ec <HAL_RCCEx_GetPeriphCLKFreq+0x828>

        default:
          frequency = 0;
100081e6:	2300      	movs	r3, #0
100081e8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100081ea:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_SPI23 */
100081ec:	f000 beb1 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_UART24:
    {
      clksource = __HAL_RCC_GET_UART24_SOURCE();
100081f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100081f4:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
100081f8:	f003 0307 	and.w	r3, r3, #7
100081fc:	633b      	str	r3, [r7, #48]	; 0x30
100081fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008200:	2b04      	cmp	r3, #4
10008202:	d829      	bhi.n	10008258 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
10008204:	a201      	add	r2, pc, #4	; (adr r2, 1000820c <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
10008206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000820a:	bf00      	nop
1000820c:	10008221 	.word	0x10008221
10008210:	10008229 	.word	0x10008229
10008214:	10008239 	.word	0x10008239
10008218:	1000824d 	.word	0x1000824d
1000821c:	10008253 	.word	0x10008253

      switch (clksource)
      {
        case RCC_UART24CLKSOURCE_PCLK1:
          frequency = HAL_RCC_GetPCLK1Freq();
10008220:	f7fc ff74 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
10008224:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008226:	e01a      	b.n	1000825e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>

        case RCC_UART24CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008228:	f107 030c 	add.w	r3, r7, #12
1000822c:	4618      	mov	r0, r3
1000822e:	f7fc fe65 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
10008232:	693b      	ldr	r3, [r7, #16]
10008234:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008236:	e012      	b.n	1000825e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>

        case RCC_UART24CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008238:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000823c:	699b      	ldr	r3, [r3, #24]
1000823e:	f003 0303 	and.w	r3, r3, #3
10008242:	4a2f      	ldr	r2, [pc, #188]	; (10008300 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>)
10008244:	fa22 f303 	lsr.w	r3, r2, r3
10008248:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000824a:	e008      	b.n	1000825e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>

        case RCC_UART24CLKSOURCE_CSI:
          frequency = CSI_VALUE;
1000824c:	4b2d      	ldr	r3, [pc, #180]	; (10008304 <HAL_RCCEx_GetPeriphCLKFreq+0x940>)
1000824e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008250:	e005      	b.n	1000825e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>

        case RCC_UART24CLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008252:	4b2e      	ldr	r3, [pc, #184]	; (1000830c <HAL_RCCEx_GetPeriphCLKFreq+0x948>)
10008254:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008256:	e002      	b.n	1000825e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>

        default:
          frequency = 0;
10008258:	2300      	movs	r3, #0
1000825a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000825c:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_UART24 */
1000825e:	f000 be78 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_UART35:
    {
      clksource = __HAL_RCC_GET_UART35_SOURCE();
10008262:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008266:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
1000826a:	f003 0307 	and.w	r3, r3, #7
1000826e:	633b      	str	r3, [r7, #48]	; 0x30
10008270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008272:	2b04      	cmp	r3, #4
10008274:	d828      	bhi.n	100082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
10008276:	a201      	add	r2, pc, #4	; (adr r2, 1000827c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
10008278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000827c:	10008291 	.word	0x10008291
10008280:	10008299 	.word	0x10008299
10008284:	100082a9 	.word	0x100082a9
10008288:	100082bd 	.word	0x100082bd
1000828c:	100082c3 	.word	0x100082c3

      switch (clksource)
      {
        case RCC_UART35CLKSOURCE_PCLK1:
          frequency = HAL_RCC_GetPCLK1Freq();
10008290:	f7fc ff3c 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
10008294:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008296:	e01a      	b.n	100082ce <HAL_RCCEx_GetPeriphCLKFreq+0x90a>

        case RCC_UART35CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008298:	f107 030c 	add.w	r3, r7, #12
1000829c:	4618      	mov	r0, r3
1000829e:	f7fc fe2d 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
100082a2:	693b      	ldr	r3, [r7, #16]
100082a4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100082a6:	e012      	b.n	100082ce <HAL_RCCEx_GetPeriphCLKFreq+0x90a>

        case RCC_UART35CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
100082a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100082ac:	699b      	ldr	r3, [r3, #24]
100082ae:	f003 0303 	and.w	r3, r3, #3
100082b2:	4a13      	ldr	r2, [pc, #76]	; (10008300 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>)
100082b4:	fa22 f303 	lsr.w	r3, r2, r3
100082b8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100082ba:	e008      	b.n	100082ce <HAL_RCCEx_GetPeriphCLKFreq+0x90a>

        case RCC_UART35CLKSOURCE_CSI:
          frequency = CSI_VALUE;
100082bc:	4b11      	ldr	r3, [pc, #68]	; (10008304 <HAL_RCCEx_GetPeriphCLKFreq+0x940>)
100082be:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100082c0:	e005      	b.n	100082ce <HAL_RCCEx_GetPeriphCLKFreq+0x90a>

        case RCC_UART35CLKSOURCE_HSE:
          frequency = HSE_VALUE;
100082c2:	4b12      	ldr	r3, [pc, #72]	; (1000830c <HAL_RCCEx_GetPeriphCLKFreq+0x948>)
100082c4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100082c6:	e002      	b.n	100082ce <HAL_RCCEx_GetPeriphCLKFreq+0x90a>

        default:
          frequency = 0;
100082c8:	2300      	movs	r3, #0
100082ca:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100082cc:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_USART35 */
100082ce:	f000 be40 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_UART78:
    {
      clksource = __HAL_RCC_GET_UART78_SOURCE();
100082d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100082d6:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
100082da:	f003 0307 	and.w	r3, r3, #7
100082de:	633b      	str	r3, [r7, #48]	; 0x30
100082e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100082e2:	2b04      	cmp	r3, #4
100082e4:	d830      	bhi.n	10008348 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
100082e6:	a201      	add	r2, pc, #4	; (adr r2, 100082ec <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
100082e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100082ec:	10008311 	.word	0x10008311
100082f0:	10008319 	.word	0x10008319
100082f4:	10008329 	.word	0x10008329
100082f8:	1000833d 	.word	0x1000833d
100082fc:	10008343 	.word	0x10008343
10008300:	03d09000 	.word	0x03d09000
10008304:	003d0900 	.word	0x003d0900
10008308:	00bb8000 	.word	0x00bb8000
1000830c:	016e3600 	.word	0x016e3600

      switch (clksource)
      {
        case RCC_UART78CLKSOURCE_PCLK1:
          frequency = HAL_RCC_GetPCLK1Freq();
10008310:	f7fc fefc 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
10008314:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008316:	e01a      	b.n	1000834e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>

        case RCC_UART78CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008318:	f107 030c 	add.w	r3, r7, #12
1000831c:	4618      	mov	r0, r3
1000831e:	f7fc fded 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
10008322:	693b      	ldr	r3, [r7, #16]
10008324:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008326:	e012      	b.n	1000834e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>

        case RCC_UART78CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008328:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000832c:	699b      	ldr	r3, [r3, #24]
1000832e:	f003 0303 	and.w	r3, r3, #3
10008332:	4ab9      	ldr	r2, [pc, #740]	; (10008618 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>)
10008334:	fa22 f303 	lsr.w	r3, r2, r3
10008338:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000833a:	e008      	b.n	1000834e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>

        case RCC_UART78CLKSOURCE_CSI:
          frequency = CSI_VALUE;
1000833c:	4bb7      	ldr	r3, [pc, #732]	; (1000861c <HAL_RCCEx_GetPeriphCLKFreq+0xc58>)
1000833e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008340:	e005      	b.n	1000834e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>

        case RCC_UART78CLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008342:	4bb7      	ldr	r3, [pc, #732]	; (10008620 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
10008344:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008346:	e002      	b.n	1000834e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>

        default:
          frequency = 0;
10008348:	2300      	movs	r3, #0
1000834a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000834c:	bf00      	nop
      }
    }
      break; /*RCC_PERIPHCLK_UART78 */
1000834e:	f000 be00 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_DFSDM1:
    {
      frequency = HAL_RCC_GetMLHCLKFreq();
10008352:	f7fc ff71 	bl	10005238 <HAL_RCC_GetMLHCLKFreq>
10008356:	6378      	str	r0, [r7, #52]	; 0x34
    }
    break;//RCC_PERIPHCLK_DFSDM1
10008358:	f000 bdfb 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>

#if defined(FDCAN1)
    case RCC_PERIPHCLK_FDCAN:
    {
      clksource = __HAL_RCC_GET_FDCAN_SOURCE();
1000835c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008360:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
10008364:	f003 0303 	and.w	r3, r3, #3
10008368:	633b      	str	r3, [r7, #48]	; 0x30
1000836a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000836c:	2b03      	cmp	r3, #3
1000836e:	d826      	bhi.n	100083be <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
10008370:	a201      	add	r2, pc, #4	; (adr r2, 10008378 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>)
10008372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008376:	bf00      	nop
10008378:	10008389 	.word	0x10008389
1000837c:	1000838f 	.word	0x1000838f
10008380:	1000839f 	.word	0x1000839f
10008384:	100083af 	.word	0x100083af

      switch (clksource)
      {
        case RCC_FDCANCLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008388:	4ba5      	ldr	r3, [pc, #660]	; (10008620 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
1000838a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000838c:	e01a      	b.n	100083c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>

        case RCC_FDCANCLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
1000838e:	f107 0318 	add.w	r3, r7, #24
10008392:	4618      	mov	r0, r3
10008394:	f7fc fcb8 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008398:	69fb      	ldr	r3, [r7, #28]
1000839a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000839c:	e012      	b.n	100083c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>

        case RCC_FDCANCLKSOURCE_PLL4_Q:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
1000839e:	f107 030c 	add.w	r3, r7, #12
100083a2:	4618      	mov	r0, r3
100083a4:	f7fc fdaa 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
100083a8:	693b      	ldr	r3, [r7, #16]
100083aa:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100083ac:	e00a      	b.n	100083c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>

        case RCC_FDCANCLKSOURCE_PLL4_R:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100083ae:	f107 030c 	add.w	r3, r7, #12
100083b2:	4618      	mov	r0, r3
100083b4:	f7fc fda2 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
100083b8:	697b      	ldr	r3, [r7, #20]
100083ba:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100083bc:	e002      	b.n	100083c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>

        default:
          frequency = 0;
100083be:	2300      	movs	r3, #0
100083c0:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100083c2:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_FDCAN
100083c4:	f000 bdc5 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
#endif /*FDCAN1*/

    case RCC_PERIPHCLK_SAI1:
    {
      clksource = __HAL_RCC_GET_SAI1_SOURCE();
100083c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100083cc:	f8d3 38c8 	ldr.w	r3, [r3, #2248]	; 0x8c8
100083d0:	f003 0307 	and.w	r3, r3, #7
100083d4:	633b      	str	r3, [r7, #48]	; 0x30
100083d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100083d8:	2b04      	cmp	r3, #4
100083da:	d82c      	bhi.n	10008436 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
100083dc:	a201      	add	r2, pc, #4	; (adr r2, 100083e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>)
100083de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100083e2:	bf00      	nop
100083e4:	100083f9 	.word	0x100083f9
100083e8:	10008409 	.word	0x10008409
100083ec:	10008429 	.word	0x10008429
100083f0:	1000842f 	.word	0x1000842f
100083f4:	10008419 	.word	0x10008419

      switch (clksource)
      {
        case RCC_SAI1CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100083f8:	f107 030c 	add.w	r3, r7, #12
100083fc:	4618      	mov	r0, r3
100083fe:	f7fc fd7d 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
10008402:	693b      	ldr	r3, [r7, #16]
10008404:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008406:	e019      	b.n	1000843c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>

        case RCC_SAI1CLKSOURCE_PLL3_Q:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008408:	f107 0318 	add.w	r3, r7, #24
1000840c:	4618      	mov	r0, r3
1000840e:	f7fc fc7b 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008412:	69fb      	ldr	r3, [r7, #28]
10008414:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008416:	e011      	b.n	1000843c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>

        case RCC_SAI1CLKSOURCE_PLL3_R:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008418:	f107 0318 	add.w	r3, r7, #24
1000841c:	4618      	mov	r0, r3
1000841e:	f7fc fc73 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
10008422:	6a3b      	ldr	r3, [r7, #32]
10008424:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008426:	e009      	b.n	1000843c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>

        case RCC_SAI1CLKSOURCE_I2SCKIN:
          frequency = EXTERNAL_CLOCK_VALUE;
10008428:	4b7e      	ldr	r3, [pc, #504]	; (10008624 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>)
1000842a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000842c:	e006      	b.n	1000843c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>

        case RCC_SAI1CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
1000842e:	f7fc ff25 	bl	1000527c <RCC_GetCKPERFreq>
10008432:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008434:	e002      	b.n	1000843c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>

        default:
          frequency = 0;
10008436:	2300      	movs	r3, #0
10008438:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000843a:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_SAI1
1000843c:	f000 bd89 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SAI2:
    {
      clksource = __HAL_RCC_GET_SAI2_SOURCE();
10008440:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008444:	f8d3 38cc 	ldr.w	r3, [r3, #2252]	; 0x8cc
10008448:	f003 0307 	and.w	r3, r3, #7
1000844c:	633b      	str	r3, [r7, #48]	; 0x30
1000844e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008450:	2b05      	cmp	r3, #5
10008452:	d831      	bhi.n	100084b8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
10008454:	a201      	add	r2, pc, #4	; (adr r2, 1000845c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
10008456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000845a:	bf00      	nop
1000845c:	10008475 	.word	0x10008475
10008460:	10008485 	.word	0x10008485
10008464:	100084a5 	.word	0x100084a5
10008468:	100084ab 	.word	0x100084ab
1000846c:	100084b3 	.word	0x100084b3
10008470:	10008495 	.word	0x10008495

      switch (clksource)
      {
        case RCC_SAI2CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008474:	f107 030c 	add.w	r3, r7, #12
10008478:	4618      	mov	r0, r3
1000847a:	f7fc fd3f 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
1000847e:	693b      	ldr	r3, [r7, #16]
10008480:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008482:	e01c      	b.n	100084be <HAL_RCCEx_GetPeriphCLKFreq+0xafa>

        case RCC_SAI2CLKSOURCE_PLL3_Q:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008484:	f107 0318 	add.w	r3, r7, #24
10008488:	4618      	mov	r0, r3
1000848a:	f7fc fc3d 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
1000848e:	69fb      	ldr	r3, [r7, #28]
10008490:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008492:	e014      	b.n	100084be <HAL_RCCEx_GetPeriphCLKFreq+0xafa>

        case RCC_SAI2CLKSOURCE_PLL3_R:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008494:	f107 0318 	add.w	r3, r7, #24
10008498:	4618      	mov	r0, r3
1000849a:	f7fc fc35 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
1000849e:	6a3b      	ldr	r3, [r7, #32]
100084a0:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100084a2:	e00c      	b.n	100084be <HAL_RCCEx_GetPeriphCLKFreq+0xafa>

        case RCC_SAI2CLKSOURCE_I2SCKIN:
          frequency = EXTERNAL_CLOCK_VALUE;
100084a4:	4b5f      	ldr	r3, [pc, #380]	; (10008624 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>)
100084a6:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100084a8:	e009      	b.n	100084be <HAL_RCCEx_GetPeriphCLKFreq+0xafa>

        case RCC_SAI2CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
100084aa:	f7fc fee7 	bl	1000527c <RCC_GetCKPERFreq>
100084ae:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100084b0:	e005      	b.n	100084be <HAL_RCCEx_GetPeriphCLKFreq+0xafa>

        case RCC_SAI2CLKSOURCE_SPDIF:
          frequency = 0; //SAI2 manage this SPDIF_CKSYMB_VALUE
100084b2:	2300      	movs	r3, #0
100084b4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100084b6:	e002      	b.n	100084be <HAL_RCCEx_GetPeriphCLKFreq+0xafa>

        default:
          frequency = 0;
100084b8:	2300      	movs	r3, #0
100084ba:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100084bc:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_SAI2
100084be:	f000 bd48 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SAI3:
    {
      clksource = __HAL_RCC_GET_SAI3_SOURCE();
100084c2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100084c6:	f8d3 38d0 	ldr.w	r3, [r3, #2256]	; 0x8d0
100084ca:	f003 0307 	and.w	r3, r3, #7
100084ce:	633b      	str	r3, [r7, #48]	; 0x30
100084d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100084d2:	2b04      	cmp	r3, #4
100084d4:	d82b      	bhi.n	1000852e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
100084d6:	a201      	add	r2, pc, #4	; (adr r2, 100084dc <HAL_RCCEx_GetPeriphCLKFreq+0xb18>)
100084d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100084dc:	100084f1 	.word	0x100084f1
100084e0:	10008501 	.word	0x10008501
100084e4:	10008521 	.word	0x10008521
100084e8:	10008527 	.word	0x10008527
100084ec:	10008511 	.word	0x10008511

      switch (clksource)
      {
        case RCC_SAI3CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100084f0:	f107 030c 	add.w	r3, r7, #12
100084f4:	4618      	mov	r0, r3
100084f6:	f7fc fd01 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
100084fa:	693b      	ldr	r3, [r7, #16]
100084fc:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100084fe:	e019      	b.n	10008534 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>

        case RCC_SAI3CLKSOURCE_PLL3_Q:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008500:	f107 0318 	add.w	r3, r7, #24
10008504:	4618      	mov	r0, r3
10008506:	f7fc fbff 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
1000850a:	69fb      	ldr	r3, [r7, #28]
1000850c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000850e:	e011      	b.n	10008534 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>

        case RCC_SAI3CLKSOURCE_PLL3_R:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008510:	f107 0318 	add.w	r3, r7, #24
10008514:	4618      	mov	r0, r3
10008516:	f7fc fbf7 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
1000851a:	6a3b      	ldr	r3, [r7, #32]
1000851c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000851e:	e009      	b.n	10008534 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>

        case RCC_SAI3CLKSOURCE_I2SCKIN:
          frequency = EXTERNAL_CLOCK_VALUE;
10008520:	4b40      	ldr	r3, [pc, #256]	; (10008624 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>)
10008522:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008524:	e006      	b.n	10008534 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>

        case RCC_SAI2CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
10008526:	f7fc fea9 	bl	1000527c <RCC_GetCKPERFreq>
1000852a:	6378      	str	r0, [r7, #52]	; 0x34
          break;
1000852c:	e002      	b.n	10008534 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>

        default:
          frequency = 0;
1000852e:	2300      	movs	r3, #0
10008530:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008532:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_SAI3
10008534:	f000 bd0d 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SPI1:
    {
      clksource = __HAL_RCC_GET_SPI1_SOURCE();
10008538:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000853c:	f8d3 38d8 	ldr.w	r3, [r3, #2264]	; 0x8d8
10008540:	f003 0307 	and.w	r3, r3, #7
10008544:	633b      	str	r3, [r7, #48]	; 0x30
10008546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008548:	2b04      	cmp	r3, #4
1000854a:	d82c      	bhi.n	100085a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
1000854c:	a201      	add	r2, pc, #4	; (adr r2, 10008554 <HAL_RCCEx_GetPeriphCLKFreq+0xb90>)
1000854e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008552:	bf00      	nop
10008554:	10008569 	.word	0x10008569
10008558:	10008579 	.word	0x10008579
1000855c:	10008599 	.word	0x10008599
10008560:	1000859f 	.word	0x1000859f
10008564:	10008589 	.word	0x10008589

      switch (clksource)
      {
        case RCC_SPI1CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008568:	f107 030c 	add.w	r3, r7, #12
1000856c:	4618      	mov	r0, r3
1000856e:	f7fc fcc5 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
10008572:	693b      	ldr	r3, [r7, #16]
10008574:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008576:	e019      	b.n	100085ac <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>

        case RCC_SPI1CLKSOURCE_PLL3_Q:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008578:	f107 0318 	add.w	r3, r7, #24
1000857c:	4618      	mov	r0, r3
1000857e:	f7fc fbc3 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008582:	69fb      	ldr	r3, [r7, #28]
10008584:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008586:	e011      	b.n	100085ac <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>

        case RCC_SPI1CLKSOURCE_PLL3_R:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008588:	f107 0318 	add.w	r3, r7, #24
1000858c:	4618      	mov	r0, r3
1000858e:	f7fc fbbb 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
10008592:	6a3b      	ldr	r3, [r7, #32]
10008594:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008596:	e009      	b.n	100085ac <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>

        case RCC_SPI1CLKSOURCE_I2SCKIN:
          frequency = EXTERNAL_CLOCK_VALUE;
10008598:	4b22      	ldr	r3, [pc, #136]	; (10008624 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>)
1000859a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000859c:	e006      	b.n	100085ac <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>

        case RCC_SPI1CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
1000859e:	f7fc fe6d 	bl	1000527c <RCC_GetCKPERFreq>
100085a2:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100085a4:	e002      	b.n	100085ac <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>

        default:
          frequency = 0;
100085a6:	2300      	movs	r3, #0
100085a8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100085aa:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_SPI1
100085ac:	f000 bcd1 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SPI45:
    {
      clksource = __HAL_RCC_GET_SPI45_SOURCE();
100085b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100085b4:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
100085b8:	f003 0307 	and.w	r3, r3, #7
100085bc:	633b      	str	r3, [r7, #48]	; 0x30
100085be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100085c0:	2b04      	cmp	r3, #4
100085c2:	d831      	bhi.n	10008628 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
100085c4:	a201      	add	r2, pc, #4	; (adr r2, 100085cc <HAL_RCCEx_GetPeriphCLKFreq+0xc08>)
100085c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100085ca:	bf00      	nop
100085cc:	100085e1 	.word	0x100085e1
100085d0:	100085e9 	.word	0x100085e9
100085d4:	100085f9 	.word	0x100085f9
100085d8:	1000860d 	.word	0x1000860d
100085dc:	10008613 	.word	0x10008613

      switch (clksource)
      {
        case RCC_SPI45CLKSOURCE_PCLK2:
          frequency = HAL_RCC_GetPCLK2Freq();
100085e0:	f7fc fdaf 	bl	10005142 <HAL_RCC_GetPCLK2Freq>
100085e4:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100085e6:	e022      	b.n	1000862e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>

        case RCC_SPI45CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100085e8:	f107 030c 	add.w	r3, r7, #12
100085ec:	4618      	mov	r0, r3
100085ee:	f7fc fc85 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
100085f2:	693b      	ldr	r3, [r7, #16]
100085f4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100085f6:	e01a      	b.n	1000862e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>

        case RCC_SPI45CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
100085f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100085fc:	699b      	ldr	r3, [r3, #24]
100085fe:	f003 0303 	and.w	r3, r3, #3
10008602:	4a05      	ldr	r2, [pc, #20]	; (10008618 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>)
10008604:	fa22 f303 	lsr.w	r3, r2, r3
10008608:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000860a:	e010      	b.n	1000862e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>

        case RCC_SPI45CLKSOURCE_CSI:
          frequency = CSI_VALUE;
1000860c:	4b03      	ldr	r3, [pc, #12]	; (1000861c <HAL_RCCEx_GetPeriphCLKFreq+0xc58>)
1000860e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008610:	e00d      	b.n	1000862e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>

        case RCC_SPI45CLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008612:	4b03      	ldr	r3, [pc, #12]	; (10008620 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
10008614:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008616:	e00a      	b.n	1000862e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
10008618:	03d09000 	.word	0x03d09000
1000861c:	003d0900 	.word	0x003d0900
10008620:	016e3600 	.word	0x016e3600
10008624:	00bb8000 	.word	0x00bb8000

        default:
          frequency = 0;
10008628:	2300      	movs	r3, #0
1000862a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000862c:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_SPI45 */
1000862e:	f000 bc90 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_USART6:
    {
      clksource = __HAL_RCC_GET_USART6_SOURCE();
10008632:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008636:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
1000863a:	f003 0307 	and.w	r3, r3, #7
1000863e:	633b      	str	r3, [r7, #48]	; 0x30
10008640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008642:	2b04      	cmp	r3, #4
10008644:	d828      	bhi.n	10008698 <HAL_RCCEx_GetPeriphCLKFreq+0xcd4>
10008646:	a201      	add	r2, pc, #4	; (adr r2, 1000864c <HAL_RCCEx_GetPeriphCLKFreq+0xc88>)
10008648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000864c:	10008661 	.word	0x10008661
10008650:	10008669 	.word	0x10008669
10008654:	10008679 	.word	0x10008679
10008658:	1000868d 	.word	0x1000868d
1000865c:	10008693 	.word	0x10008693

      switch (clksource)
      {
        case RCC_USART6CLKSOURCE_PCLK2:
          frequency = HAL_RCC_GetPCLK2Freq();
10008660:	f7fc fd6f 	bl	10005142 <HAL_RCC_GetPCLK2Freq>
10008664:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008666:	e01a      	b.n	1000869e <HAL_RCCEx_GetPeriphCLKFreq+0xcda>

        case RCC_USART6CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008668:	f107 030c 	add.w	r3, r7, #12
1000866c:	4618      	mov	r0, r3
1000866e:	f7fc fc45 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
10008672:	693b      	ldr	r3, [r7, #16]
10008674:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008676:	e012      	b.n	1000869e <HAL_RCCEx_GetPeriphCLKFreq+0xcda>

        case RCC_USART6CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008678:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000867c:	699b      	ldr	r3, [r3, #24]
1000867e:	f003 0303 	and.w	r3, r3, #3
10008682:	4aa8      	ldr	r2, [pc, #672]	; (10008924 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>)
10008684:	fa22 f303 	lsr.w	r3, r2, r3
10008688:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000868a:	e008      	b.n	1000869e <HAL_RCCEx_GetPeriphCLKFreq+0xcda>

        case RCC_USART6CLKSOURCE_CSI:
          frequency = CSI_VALUE;
1000868c:	4ba6      	ldr	r3, [pc, #664]	; (10008928 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>)
1000868e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008690:	e005      	b.n	1000869e <HAL_RCCEx_GetPeriphCLKFreq+0xcda>

        case RCC_USART6CLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008692:	4ba6      	ldr	r3, [pc, #664]	; (1000892c <HAL_RCCEx_GetPeriphCLKFreq+0xf68>)
10008694:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008696:	e002      	b.n	1000869e <HAL_RCCEx_GetPeriphCLKFreq+0xcda>

        default:
          frequency = 0;
10008698:	2300      	movs	r3, #0
1000869a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000869c:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_USART6
1000869e:	f000 bc58 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>

    case RCC_PERIPHCLK_LPTIM23:
    {
      clksource = __HAL_RCC_GET_LPTIM23_SOURCE();
100086a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100086a6:	f8d3 3930 	ldr.w	r3, [r3, #2352]	; 0x930
100086aa:	f003 0307 	and.w	r3, r3, #7
100086ae:	633b      	str	r3, [r7, #48]	; 0x30
100086b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100086b2:	2b04      	cmp	r3, #4
100086b4:	d824      	bhi.n	10008700 <HAL_RCCEx_GetPeriphCLKFreq+0xd3c>
100086b6:	a201      	add	r2, pc, #4	; (adr r2, 100086bc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>)
100086b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100086bc:	100086d1 	.word	0x100086d1
100086c0:	100086d9 	.word	0x100086d9
100086c4:	100086e9 	.word	0x100086e9
100086c8:	100086f1 	.word	0x100086f1
100086cc:	100086f9 	.word	0x100086f9

      switch (clksource)
      {
        case RCC_LPTIM23CLKSOURCE_PCLK3:
          frequency = HAL_RCC_GetPCLK3Freq();
100086d0:	f7fc fd52 	bl	10005178 <HAL_RCC_GetPCLK3Freq>
100086d4:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100086d6:	e016      	b.n	10008706 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>

        case RCC_LPTIM23CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100086d8:	f107 030c 	add.w	r3, r7, #12
100086dc:	4618      	mov	r0, r3
100086de:	f7fc fc0d 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
100086e2:	693b      	ldr	r3, [r7, #16]
100086e4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100086e6:	e00e      	b.n	10008706 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>

        case RCC_LPTIM23CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
100086e8:	f7fc fdc8 	bl	1000527c <RCC_GetCKPERFreq>
100086ec:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100086ee:	e00a      	b.n	10008706 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>

        case RCC_LPTIM23CLKSOURCE_LSE:
          frequency = LSE_VALUE;
100086f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
100086f4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100086f6:	e006      	b.n	10008706 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>

        case RCC_LPTIM23CLKSOURCE_LSI:
          frequency = LSI_VALUE;
100086f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
100086fc:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100086fe:	e002      	b.n	10008706 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>

        default:
          frequency = 0;
10008700:	2300      	movs	r3, #0
10008702:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008704:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_LPTIM23 */
10008706:	f000 bc24 	b.w	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>

    case RCC_PERIPHCLK_LPTIM45:
    {
      clksource = __HAL_RCC_GET_LPTIM45_SOURCE();
1000870a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000870e:	f8d3 392c 	ldr.w	r3, [r3, #2348]	; 0x92c
10008712:	f003 0307 	and.w	r3, r3, #7
10008716:	633b      	str	r3, [r7, #48]	; 0x30
10008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000871a:	2b05      	cmp	r3, #5
1000871c:	d82e      	bhi.n	1000877c <HAL_RCCEx_GetPeriphCLKFreq+0xdb8>
1000871e:	a201      	add	r2, pc, #4	; (adr r2, 10008724 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
10008720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008724:	1000873d 	.word	0x1000873d
10008728:	10008745 	.word	0x10008745
1000872c:	10008755 	.word	0x10008755
10008730:	10008765 	.word	0x10008765
10008734:	1000876d 	.word	0x1000876d
10008738:	10008775 	.word	0x10008775

      switch (clksource)
      {
        case RCC_LPTIM45CLKSOURCE_PCLK3:
          frequency = HAL_RCC_GetPCLK3Freq();
1000873c:	f7fc fd1c 	bl	10005178 <HAL_RCC_GetPCLK3Freq>
10008740:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008742:	e01e      	b.n	10008782 <HAL_RCCEx_GetPeriphCLKFreq+0xdbe>

        case RCC_LPTIM45CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008744:	f107 030c 	add.w	r3, r7, #12
10008748:	4618      	mov	r0, r3
1000874a:	f7fc fbd7 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
1000874e:	68fb      	ldr	r3, [r7, #12]
10008750:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008752:	e016      	b.n	10008782 <HAL_RCCEx_GetPeriphCLKFreq+0xdbe>

        case RCC_LPTIM45CLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008754:	f107 0318 	add.w	r3, r7, #24
10008758:	4618      	mov	r0, r3
1000875a:	f7fc fad5 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
1000875e:	69fb      	ldr	r3, [r7, #28]
10008760:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008762:	e00e      	b.n	10008782 <HAL_RCCEx_GetPeriphCLKFreq+0xdbe>

        case RCC_LPTIM45CLKSOURCE_LSE:
          frequency = LSE_VALUE;
10008764:	f44f 4300 	mov.w	r3, #32768	; 0x8000
10008768:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000876a:	e00a      	b.n	10008782 <HAL_RCCEx_GetPeriphCLKFreq+0xdbe>

        case RCC_LPTIM45CLKSOURCE_LSI:
          frequency = LSI_VALUE;
1000876c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
10008770:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008772:	e006      	b.n	10008782 <HAL_RCCEx_GetPeriphCLKFreq+0xdbe>

        case RCC_LPTIM45CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
10008774:	f7fc fd82 	bl	1000527c <RCC_GetCKPERFreq>
10008778:	6378      	str	r0, [r7, #52]	; 0x34
          break;
1000877a:	e002      	b.n	10008782 <HAL_RCCEx_GetPeriphCLKFreq+0xdbe>

        default:
          frequency = 0;
1000877c:	2300      	movs	r3, #0
1000877e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008780:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_LPTIM45 */
10008782:	e3e6      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SAI4:
    {
      clksource = __HAL_RCC_GET_SAI4_SOURCE();
10008784:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008788:	f8d3 38d4 	ldr.w	r3, [r3, #2260]	; 0x8d4
1000878c:	f003 0307 	and.w	r3, r3, #7
10008790:	633b      	str	r3, [r7, #48]	; 0x30
10008792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008794:	2b04      	cmp	r3, #4
10008796:	d82c      	bhi.n	100087f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
10008798:	a201      	add	r2, pc, #4	; (adr r2, 100087a0 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>)
1000879a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000879e:	bf00      	nop
100087a0:	100087b5 	.word	0x100087b5
100087a4:	100087c5 	.word	0x100087c5
100087a8:	100087e5 	.word	0x100087e5
100087ac:	100087eb 	.word	0x100087eb
100087b0:	100087d5 	.word	0x100087d5

      switch (clksource)
      {
        case RCC_SAI4CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100087b4:	f107 030c 	add.w	r3, r7, #12
100087b8:	4618      	mov	r0, r3
100087ba:	f7fc fb9f 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
100087be:	693b      	ldr	r3, [r7, #16]
100087c0:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100087c2:	e019      	b.n	100087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>

        case RCC_SAI4CLKSOURCE_PLL3_Q:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
100087c4:	f107 0318 	add.w	r3, r7, #24
100087c8:	4618      	mov	r0, r3
100087ca:	f7fc fa9d 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
100087ce:	69fb      	ldr	r3, [r7, #28]
100087d0:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100087d2:	e011      	b.n	100087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>

        case RCC_SAI4CLKSOURCE_PLL3_R:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
100087d4:	f107 0318 	add.w	r3, r7, #24
100087d8:	4618      	mov	r0, r3
100087da:	f7fc fa95 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
100087de:	6a3b      	ldr	r3, [r7, #32]
100087e0:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100087e2:	e009      	b.n	100087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>

        case RCC_SAI4CLKSOURCE_I2SCKIN:
          frequency = EXTERNAL_CLOCK_VALUE;
100087e4:	4b52      	ldr	r3, [pc, #328]	; (10008930 <HAL_RCCEx_GetPeriphCLKFreq+0xf6c>)
100087e6:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100087e8:	e006      	b.n	100087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>

        case RCC_SAI4CLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
100087ea:	f7fc fd47 	bl	1000527c <RCC_GetCKPERFreq>
100087ee:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100087f0:	e002      	b.n	100087f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>

        default:
          frequency = 0;
100087f2:	2300      	movs	r3, #0
100087f4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100087f6:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_SAI4
100087f8:	e3ab      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_TEMP:
    {
      frequency = LSE_VALUE;
100087fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
100087fe:	637b      	str	r3, [r7, #52]	; 0x34
    }
    break;//RCC_PERIPHCLK_TEMP
10008800:	e3a7      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


#if defined(DSI)
    case RCC_PERIPHCLK_DSI:
    {
      clksource = __HAL_RCC_GET_DSI_SOURCE();
10008802:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008806:	f8d3 3924 	ldr.w	r3, [r3, #2340]	; 0x924
1000880a:	f003 0301 	and.w	r3, r3, #1
1000880e:	633b      	str	r3, [r7, #48]	; 0x30
10008810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008812:	2b00      	cmp	r3, #0
10008814:	d003      	beq.n	1000881e <HAL_RCCEx_GetPeriphCLKFreq+0xe5a>
10008816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008818:	2b01      	cmp	r3, #1
1000881a:	d003      	beq.n	10008824 <HAL_RCCEx_GetPeriphCLKFreq+0xe60>
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
          frequency = pll4_clocks.PLL4_P_Frequency;
          break;
      }
    }
    break;//RCC_PERIPHCLK_DSI
1000881c:	e399      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
          frequency = 0;
1000881e:	2300      	movs	r3, #0
10008820:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008822:	e007      	b.n	10008834 <HAL_RCCEx_GetPeriphCLKFreq+0xe70>
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008824:	f107 030c 	add.w	r3, r7, #12
10008828:	4618      	mov	r0, r3
1000882a:	f7fc fb67 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
1000882e:	68fb      	ldr	r3, [r7, #12]
10008830:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008832:	bf00      	nop
    break;//RCC_PERIPHCLK_DSI
10008834:	e38d      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
#endif /*DSI*/

    case RCC_PERIPHCLK_LTDC:
    {
      HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008836:	f107 030c 	add.w	r3, r7, #12
1000883a:	4618      	mov	r0, r3
1000883c:	f7fc fb5e 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
      frequency = pll4_clocks.PLL4_Q_Frequency;
10008840:	693b      	ldr	r3, [r7, #16]
10008842:	637b      	str	r3, [r7, #52]	; 0x34
    }
    break;//RCC_PERIPHCLK_LTDC
10008844:	e385      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_USBPHY:
    {
      clksource = __HAL_RCC_GET_USBPHY_SOURCE();
10008846:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000884a:	f8d3 391c 	ldr.w	r3, [r3, #2332]	; 0x91c
1000884e:	f003 0303 	and.w	r3, r3, #3
10008852:	633b      	str	r3, [r7, #48]	; 0x30
10008854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008856:	2b02      	cmp	r3, #2
10008858:	d014      	beq.n	10008884 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
1000885a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000885c:	2b02      	cmp	r3, #2
1000885e:	d814      	bhi.n	1000888a <HAL_RCCEx_GetPeriphCLKFreq+0xec6>
10008860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008862:	2b00      	cmp	r3, #0
10008864:	d003      	beq.n	1000886e <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
10008866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008868:	2b01      	cmp	r3, #1
1000886a:	d003      	beq.n	10008874 <HAL_RCCEx_GetPeriphCLKFreq+0xeb0>
1000886c:	e00d      	b.n	1000888a <HAL_RCCEx_GetPeriphCLKFreq+0xec6>

      switch (clksource)
      {
        case RCC_USBPHYCLKSOURCE_HSE:
          frequency = HSE_VALUE;
1000886e:	4b2f      	ldr	r3, [pc, #188]	; (1000892c <HAL_RCCEx_GetPeriphCLKFreq+0xf68>)
10008870:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008872:	e00d      	b.n	10008890 <HAL_RCCEx_GetPeriphCLKFreq+0xecc>

        case RCC_USBPHYCLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008874:	f107 030c 	add.w	r3, r7, #12
10008878:	4618      	mov	r0, r3
1000887a:	f7fc fb3f 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
1000887e:	697b      	ldr	r3, [r7, #20]
10008880:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008882:	e005      	b.n	10008890 <HAL_RCCEx_GetPeriphCLKFreq+0xecc>

        case RCC_USBPHYCLKSOURCE_HSE2:
          frequency = (HSE_VALUE / 2UL);
10008884:	4b2b      	ldr	r3, [pc, #172]	; (10008934 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>)
10008886:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008888:	e002      	b.n	10008890 <HAL_RCCEx_GetPeriphCLKFreq+0xecc>

        default:
          frequency = 0;
1000888a:	2300      	movs	r3, #0
1000888c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000888e:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_USBPHY
10008890:	e35f      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_IWDG2:
    {
      frequency = LSI_VALUE;
10008892:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
10008896:	637b      	str	r3, [r7, #52]	; 0x34
    }
    break;//RCC_PERIPHCLK_IWDG2
10008898:	e35b      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_DDRPHYC:
    {
      HAL_RCC_GetPLL2ClockFreq(&pll2_clocks);
1000889a:	f107 0324 	add.w	r3, r7, #36	; 0x24
1000889e:	4618      	mov	r0, r3
100088a0:	f7fc f946 	bl	10004b30 <HAL_RCC_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
100088a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100088a6:	637b      	str	r3, [r7, #52]	; 0x34
    }
    break;//RCC_PERIPHCLK_DDRPHYC
100088a8:	e353      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_RTC:
    {
      clksource = __HAL_RCC_GET_RTC_SOURCE();
100088aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100088ae:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100088b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
100088b6:	633b      	str	r3, [r7, #48]	; 0x30
100088b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100088ba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
100088be:	d020      	beq.n	10008902 <HAL_RCCEx_GetPeriphCLKFreq+0xf3e>
100088c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100088c2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
100088c6:	f200 8339 	bhi.w	10008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1578>
100088ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100088cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
100088d0:	d013      	beq.n	100088fa <HAL_RCCEx_GetPeriphCLKFreq+0xf36>
100088d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100088d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
100088d8:	f200 8330 	bhi.w	10008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1578>
100088dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100088de:	2b00      	cmp	r3, #0
100088e0:	d004      	beq.n	100088ec <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
100088e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100088e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
100088e8:	d003      	beq.n	100088f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2e>
        case RCC_RTCCLKSOURCE_HSE_DIV:
          frequency = (HSE_VALUE / __HAL_RCC_GET_RTC_HSEDIV());
          break;
      }
    }
    break;//RCC_PERIPHCLK_RTC
100088ea:	e327      	b.n	10008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1578>
          frequency = 0;
100088ec:	2300      	movs	r3, #0
100088ee:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100088f0:	e012      	b.n	10008918 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>
          frequency = LSE_VALUE;
100088f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
100088f6:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100088f8:	e00e      	b.n	10008918 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>
          frequency = LSI_VALUE;
100088fa:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
100088fe:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008900:	e00a      	b.n	10008918 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>
          frequency = (HSE_VALUE / __HAL_RCC_GET_RTC_HSEDIV());
10008902:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10008908:	f003 033f 	and.w	r3, r3, #63	; 0x3f
1000890c:	3301      	adds	r3, #1
1000890e:	4a07      	ldr	r2, [pc, #28]	; (1000892c <HAL_RCCEx_GetPeriphCLKFreq+0xf68>)
10008910:	fbb2 f3f3 	udiv	r3, r2, r3
10008914:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008916:	bf00      	nop
    break;//RCC_PERIPHCLK_RTC
10008918:	e310      	b.n	10008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1578>


    case RCC_PERIPHCLK_IWDG1:
    {
      frequency = LSI_VALUE;
1000891a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
1000891e:	637b      	str	r3, [r7, #52]	; 0x34
    }
    break;//RCC_PERIPHCLK_IWDG1
10008920:	e317      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
10008922:	bf00      	nop
10008924:	03d09000 	.word	0x03d09000
10008928:	003d0900 	.word	0x003d0900
1000892c:	016e3600 	.word	0x016e3600
10008930:	00bb8000 	.word	0x00bb8000
10008934:	00b71b00 	.word	0x00b71b00


    case RCC_PERIPHCLK_I2C46:
    {
      clksource = __HAL_RCC_GET_I2C46_SOURCE();
10008938:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000893c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
10008940:	f003 0307 	and.w	r3, r3, #7
10008944:	633b      	str	r3, [r7, #48]	; 0x30
10008946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008948:	2b03      	cmp	r3, #3
1000894a:	d824      	bhi.n	10008996 <HAL_RCCEx_GetPeriphCLKFreq+0xfd2>
1000894c:	a201      	add	r2, pc, #4	; (adr r2, 10008954 <HAL_RCCEx_GetPeriphCLKFreq+0xf90>)
1000894e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008952:	bf00      	nop
10008954:	10008965 	.word	0x10008965
10008958:	1000896d 	.word	0x1000896d
1000895c:	1000897d 	.word	0x1000897d
10008960:	10008991 	.word	0x10008991

      switch (clksource)
      {
        case RCC_I2C46CLKSOURCE_PCLK5:
          frequency = HAL_RCC_GetPCLK5Freq();
10008964:	f7fc fc23 	bl	100051ae <HAL_RCC_GetPCLK5Freq>
10008968:	6378      	str	r0, [r7, #52]	; 0x34
          break;
1000896a:	e017      	b.n	1000899c <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>

        case RCC_I2C46CLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
1000896c:	f107 0318 	add.w	r3, r7, #24
10008970:	4618      	mov	r0, r3
10008972:	f7fc f9c9 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008976:	69fb      	ldr	r3, [r7, #28]
10008978:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000897a:	e00f      	b.n	1000899c <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>

        case RCC_I2C46CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
1000897c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008980:	699b      	ldr	r3, [r3, #24]
10008982:	f003 0303 	and.w	r3, r3, #3
10008986:	4ab3      	ldr	r2, [pc, #716]	; (10008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x1290>)
10008988:	fa22 f303 	lsr.w	r3, r2, r3
1000898c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000898e:	e005      	b.n	1000899c <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>

        case RCC_I2C46CLKSOURCE_CSI:
          frequency = CSI_VALUE;
10008990:	4bb1      	ldr	r3, [pc, #708]	; (10008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
10008992:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008994:	e002      	b.n	1000899c <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>

        default:
          frequency = 0;
10008996:	2300      	movs	r3, #0
10008998:	637b      	str	r3, [r7, #52]	; 0x34
          break;
1000899a:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_I2C46 */
1000899c:	e2d9      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SPI6:
    {
      clksource = __HAL_RCC_GET_SPI6_SOURCE();
1000899e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100089a2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
100089a6:	f003 0307 	and.w	r3, r3, #7
100089aa:	633b      	str	r3, [r7, #48]	; 0x30
100089ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100089ae:	2b05      	cmp	r3, #5
100089b0:	d832      	bhi.n	10008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x1054>
100089b2:	a201      	add	r2, pc, #4	; (adr r2, 100089b8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
100089b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100089b8:	100089d1 	.word	0x100089d1
100089bc:	100089d9 	.word	0x100089d9
100089c0:	100089e9 	.word	0x100089e9
100089c4:	100089fd 	.word	0x100089fd
100089c8:	10008a03 	.word	0x10008a03
100089cc:	10008a09 	.word	0x10008a09

      switch (clksource)
      {
        case RCC_SPI6CLKSOURCE_PCLK5:
          frequency = HAL_RCC_GetPCLK5Freq();
100089d0:	f7fc fbed 	bl	100051ae <HAL_RCC_GetPCLK5Freq>
100089d4:	6378      	str	r0, [r7, #52]	; 0x34
          break;
100089d6:	e022      	b.n	10008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x105a>

        case RCC_SPI6CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
100089d8:	f107 030c 	add.w	r3, r7, #12
100089dc:	4618      	mov	r0, r3
100089de:	f7fc fa8d 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
100089e2:	693b      	ldr	r3, [r7, #16]
100089e4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100089e6:	e01a      	b.n	10008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x105a>

        case RCC_SPI6CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
100089e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100089ec:	699b      	ldr	r3, [r3, #24]
100089ee:	f003 0303 	and.w	r3, r3, #3
100089f2:	4a98      	ldr	r2, [pc, #608]	; (10008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x1290>)
100089f4:	fa22 f303 	lsr.w	r3, r2, r3
100089f8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
100089fa:	e010      	b.n	10008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x105a>

        case RCC_SPI6CLKSOURCE_CSI:
          frequency = CSI_VALUE;
100089fc:	4b96      	ldr	r3, [pc, #600]	; (10008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
100089fe:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a00:	e00d      	b.n	10008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x105a>

        case RCC_SPI6CLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008a02:	4b96      	ldr	r3, [pc, #600]	; (10008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
10008a04:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a06:	e00a      	b.n	10008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x105a>

        case RCC_SPI6CLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008a08:	f107 0318 	add.w	r3, r7, #24
10008a0c:	4618      	mov	r0, r3
10008a0e:	f7fc f97b 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008a12:	69fb      	ldr	r3, [r7, #28]
10008a14:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a16:	e002      	b.n	10008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x105a>

        default:
          frequency = 0;
10008a18:	2300      	movs	r3, #0
10008a1a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a1c:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_SPI6
10008a1e:	e298      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>

    case RCC_PERIPHCLK_USART1:
    {
      clksource = __HAL_RCC_GET_USART1_SOURCE();
10008a20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008a24:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
10008a28:	f003 0307 	and.w	r3, r3, #7
10008a2c:	633b      	str	r3, [r7, #48]	; 0x30
10008a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008a30:	2b05      	cmp	r3, #5
10008a32:	d833      	bhi.n	10008a9c <HAL_RCCEx_GetPeriphCLKFreq+0x10d8>
10008a34:	a201      	add	r2, pc, #4	; (adr r2, 10008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
10008a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008a3a:	bf00      	nop
10008a3c:	10008a55 	.word	0x10008a55
10008a40:	10008a5d 	.word	0x10008a5d
10008a44:	10008a6d 	.word	0x10008a6d
10008a48:	10008a81 	.word	0x10008a81
10008a4c:	10008a87 	.word	0x10008a87
10008a50:	10008a97 	.word	0x10008a97

      switch (clksource)
      {
        case RCC_USART1CLKSOURCE_PCLK5:
          frequency = HAL_RCC_GetPCLK5Freq();
10008a54:	f7fc fbab 	bl	100051ae <HAL_RCC_GetPCLK5Freq>
10008a58:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008a5a:	e022      	b.n	10008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>

        case RCC_USART1CLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008a5c:	f107 0318 	add.w	r3, r7, #24
10008a60:	4618      	mov	r0, r3
10008a62:	f7fc f951 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008a66:	69fb      	ldr	r3, [r7, #28]
10008a68:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a6a:	e01a      	b.n	10008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>

        case RCC_USART1CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008a6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008a70:	699b      	ldr	r3, [r3, #24]
10008a72:	f003 0303 	and.w	r3, r3, #3
10008a76:	4a77      	ldr	r2, [pc, #476]	; (10008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x1290>)
10008a78:	fa22 f303 	lsr.w	r3, r2, r3
10008a7c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a7e:	e010      	b.n	10008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>

        case RCC_USART1CLKSOURCE_CSI:
          frequency = CSI_VALUE;
10008a80:	4b75      	ldr	r3, [pc, #468]	; (10008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
10008a82:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a84:	e00d      	b.n	10008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>

        case RCC_USART1CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008a86:	f107 030c 	add.w	r3, r7, #12
10008a8a:	4618      	mov	r0, r3
10008a8c:	f7fc fa36 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_Q_Frequency;
10008a90:	693b      	ldr	r3, [r7, #16]
10008a92:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a94:	e005      	b.n	10008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>

        case RCC_USART1CLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008a96:	4b71      	ldr	r3, [pc, #452]	; (10008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
10008a98:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008a9a:	e002      	b.n	10008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>

        default:
          frequency = 0;
10008a9c:	2300      	movs	r3, #0
10008a9e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008aa0:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_USART1
10008aa2:	e256      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_STGEN:
    {
      clksource = __HAL_RCC_GET_STGEN_SOURCE();
10008aa4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008aa8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
10008aac:	f003 0303 	and.w	r3, r3, #3
10008ab0:	633b      	str	r3, [r7, #48]	; 0x30
10008ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008ab4:	2b00      	cmp	r3, #0
10008ab6:	d003      	beq.n	10008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
10008ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008aba:	2b01      	cmp	r3, #1
10008abc:	d00a      	beq.n	10008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1110>
10008abe:	e00c      	b.n	10008ada <HAL_RCCEx_GetPeriphCLKFreq+0x1116>

      switch (clksource)
      {
        case RCC_STGENCLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008ac0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008ac4:	699b      	ldr	r3, [r3, #24]
10008ac6:	f003 0303 	and.w	r3, r3, #3
10008aca:	4a62      	ldr	r2, [pc, #392]	; (10008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x1290>)
10008acc:	fa22 f303 	lsr.w	r3, r2, r3
10008ad0:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008ad2:	e005      	b.n	10008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x111c>

        case RCC_STGENCLKSOURCE_HSE:
          frequency = HSE_VALUE;
10008ad4:	4b61      	ldr	r3, [pc, #388]	; (10008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
10008ad6:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008ad8:	e002      	b.n	10008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x111c>

        default:
          frequency = 0;
10008ada:	2300      	movs	r3, #0
10008adc:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008ade:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_STGEN
10008ae0:	e237      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_QSPI:
    {
      clksource = __HAL_RCC_GET_QSPI_SOURCE();
10008ae2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008ae6:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
10008aea:	f003 0303 	and.w	r3, r3, #3
10008aee:	633b      	str	r3, [r7, #48]	; 0x30
10008af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008af2:	2b03      	cmp	r3, #3
10008af4:	d822      	bhi.n	10008b3c <HAL_RCCEx_GetPeriphCLKFreq+0x1178>
10008af6:	a201      	add	r2, pc, #4	; (adr r2, 10008afc <HAL_RCCEx_GetPeriphCLKFreq+0x1138>)
10008af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008afc:	10008b0d 	.word	0x10008b0d
10008b00:	10008b15 	.word	0x10008b15
10008b04:	10008b25 	.word	0x10008b25
10008b08:	10008b35 	.word	0x10008b35

      switch (clksource)
      {
        case RCC_QSPICLKSOURCE_ACLK:
          frequency = HAL_RCC_GetACLKFreq();
10008b0c:	f7fc fb69 	bl	100051e2 <HAL_RCC_GetACLKFreq>
10008b10:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008b12:	e016      	b.n	10008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>

        case RCC_QSPICLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008b14:	f107 0318 	add.w	r3, r7, #24
10008b18:	4618      	mov	r0, r3
10008b1a:	f7fc f8f5 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
10008b1e:	6a3b      	ldr	r3, [r7, #32]
10008b20:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008b22:	e00e      	b.n	10008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>

        case RCC_QSPICLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008b24:	f107 030c 	add.w	r3, r7, #12
10008b28:	4618      	mov	r0, r3
10008b2a:	f7fc f9e7 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
10008b2e:	68fb      	ldr	r3, [r7, #12]
10008b30:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008b32:	e006      	b.n	10008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>

        case RCC_QSPICLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
10008b34:	f7fc fba2 	bl	1000527c <RCC_GetCKPERFreq>
10008b38:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008b3a:	e002      	b.n	10008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>

        default:
          frequency = 0;
10008b3c:	2300      	movs	r3, #0
10008b3e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008b40:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_QSPI
10008b42:	e206      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_ETH:
    {
      clksource = __HAL_RCC_GET_ETH_SOURCE();
10008b44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008b48:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
10008b4c:	f003 0303 	and.w	r3, r3, #3
10008b50:	633b      	str	r3, [r7, #48]	; 0x30
10008b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008b54:	2b00      	cmp	r3, #0
10008b56:	d003      	beq.n	10008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
10008b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008b5a:	2b01      	cmp	r3, #1
10008b5c:	d008      	beq.n	10008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x11ac>
10008b5e:	e00f      	b.n	10008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x11bc>

      switch (clksource)
      {
        case RCC_ETHCLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008b60:	f107 030c 	add.w	r3, r7, #12
10008b64:	4618      	mov	r0, r3
10008b66:	f7fc f9c9 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
10008b6a:	68fb      	ldr	r3, [r7, #12]
10008b6c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008b6e:	e00a      	b.n	10008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x11c2>

        case RCC_ETHCLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008b70:	f107 0318 	add.w	r3, r7, #24
10008b74:	4618      	mov	r0, r3
10008b76:	f7fc f8c7 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008b7a:	69fb      	ldr	r3, [r7, #28]
10008b7c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008b7e:	e002      	b.n	10008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x11c2>

        default:
          frequency = 0;
10008b80:	2300      	movs	r3, #0
10008b82:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008b84:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_ETH
10008b86:	e1e4      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_FMC:
    {
      clksource = __HAL_RCC_GET_FMC_SOURCE();
10008b88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008b8c:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
10008b90:	f003 0303 	and.w	r3, r3, #3
10008b94:	633b      	str	r3, [r7, #48]	; 0x30
10008b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008b98:	2b03      	cmp	r3, #3
10008b9a:	f200 81d1 	bhi.w	10008f40 <HAL_RCCEx_GetPeriphCLKFreq+0x157c>
10008b9e:	a201      	add	r2, pc, #4	; (adr r2, 10008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>)
10008ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008ba4:	10008bb5 	.word	0x10008bb5
10008ba8:	10008bbd 	.word	0x10008bbd
10008bac:	10008bcd 	.word	0x10008bcd
10008bb0:	10008bdd 	.word	0x10008bdd

      switch (clksource)
      {
        case RCC_FMCCLKSOURCE_ACLK:
          frequency = HAL_RCC_GetACLKFreq();
10008bb4:	f7fc fb15 	bl	100051e2 <HAL_RCC_GetACLKFreq>
10008bb8:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008bba:	e013      	b.n	10008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1220>

        case RCC_FMCCLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008bbc:	f107 0318 	add.w	r3, r7, #24
10008bc0:	4618      	mov	r0, r3
10008bc2:	f7fc f8a1 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
10008bc6:	6a3b      	ldr	r3, [r7, #32]
10008bc8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008bca:	e00b      	b.n	10008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1220>

        case RCC_FMCCLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008bcc:	f107 030c 	add.w	r3, r7, #12
10008bd0:	4618      	mov	r0, r3
10008bd2:	f7fc f993 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
10008bd6:	68fb      	ldr	r3, [r7, #12]
10008bd8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008bda:	e003      	b.n	10008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1220>

        case RCC_FMCCLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
10008bdc:	f7fc fb4e 	bl	1000527c <RCC_GetCKPERFreq>
10008be0:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008be2:	bf00      	nop

      }
    }
    break;//RCC_PERIPHCLK_FMC
10008be4:	e1ac      	b.n	10008f40 <HAL_RCCEx_GetPeriphCLKFreq+0x157c>


    case RCC_PERIPHCLK_GPU:
    {
      HAL_RCC_GetPLL2ClockFreq(&pll2_clocks);
10008be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
10008bea:	4618      	mov	r0, r3
10008bec:	f7fb ffa0 	bl	10004b30 <HAL_RCC_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_Q_Frequency;
10008bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
10008bf2:	637b      	str	r3, [r7, #52]	; 0x34
    }
    break;//RCC_PERIPHCLK_GPU
10008bf4:	e1ad      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_USBO:
    {
      clksource = __HAL_RCC_GET_USBO_SOURCE();
10008bf6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008bfa:	f8d3 391c 	ldr.w	r3, [r3, #2332]	; 0x91c
10008bfe:	f003 0310 	and.w	r3, r3, #16
10008c02:	633b      	str	r3, [r7, #48]	; 0x30
10008c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008c06:	2b00      	cmp	r3, #0
10008c08:	d003      	beq.n	10008c12 <HAL_RCCEx_GetPeriphCLKFreq+0x124e>
10008c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008c0c:	2b10      	cmp	r3, #16
10008c0e:	d008      	beq.n	10008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
        case RCC_USBOCLKSOURCE_PHY:
          frequency = USB_PHY_VALUE;
          break;
      }
    }
    break;//RCC_PERIPHCLK_USBO
10008c10:	e19f      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008c12:	f107 030c 	add.w	r3, r7, #12
10008c16:	4618      	mov	r0, r3
10008c18:	f7fc f970 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
10008c1c:	697b      	ldr	r3, [r7, #20]
10008c1e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008c20:	e002      	b.n	10008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>
          frequency = USB_PHY_VALUE;
10008c22:	4b0f      	ldr	r3, [pc, #60]	; (10008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
10008c24:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008c26:	bf00      	nop
    break;//RCC_PERIPHCLK_USBO
10008c28:	e193      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_SDMMC3:
    {
      clksource = __HAL_RCC_GET_SDMMC3_SOURCE();
10008c2a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008c2e:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
10008c32:	f003 0307 	and.w	r3, r3, #7
10008c36:	633b      	str	r3, [r7, #48]	; 0x30
10008c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008c3a:	2b03      	cmp	r3, #3
10008c3c:	d830      	bhi.n	10008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
10008c3e:	a201      	add	r2, pc, #4	; (adr r2, 10008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
10008c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008c44:	10008c65 	.word	0x10008c65
10008c48:	10008c6d 	.word	0x10008c6d
10008c4c:	10008c7d 	.word	0x10008c7d
10008c50:	10008c8d 	.word	0x10008c8d
10008c54:	03d09000 	.word	0x03d09000
10008c58:	003d0900 	.word	0x003d0900
10008c5c:	016e3600 	.word	0x016e3600
10008c60:	02dc6c00 	.word	0x02dc6c00

      switch (clksource)
      {
        case RCC_SDMMC3CLKSOURCE_HCLK2:
          frequency = HAL_RCC_GetHCLK2Freq();
10008c64:	f7fc fae1 	bl	1000522a <HAL_RCC_GetHCLK2Freq>
10008c68:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008c6a:	e01c      	b.n	10008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>

        case RCC_SDMMC3CLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008c6c:	f107 0318 	add.w	r3, r7, #24
10008c70:	4618      	mov	r0, r3
10008c72:	f7fc f849 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
10008c76:	6a3b      	ldr	r3, [r7, #32]
10008c78:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008c7a:	e014      	b.n	10008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>

        case RCC_SDMMC3CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008c7c:	f107 030c 	add.w	r3, r7, #12
10008c80:	4618      	mov	r0, r3
10008c82:	f7fc f93b 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
10008c86:	68fb      	ldr	r3, [r7, #12]
10008c88:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008c8a:	e00c      	b.n	10008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>

        case RCC_SDMMC3CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008c8c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008c90:	699b      	ldr	r3, [r3, #24]
10008c92:	f003 0303 	and.w	r3, r3, #3
10008c96:	4ab1      	ldr	r2, [pc, #708]	; (10008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x1598>)
10008c98:	fa22 f303 	lsr.w	r3, r2, r3
10008c9c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008c9e:	e002      	b.n	10008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>

        default:
          frequency = 0;
10008ca0:	2300      	movs	r3, #0
10008ca2:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008ca4:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_SDMMC3
10008ca6:	e154      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_ADC:
    {
      clksource = __HAL_RCC_GET_ADC_SOURCE();
10008ca8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008cac:	f8d3 3928 	ldr.w	r3, [r3, #2344]	; 0x928
10008cb0:	f003 0303 	and.w	r3, r3, #3
10008cb4:	633b      	str	r3, [r7, #48]	; 0x30
10008cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008cb8:	2b02      	cmp	r3, #2
10008cba:	d015      	beq.n	10008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1324>
10008cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008cbe:	2b02      	cmp	r3, #2
10008cc0:	d81a      	bhi.n	10008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
10008cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008cc4:	2b00      	cmp	r3, #0
10008cc6:	d003      	beq.n	10008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
10008cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008cca:	2b01      	cmp	r3, #1
10008ccc:	d008      	beq.n	10008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x131c>
10008cce:	e013      	b.n	10008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>

      switch (clksource)
      {
        case RCC_ADCCLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008cd0:	f107 030c 	add.w	r3, r7, #12
10008cd4:	4618      	mov	r0, r3
10008cd6:	f7fc f911 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
10008cda:	697b      	ldr	r3, [r7, #20]
10008cdc:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008cde:	e00e      	b.n	10008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x133a>

        case RCC_ADCCLKSOURCE_PER:
          frequency = RCC_GetCKPERFreq();
10008ce0:	f7fc facc 	bl	1000527c <RCC_GetCKPERFreq>
10008ce4:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008ce6:	e00a      	b.n	10008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x133a>

        case RCC_ADCCLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008ce8:	f107 0318 	add.w	r3, r7, #24
10008cec:	4618      	mov	r0, r3
10008cee:	f7fc f80b 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
10008cf2:	69fb      	ldr	r3, [r7, #28]
10008cf4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008cf6:	e002      	b.n	10008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x133a>

        default:
          frequency = 0;
10008cf8:	2300      	movs	r3, #0
10008cfa:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008cfc:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_ADC */
10008cfe:	e128      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>


    case RCC_PERIPHCLK_RNG2:
    {
      clksource = __HAL_RCC_GET_RNG2_SOURCE();
10008d00:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008d04:	f8d3 3920 	ldr.w	r3, [r3, #2336]	; 0x920
10008d08:	f003 0303 	and.w	r3, r3, #3
10008d0c:	633b      	str	r3, [r7, #48]	; 0x30
10008d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008d10:	2b03      	cmp	r3, #3
10008d12:	f200 8117 	bhi.w	10008f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
10008d16:	a201      	add	r2, pc, #4	; (adr r2, 10008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x1358>)
10008d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008d1c:	10008d2d 	.word	0x10008d2d
10008d20:	10008d33 	.word	0x10008d33
10008d24:	10008d43 	.word	0x10008d43
10008d28:	10008d4b 	.word	0x10008d4b

      switch (clksource)
      {
        case RCC_RNG2CLKSOURCE_CSI:
          frequency = CSI_VALUE;
10008d2c:	4b8c      	ldr	r3, [pc, #560]	; (10008f60 <HAL_RCCEx_GetPeriphCLKFreq+0x159c>)
10008d2e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008d30:	e00f      	b.n	10008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x138e>

        case RCC_RNG2CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008d32:	f107 030c 	add.w	r3, r7, #12
10008d36:	4618      	mov	r0, r3
10008d38:	f7fc f8e0 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
10008d3c:	697b      	ldr	r3, [r7, #20]
10008d3e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008d40:	e007      	b.n	10008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x138e>

        case RCC_RNG2CLKSOURCE_LSE:
          frequency = LSE_VALUE;
10008d42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
10008d46:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008d48:	e003      	b.n	10008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x138e>

        case RCC_RNG2CLKSOURCE_LSI:
          frequency = LSI_VALUE;
10008d4a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
10008d4e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008d50:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_RNG2
10008d52:	e0f7      	b.n	10008f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>


    case RCC_PERIPHCLK_RNG1:
    {
      clksource = __HAL_RCC_GET_RNG1_SOURCE();
10008d54:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008d58:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
10008d5c:	f003 0303 	and.w	r3, r3, #3
10008d60:	633b      	str	r3, [r7, #48]	; 0x30
10008d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008d64:	2b03      	cmp	r3, #3
10008d66:	f200 80ef 	bhi.w	10008f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
10008d6a:	a201      	add	r2, pc, #4	; (adr r2, 10008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
10008d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008d70:	10008d81 	.word	0x10008d81
10008d74:	10008d87 	.word	0x10008d87
10008d78:	10008d97 	.word	0x10008d97
10008d7c:	10008d9f 	.word	0x10008d9f

      switch (clksource)
      {
        case RCC_RNG1CLKSOURCE_CSI:
          frequency = CSI_VALUE;
10008d80:	4b77      	ldr	r3, [pc, #476]	; (10008f60 <HAL_RCCEx_GetPeriphCLKFreq+0x159c>)
10008d82:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008d84:	e00f      	b.n	10008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e2>

        case RCC_RNG1CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008d86:	f107 030c 	add.w	r3, r7, #12
10008d8a:	4618      	mov	r0, r3
10008d8c:	f7fc f8b6 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_R_Frequency;
10008d90:	697b      	ldr	r3, [r7, #20]
10008d92:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008d94:	e007      	b.n	10008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e2>

        case RCC_RNG1CLKSOURCE_LSE:
          frequency = LSE_VALUE;
10008d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
10008d9a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008d9c:	e003      	b.n	10008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e2>

        case RCC_RNG1CLKSOURCE_LSI:
          frequency = LSI_VALUE;
10008d9e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
10008da2:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008da4:	bf00      	nop
      }
    }
    break;//RCC_PERIPHCLK_RNG1
10008da6:	e0cf      	b.n	10008f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>

    case RCC_PERIPHCLK_SDMMC12:
    {
      clksource = __HAL_RCC_GET_SDMMC12_SOURCE();
10008da8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008dac:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
10008db0:	f003 0307 	and.w	r3, r3, #7
10008db4:	633b      	str	r3, [r7, #48]	; 0x30
10008db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10008db8:	2b03      	cmp	r3, #3
10008dba:	d829      	bhi.n	10008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x144c>
10008dbc:	a201      	add	r2, pc, #4	; (adr r2, 10008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>)
10008dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008dc2:	bf00      	nop
10008dc4:	10008dd5 	.word	0x10008dd5
10008dc8:	10008ddd 	.word	0x10008ddd
10008dcc:	10008ded 	.word	0x10008ded
10008dd0:	10008dfd 	.word	0x10008dfd

      switch (clksource)
      {
        case RCC_SDMMC12CLKSOURCE_HCLK6:
          frequency = HAL_RCC_GetHCLK6Freq();
10008dd4:	f7fc fa22 	bl	1000521c <HAL_RCC_GetHCLK6Freq>
10008dd8:	6378      	str	r0, [r7, #52]	; 0x34
          break;
10008dda:	e01c      	b.n	10008e16 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>

        case RCC_SDMMC12CLKSOURCE_PLL3:
          HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10008ddc:	f107 0318 	add.w	r3, r7, #24
10008de0:	4618      	mov	r0, r3
10008de2:	f7fb ff91 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
10008de6:	6a3b      	ldr	r3, [r7, #32]
10008de8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008dea:	e014      	b.n	10008e16 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>

        case RCC_SDMMC12CLKSOURCE_PLL4:
          HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10008dec:	f107 030c 	add.w	r3, r7, #12
10008df0:	4618      	mov	r0, r3
10008df2:	f7fc f883 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
          frequency = pll4_clocks.PLL4_P_Frequency;
10008df6:	68fb      	ldr	r3, [r7, #12]
10008df8:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008dfa:	e00c      	b.n	10008e16 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>

        case RCC_SDMMC12CLKSOURCE_HSI:
          frequency = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10008dfc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008e00:	699b      	ldr	r3, [r3, #24]
10008e02:	f003 0303 	and.w	r3, r3, #3
10008e06:	4a55      	ldr	r2, [pc, #340]	; (10008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x1598>)
10008e08:	fa22 f303 	lsr.w	r3, r2, r3
10008e0c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008e0e:	e002      	b.n	10008e16 <HAL_RCCEx_GetPeriphCLKFreq+0x1452>

        default:
          frequency = 0;
10008e10:	2300      	movs	r3, #0
10008e12:	637b      	str	r3, [r7, #52]	; 0x34
          break;
10008e14:	bf00      	nop
      }
    }
      break; /* RCC_PERIPHCLK_SDMMC12 */
10008e16:	e09c      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>

    case RCC_PERIPHCLK_TIMG1:
    {
      frequency = HAL_RCC_GetMCUFreq();
10008e18:	f7fc fa15 	bl	10005246 <HAL_RCC_GetMCUFreq>
10008e1c:	6378      	str	r0, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_TIMG1PRES() == RCC_TIMG1PRES_ACTIVATED)
10008e1e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008e22:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
10008e26:	f003 0301 	and.w	r3, r3, #1
10008e2a:	2b01      	cmp	r3, #1
10008e2c:	d116      	bne.n	10008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x1498>
      {
        switch (__HAL_RCC_GET_APB1_DIV())
10008e2e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008e32:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
10008e36:	f003 0307 	and.w	r3, r3, #7
10008e3a:	2b04      	cmp	r3, #4
10008e3c:	d00a      	beq.n	10008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
10008e3e:	2b04      	cmp	r3, #4
10008e40:	f200 8084 	bhi.w	10008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
10008e44:	2b02      	cmp	r3, #2
10008e46:	d92b      	bls.n	10008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>
10008e48:	2b03      	cmp	r3, #3
10008e4a:	d17f      	bne.n	10008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
          case RCC_APB1_DIV1:
          case RCC_APB1_DIV2:
          case RCC_APB1_DIV4:
            break;
          case RCC_APB1_DIV8:
            frequency /= 2UL;
10008e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008e4e:	085b      	lsrs	r3, r3, #1
10008e50:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008e52:	e028      	b.n	10008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x14e2>
          case RCC_APB1_DIV16:
            frequency /= 4UL;
10008e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008e56:	089b      	lsrs	r3, r3, #2
10008e58:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008e5a:	e024      	b.n	10008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x14e2>
        }
      }
      else
      {
        switch (__HAL_RCC_GET_APB1_DIV())
10008e5c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008e60:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
10008e64:	f003 0307 	and.w	r3, r3, #7
10008e68:	2b04      	cmp	r3, #4
10008e6a:	d86f      	bhi.n	10008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
10008e6c:	a201      	add	r2, pc, #4	; (adr r2, 10008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x14b0>)
10008e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008e72:	bf00      	nop
10008e74:	10008ea5 	.word	0x10008ea5
10008e78:	10008ea5 	.word	0x10008ea5
10008e7c:	10008e89 	.word	0x10008e89
10008e80:	10008e91 	.word	0x10008e91
10008e84:	10008e99 	.word	0x10008e99
        {
          case RCC_APB1_DIV1:
          case RCC_APB1_DIV2:
            break;
          case RCC_APB1_DIV4:
            frequency /= 2UL;
10008e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008e8a:	085b      	lsrs	r3, r3, #1
10008e8c:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008e8e:	e00a      	b.n	10008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x14e2>
          case RCC_APB1_DIV8:
            frequency /= 4UL;
10008e90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008e92:	089b      	lsrs	r3, r3, #2
10008e94:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008e96:	e006      	b.n	10008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x14e2>
          case RCC_APB1_DIV16:
            frequency /= 8UL;
10008e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008e9a:	08db      	lsrs	r3, r3, #3
10008e9c:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008e9e:	e002      	b.n	10008ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x14e2>
            break;
10008ea0:	bf00      	nop
10008ea2:	e053      	b.n	10008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
            break;
10008ea4:	bf00      	nop
        }
      }
    }
    break;
10008ea6:	e051      	b.n	10008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1588>


    case RCC_PERIPHCLK_TIMG2:
    {
      frequency = HAL_RCC_GetMCUFreq();
10008ea8:	f7fc f9cd 	bl	10005246 <HAL_RCC_GetMCUFreq>
10008eac:	6378      	str	r0, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_TIMG2PRES() == RCC_TIMG2PRES_ACTIVATED)
10008eae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008eb2:	f8d3 382c 	ldr.w	r3, [r3, #2092]	; 0x82c
10008eb6:	f003 0301 	and.w	r3, r3, #1
10008eba:	2b01      	cmp	r3, #1
10008ebc:	d115      	bne.n	10008eea <HAL_RCCEx_GetPeriphCLKFreq+0x1526>
      {
        switch (__HAL_RCC_GET_APB2_DIV())
10008ebe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008ec2:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
10008ec6:	f003 0307 	and.w	r3, r3, #7
10008eca:	2b04      	cmp	r3, #4
10008ecc:	d009      	beq.n	10008ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
10008ece:	2b04      	cmp	r3, #4
10008ed0:	d83e      	bhi.n	10008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x158c>
10008ed2:	2b02      	cmp	r3, #2
10008ed4:	d92a      	bls.n	10008f2c <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
10008ed6:	2b03      	cmp	r3, #3
10008ed8:	d13a      	bne.n	10008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x158c>
          case RCC_APB2_DIV1:
          case RCC_APB2_DIV2:
          case RCC_APB2_DIV4:
            break;
          case RCC_APB2_DIV8:
            frequency /= 2UL;
10008eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008edc:	085b      	lsrs	r3, r3, #1
10008ede:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008ee0:	e027      	b.n	10008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x156e>
          case RCC_APB2_DIV16:
            frequency /= 4UL;
10008ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008ee4:	089b      	lsrs	r3, r3, #2
10008ee6:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008ee8:	e023      	b.n	10008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x156e>
        }
      }
      else
      {
        switch (__HAL_RCC_GET_APB2_DIV())
10008eea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10008eee:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
10008ef2:	f003 0307 	and.w	r3, r3, #7
10008ef6:	2b04      	cmp	r3, #4
10008ef8:	d82a      	bhi.n	10008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x158c>
10008efa:	a201      	add	r2, pc, #4	; (adr r2, 10008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
10008efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10008f00:	10008f31 	.word	0x10008f31
10008f04:	10008f31 	.word	0x10008f31
10008f08:	10008f15 	.word	0x10008f15
10008f0c:	10008f1d 	.word	0x10008f1d
10008f10:	10008f25 	.word	0x10008f25
        {
          case RCC_APB2_DIV1:
          case RCC_APB2_DIV2:
            break;
          case RCC_APB2_DIV4:
            frequency /= 2UL;
10008f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008f16:	085b      	lsrs	r3, r3, #1
10008f18:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008f1a:	e00a      	b.n	10008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x156e>
          case RCC_APB2_DIV8:
            frequency /= 4UL;
10008f1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008f1e:	089b      	lsrs	r3, r3, #2
10008f20:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008f22:	e006      	b.n	10008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x156e>
          case RCC_APB2_DIV16:
            frequency /= 8UL;
10008f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008f26:	08db      	lsrs	r3, r3, #3
10008f28:	637b      	str	r3, [r7, #52]	; 0x34
            break;
10008f2a:	e002      	b.n	10008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x156e>
            break;
10008f2c:	bf00      	nop
10008f2e:	e00f      	b.n	10008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x158c>
            break;
10008f30:	bf00      	nop
        }
      }
    }
    break;
10008f32:	e00d      	b.n	10008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x158c>
      break; /* RCC_PERIPHCLK_I2C12 */
10008f34:	bf00      	nop
10008f36:	e00c      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
      break; /* RCC_PERIPHCLK_I2C35 */
10008f38:	bf00      	nop
10008f3a:	e00a      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
    break;//RCC_PERIPHCLK_RTC
10008f3c:	bf00      	nop
10008f3e:	e008      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
    break;//RCC_PERIPHCLK_FMC
10008f40:	bf00      	nop
10008f42:	e006      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
    break;//RCC_PERIPHCLK_RNG2
10008f44:	bf00      	nop
10008f46:	e004      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
    break;//RCC_PERIPHCLK_RNG1
10008f48:	bf00      	nop
10008f4a:	e002      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
    break;
10008f4c:	bf00      	nop
10008f4e:	e000      	b.n	10008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
    break;
10008f50:	bf00      	nop

  }

  return (frequency);
10008f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
10008f54:	4618      	mov	r0, r3
10008f56:	373c      	adds	r7, #60	; 0x3c
10008f58:	46bd      	mov	sp, r7
10008f5a:	bd90      	pop	{r4, r7, pc}
10008f5c:	03d09000 	.word	0x03d09000
10008f60:	003d0900 	.word	0x003d0900

10008f64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
10008f64:	b580      	push	{r7, lr}
10008f66:	b082      	sub	sp, #8
10008f68:	af00      	add	r7, sp, #0
10008f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
10008f6c:	687b      	ldr	r3, [r7, #4]
10008f6e:	2b00      	cmp	r3, #0
10008f70:	d101      	bne.n	10008f76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
10008f72:	2301      	movs	r3, #1
10008f74:	e01d      	b.n	10008fb2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
10008f76:	687b      	ldr	r3, [r7, #4]
10008f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
10008f7c:	b2db      	uxtb	r3, r3
10008f7e:	2b00      	cmp	r3, #0
10008f80:	d106      	bne.n	10008f90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
10008f82:	687b      	ldr	r3, [r7, #4]
10008f84:	2200      	movs	r2, #0
10008f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
10008f8a:	6878      	ldr	r0, [r7, #4]
10008f8c:	f7f8 fb6c 	bl	10001668 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
10008f90:	687b      	ldr	r3, [r7, #4]
10008f92:	2202      	movs	r2, #2
10008f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
10008f98:	687b      	ldr	r3, [r7, #4]
10008f9a:	681a      	ldr	r2, [r3, #0]
10008f9c:	687b      	ldr	r3, [r7, #4]
10008f9e:	3304      	adds	r3, #4
10008fa0:	4619      	mov	r1, r3
10008fa2:	4610      	mov	r0, r2
10008fa4:	f000 f834 	bl	10009010 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
10008fa8:	687b      	ldr	r3, [r7, #4]
10008faa:	2201      	movs	r2, #1
10008fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
10008fb0:	2300      	movs	r3, #0
}
10008fb2:	4618      	mov	r0, r3
10008fb4:	3708      	adds	r7, #8
10008fb6:	46bd      	mov	sp, r7
10008fb8:	bd80      	pop	{r7, pc}
	...

10008fbc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
10008fbc:	b480      	push	{r7}
10008fbe:	b085      	sub	sp, #20
10008fc0:	af00      	add	r7, sp, #0
10008fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
10008fc4:	687b      	ldr	r3, [r7, #4]
10008fc6:	2202      	movs	r2, #2
10008fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
10008fcc:	687b      	ldr	r3, [r7, #4]
10008fce:	681b      	ldr	r3, [r3, #0]
10008fd0:	689a      	ldr	r2, [r3, #8]
10008fd2:	4b0e      	ldr	r3, [pc, #56]	; (1000900c <HAL_TIM_Base_Start+0x50>)
10008fd4:	4013      	ands	r3, r2
10008fd6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
10008fd8:	68fb      	ldr	r3, [r7, #12]
10008fda:	2b06      	cmp	r3, #6
10008fdc:	d00b      	beq.n	10008ff6 <HAL_TIM_Base_Start+0x3a>
10008fde:	68fb      	ldr	r3, [r7, #12]
10008fe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
10008fe4:	d007      	beq.n	10008ff6 <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
10008fe6:	687b      	ldr	r3, [r7, #4]
10008fe8:	681b      	ldr	r3, [r3, #0]
10008fea:	681a      	ldr	r2, [r3, #0]
10008fec:	687b      	ldr	r3, [r7, #4]
10008fee:	681b      	ldr	r3, [r3, #0]
10008ff0:	f042 0201 	orr.w	r2, r2, #1
10008ff4:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
10008ff6:	687b      	ldr	r3, [r7, #4]
10008ff8:	2201      	movs	r2, #1
10008ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
10008ffe:	2300      	movs	r3, #0
}
10009000:	4618      	mov	r0, r3
10009002:	3714      	adds	r7, #20
10009004:	46bd      	mov	sp, r7
10009006:	f85d 7b04 	ldr.w	r7, [sp], #4
1000900a:	4770      	bx	lr
1000900c:	00010007 	.word	0x00010007

10009010 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
10009010:	b480      	push	{r7}
10009012:	b085      	sub	sp, #20
10009014:	af00      	add	r7, sp, #0
10009016:	6078      	str	r0, [r7, #4]
10009018:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
1000901a:	687b      	ldr	r3, [r7, #4]
1000901c:	681b      	ldr	r3, [r3, #0]
1000901e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
10009020:	687b      	ldr	r3, [r7, #4]
10009022:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10009026:	d013      	beq.n	10009050 <TIM_Base_SetConfig+0x40>
10009028:	687b      	ldr	r3, [r7, #4]
1000902a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
1000902e:	d00f      	beq.n	10009050 <TIM_Base_SetConfig+0x40>
10009030:	687b      	ldr	r3, [r7, #4]
10009032:	4a3c      	ldr	r2, [pc, #240]	; (10009124 <TIM_Base_SetConfig+0x114>)
10009034:	4293      	cmp	r3, r2
10009036:	d00b      	beq.n	10009050 <TIM_Base_SetConfig+0x40>
10009038:	687b      	ldr	r3, [r7, #4]
1000903a:	4a3b      	ldr	r2, [pc, #236]	; (10009128 <TIM_Base_SetConfig+0x118>)
1000903c:	4293      	cmp	r3, r2
1000903e:	d007      	beq.n	10009050 <TIM_Base_SetConfig+0x40>
10009040:	687b      	ldr	r3, [r7, #4]
10009042:	4a3a      	ldr	r2, [pc, #232]	; (1000912c <TIM_Base_SetConfig+0x11c>)
10009044:	4293      	cmp	r3, r2
10009046:	d003      	beq.n	10009050 <TIM_Base_SetConfig+0x40>
10009048:	687b      	ldr	r3, [r7, #4]
1000904a:	4a39      	ldr	r2, [pc, #228]	; (10009130 <TIM_Base_SetConfig+0x120>)
1000904c:	4293      	cmp	r3, r2
1000904e:	d108      	bne.n	10009062 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
10009050:	68fb      	ldr	r3, [r7, #12]
10009052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10009056:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
10009058:	683b      	ldr	r3, [r7, #0]
1000905a:	685b      	ldr	r3, [r3, #4]
1000905c:	68fa      	ldr	r2, [r7, #12]
1000905e:	4313      	orrs	r3, r2
10009060:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
10009062:	687b      	ldr	r3, [r7, #4]
10009064:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10009068:	d01f      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
1000906a:	687b      	ldr	r3, [r7, #4]
1000906c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
10009070:	d01b      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
10009072:	687b      	ldr	r3, [r7, #4]
10009074:	4a2b      	ldr	r2, [pc, #172]	; (10009124 <TIM_Base_SetConfig+0x114>)
10009076:	4293      	cmp	r3, r2
10009078:	d017      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
1000907a:	687b      	ldr	r3, [r7, #4]
1000907c:	4a2a      	ldr	r2, [pc, #168]	; (10009128 <TIM_Base_SetConfig+0x118>)
1000907e:	4293      	cmp	r3, r2
10009080:	d013      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
10009082:	687b      	ldr	r3, [r7, #4]
10009084:	4a29      	ldr	r2, [pc, #164]	; (1000912c <TIM_Base_SetConfig+0x11c>)
10009086:	4293      	cmp	r3, r2
10009088:	d00f      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
1000908a:	687b      	ldr	r3, [r7, #4]
1000908c:	4a28      	ldr	r2, [pc, #160]	; (10009130 <TIM_Base_SetConfig+0x120>)
1000908e:	4293      	cmp	r3, r2
10009090:	d00b      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
10009092:	687b      	ldr	r3, [r7, #4]
10009094:	4a27      	ldr	r2, [pc, #156]	; (10009134 <TIM_Base_SetConfig+0x124>)
10009096:	4293      	cmp	r3, r2
10009098:	d007      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
1000909a:	687b      	ldr	r3, [r7, #4]
1000909c:	4a26      	ldr	r2, [pc, #152]	; (10009138 <TIM_Base_SetConfig+0x128>)
1000909e:	4293      	cmp	r3, r2
100090a0:	d003      	beq.n	100090aa <TIM_Base_SetConfig+0x9a>
100090a2:	687b      	ldr	r3, [r7, #4]
100090a4:	4a25      	ldr	r2, [pc, #148]	; (1000913c <TIM_Base_SetConfig+0x12c>)
100090a6:	4293      	cmp	r3, r2
100090a8:	d108      	bne.n	100090bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
100090aa:	68fb      	ldr	r3, [r7, #12]
100090ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
100090b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
100090b2:	683b      	ldr	r3, [r7, #0]
100090b4:	68db      	ldr	r3, [r3, #12]
100090b6:	68fa      	ldr	r2, [r7, #12]
100090b8:	4313      	orrs	r3, r2
100090ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
100090bc:	68fb      	ldr	r3, [r7, #12]
100090be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
100090c2:	683b      	ldr	r3, [r7, #0]
100090c4:	695b      	ldr	r3, [r3, #20]
100090c6:	4313      	orrs	r3, r2
100090c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
100090ca:	687b      	ldr	r3, [r7, #4]
100090cc:	68fa      	ldr	r2, [r7, #12]
100090ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
100090d0:	683b      	ldr	r3, [r7, #0]
100090d2:	689a      	ldr	r2, [r3, #8]
100090d4:	687b      	ldr	r3, [r7, #4]
100090d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
100090d8:	683b      	ldr	r3, [r7, #0]
100090da:	681a      	ldr	r2, [r3, #0]
100090dc:	687b      	ldr	r3, [r7, #4]
100090de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
100090e0:	687b      	ldr	r3, [r7, #4]
100090e2:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
100090e6:	d00f      	beq.n	10009108 <TIM_Base_SetConfig+0xf8>
100090e8:	687b      	ldr	r3, [r7, #4]
100090ea:	4a11      	ldr	r2, [pc, #68]	; (10009130 <TIM_Base_SetConfig+0x120>)
100090ec:	4293      	cmp	r3, r2
100090ee:	d00b      	beq.n	10009108 <TIM_Base_SetConfig+0xf8>
100090f0:	687b      	ldr	r3, [r7, #4]
100090f2:	4a10      	ldr	r2, [pc, #64]	; (10009134 <TIM_Base_SetConfig+0x124>)
100090f4:	4293      	cmp	r3, r2
100090f6:	d007      	beq.n	10009108 <TIM_Base_SetConfig+0xf8>
100090f8:	687b      	ldr	r3, [r7, #4]
100090fa:	4a0f      	ldr	r2, [pc, #60]	; (10009138 <TIM_Base_SetConfig+0x128>)
100090fc:	4293      	cmp	r3, r2
100090fe:	d003      	beq.n	10009108 <TIM_Base_SetConfig+0xf8>
10009100:	687b      	ldr	r3, [r7, #4]
10009102:	4a0e      	ldr	r2, [pc, #56]	; (1000913c <TIM_Base_SetConfig+0x12c>)
10009104:	4293      	cmp	r3, r2
10009106:	d103      	bne.n	10009110 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
10009108:	683b      	ldr	r3, [r7, #0]
1000910a:	691a      	ldr	r2, [r3, #16]
1000910c:	687b      	ldr	r3, [r7, #4]
1000910e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
10009110:	687b      	ldr	r3, [r7, #4]
10009112:	2201      	movs	r2, #1
10009114:	615a      	str	r2, [r3, #20]
}
10009116:	bf00      	nop
10009118:	3714      	adds	r7, #20
1000911a:	46bd      	mov	sp, r7
1000911c:	f85d 7b04 	ldr.w	r7, [sp], #4
10009120:	4770      	bx	lr
10009122:	bf00      	nop
10009124:	40001000 	.word	0x40001000
10009128:	40002000 	.word	0x40002000
1000912c:	40003000 	.word	0x40003000
10009130:	44001000 	.word	0x44001000
10009134:	44006000 	.word	0x44006000
10009138:	44007000 	.word	0x44007000
1000913c:	44008000 	.word	0x44008000

10009140 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
10009140:	b580      	push	{r7, lr}
10009142:	b082      	sub	sp, #8
10009144:	af00      	add	r7, sp, #0
10009146:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
10009148:	687b      	ldr	r3, [r7, #4]
1000914a:	2b00      	cmp	r3, #0
1000914c:	d101      	bne.n	10009152 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
1000914e:	2301      	movs	r3, #1
10009150:	e042      	b.n	100091d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
10009152:	687b      	ldr	r3, [r7, #4]
10009154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
10009158:	2b00      	cmp	r3, #0
1000915a:	d106      	bne.n	1000916a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
1000915c:	687b      	ldr	r3, [r7, #4]
1000915e:	2200      	movs	r2, #0
10009160:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
10009164:	6878      	ldr	r0, [r7, #4]
10009166:	f7f8 fa95 	bl	10001694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
1000916a:	687b      	ldr	r3, [r7, #4]
1000916c:	2224      	movs	r2, #36	; 0x24
1000916e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
10009172:	687b      	ldr	r3, [r7, #4]
10009174:	681b      	ldr	r3, [r3, #0]
10009176:	681a      	ldr	r2, [r3, #0]
10009178:	687b      	ldr	r3, [r7, #4]
1000917a:	681b      	ldr	r3, [r3, #0]
1000917c:	f022 0201 	bic.w	r2, r2, #1
10009180:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
10009182:	6878      	ldr	r0, [r7, #4]
10009184:	f000 f8c4 	bl	10009310 <UART_SetConfig>
10009188:	4603      	mov	r3, r0
1000918a:	2b01      	cmp	r3, #1
1000918c:	d101      	bne.n	10009192 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
1000918e:	2301      	movs	r3, #1
10009190:	e022      	b.n	100091d8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
10009192:	687b      	ldr	r3, [r7, #4]
10009194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10009196:	2b00      	cmp	r3, #0
10009198:	d002      	beq.n	100091a0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
1000919a:	6878      	ldr	r0, [r7, #4]
1000919c:	f001 f95e 	bl	1000a45c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
100091a0:	687b      	ldr	r3, [r7, #4]
100091a2:	681b      	ldr	r3, [r3, #0]
100091a4:	685a      	ldr	r2, [r3, #4]
100091a6:	687b      	ldr	r3, [r7, #4]
100091a8:	681b      	ldr	r3, [r3, #0]
100091aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
100091ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
100091b0:	687b      	ldr	r3, [r7, #4]
100091b2:	681b      	ldr	r3, [r3, #0]
100091b4:	689a      	ldr	r2, [r3, #8]
100091b6:	687b      	ldr	r3, [r7, #4]
100091b8:	681b      	ldr	r3, [r3, #0]
100091ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
100091be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
100091c0:	687b      	ldr	r3, [r7, #4]
100091c2:	681b      	ldr	r3, [r3, #0]
100091c4:	681a      	ldr	r2, [r3, #0]
100091c6:	687b      	ldr	r3, [r7, #4]
100091c8:	681b      	ldr	r3, [r3, #0]
100091ca:	f042 0201 	orr.w	r2, r2, #1
100091ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
100091d0:	6878      	ldr	r0, [r7, #4]
100091d2:	f001 f9e5 	bl	1000a5a0 <UART_CheckIdleState>
100091d6:	4603      	mov	r3, r0
}
100091d8:	4618      	mov	r0, r3
100091da:	3708      	adds	r7, #8
100091dc:	46bd      	mov	sp, r7
100091de:	bd80      	pop	{r7, pc}

100091e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
100091e0:	b580      	push	{r7, lr}
100091e2:	b08a      	sub	sp, #40	; 0x28
100091e4:	af02      	add	r7, sp, #8
100091e6:	60f8      	str	r0, [r7, #12]
100091e8:	60b9      	str	r1, [r7, #8]
100091ea:	603b      	str	r3, [r7, #0]
100091ec:	4613      	mov	r3, r2
100091ee:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
100091f0:	68fb      	ldr	r3, [r7, #12]
100091f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
100091f6:	2b20      	cmp	r3, #32
100091f8:	f040 8084 	bne.w	10009304 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
100091fc:	68bb      	ldr	r3, [r7, #8]
100091fe:	2b00      	cmp	r3, #0
10009200:	d002      	beq.n	10009208 <HAL_UART_Transmit+0x28>
10009202:	88fb      	ldrh	r3, [r7, #6]
10009204:	2b00      	cmp	r3, #0
10009206:	d101      	bne.n	1000920c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
10009208:	2301      	movs	r3, #1
1000920a:	e07c      	b.n	10009306 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
1000920c:	68fb      	ldr	r3, [r7, #12]
1000920e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
10009212:	2b01      	cmp	r3, #1
10009214:	d101      	bne.n	1000921a <HAL_UART_Transmit+0x3a>
10009216:	2302      	movs	r3, #2
10009218:	e075      	b.n	10009306 <HAL_UART_Transmit+0x126>
1000921a:	68fb      	ldr	r3, [r7, #12]
1000921c:	2201      	movs	r2, #1
1000921e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    huart->ErrorCode = HAL_UART_ERROR_NONE;
10009222:	68fb      	ldr	r3, [r7, #12]
10009224:	2200      	movs	r2, #0
10009226:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
1000922a:	68fb      	ldr	r3, [r7, #12]
1000922c:	2221      	movs	r2, #33	; 0x21
1000922e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
10009232:	f7f8 fb93 	bl	1000195c <HAL_GetTick>
10009236:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
10009238:	68fb      	ldr	r3, [r7, #12]
1000923a:	88fa      	ldrh	r2, [r7, #6]
1000923c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
10009240:	68fb      	ldr	r3, [r7, #12]
10009242:	88fa      	ldrh	r2, [r7, #6]
10009244:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
10009248:	68fb      	ldr	r3, [r7, #12]
1000924a:	689b      	ldr	r3, [r3, #8]
1000924c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
10009250:	d108      	bne.n	10009264 <HAL_UART_Transmit+0x84>
10009252:	68fb      	ldr	r3, [r7, #12]
10009254:	691b      	ldr	r3, [r3, #16]
10009256:	2b00      	cmp	r3, #0
10009258:	d104      	bne.n	10009264 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
1000925a:	2300      	movs	r3, #0
1000925c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
1000925e:	68bb      	ldr	r3, [r7, #8]
10009260:	61bb      	str	r3, [r7, #24]
10009262:	e003      	b.n	1000926c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
10009264:	68bb      	ldr	r3, [r7, #8]
10009266:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
10009268:	2300      	movs	r3, #0
1000926a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
1000926c:	68fb      	ldr	r3, [r7, #12]
1000926e:	2200      	movs	r2, #0
10009270:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    while (huart->TxXferCount > 0U)
10009274:	e02d      	b.n	100092d2 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
10009276:	683b      	ldr	r3, [r7, #0]
10009278:	9300      	str	r3, [sp, #0]
1000927a:	697b      	ldr	r3, [r7, #20]
1000927c:	2200      	movs	r2, #0
1000927e:	2180      	movs	r1, #128	; 0x80
10009280:	68f8      	ldr	r0, [r7, #12]
10009282:	f001 f9d5 	bl	1000a630 <UART_WaitOnFlagUntilTimeout>
10009286:	4603      	mov	r3, r0
10009288:	2b00      	cmp	r3, #0
1000928a:	d001      	beq.n	10009290 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
1000928c:	2303      	movs	r3, #3
1000928e:	e03a      	b.n	10009306 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
10009290:	69fb      	ldr	r3, [r7, #28]
10009292:	2b00      	cmp	r3, #0
10009294:	d10b      	bne.n	100092ae <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
10009296:	69bb      	ldr	r3, [r7, #24]
10009298:	881a      	ldrh	r2, [r3, #0]
1000929a:	68fb      	ldr	r3, [r7, #12]
1000929c:	681b      	ldr	r3, [r3, #0]
1000929e:	f3c2 0208 	ubfx	r2, r2, #0, #9
100092a2:	b292      	uxth	r2, r2
100092a4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
100092a6:	69bb      	ldr	r3, [r7, #24]
100092a8:	3302      	adds	r3, #2
100092aa:	61bb      	str	r3, [r7, #24]
100092ac:	e008      	b.n	100092c0 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
100092ae:	69fb      	ldr	r3, [r7, #28]
100092b0:	781a      	ldrb	r2, [r3, #0]
100092b2:	68fb      	ldr	r3, [r7, #12]
100092b4:	681b      	ldr	r3, [r3, #0]
100092b6:	b292      	uxth	r2, r2
100092b8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
100092ba:	69fb      	ldr	r3, [r7, #28]
100092bc:	3301      	adds	r3, #1
100092be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
100092c0:	68fb      	ldr	r3, [r7, #12]
100092c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
100092c6:	b29b      	uxth	r3, r3
100092c8:	3b01      	subs	r3, #1
100092ca:	b29a      	uxth	r2, r3
100092cc:	68fb      	ldr	r3, [r7, #12]
100092ce:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
100092d2:	68fb      	ldr	r3, [r7, #12]
100092d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
100092d8:	b29b      	uxth	r3, r3
100092da:	2b00      	cmp	r3, #0
100092dc:	d1cb      	bne.n	10009276 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
100092de:	683b      	ldr	r3, [r7, #0]
100092e0:	9300      	str	r3, [sp, #0]
100092e2:	697b      	ldr	r3, [r7, #20]
100092e4:	2200      	movs	r2, #0
100092e6:	2140      	movs	r1, #64	; 0x40
100092e8:	68f8      	ldr	r0, [r7, #12]
100092ea:	f001 f9a1 	bl	1000a630 <UART_WaitOnFlagUntilTimeout>
100092ee:	4603      	mov	r3, r0
100092f0:	2b00      	cmp	r3, #0
100092f2:	d001      	beq.n	100092f8 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
100092f4:	2303      	movs	r3, #3
100092f6:	e006      	b.n	10009306 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
100092f8:	68fb      	ldr	r3, [r7, #12]
100092fa:	2220      	movs	r2, #32
100092fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
10009300:	2300      	movs	r3, #0
10009302:	e000      	b.n	10009306 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
10009304:	2302      	movs	r3, #2
  }
}
10009306:	4618      	mov	r0, r3
10009308:	3720      	adds	r7, #32
1000930a:	46bd      	mov	sp, r7
1000930c:	bd80      	pop	{r7, pc}
	...

10009310 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
10009310:	b580      	push	{r7, lr}
10009312:	b08e      	sub	sp, #56	; 0x38
10009314:	af00      	add	r7, sp, #0
10009316:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
10009318:	2300      	movs	r3, #0
1000931a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_StatusTypeDef ret               = HAL_OK;
1000931c:	2300      	movs	r3, #0
1000931e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
10009322:	687b      	ldr	r3, [r7, #4]
10009324:	689a      	ldr	r2, [r3, #8]
10009326:	687b      	ldr	r3, [r7, #4]
10009328:	691b      	ldr	r3, [r3, #16]
1000932a:	431a      	orrs	r2, r3
1000932c:	687b      	ldr	r3, [r7, #4]
1000932e:	695b      	ldr	r3, [r3, #20]
10009330:	431a      	orrs	r2, r3
10009332:	687b      	ldr	r3, [r7, #4]
10009334:	69db      	ldr	r3, [r3, #28]
10009336:	4313      	orrs	r3, r2
10009338:	62bb      	str	r3, [r7, #40]	; 0x28
  tmpreg |= (uint32_t)huart->FifoMode;
1000933a:	687b      	ldr	r3, [r7, #4]
1000933c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
1000933e:	6aba      	ldr	r2, [r7, #40]	; 0x28
10009340:	4313      	orrs	r3, r2
10009342:	62bb      	str	r3, [r7, #40]	; 0x28
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
10009344:	687b      	ldr	r3, [r7, #4]
10009346:	681b      	ldr	r3, [r3, #0]
10009348:	681a      	ldr	r2, [r3, #0]
1000934a:	4bb1      	ldr	r3, [pc, #708]	; (10009610 <UART_SetConfig+0x300>)
1000934c:	4013      	ands	r3, r2
1000934e:	687a      	ldr	r2, [r7, #4]
10009350:	6812      	ldr	r2, [r2, #0]
10009352:	6ab9      	ldr	r1, [r7, #40]	; 0x28
10009354:	430b      	orrs	r3, r1
10009356:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
10009358:	687b      	ldr	r3, [r7, #4]
1000935a:	681b      	ldr	r3, [r3, #0]
1000935c:	685b      	ldr	r3, [r3, #4]
1000935e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
10009362:	687b      	ldr	r3, [r7, #4]
10009364:	68da      	ldr	r2, [r3, #12]
10009366:	687b      	ldr	r3, [r7, #4]
10009368:	681b      	ldr	r3, [r3, #0]
1000936a:	430a      	orrs	r2, r1
1000936c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
1000936e:	687b      	ldr	r3, [r7, #4]
10009370:	699b      	ldr	r3, [r3, #24]
10009372:	62bb      	str	r3, [r7, #40]	; 0x28

  tmpreg |= huart->Init.OneBitSampling;
10009374:	687b      	ldr	r3, [r7, #4]
10009376:	6a1b      	ldr	r3, [r3, #32]
10009378:	6aba      	ldr	r2, [r7, #40]	; 0x28
1000937a:	4313      	orrs	r3, r2
1000937c:	62bb      	str	r3, [r7, #40]	; 0x28
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
1000937e:	687b      	ldr	r3, [r7, #4]
10009380:	681b      	ldr	r3, [r3, #0]
10009382:	689b      	ldr	r3, [r3, #8]
10009384:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
10009388:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
1000938c:	687a      	ldr	r2, [r7, #4]
1000938e:	6812      	ldr	r2, [r2, #0]
10009390:	6ab9      	ldr	r1, [r7, #40]	; 0x28
10009392:	430b      	orrs	r3, r1
10009394:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
10009396:	687b      	ldr	r3, [r7, #4]
10009398:	681b      	ldr	r3, [r3, #0]
1000939a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000939c:	f023 010f 	bic.w	r1, r3, #15
100093a0:	687b      	ldr	r3, [r7, #4]
100093a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
100093a4:	687b      	ldr	r3, [r7, #4]
100093a6:	681b      	ldr	r3, [r3, #0]
100093a8:	430a      	orrs	r2, r1
100093aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
100093ac:	687b      	ldr	r3, [r7, #4]
100093ae:	681b      	ldr	r3, [r3, #0]
100093b0:	f1b3 4fb8 	cmp.w	r3, #1543503872	; 0x5c000000
100093b4:	d132      	bne.n	1000941c <UART_SetConfig+0x10c>
100093b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100093ba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
100093be:	f003 0307 	and.w	r3, r3, #7
100093c2:	2b05      	cmp	r3, #5
100093c4:	d826      	bhi.n	10009414 <UART_SetConfig+0x104>
100093c6:	a201      	add	r2, pc, #4	; (adr r2, 100093cc <UART_SetConfig+0xbc>)
100093c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100093cc:	100093e5 	.word	0x100093e5
100093d0:	100093ed 	.word	0x100093ed
100093d4:	100093f5 	.word	0x100093f5
100093d8:	100093fd 	.word	0x100093fd
100093dc:	10009405 	.word	0x10009405
100093e0:	1000940d 	.word	0x1000940d
100093e4:	2302      	movs	r3, #2
100093e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100093ea:	e184      	b.n	100096f6 <UART_SetConfig+0x3e6>
100093ec:	2304      	movs	r3, #4
100093ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100093f2:	e180      	b.n	100096f6 <UART_SetConfig+0x3e6>
100093f4:	2310      	movs	r3, #16
100093f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100093fa:	e17c      	b.n	100096f6 <UART_SetConfig+0x3e6>
100093fc:	2320      	movs	r3, #32
100093fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009402:	e178      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009404:	2308      	movs	r3, #8
10009406:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000940a:	e174      	b.n	100096f6 <UART_SetConfig+0x3e6>
1000940c:	2340      	movs	r3, #64	; 0x40
1000940e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009412:	e170      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009414:	2380      	movs	r3, #128	; 0x80
10009416:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000941a:	e16c      	b.n	100096f6 <UART_SetConfig+0x3e6>
1000941c:	687b      	ldr	r3, [r7, #4]
1000941e:	681b      	ldr	r3, [r3, #0]
10009420:	4a7c      	ldr	r2, [pc, #496]	; (10009614 <UART_SetConfig+0x304>)
10009422:	4293      	cmp	r3, r2
10009424:	d12c      	bne.n	10009480 <UART_SetConfig+0x170>
10009426:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000942a:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
1000942e:	f003 0307 	and.w	r3, r3, #7
10009432:	2b04      	cmp	r3, #4
10009434:	d820      	bhi.n	10009478 <UART_SetConfig+0x168>
10009436:	a201      	add	r2, pc, #4	; (adr r2, 1000943c <UART_SetConfig+0x12c>)
10009438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000943c:	10009451 	.word	0x10009451
10009440:	10009459 	.word	0x10009459
10009444:	10009461 	.word	0x10009461
10009448:	10009469 	.word	0x10009469
1000944c:	10009471 	.word	0x10009471
10009450:	2300      	movs	r3, #0
10009452:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009456:	e14e      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009458:	2308      	movs	r3, #8
1000945a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000945e:	e14a      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009460:	2310      	movs	r3, #16
10009462:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009466:	e146      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009468:	2320      	movs	r3, #32
1000946a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000946e:	e142      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009470:	2340      	movs	r3, #64	; 0x40
10009472:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009476:	e13e      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009478:	2380      	movs	r3, #128	; 0x80
1000947a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000947e:	e13a      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009480:	687b      	ldr	r3, [r7, #4]
10009482:	681b      	ldr	r3, [r3, #0]
10009484:	4a64      	ldr	r2, [pc, #400]	; (10009618 <UART_SetConfig+0x308>)
10009486:	4293      	cmp	r3, r2
10009488:	d12c      	bne.n	100094e4 <UART_SetConfig+0x1d4>
1000948a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000948e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
10009492:	f003 0307 	and.w	r3, r3, #7
10009496:	2b04      	cmp	r3, #4
10009498:	d820      	bhi.n	100094dc <UART_SetConfig+0x1cc>
1000949a:	a201      	add	r2, pc, #4	; (adr r2, 100094a0 <UART_SetConfig+0x190>)
1000949c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100094a0:	100094b5 	.word	0x100094b5
100094a4:	100094bd 	.word	0x100094bd
100094a8:	100094c5 	.word	0x100094c5
100094ac:	100094cd 	.word	0x100094cd
100094b0:	100094d5 	.word	0x100094d5
100094b4:	2300      	movs	r3, #0
100094b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100094ba:	e11c      	b.n	100096f6 <UART_SetConfig+0x3e6>
100094bc:	2308      	movs	r3, #8
100094be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100094c2:	e118      	b.n	100096f6 <UART_SetConfig+0x3e6>
100094c4:	2310      	movs	r3, #16
100094c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100094ca:	e114      	b.n	100096f6 <UART_SetConfig+0x3e6>
100094cc:	2320      	movs	r3, #32
100094ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100094d2:	e110      	b.n	100096f6 <UART_SetConfig+0x3e6>
100094d4:	2340      	movs	r3, #64	; 0x40
100094d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100094da:	e10c      	b.n	100096f6 <UART_SetConfig+0x3e6>
100094dc:	2380      	movs	r3, #128	; 0x80
100094de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100094e2:	e108      	b.n	100096f6 <UART_SetConfig+0x3e6>
100094e4:	687b      	ldr	r3, [r7, #4]
100094e6:	681b      	ldr	r3, [r3, #0]
100094e8:	4a4c      	ldr	r2, [pc, #304]	; (1000961c <UART_SetConfig+0x30c>)
100094ea:	4293      	cmp	r3, r2
100094ec:	d12c      	bne.n	10009548 <UART_SetConfig+0x238>
100094ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100094f2:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
100094f6:	f003 0307 	and.w	r3, r3, #7
100094fa:	2b04      	cmp	r3, #4
100094fc:	d820      	bhi.n	10009540 <UART_SetConfig+0x230>
100094fe:	a201      	add	r2, pc, #4	; (adr r2, 10009504 <UART_SetConfig+0x1f4>)
10009500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10009504:	10009519 	.word	0x10009519
10009508:	10009521 	.word	0x10009521
1000950c:	10009529 	.word	0x10009529
10009510:	10009531 	.word	0x10009531
10009514:	10009539 	.word	0x10009539
10009518:	2300      	movs	r3, #0
1000951a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000951e:	e0ea      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009520:	2308      	movs	r3, #8
10009522:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009526:	e0e6      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009528:	2310      	movs	r3, #16
1000952a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000952e:	e0e2      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009530:	2320      	movs	r3, #32
10009532:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009536:	e0de      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009538:	2340      	movs	r3, #64	; 0x40
1000953a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000953e:	e0da      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009540:	2380      	movs	r3, #128	; 0x80
10009542:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009546:	e0d6      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009548:	687b      	ldr	r3, [r7, #4]
1000954a:	681b      	ldr	r3, [r3, #0]
1000954c:	4a34      	ldr	r2, [pc, #208]	; (10009620 <UART_SetConfig+0x310>)
1000954e:	4293      	cmp	r3, r2
10009550:	d12c      	bne.n	100095ac <UART_SetConfig+0x29c>
10009552:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10009556:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
1000955a:	f003 0307 	and.w	r3, r3, #7
1000955e:	2b04      	cmp	r3, #4
10009560:	d820      	bhi.n	100095a4 <UART_SetConfig+0x294>
10009562:	a201      	add	r2, pc, #4	; (adr r2, 10009568 <UART_SetConfig+0x258>)
10009564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10009568:	1000957d 	.word	0x1000957d
1000956c:	10009585 	.word	0x10009585
10009570:	1000958d 	.word	0x1000958d
10009574:	10009595 	.word	0x10009595
10009578:	1000959d 	.word	0x1000959d
1000957c:	2300      	movs	r3, #0
1000957e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009582:	e0b8      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009584:	2308      	movs	r3, #8
10009586:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000958a:	e0b4      	b.n	100096f6 <UART_SetConfig+0x3e6>
1000958c:	2310      	movs	r3, #16
1000958e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009592:	e0b0      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009594:	2320      	movs	r3, #32
10009596:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000959a:	e0ac      	b.n	100096f6 <UART_SetConfig+0x3e6>
1000959c:	2340      	movs	r3, #64	; 0x40
1000959e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100095a2:	e0a8      	b.n	100096f6 <UART_SetConfig+0x3e6>
100095a4:	2380      	movs	r3, #128	; 0x80
100095a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100095aa:	e0a4      	b.n	100096f6 <UART_SetConfig+0x3e6>
100095ac:	687b      	ldr	r3, [r7, #4]
100095ae:	681b      	ldr	r3, [r3, #0]
100095b0:	4a1c      	ldr	r2, [pc, #112]	; (10009624 <UART_SetConfig+0x314>)
100095b2:	4293      	cmp	r3, r2
100095b4:	d138      	bne.n	10009628 <UART_SetConfig+0x318>
100095b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100095ba:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
100095be:	f003 0307 	and.w	r3, r3, #7
100095c2:	2b04      	cmp	r3, #4
100095c4:	d820      	bhi.n	10009608 <UART_SetConfig+0x2f8>
100095c6:	a201      	add	r2, pc, #4	; (adr r2, 100095cc <UART_SetConfig+0x2bc>)
100095c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100095cc:	100095e1 	.word	0x100095e1
100095d0:	100095e9 	.word	0x100095e9
100095d4:	100095f1 	.word	0x100095f1
100095d8:	100095f9 	.word	0x100095f9
100095dc:	10009601 	.word	0x10009601
100095e0:	2301      	movs	r3, #1
100095e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100095e6:	e086      	b.n	100096f6 <UART_SetConfig+0x3e6>
100095e8:	2308      	movs	r3, #8
100095ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100095ee:	e082      	b.n	100096f6 <UART_SetConfig+0x3e6>
100095f0:	2310      	movs	r3, #16
100095f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100095f6:	e07e      	b.n	100096f6 <UART_SetConfig+0x3e6>
100095f8:	2320      	movs	r3, #32
100095fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100095fe:	e07a      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009600:	2340      	movs	r3, #64	; 0x40
10009602:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009606:	e076      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009608:	2380      	movs	r3, #128	; 0x80
1000960a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000960e:	e072      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009610:	cfff69f3 	.word	0xcfff69f3
10009614:	4000e000 	.word	0x4000e000
10009618:	4000f000 	.word	0x4000f000
1000961c:	40010000 	.word	0x40010000
10009620:	40011000 	.word	0x40011000
10009624:	44003000 	.word	0x44003000
10009628:	687b      	ldr	r3, [r7, #4]
1000962a:	681b      	ldr	r3, [r3, #0]
1000962c:	4aab      	ldr	r2, [pc, #684]	; (100098dc <UART_SetConfig+0x5cc>)
1000962e:	4293      	cmp	r3, r2
10009630:	d12c      	bne.n	1000968c <UART_SetConfig+0x37c>
10009632:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10009636:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
1000963a:	f003 0307 	and.w	r3, r3, #7
1000963e:	2b04      	cmp	r3, #4
10009640:	d820      	bhi.n	10009684 <UART_SetConfig+0x374>
10009642:	a201      	add	r2, pc, #4	; (adr r2, 10009648 <UART_SetConfig+0x338>)
10009644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10009648:	1000965d 	.word	0x1000965d
1000964c:	10009665 	.word	0x10009665
10009650:	1000966d 	.word	0x1000966d
10009654:	10009675 	.word	0x10009675
10009658:	1000967d 	.word	0x1000967d
1000965c:	2300      	movs	r3, #0
1000965e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009662:	e048      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009664:	2308      	movs	r3, #8
10009666:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000966a:	e044      	b.n	100096f6 <UART_SetConfig+0x3e6>
1000966c:	2310      	movs	r3, #16
1000966e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009672:	e040      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009674:	2320      	movs	r3, #32
10009676:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000967a:	e03c      	b.n	100096f6 <UART_SetConfig+0x3e6>
1000967c:	2340      	movs	r3, #64	; 0x40
1000967e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
10009682:	e038      	b.n	100096f6 <UART_SetConfig+0x3e6>
10009684:	2380      	movs	r3, #128	; 0x80
10009686:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
1000968a:	e034      	b.n	100096f6 <UART_SetConfig+0x3e6>
1000968c:	687b      	ldr	r3, [r7, #4]
1000968e:	681b      	ldr	r3, [r3, #0]
10009690:	4a93      	ldr	r2, [pc, #588]	; (100098e0 <UART_SetConfig+0x5d0>)
10009692:	4293      	cmp	r3, r2
10009694:	d12c      	bne.n	100096f0 <UART_SetConfig+0x3e0>
10009696:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000969a:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
1000969e:	f003 0307 	and.w	r3, r3, #7
100096a2:	2b04      	cmp	r3, #4
100096a4:	d820      	bhi.n	100096e8 <UART_SetConfig+0x3d8>
100096a6:	a201      	add	r2, pc, #4	; (adr r2, 100096ac <UART_SetConfig+0x39c>)
100096a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100096ac:	100096c1 	.word	0x100096c1
100096b0:	100096c9 	.word	0x100096c9
100096b4:	100096d1 	.word	0x100096d1
100096b8:	100096d9 	.word	0x100096d9
100096bc:	100096e1 	.word	0x100096e1
100096c0:	2300      	movs	r3, #0
100096c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100096c6:	e016      	b.n	100096f6 <UART_SetConfig+0x3e6>
100096c8:	2308      	movs	r3, #8
100096ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100096ce:	e012      	b.n	100096f6 <UART_SetConfig+0x3e6>
100096d0:	2310      	movs	r3, #16
100096d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100096d6:	e00e      	b.n	100096f6 <UART_SetConfig+0x3e6>
100096d8:	2320      	movs	r3, #32
100096da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100096de:	e00a      	b.n	100096f6 <UART_SetConfig+0x3e6>
100096e0:	2340      	movs	r3, #64	; 0x40
100096e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100096e6:	e006      	b.n	100096f6 <UART_SetConfig+0x3e6>
100096e8:	2380      	movs	r3, #128	; 0x80
100096ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
100096ee:	e002      	b.n	100096f6 <UART_SetConfig+0x3e6>
100096f0:	2380      	movs	r3, #128	; 0x80
100096f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
100096f6:	687b      	ldr	r3, [r7, #4]
100096f8:	69db      	ldr	r3, [r3, #28]
100096fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
100096fe:	f040 8354 	bne.w	10009daa <UART_SetConfig+0xa9a>
  {
    switch (clocksource)
10009702:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
10009706:	2b20      	cmp	r3, #32
10009708:	dc4a      	bgt.n	100097a0 <UART_SetConfig+0x490>
1000970a:	2b00      	cmp	r3, #0
1000970c:	f2c0 832b 	blt.w	10009d66 <UART_SetConfig+0xa56>
10009710:	2b20      	cmp	r3, #32
10009712:	f200 8328 	bhi.w	10009d66 <UART_SetConfig+0xa56>
10009716:	a201      	add	r2, pc, #4	; (adr r2, 1000971c <UART_SetConfig+0x40c>)
10009718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000971c:	100097a9 	.word	0x100097a9
10009720:	10009861 	.word	0x10009861
10009724:	10009921 	.word	0x10009921
10009728:	10009d67 	.word	0x10009d67
1000972c:	100099d9 	.word	0x100099d9
10009730:	10009d67 	.word	0x10009d67
10009734:	10009d67 	.word	0x10009d67
10009738:	10009d67 	.word	0x10009d67
1000973c:	10009a95 	.word	0x10009a95
10009740:	10009d67 	.word	0x10009d67
10009744:	10009d67 	.word	0x10009d67
10009748:	10009d67 	.word	0x10009d67
1000974c:	10009d67 	.word	0x10009d67
10009750:	10009d67 	.word	0x10009d67
10009754:	10009d67 	.word	0x10009d67
10009758:	10009d67 	.word	0x10009d67
1000975c:	10009b51 	.word	0x10009b51
10009760:	10009d67 	.word	0x10009d67
10009764:	10009d67 	.word	0x10009d67
10009768:	10009d67 	.word	0x10009d67
1000976c:	10009d67 	.word	0x10009d67
10009770:	10009d67 	.word	0x10009d67
10009774:	10009d67 	.word	0x10009d67
10009778:	10009d67 	.word	0x10009d67
1000977c:	10009d67 	.word	0x10009d67
10009780:	10009d67 	.word	0x10009d67
10009784:	10009d67 	.word	0x10009d67
10009788:	10009d67 	.word	0x10009d67
1000978c:	10009d67 	.word	0x10009d67
10009790:	10009d67 	.word	0x10009d67
10009794:	10009d67 	.word	0x10009d67
10009798:	10009d67 	.word	0x10009d67
1000979c:	10009c03 	.word	0x10009c03
100097a0:	2b40      	cmp	r3, #64	; 0x40
100097a2:	f000 8287 	beq.w	10009cb4 <UART_SetConfig+0x9a4>
100097a6:	e2de      	b.n	10009d66 <UART_SetConfig+0xa56>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
100097a8:	f7fb fcb0 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
100097ac:	6278      	str	r0, [r7, #36]	; 0x24
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
100097ae:	687b      	ldr	r3, [r7, #4]
100097b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097b2:	2b00      	cmp	r3, #0
100097b4:	d044      	beq.n	10009840 <UART_SetConfig+0x530>
100097b6:	687b      	ldr	r3, [r7, #4]
100097b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097ba:	2b01      	cmp	r3, #1
100097bc:	d03e      	beq.n	1000983c <UART_SetConfig+0x52c>
100097be:	687b      	ldr	r3, [r7, #4]
100097c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097c2:	2b02      	cmp	r3, #2
100097c4:	d038      	beq.n	10009838 <UART_SetConfig+0x528>
100097c6:	687b      	ldr	r3, [r7, #4]
100097c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097ca:	2b03      	cmp	r3, #3
100097cc:	d032      	beq.n	10009834 <UART_SetConfig+0x524>
100097ce:	687b      	ldr	r3, [r7, #4]
100097d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097d2:	2b04      	cmp	r3, #4
100097d4:	d02c      	beq.n	10009830 <UART_SetConfig+0x520>
100097d6:	687b      	ldr	r3, [r7, #4]
100097d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097da:	2b05      	cmp	r3, #5
100097dc:	d026      	beq.n	1000982c <UART_SetConfig+0x51c>
100097de:	687b      	ldr	r3, [r7, #4]
100097e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097e2:	2b06      	cmp	r3, #6
100097e4:	d020      	beq.n	10009828 <UART_SetConfig+0x518>
100097e6:	687b      	ldr	r3, [r7, #4]
100097e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097ea:	2b07      	cmp	r3, #7
100097ec:	d01a      	beq.n	10009824 <UART_SetConfig+0x514>
100097ee:	687b      	ldr	r3, [r7, #4]
100097f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097f2:	2b08      	cmp	r3, #8
100097f4:	d014      	beq.n	10009820 <UART_SetConfig+0x510>
100097f6:	687b      	ldr	r3, [r7, #4]
100097f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100097fa:	2b09      	cmp	r3, #9
100097fc:	d00e      	beq.n	1000981c <UART_SetConfig+0x50c>
100097fe:	687b      	ldr	r3, [r7, #4]
10009800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009802:	2b0a      	cmp	r3, #10
10009804:	d008      	beq.n	10009818 <UART_SetConfig+0x508>
10009806:	687b      	ldr	r3, [r7, #4]
10009808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000980a:	2b0b      	cmp	r3, #11
1000980c:	d102      	bne.n	10009814 <UART_SetConfig+0x504>
1000980e:	f44f 7380 	mov.w	r3, #256	; 0x100
10009812:	e016      	b.n	10009842 <UART_SetConfig+0x532>
10009814:	2301      	movs	r3, #1
10009816:	e014      	b.n	10009842 <UART_SetConfig+0x532>
10009818:	2380      	movs	r3, #128	; 0x80
1000981a:	e012      	b.n	10009842 <UART_SetConfig+0x532>
1000981c:	2340      	movs	r3, #64	; 0x40
1000981e:	e010      	b.n	10009842 <UART_SetConfig+0x532>
10009820:	2320      	movs	r3, #32
10009822:	e00e      	b.n	10009842 <UART_SetConfig+0x532>
10009824:	2310      	movs	r3, #16
10009826:	e00c      	b.n	10009842 <UART_SetConfig+0x532>
10009828:	230c      	movs	r3, #12
1000982a:	e00a      	b.n	10009842 <UART_SetConfig+0x532>
1000982c:	230a      	movs	r3, #10
1000982e:	e008      	b.n	10009842 <UART_SetConfig+0x532>
10009830:	2308      	movs	r3, #8
10009832:	e006      	b.n	10009842 <UART_SetConfig+0x532>
10009834:	2306      	movs	r3, #6
10009836:	e004      	b.n	10009842 <UART_SetConfig+0x532>
10009838:	2304      	movs	r3, #4
1000983a:	e002      	b.n	10009842 <UART_SetConfig+0x532>
1000983c:	2302      	movs	r3, #2
1000983e:	e000      	b.n	10009842 <UART_SetConfig+0x532>
10009840:	2301      	movs	r3, #1
10009842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10009844:	fbb2 f3f3 	udiv	r3, r2, r3
10009848:	005a      	lsls	r2, r3, #1
1000984a:	687b      	ldr	r3, [r7, #4]
1000984c:	685b      	ldr	r3, [r3, #4]
1000984e:	085b      	lsrs	r3, r3, #1
10009850:	441a      	add	r2, r3
10009852:	687b      	ldr	r3, [r7, #4]
10009854:	685b      	ldr	r3, [r3, #4]
10009856:	fbb2 f3f3 	udiv	r3, r2, r3
1000985a:	b29b      	uxth	r3, r3
1000985c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000985e:	e286      	b.n	10009d6e <UART_SetConfig+0xa5e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
10009860:	f7fb fc6f 	bl	10005142 <HAL_RCC_GetPCLK2Freq>
10009864:	6278      	str	r0, [r7, #36]	; 0x24
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009866:	687b      	ldr	r3, [r7, #4]
10009868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000986a:	2b00      	cmp	r3, #0
1000986c:	d048      	beq.n	10009900 <UART_SetConfig+0x5f0>
1000986e:	687b      	ldr	r3, [r7, #4]
10009870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009872:	2b01      	cmp	r3, #1
10009874:	d042      	beq.n	100098fc <UART_SetConfig+0x5ec>
10009876:	687b      	ldr	r3, [r7, #4]
10009878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000987a:	2b02      	cmp	r3, #2
1000987c:	d03c      	beq.n	100098f8 <UART_SetConfig+0x5e8>
1000987e:	687b      	ldr	r3, [r7, #4]
10009880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009882:	2b03      	cmp	r3, #3
10009884:	d036      	beq.n	100098f4 <UART_SetConfig+0x5e4>
10009886:	687b      	ldr	r3, [r7, #4]
10009888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000988a:	2b04      	cmp	r3, #4
1000988c:	d030      	beq.n	100098f0 <UART_SetConfig+0x5e0>
1000988e:	687b      	ldr	r3, [r7, #4]
10009890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009892:	2b05      	cmp	r3, #5
10009894:	d02a      	beq.n	100098ec <UART_SetConfig+0x5dc>
10009896:	687b      	ldr	r3, [r7, #4]
10009898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000989a:	2b06      	cmp	r3, #6
1000989c:	d024      	beq.n	100098e8 <UART_SetConfig+0x5d8>
1000989e:	687b      	ldr	r3, [r7, #4]
100098a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100098a2:	2b07      	cmp	r3, #7
100098a4:	d01e      	beq.n	100098e4 <UART_SetConfig+0x5d4>
100098a6:	687b      	ldr	r3, [r7, #4]
100098a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100098aa:	2b08      	cmp	r3, #8
100098ac:	d014      	beq.n	100098d8 <UART_SetConfig+0x5c8>
100098ae:	687b      	ldr	r3, [r7, #4]
100098b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100098b2:	2b09      	cmp	r3, #9
100098b4:	d00e      	beq.n	100098d4 <UART_SetConfig+0x5c4>
100098b6:	687b      	ldr	r3, [r7, #4]
100098b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100098ba:	2b0a      	cmp	r3, #10
100098bc:	d008      	beq.n	100098d0 <UART_SetConfig+0x5c0>
100098be:	687b      	ldr	r3, [r7, #4]
100098c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100098c2:	2b0b      	cmp	r3, #11
100098c4:	d102      	bne.n	100098cc <UART_SetConfig+0x5bc>
100098c6:	f44f 7380 	mov.w	r3, #256	; 0x100
100098ca:	e01a      	b.n	10009902 <UART_SetConfig+0x5f2>
100098cc:	2301      	movs	r3, #1
100098ce:	e018      	b.n	10009902 <UART_SetConfig+0x5f2>
100098d0:	2380      	movs	r3, #128	; 0x80
100098d2:	e016      	b.n	10009902 <UART_SetConfig+0x5f2>
100098d4:	2340      	movs	r3, #64	; 0x40
100098d6:	e014      	b.n	10009902 <UART_SetConfig+0x5f2>
100098d8:	2320      	movs	r3, #32
100098da:	e012      	b.n	10009902 <UART_SetConfig+0x5f2>
100098dc:	40018000 	.word	0x40018000
100098e0:	40019000 	.word	0x40019000
100098e4:	2310      	movs	r3, #16
100098e6:	e00c      	b.n	10009902 <UART_SetConfig+0x5f2>
100098e8:	230c      	movs	r3, #12
100098ea:	e00a      	b.n	10009902 <UART_SetConfig+0x5f2>
100098ec:	230a      	movs	r3, #10
100098ee:	e008      	b.n	10009902 <UART_SetConfig+0x5f2>
100098f0:	2308      	movs	r3, #8
100098f2:	e006      	b.n	10009902 <UART_SetConfig+0x5f2>
100098f4:	2306      	movs	r3, #6
100098f6:	e004      	b.n	10009902 <UART_SetConfig+0x5f2>
100098f8:	2304      	movs	r3, #4
100098fa:	e002      	b.n	10009902 <UART_SetConfig+0x5f2>
100098fc:	2302      	movs	r3, #2
100098fe:	e000      	b.n	10009902 <UART_SetConfig+0x5f2>
10009900:	2301      	movs	r3, #1
10009902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10009904:	fbb2 f3f3 	udiv	r3, r2, r3
10009908:	005a      	lsls	r2, r3, #1
1000990a:	687b      	ldr	r3, [r7, #4]
1000990c:	685b      	ldr	r3, [r3, #4]
1000990e:	085b      	lsrs	r3, r3, #1
10009910:	441a      	add	r2, r3
10009912:	687b      	ldr	r3, [r7, #4]
10009914:	685b      	ldr	r3, [r3, #4]
10009916:	fbb2 f3f3 	udiv	r3, r2, r3
1000991a:	b29b      	uxth	r3, r3
1000991c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000991e:	e226      	b.n	10009d6e <UART_SetConfig+0xa5e>
      case UART_CLOCKSOURCE_PCLK5:
        pclk = HAL_RCC_GetPCLK5Freq();
10009920:	f7fb fc45 	bl	100051ae <HAL_RCC_GetPCLK5Freq>
10009924:	6278      	str	r0, [r7, #36]	; 0x24
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009926:	687b      	ldr	r3, [r7, #4]
10009928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000992a:	2b00      	cmp	r3, #0
1000992c:	d044      	beq.n	100099b8 <UART_SetConfig+0x6a8>
1000992e:	687b      	ldr	r3, [r7, #4]
10009930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009932:	2b01      	cmp	r3, #1
10009934:	d03e      	beq.n	100099b4 <UART_SetConfig+0x6a4>
10009936:	687b      	ldr	r3, [r7, #4]
10009938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000993a:	2b02      	cmp	r3, #2
1000993c:	d038      	beq.n	100099b0 <UART_SetConfig+0x6a0>
1000993e:	687b      	ldr	r3, [r7, #4]
10009940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009942:	2b03      	cmp	r3, #3
10009944:	d032      	beq.n	100099ac <UART_SetConfig+0x69c>
10009946:	687b      	ldr	r3, [r7, #4]
10009948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000994a:	2b04      	cmp	r3, #4
1000994c:	d02c      	beq.n	100099a8 <UART_SetConfig+0x698>
1000994e:	687b      	ldr	r3, [r7, #4]
10009950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009952:	2b05      	cmp	r3, #5
10009954:	d026      	beq.n	100099a4 <UART_SetConfig+0x694>
10009956:	687b      	ldr	r3, [r7, #4]
10009958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000995a:	2b06      	cmp	r3, #6
1000995c:	d020      	beq.n	100099a0 <UART_SetConfig+0x690>
1000995e:	687b      	ldr	r3, [r7, #4]
10009960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009962:	2b07      	cmp	r3, #7
10009964:	d01a      	beq.n	1000999c <UART_SetConfig+0x68c>
10009966:	687b      	ldr	r3, [r7, #4]
10009968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000996a:	2b08      	cmp	r3, #8
1000996c:	d014      	beq.n	10009998 <UART_SetConfig+0x688>
1000996e:	687b      	ldr	r3, [r7, #4]
10009970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009972:	2b09      	cmp	r3, #9
10009974:	d00e      	beq.n	10009994 <UART_SetConfig+0x684>
10009976:	687b      	ldr	r3, [r7, #4]
10009978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000997a:	2b0a      	cmp	r3, #10
1000997c:	d008      	beq.n	10009990 <UART_SetConfig+0x680>
1000997e:	687b      	ldr	r3, [r7, #4]
10009980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009982:	2b0b      	cmp	r3, #11
10009984:	d102      	bne.n	1000998c <UART_SetConfig+0x67c>
10009986:	f44f 7380 	mov.w	r3, #256	; 0x100
1000998a:	e016      	b.n	100099ba <UART_SetConfig+0x6aa>
1000998c:	2301      	movs	r3, #1
1000998e:	e014      	b.n	100099ba <UART_SetConfig+0x6aa>
10009990:	2380      	movs	r3, #128	; 0x80
10009992:	e012      	b.n	100099ba <UART_SetConfig+0x6aa>
10009994:	2340      	movs	r3, #64	; 0x40
10009996:	e010      	b.n	100099ba <UART_SetConfig+0x6aa>
10009998:	2320      	movs	r3, #32
1000999a:	e00e      	b.n	100099ba <UART_SetConfig+0x6aa>
1000999c:	2310      	movs	r3, #16
1000999e:	e00c      	b.n	100099ba <UART_SetConfig+0x6aa>
100099a0:	230c      	movs	r3, #12
100099a2:	e00a      	b.n	100099ba <UART_SetConfig+0x6aa>
100099a4:	230a      	movs	r3, #10
100099a6:	e008      	b.n	100099ba <UART_SetConfig+0x6aa>
100099a8:	2308      	movs	r3, #8
100099aa:	e006      	b.n	100099ba <UART_SetConfig+0x6aa>
100099ac:	2306      	movs	r3, #6
100099ae:	e004      	b.n	100099ba <UART_SetConfig+0x6aa>
100099b0:	2304      	movs	r3, #4
100099b2:	e002      	b.n	100099ba <UART_SetConfig+0x6aa>
100099b4:	2302      	movs	r3, #2
100099b6:	e000      	b.n	100099ba <UART_SetConfig+0x6aa>
100099b8:	2301      	movs	r3, #1
100099ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
100099bc:	fbb2 f3f3 	udiv	r3, r2, r3
100099c0:	005a      	lsls	r2, r3, #1
100099c2:	687b      	ldr	r3, [r7, #4]
100099c4:	685b      	ldr	r3, [r3, #4]
100099c6:	085b      	lsrs	r3, r3, #1
100099c8:	441a      	add	r2, r3
100099ca:	687b      	ldr	r3, [r7, #4]
100099cc:	685b      	ldr	r3, [r3, #4]
100099ce:	fbb2 f3f3 	udiv	r3, r2, r3
100099d2:	b29b      	uxth	r3, r3
100099d4:	633b      	str	r3, [r7, #48]	; 0x30
        break;
100099d6:	e1ca      	b.n	10009d6e <UART_SetConfig+0xa5e>
      case UART_CLOCKSOURCE_PLL3Q:
        HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
100099d8:	f107 0314 	add.w	r3, r7, #20
100099dc:	4618      	mov	r0, r3
100099de:	f7fb f993 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
100099e2:	69ba      	ldr	r2, [r7, #24]
100099e4:	687b      	ldr	r3, [r7, #4]
100099e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100099e8:	2b00      	cmp	r3, #0
100099ea:	d044      	beq.n	10009a76 <UART_SetConfig+0x766>
100099ec:	687b      	ldr	r3, [r7, #4]
100099ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100099f0:	2b01      	cmp	r3, #1
100099f2:	d03e      	beq.n	10009a72 <UART_SetConfig+0x762>
100099f4:	687b      	ldr	r3, [r7, #4]
100099f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100099f8:	2b02      	cmp	r3, #2
100099fa:	d038      	beq.n	10009a6e <UART_SetConfig+0x75e>
100099fc:	687b      	ldr	r3, [r7, #4]
100099fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a00:	2b03      	cmp	r3, #3
10009a02:	d032      	beq.n	10009a6a <UART_SetConfig+0x75a>
10009a04:	687b      	ldr	r3, [r7, #4]
10009a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a08:	2b04      	cmp	r3, #4
10009a0a:	d02c      	beq.n	10009a66 <UART_SetConfig+0x756>
10009a0c:	687b      	ldr	r3, [r7, #4]
10009a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a10:	2b05      	cmp	r3, #5
10009a12:	d026      	beq.n	10009a62 <UART_SetConfig+0x752>
10009a14:	687b      	ldr	r3, [r7, #4]
10009a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a18:	2b06      	cmp	r3, #6
10009a1a:	d020      	beq.n	10009a5e <UART_SetConfig+0x74e>
10009a1c:	687b      	ldr	r3, [r7, #4]
10009a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a20:	2b07      	cmp	r3, #7
10009a22:	d01a      	beq.n	10009a5a <UART_SetConfig+0x74a>
10009a24:	687b      	ldr	r3, [r7, #4]
10009a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a28:	2b08      	cmp	r3, #8
10009a2a:	d014      	beq.n	10009a56 <UART_SetConfig+0x746>
10009a2c:	687b      	ldr	r3, [r7, #4]
10009a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a30:	2b09      	cmp	r3, #9
10009a32:	d00e      	beq.n	10009a52 <UART_SetConfig+0x742>
10009a34:	687b      	ldr	r3, [r7, #4]
10009a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a38:	2b0a      	cmp	r3, #10
10009a3a:	d008      	beq.n	10009a4e <UART_SetConfig+0x73e>
10009a3c:	687b      	ldr	r3, [r7, #4]
10009a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009a40:	2b0b      	cmp	r3, #11
10009a42:	d102      	bne.n	10009a4a <UART_SetConfig+0x73a>
10009a44:	f44f 7380 	mov.w	r3, #256	; 0x100
10009a48:	e016      	b.n	10009a78 <UART_SetConfig+0x768>
10009a4a:	2301      	movs	r3, #1
10009a4c:	e014      	b.n	10009a78 <UART_SetConfig+0x768>
10009a4e:	2380      	movs	r3, #128	; 0x80
10009a50:	e012      	b.n	10009a78 <UART_SetConfig+0x768>
10009a52:	2340      	movs	r3, #64	; 0x40
10009a54:	e010      	b.n	10009a78 <UART_SetConfig+0x768>
10009a56:	2320      	movs	r3, #32
10009a58:	e00e      	b.n	10009a78 <UART_SetConfig+0x768>
10009a5a:	2310      	movs	r3, #16
10009a5c:	e00c      	b.n	10009a78 <UART_SetConfig+0x768>
10009a5e:	230c      	movs	r3, #12
10009a60:	e00a      	b.n	10009a78 <UART_SetConfig+0x768>
10009a62:	230a      	movs	r3, #10
10009a64:	e008      	b.n	10009a78 <UART_SetConfig+0x768>
10009a66:	2308      	movs	r3, #8
10009a68:	e006      	b.n	10009a78 <UART_SetConfig+0x768>
10009a6a:	2306      	movs	r3, #6
10009a6c:	e004      	b.n	10009a78 <UART_SetConfig+0x768>
10009a6e:	2304      	movs	r3, #4
10009a70:	e002      	b.n	10009a78 <UART_SetConfig+0x768>
10009a72:	2302      	movs	r3, #2
10009a74:	e000      	b.n	10009a78 <UART_SetConfig+0x768>
10009a76:	2301      	movs	r3, #1
10009a78:	fbb2 f3f3 	udiv	r3, r2, r3
10009a7c:	005a      	lsls	r2, r3, #1
10009a7e:	687b      	ldr	r3, [r7, #4]
10009a80:	685b      	ldr	r3, [r3, #4]
10009a82:	085b      	lsrs	r3, r3, #1
10009a84:	441a      	add	r2, r3
10009a86:	687b      	ldr	r3, [r7, #4]
10009a88:	685b      	ldr	r3, [r3, #4]
10009a8a:	fbb2 f3f3 	udiv	r3, r2, r3
10009a8e:	b29b      	uxth	r3, r3
10009a90:	633b      	str	r3, [r7, #48]	; 0x30
        break;
10009a92:	e16c      	b.n	10009d6e <UART_SetConfig+0xa5e>
      case UART_CLOCKSOURCE_PLL4Q:
        HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
10009a94:	f107 0308 	add.w	r3, r7, #8
10009a98:	4618      	mov	r0, r3
10009a9a:	f7fb fa2f 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll4_clocks.PLL4_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009a9e:	68fa      	ldr	r2, [r7, #12]
10009aa0:	687b      	ldr	r3, [r7, #4]
10009aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009aa4:	2b00      	cmp	r3, #0
10009aa6:	d044      	beq.n	10009b32 <UART_SetConfig+0x822>
10009aa8:	687b      	ldr	r3, [r7, #4]
10009aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009aac:	2b01      	cmp	r3, #1
10009aae:	d03e      	beq.n	10009b2e <UART_SetConfig+0x81e>
10009ab0:	687b      	ldr	r3, [r7, #4]
10009ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ab4:	2b02      	cmp	r3, #2
10009ab6:	d038      	beq.n	10009b2a <UART_SetConfig+0x81a>
10009ab8:	687b      	ldr	r3, [r7, #4]
10009aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009abc:	2b03      	cmp	r3, #3
10009abe:	d032      	beq.n	10009b26 <UART_SetConfig+0x816>
10009ac0:	687b      	ldr	r3, [r7, #4]
10009ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ac4:	2b04      	cmp	r3, #4
10009ac6:	d02c      	beq.n	10009b22 <UART_SetConfig+0x812>
10009ac8:	687b      	ldr	r3, [r7, #4]
10009aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009acc:	2b05      	cmp	r3, #5
10009ace:	d026      	beq.n	10009b1e <UART_SetConfig+0x80e>
10009ad0:	687b      	ldr	r3, [r7, #4]
10009ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ad4:	2b06      	cmp	r3, #6
10009ad6:	d020      	beq.n	10009b1a <UART_SetConfig+0x80a>
10009ad8:	687b      	ldr	r3, [r7, #4]
10009ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009adc:	2b07      	cmp	r3, #7
10009ade:	d01a      	beq.n	10009b16 <UART_SetConfig+0x806>
10009ae0:	687b      	ldr	r3, [r7, #4]
10009ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ae4:	2b08      	cmp	r3, #8
10009ae6:	d014      	beq.n	10009b12 <UART_SetConfig+0x802>
10009ae8:	687b      	ldr	r3, [r7, #4]
10009aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009aec:	2b09      	cmp	r3, #9
10009aee:	d00e      	beq.n	10009b0e <UART_SetConfig+0x7fe>
10009af0:	687b      	ldr	r3, [r7, #4]
10009af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009af4:	2b0a      	cmp	r3, #10
10009af6:	d008      	beq.n	10009b0a <UART_SetConfig+0x7fa>
10009af8:	687b      	ldr	r3, [r7, #4]
10009afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009afc:	2b0b      	cmp	r3, #11
10009afe:	d102      	bne.n	10009b06 <UART_SetConfig+0x7f6>
10009b00:	f44f 7380 	mov.w	r3, #256	; 0x100
10009b04:	e016      	b.n	10009b34 <UART_SetConfig+0x824>
10009b06:	2301      	movs	r3, #1
10009b08:	e014      	b.n	10009b34 <UART_SetConfig+0x824>
10009b0a:	2380      	movs	r3, #128	; 0x80
10009b0c:	e012      	b.n	10009b34 <UART_SetConfig+0x824>
10009b0e:	2340      	movs	r3, #64	; 0x40
10009b10:	e010      	b.n	10009b34 <UART_SetConfig+0x824>
10009b12:	2320      	movs	r3, #32
10009b14:	e00e      	b.n	10009b34 <UART_SetConfig+0x824>
10009b16:	2310      	movs	r3, #16
10009b18:	e00c      	b.n	10009b34 <UART_SetConfig+0x824>
10009b1a:	230c      	movs	r3, #12
10009b1c:	e00a      	b.n	10009b34 <UART_SetConfig+0x824>
10009b1e:	230a      	movs	r3, #10
10009b20:	e008      	b.n	10009b34 <UART_SetConfig+0x824>
10009b22:	2308      	movs	r3, #8
10009b24:	e006      	b.n	10009b34 <UART_SetConfig+0x824>
10009b26:	2306      	movs	r3, #6
10009b28:	e004      	b.n	10009b34 <UART_SetConfig+0x824>
10009b2a:	2304      	movs	r3, #4
10009b2c:	e002      	b.n	10009b34 <UART_SetConfig+0x824>
10009b2e:	2302      	movs	r3, #2
10009b30:	e000      	b.n	10009b34 <UART_SetConfig+0x824>
10009b32:	2301      	movs	r3, #1
10009b34:	fbb2 f3f3 	udiv	r3, r2, r3
10009b38:	005a      	lsls	r2, r3, #1
10009b3a:	687b      	ldr	r3, [r7, #4]
10009b3c:	685b      	ldr	r3, [r3, #4]
10009b3e:	085b      	lsrs	r3, r3, #1
10009b40:	441a      	add	r2, r3
10009b42:	687b      	ldr	r3, [r7, #4]
10009b44:	685b      	ldr	r3, [r3, #4]
10009b46:	fbb2 f3f3 	udiv	r3, r2, r3
10009b4a:	b29b      	uxth	r3, r3
10009b4c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
10009b4e:	e10e      	b.n	10009d6e <UART_SetConfig+0xa5e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009b50:	687b      	ldr	r3, [r7, #4]
10009b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b54:	2b00      	cmp	r3, #0
10009b56:	d044      	beq.n	10009be2 <UART_SetConfig+0x8d2>
10009b58:	687b      	ldr	r3, [r7, #4]
10009b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b5c:	2b01      	cmp	r3, #1
10009b5e:	d03e      	beq.n	10009bde <UART_SetConfig+0x8ce>
10009b60:	687b      	ldr	r3, [r7, #4]
10009b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b64:	2b02      	cmp	r3, #2
10009b66:	d038      	beq.n	10009bda <UART_SetConfig+0x8ca>
10009b68:	687b      	ldr	r3, [r7, #4]
10009b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b6c:	2b03      	cmp	r3, #3
10009b6e:	d032      	beq.n	10009bd6 <UART_SetConfig+0x8c6>
10009b70:	687b      	ldr	r3, [r7, #4]
10009b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b74:	2b04      	cmp	r3, #4
10009b76:	d02c      	beq.n	10009bd2 <UART_SetConfig+0x8c2>
10009b78:	687b      	ldr	r3, [r7, #4]
10009b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b7c:	2b05      	cmp	r3, #5
10009b7e:	d026      	beq.n	10009bce <UART_SetConfig+0x8be>
10009b80:	687b      	ldr	r3, [r7, #4]
10009b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b84:	2b06      	cmp	r3, #6
10009b86:	d020      	beq.n	10009bca <UART_SetConfig+0x8ba>
10009b88:	687b      	ldr	r3, [r7, #4]
10009b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b8c:	2b07      	cmp	r3, #7
10009b8e:	d01a      	beq.n	10009bc6 <UART_SetConfig+0x8b6>
10009b90:	687b      	ldr	r3, [r7, #4]
10009b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b94:	2b08      	cmp	r3, #8
10009b96:	d014      	beq.n	10009bc2 <UART_SetConfig+0x8b2>
10009b98:	687b      	ldr	r3, [r7, #4]
10009b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009b9c:	2b09      	cmp	r3, #9
10009b9e:	d00e      	beq.n	10009bbe <UART_SetConfig+0x8ae>
10009ba0:	687b      	ldr	r3, [r7, #4]
10009ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ba4:	2b0a      	cmp	r3, #10
10009ba6:	d008      	beq.n	10009bba <UART_SetConfig+0x8aa>
10009ba8:	687b      	ldr	r3, [r7, #4]
10009baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009bac:	2b0b      	cmp	r3, #11
10009bae:	d102      	bne.n	10009bb6 <UART_SetConfig+0x8a6>
10009bb0:	f44f 7380 	mov.w	r3, #256	; 0x100
10009bb4:	e016      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bb6:	2301      	movs	r3, #1
10009bb8:	e014      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bba:	2380      	movs	r3, #128	; 0x80
10009bbc:	e012      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bbe:	2340      	movs	r3, #64	; 0x40
10009bc0:	e010      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bc2:	2320      	movs	r3, #32
10009bc4:	e00e      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bc6:	2310      	movs	r3, #16
10009bc8:	e00c      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bca:	230c      	movs	r3, #12
10009bcc:	e00a      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bce:	230a      	movs	r3, #10
10009bd0:	e008      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bd2:	2308      	movs	r3, #8
10009bd4:	e006      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bd6:	2306      	movs	r3, #6
10009bd8:	e004      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bda:	2304      	movs	r3, #4
10009bdc:	e002      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009bde:	2302      	movs	r3, #2
10009be0:	e000      	b.n	10009be4 <UART_SetConfig+0x8d4>
10009be2:	2301      	movs	r3, #1
10009be4:	4a9a      	ldr	r2, [pc, #616]	; (10009e50 <UART_SetConfig+0xb40>)
10009be6:	fbb2 f3f3 	udiv	r3, r2, r3
10009bea:	005a      	lsls	r2, r3, #1
10009bec:	687b      	ldr	r3, [r7, #4]
10009bee:	685b      	ldr	r3, [r3, #4]
10009bf0:	085b      	lsrs	r3, r3, #1
10009bf2:	441a      	add	r2, r3
10009bf4:	687b      	ldr	r3, [r7, #4]
10009bf6:	685b      	ldr	r3, [r3, #4]
10009bf8:	fbb2 f3f3 	udiv	r3, r2, r3
10009bfc:	b29b      	uxth	r3, r3
10009bfe:	633b      	str	r3, [r7, #48]	; 0x30
        break;
10009c00:	e0b5      	b.n	10009d6e <UART_SetConfig+0xa5e>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009c02:	687b      	ldr	r3, [r7, #4]
10009c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c06:	2b00      	cmp	r3, #0
10009c08:	d044      	beq.n	10009c94 <UART_SetConfig+0x984>
10009c0a:	687b      	ldr	r3, [r7, #4]
10009c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c0e:	2b01      	cmp	r3, #1
10009c10:	d03e      	beq.n	10009c90 <UART_SetConfig+0x980>
10009c12:	687b      	ldr	r3, [r7, #4]
10009c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c16:	2b02      	cmp	r3, #2
10009c18:	d038      	beq.n	10009c8c <UART_SetConfig+0x97c>
10009c1a:	687b      	ldr	r3, [r7, #4]
10009c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c1e:	2b03      	cmp	r3, #3
10009c20:	d032      	beq.n	10009c88 <UART_SetConfig+0x978>
10009c22:	687b      	ldr	r3, [r7, #4]
10009c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c26:	2b04      	cmp	r3, #4
10009c28:	d02c      	beq.n	10009c84 <UART_SetConfig+0x974>
10009c2a:	687b      	ldr	r3, [r7, #4]
10009c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c2e:	2b05      	cmp	r3, #5
10009c30:	d026      	beq.n	10009c80 <UART_SetConfig+0x970>
10009c32:	687b      	ldr	r3, [r7, #4]
10009c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c36:	2b06      	cmp	r3, #6
10009c38:	d020      	beq.n	10009c7c <UART_SetConfig+0x96c>
10009c3a:	687b      	ldr	r3, [r7, #4]
10009c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c3e:	2b07      	cmp	r3, #7
10009c40:	d01a      	beq.n	10009c78 <UART_SetConfig+0x968>
10009c42:	687b      	ldr	r3, [r7, #4]
10009c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c46:	2b08      	cmp	r3, #8
10009c48:	d014      	beq.n	10009c74 <UART_SetConfig+0x964>
10009c4a:	687b      	ldr	r3, [r7, #4]
10009c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c4e:	2b09      	cmp	r3, #9
10009c50:	d00e      	beq.n	10009c70 <UART_SetConfig+0x960>
10009c52:	687b      	ldr	r3, [r7, #4]
10009c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c56:	2b0a      	cmp	r3, #10
10009c58:	d008      	beq.n	10009c6c <UART_SetConfig+0x95c>
10009c5a:	687b      	ldr	r3, [r7, #4]
10009c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009c5e:	2b0b      	cmp	r3, #11
10009c60:	d102      	bne.n	10009c68 <UART_SetConfig+0x958>
10009c62:	f44f 7380 	mov.w	r3, #256	; 0x100
10009c66:	e016      	b.n	10009c96 <UART_SetConfig+0x986>
10009c68:	2301      	movs	r3, #1
10009c6a:	e014      	b.n	10009c96 <UART_SetConfig+0x986>
10009c6c:	2380      	movs	r3, #128	; 0x80
10009c6e:	e012      	b.n	10009c96 <UART_SetConfig+0x986>
10009c70:	2340      	movs	r3, #64	; 0x40
10009c72:	e010      	b.n	10009c96 <UART_SetConfig+0x986>
10009c74:	2320      	movs	r3, #32
10009c76:	e00e      	b.n	10009c96 <UART_SetConfig+0x986>
10009c78:	2310      	movs	r3, #16
10009c7a:	e00c      	b.n	10009c96 <UART_SetConfig+0x986>
10009c7c:	230c      	movs	r3, #12
10009c7e:	e00a      	b.n	10009c96 <UART_SetConfig+0x986>
10009c80:	230a      	movs	r3, #10
10009c82:	e008      	b.n	10009c96 <UART_SetConfig+0x986>
10009c84:	2308      	movs	r3, #8
10009c86:	e006      	b.n	10009c96 <UART_SetConfig+0x986>
10009c88:	2306      	movs	r3, #6
10009c8a:	e004      	b.n	10009c96 <UART_SetConfig+0x986>
10009c8c:	2304      	movs	r3, #4
10009c8e:	e002      	b.n	10009c96 <UART_SetConfig+0x986>
10009c90:	2302      	movs	r3, #2
10009c92:	e000      	b.n	10009c96 <UART_SetConfig+0x986>
10009c94:	2301      	movs	r3, #1
10009c96:	4a6f      	ldr	r2, [pc, #444]	; (10009e54 <UART_SetConfig+0xb44>)
10009c98:	fbb2 f3f3 	udiv	r3, r2, r3
10009c9c:	005a      	lsls	r2, r3, #1
10009c9e:	687b      	ldr	r3, [r7, #4]
10009ca0:	685b      	ldr	r3, [r3, #4]
10009ca2:	085b      	lsrs	r3, r3, #1
10009ca4:	441a      	add	r2, r3
10009ca6:	687b      	ldr	r3, [r7, #4]
10009ca8:	685b      	ldr	r3, [r3, #4]
10009caa:	fbb2 f3f3 	udiv	r3, r2, r3
10009cae:	b29b      	uxth	r3, r3
10009cb0:	633b      	str	r3, [r7, #48]	; 0x30
        break;
10009cb2:	e05c      	b.n	10009d6e <UART_SetConfig+0xa5e>
      case UART_CLOCKSOURCE_HSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009cb4:	687b      	ldr	r3, [r7, #4]
10009cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009cb8:	2b00      	cmp	r3, #0
10009cba:	d044      	beq.n	10009d46 <UART_SetConfig+0xa36>
10009cbc:	687b      	ldr	r3, [r7, #4]
10009cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009cc0:	2b01      	cmp	r3, #1
10009cc2:	d03e      	beq.n	10009d42 <UART_SetConfig+0xa32>
10009cc4:	687b      	ldr	r3, [r7, #4]
10009cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009cc8:	2b02      	cmp	r3, #2
10009cca:	d038      	beq.n	10009d3e <UART_SetConfig+0xa2e>
10009ccc:	687b      	ldr	r3, [r7, #4]
10009cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009cd0:	2b03      	cmp	r3, #3
10009cd2:	d032      	beq.n	10009d3a <UART_SetConfig+0xa2a>
10009cd4:	687b      	ldr	r3, [r7, #4]
10009cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009cd8:	2b04      	cmp	r3, #4
10009cda:	d02c      	beq.n	10009d36 <UART_SetConfig+0xa26>
10009cdc:	687b      	ldr	r3, [r7, #4]
10009cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ce0:	2b05      	cmp	r3, #5
10009ce2:	d026      	beq.n	10009d32 <UART_SetConfig+0xa22>
10009ce4:	687b      	ldr	r3, [r7, #4]
10009ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ce8:	2b06      	cmp	r3, #6
10009cea:	d020      	beq.n	10009d2e <UART_SetConfig+0xa1e>
10009cec:	687b      	ldr	r3, [r7, #4]
10009cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009cf0:	2b07      	cmp	r3, #7
10009cf2:	d01a      	beq.n	10009d2a <UART_SetConfig+0xa1a>
10009cf4:	687b      	ldr	r3, [r7, #4]
10009cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009cf8:	2b08      	cmp	r3, #8
10009cfa:	d014      	beq.n	10009d26 <UART_SetConfig+0xa16>
10009cfc:	687b      	ldr	r3, [r7, #4]
10009cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009d00:	2b09      	cmp	r3, #9
10009d02:	d00e      	beq.n	10009d22 <UART_SetConfig+0xa12>
10009d04:	687b      	ldr	r3, [r7, #4]
10009d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009d08:	2b0a      	cmp	r3, #10
10009d0a:	d008      	beq.n	10009d1e <UART_SetConfig+0xa0e>
10009d0c:	687b      	ldr	r3, [r7, #4]
10009d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009d10:	2b0b      	cmp	r3, #11
10009d12:	d102      	bne.n	10009d1a <UART_SetConfig+0xa0a>
10009d14:	f44f 7380 	mov.w	r3, #256	; 0x100
10009d18:	e016      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d1a:	2301      	movs	r3, #1
10009d1c:	e014      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d1e:	2380      	movs	r3, #128	; 0x80
10009d20:	e012      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d22:	2340      	movs	r3, #64	; 0x40
10009d24:	e010      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d26:	2320      	movs	r3, #32
10009d28:	e00e      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d2a:	2310      	movs	r3, #16
10009d2c:	e00c      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d2e:	230c      	movs	r3, #12
10009d30:	e00a      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d32:	230a      	movs	r3, #10
10009d34:	e008      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d36:	2308      	movs	r3, #8
10009d38:	e006      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d3a:	2306      	movs	r3, #6
10009d3c:	e004      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d3e:	2304      	movs	r3, #4
10009d40:	e002      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d42:	2302      	movs	r3, #2
10009d44:	e000      	b.n	10009d48 <UART_SetConfig+0xa38>
10009d46:	2301      	movs	r3, #1
10009d48:	4a43      	ldr	r2, [pc, #268]	; (10009e58 <UART_SetConfig+0xb48>)
10009d4a:	fbb2 f3f3 	udiv	r3, r2, r3
10009d4e:	005a      	lsls	r2, r3, #1
10009d50:	687b      	ldr	r3, [r7, #4]
10009d52:	685b      	ldr	r3, [r3, #4]
10009d54:	085b      	lsrs	r3, r3, #1
10009d56:	441a      	add	r2, r3
10009d58:	687b      	ldr	r3, [r7, #4]
10009d5a:	685b      	ldr	r3, [r3, #4]
10009d5c:	fbb2 f3f3 	udiv	r3, r2, r3
10009d60:	b29b      	uxth	r3, r3
10009d62:	633b      	str	r3, [r7, #48]	; 0x30
        break;
10009d64:	e003      	b.n	10009d6e <UART_SetConfig+0xa5e>
      default:
        ret = HAL_ERROR;
10009d66:	2301      	movs	r3, #1
10009d68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
10009d6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
10009d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009d70:	2b0f      	cmp	r3, #15
10009d72:	d916      	bls.n	10009da2 <UART_SetConfig+0xa92>
10009d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009d76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
10009d7a:	d212      	bcs.n	10009da2 <UART_SetConfig+0xa92>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
10009d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009d7e:	b29b      	uxth	r3, r3
10009d80:	f023 030f 	bic.w	r3, r3, #15
10009d84:	847b      	strh	r3, [r7, #34]	; 0x22
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
10009d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009d88:	085b      	lsrs	r3, r3, #1
10009d8a:	b29b      	uxth	r3, r3
10009d8c:	f003 0307 	and.w	r3, r3, #7
10009d90:	b29a      	uxth	r2, r3
10009d92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
10009d94:	4313      	orrs	r3, r2
10009d96:	847b      	strh	r3, [r7, #34]	; 0x22
      huart->Instance->BRR = brrtemp;
10009d98:	687b      	ldr	r3, [r7, #4]
10009d9a:	681b      	ldr	r3, [r3, #0]
10009d9c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
10009d9e:	60da      	str	r2, [r3, #12]
10009da0:	e342      	b.n	1000a428 <UART_SetConfig+0x1118>
    }
    else
    {
      ret = HAL_ERROR;
10009da2:	2301      	movs	r3, #1
10009da4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
10009da8:	e33e      	b.n	1000a428 <UART_SetConfig+0x1118>
    }
  }
  else
  {
    switch (clocksource)
10009daa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
10009dae:	2b20      	cmp	r3, #32
10009db0:	dc4a      	bgt.n	10009e48 <UART_SetConfig+0xb38>
10009db2:	2b00      	cmp	r3, #0
10009db4:	f2c0 8325 	blt.w	1000a402 <UART_SetConfig+0x10f2>
10009db8:	2b20      	cmp	r3, #32
10009dba:	f200 8322 	bhi.w	1000a402 <UART_SetConfig+0x10f2>
10009dbe:	a201      	add	r2, pc, #4	; (adr r2, 10009dc4 <UART_SetConfig+0xab4>)
10009dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10009dc4:	10009e5d 	.word	0x10009e5d
10009dc8:	10009f13 	.word	0x10009f13
10009dcc:	10009fc9 	.word	0x10009fc9
10009dd0:	1000a403 	.word	0x1000a403
10009dd4:	1000a07f 	.word	0x1000a07f
10009dd8:	1000a403 	.word	0x1000a403
10009ddc:	1000a403 	.word	0x1000a403
10009de0:	1000a403 	.word	0x1000a403
10009de4:	1000a139 	.word	0x1000a139
10009de8:	1000a403 	.word	0x1000a403
10009dec:	1000a403 	.word	0x1000a403
10009df0:	1000a403 	.word	0x1000a403
10009df4:	1000a403 	.word	0x1000a403
10009df8:	1000a403 	.word	0x1000a403
10009dfc:	1000a403 	.word	0x1000a403
10009e00:	1000a403 	.word	0x1000a403
10009e04:	1000a1f3 	.word	0x1000a1f3
10009e08:	1000a403 	.word	0x1000a403
10009e0c:	1000a403 	.word	0x1000a403
10009e10:	1000a403 	.word	0x1000a403
10009e14:	1000a403 	.word	0x1000a403
10009e18:	1000a403 	.word	0x1000a403
10009e1c:	1000a403 	.word	0x1000a403
10009e20:	1000a403 	.word	0x1000a403
10009e24:	1000a403 	.word	0x1000a403
10009e28:	1000a403 	.word	0x1000a403
10009e2c:	1000a403 	.word	0x1000a403
10009e30:	1000a403 	.word	0x1000a403
10009e34:	1000a403 	.word	0x1000a403
10009e38:	1000a403 	.word	0x1000a403
10009e3c:	1000a403 	.word	0x1000a403
10009e40:	1000a403 	.word	0x1000a403
10009e44:	1000a2a3 	.word	0x1000a2a3
10009e48:	2b40      	cmp	r3, #64	; 0x40
10009e4a:	f000 8282 	beq.w	1000a352 <UART_SetConfig+0x1042>
10009e4e:	e2d8      	b.n	1000a402 <UART_SetConfig+0x10f2>
10009e50:	03d09000 	.word	0x03d09000
10009e54:	003d0900 	.word	0x003d0900
10009e58:	016e3600 	.word	0x016e3600
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
10009e5c:	f7fb f956 	bl	1000510c <HAL_RCC_GetPCLK1Freq>
10009e60:	6278      	str	r0, [r7, #36]	; 0x24
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009e62:	687b      	ldr	r3, [r7, #4]
10009e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e66:	2b00      	cmp	r3, #0
10009e68:	d044      	beq.n	10009ef4 <UART_SetConfig+0xbe4>
10009e6a:	687b      	ldr	r3, [r7, #4]
10009e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e6e:	2b01      	cmp	r3, #1
10009e70:	d03e      	beq.n	10009ef0 <UART_SetConfig+0xbe0>
10009e72:	687b      	ldr	r3, [r7, #4]
10009e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e76:	2b02      	cmp	r3, #2
10009e78:	d038      	beq.n	10009eec <UART_SetConfig+0xbdc>
10009e7a:	687b      	ldr	r3, [r7, #4]
10009e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e7e:	2b03      	cmp	r3, #3
10009e80:	d032      	beq.n	10009ee8 <UART_SetConfig+0xbd8>
10009e82:	687b      	ldr	r3, [r7, #4]
10009e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e86:	2b04      	cmp	r3, #4
10009e88:	d02c      	beq.n	10009ee4 <UART_SetConfig+0xbd4>
10009e8a:	687b      	ldr	r3, [r7, #4]
10009e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e8e:	2b05      	cmp	r3, #5
10009e90:	d026      	beq.n	10009ee0 <UART_SetConfig+0xbd0>
10009e92:	687b      	ldr	r3, [r7, #4]
10009e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e96:	2b06      	cmp	r3, #6
10009e98:	d020      	beq.n	10009edc <UART_SetConfig+0xbcc>
10009e9a:	687b      	ldr	r3, [r7, #4]
10009e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009e9e:	2b07      	cmp	r3, #7
10009ea0:	d01a      	beq.n	10009ed8 <UART_SetConfig+0xbc8>
10009ea2:	687b      	ldr	r3, [r7, #4]
10009ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ea6:	2b08      	cmp	r3, #8
10009ea8:	d014      	beq.n	10009ed4 <UART_SetConfig+0xbc4>
10009eaa:	687b      	ldr	r3, [r7, #4]
10009eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009eae:	2b09      	cmp	r3, #9
10009eb0:	d00e      	beq.n	10009ed0 <UART_SetConfig+0xbc0>
10009eb2:	687b      	ldr	r3, [r7, #4]
10009eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009eb6:	2b0a      	cmp	r3, #10
10009eb8:	d008      	beq.n	10009ecc <UART_SetConfig+0xbbc>
10009eba:	687b      	ldr	r3, [r7, #4]
10009ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ebe:	2b0b      	cmp	r3, #11
10009ec0:	d102      	bne.n	10009ec8 <UART_SetConfig+0xbb8>
10009ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
10009ec6:	e016      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ec8:	2301      	movs	r3, #1
10009eca:	e014      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ecc:	2380      	movs	r3, #128	; 0x80
10009ece:	e012      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ed0:	2340      	movs	r3, #64	; 0x40
10009ed2:	e010      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ed4:	2320      	movs	r3, #32
10009ed6:	e00e      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ed8:	2310      	movs	r3, #16
10009eda:	e00c      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009edc:	230c      	movs	r3, #12
10009ede:	e00a      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ee0:	230a      	movs	r3, #10
10009ee2:	e008      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ee4:	2308      	movs	r3, #8
10009ee6:	e006      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ee8:	2306      	movs	r3, #6
10009eea:	e004      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009eec:	2304      	movs	r3, #4
10009eee:	e002      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ef0:	2302      	movs	r3, #2
10009ef2:	e000      	b.n	10009ef6 <UART_SetConfig+0xbe6>
10009ef4:	2301      	movs	r3, #1
10009ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10009ef8:	fbb2 f2f3 	udiv	r2, r2, r3
10009efc:	687b      	ldr	r3, [r7, #4]
10009efe:	685b      	ldr	r3, [r3, #4]
10009f00:	085b      	lsrs	r3, r3, #1
10009f02:	441a      	add	r2, r3
10009f04:	687b      	ldr	r3, [r7, #4]
10009f06:	685b      	ldr	r3, [r3, #4]
10009f08:	fbb2 f3f3 	udiv	r3, r2, r3
10009f0c:	b29b      	uxth	r3, r3
10009f0e:	633b      	str	r3, [r7, #48]	; 0x30
        break;
10009f10:	e27b      	b.n	1000a40a <UART_SetConfig+0x10fa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
10009f12:	f7fb f916 	bl	10005142 <HAL_RCC_GetPCLK2Freq>
10009f16:	6278      	str	r0, [r7, #36]	; 0x24
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009f18:	687b      	ldr	r3, [r7, #4]
10009f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f1c:	2b00      	cmp	r3, #0
10009f1e:	d044      	beq.n	10009faa <UART_SetConfig+0xc9a>
10009f20:	687b      	ldr	r3, [r7, #4]
10009f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f24:	2b01      	cmp	r3, #1
10009f26:	d03e      	beq.n	10009fa6 <UART_SetConfig+0xc96>
10009f28:	687b      	ldr	r3, [r7, #4]
10009f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f2c:	2b02      	cmp	r3, #2
10009f2e:	d038      	beq.n	10009fa2 <UART_SetConfig+0xc92>
10009f30:	687b      	ldr	r3, [r7, #4]
10009f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f34:	2b03      	cmp	r3, #3
10009f36:	d032      	beq.n	10009f9e <UART_SetConfig+0xc8e>
10009f38:	687b      	ldr	r3, [r7, #4]
10009f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f3c:	2b04      	cmp	r3, #4
10009f3e:	d02c      	beq.n	10009f9a <UART_SetConfig+0xc8a>
10009f40:	687b      	ldr	r3, [r7, #4]
10009f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f44:	2b05      	cmp	r3, #5
10009f46:	d026      	beq.n	10009f96 <UART_SetConfig+0xc86>
10009f48:	687b      	ldr	r3, [r7, #4]
10009f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f4c:	2b06      	cmp	r3, #6
10009f4e:	d020      	beq.n	10009f92 <UART_SetConfig+0xc82>
10009f50:	687b      	ldr	r3, [r7, #4]
10009f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f54:	2b07      	cmp	r3, #7
10009f56:	d01a      	beq.n	10009f8e <UART_SetConfig+0xc7e>
10009f58:	687b      	ldr	r3, [r7, #4]
10009f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f5c:	2b08      	cmp	r3, #8
10009f5e:	d014      	beq.n	10009f8a <UART_SetConfig+0xc7a>
10009f60:	687b      	ldr	r3, [r7, #4]
10009f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f64:	2b09      	cmp	r3, #9
10009f66:	d00e      	beq.n	10009f86 <UART_SetConfig+0xc76>
10009f68:	687b      	ldr	r3, [r7, #4]
10009f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f6c:	2b0a      	cmp	r3, #10
10009f6e:	d008      	beq.n	10009f82 <UART_SetConfig+0xc72>
10009f70:	687b      	ldr	r3, [r7, #4]
10009f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009f74:	2b0b      	cmp	r3, #11
10009f76:	d102      	bne.n	10009f7e <UART_SetConfig+0xc6e>
10009f78:	f44f 7380 	mov.w	r3, #256	; 0x100
10009f7c:	e016      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f7e:	2301      	movs	r3, #1
10009f80:	e014      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f82:	2380      	movs	r3, #128	; 0x80
10009f84:	e012      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f86:	2340      	movs	r3, #64	; 0x40
10009f88:	e010      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f8a:	2320      	movs	r3, #32
10009f8c:	e00e      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f8e:	2310      	movs	r3, #16
10009f90:	e00c      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f92:	230c      	movs	r3, #12
10009f94:	e00a      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f96:	230a      	movs	r3, #10
10009f98:	e008      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f9a:	2308      	movs	r3, #8
10009f9c:	e006      	b.n	10009fac <UART_SetConfig+0xc9c>
10009f9e:	2306      	movs	r3, #6
10009fa0:	e004      	b.n	10009fac <UART_SetConfig+0xc9c>
10009fa2:	2304      	movs	r3, #4
10009fa4:	e002      	b.n	10009fac <UART_SetConfig+0xc9c>
10009fa6:	2302      	movs	r3, #2
10009fa8:	e000      	b.n	10009fac <UART_SetConfig+0xc9c>
10009faa:	2301      	movs	r3, #1
10009fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10009fae:	fbb2 f2f3 	udiv	r2, r2, r3
10009fb2:	687b      	ldr	r3, [r7, #4]
10009fb4:	685b      	ldr	r3, [r3, #4]
10009fb6:	085b      	lsrs	r3, r3, #1
10009fb8:	441a      	add	r2, r3
10009fba:	687b      	ldr	r3, [r7, #4]
10009fbc:	685b      	ldr	r3, [r3, #4]
10009fbe:	fbb2 f3f3 	udiv	r3, r2, r3
10009fc2:	b29b      	uxth	r3, r3
10009fc4:	633b      	str	r3, [r7, #48]	; 0x30
        break;
10009fc6:	e220      	b.n	1000a40a <UART_SetConfig+0x10fa>
      case UART_CLOCKSOURCE_PCLK5:
        pclk = HAL_RCC_GetPCLK5Freq();
10009fc8:	f7fb f8f1 	bl	100051ae <HAL_RCC_GetPCLK5Freq>
10009fcc:	6278      	str	r0, [r7, #36]	; 0x24
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10009fce:	687b      	ldr	r3, [r7, #4]
10009fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009fd2:	2b00      	cmp	r3, #0
10009fd4:	d044      	beq.n	1000a060 <UART_SetConfig+0xd50>
10009fd6:	687b      	ldr	r3, [r7, #4]
10009fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009fda:	2b01      	cmp	r3, #1
10009fdc:	d03e      	beq.n	1000a05c <UART_SetConfig+0xd4c>
10009fde:	687b      	ldr	r3, [r7, #4]
10009fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009fe2:	2b02      	cmp	r3, #2
10009fe4:	d038      	beq.n	1000a058 <UART_SetConfig+0xd48>
10009fe6:	687b      	ldr	r3, [r7, #4]
10009fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009fea:	2b03      	cmp	r3, #3
10009fec:	d032      	beq.n	1000a054 <UART_SetConfig+0xd44>
10009fee:	687b      	ldr	r3, [r7, #4]
10009ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ff2:	2b04      	cmp	r3, #4
10009ff4:	d02c      	beq.n	1000a050 <UART_SetConfig+0xd40>
10009ff6:	687b      	ldr	r3, [r7, #4]
10009ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009ffa:	2b05      	cmp	r3, #5
10009ffc:	d026      	beq.n	1000a04c <UART_SetConfig+0xd3c>
10009ffe:	687b      	ldr	r3, [r7, #4]
1000a000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a002:	2b06      	cmp	r3, #6
1000a004:	d020      	beq.n	1000a048 <UART_SetConfig+0xd38>
1000a006:	687b      	ldr	r3, [r7, #4]
1000a008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a00a:	2b07      	cmp	r3, #7
1000a00c:	d01a      	beq.n	1000a044 <UART_SetConfig+0xd34>
1000a00e:	687b      	ldr	r3, [r7, #4]
1000a010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a012:	2b08      	cmp	r3, #8
1000a014:	d014      	beq.n	1000a040 <UART_SetConfig+0xd30>
1000a016:	687b      	ldr	r3, [r7, #4]
1000a018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a01a:	2b09      	cmp	r3, #9
1000a01c:	d00e      	beq.n	1000a03c <UART_SetConfig+0xd2c>
1000a01e:	687b      	ldr	r3, [r7, #4]
1000a020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a022:	2b0a      	cmp	r3, #10
1000a024:	d008      	beq.n	1000a038 <UART_SetConfig+0xd28>
1000a026:	687b      	ldr	r3, [r7, #4]
1000a028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a02a:	2b0b      	cmp	r3, #11
1000a02c:	d102      	bne.n	1000a034 <UART_SetConfig+0xd24>
1000a02e:	f44f 7380 	mov.w	r3, #256	; 0x100
1000a032:	e016      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a034:	2301      	movs	r3, #1
1000a036:	e014      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a038:	2380      	movs	r3, #128	; 0x80
1000a03a:	e012      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a03c:	2340      	movs	r3, #64	; 0x40
1000a03e:	e010      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a040:	2320      	movs	r3, #32
1000a042:	e00e      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a044:	2310      	movs	r3, #16
1000a046:	e00c      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a048:	230c      	movs	r3, #12
1000a04a:	e00a      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a04c:	230a      	movs	r3, #10
1000a04e:	e008      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a050:	2308      	movs	r3, #8
1000a052:	e006      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a054:	2306      	movs	r3, #6
1000a056:	e004      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a058:	2304      	movs	r3, #4
1000a05a:	e002      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a05c:	2302      	movs	r3, #2
1000a05e:	e000      	b.n	1000a062 <UART_SetConfig+0xd52>
1000a060:	2301      	movs	r3, #1
1000a062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1000a064:	fbb2 f2f3 	udiv	r2, r2, r3
1000a068:	687b      	ldr	r3, [r7, #4]
1000a06a:	685b      	ldr	r3, [r3, #4]
1000a06c:	085b      	lsrs	r3, r3, #1
1000a06e:	441a      	add	r2, r3
1000a070:	687b      	ldr	r3, [r7, #4]
1000a072:	685b      	ldr	r3, [r3, #4]
1000a074:	fbb2 f3f3 	udiv	r3, r2, r3
1000a078:	b29b      	uxth	r3, r3
1000a07a:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000a07c:	e1c5      	b.n	1000a40a <UART_SetConfig+0x10fa>
      case UART_CLOCKSOURCE_PLL3Q:
        HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
1000a07e:	f107 0314 	add.w	r3, r7, #20
1000a082:	4618      	mov	r0, r3
1000a084:	f7fa fe40 	bl	10004d08 <HAL_RCC_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
1000a088:	69ba      	ldr	r2, [r7, #24]
1000a08a:	687b      	ldr	r3, [r7, #4]
1000a08c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a08e:	2b00      	cmp	r3, #0
1000a090:	d044      	beq.n	1000a11c <UART_SetConfig+0xe0c>
1000a092:	687b      	ldr	r3, [r7, #4]
1000a094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a096:	2b01      	cmp	r3, #1
1000a098:	d03e      	beq.n	1000a118 <UART_SetConfig+0xe08>
1000a09a:	687b      	ldr	r3, [r7, #4]
1000a09c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a09e:	2b02      	cmp	r3, #2
1000a0a0:	d038      	beq.n	1000a114 <UART_SetConfig+0xe04>
1000a0a2:	687b      	ldr	r3, [r7, #4]
1000a0a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0a6:	2b03      	cmp	r3, #3
1000a0a8:	d032      	beq.n	1000a110 <UART_SetConfig+0xe00>
1000a0aa:	687b      	ldr	r3, [r7, #4]
1000a0ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0ae:	2b04      	cmp	r3, #4
1000a0b0:	d02c      	beq.n	1000a10c <UART_SetConfig+0xdfc>
1000a0b2:	687b      	ldr	r3, [r7, #4]
1000a0b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0b6:	2b05      	cmp	r3, #5
1000a0b8:	d026      	beq.n	1000a108 <UART_SetConfig+0xdf8>
1000a0ba:	687b      	ldr	r3, [r7, #4]
1000a0bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0be:	2b06      	cmp	r3, #6
1000a0c0:	d020      	beq.n	1000a104 <UART_SetConfig+0xdf4>
1000a0c2:	687b      	ldr	r3, [r7, #4]
1000a0c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0c6:	2b07      	cmp	r3, #7
1000a0c8:	d01a      	beq.n	1000a100 <UART_SetConfig+0xdf0>
1000a0ca:	687b      	ldr	r3, [r7, #4]
1000a0cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0ce:	2b08      	cmp	r3, #8
1000a0d0:	d014      	beq.n	1000a0fc <UART_SetConfig+0xdec>
1000a0d2:	687b      	ldr	r3, [r7, #4]
1000a0d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0d6:	2b09      	cmp	r3, #9
1000a0d8:	d00e      	beq.n	1000a0f8 <UART_SetConfig+0xde8>
1000a0da:	687b      	ldr	r3, [r7, #4]
1000a0dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0de:	2b0a      	cmp	r3, #10
1000a0e0:	d008      	beq.n	1000a0f4 <UART_SetConfig+0xde4>
1000a0e2:	687b      	ldr	r3, [r7, #4]
1000a0e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a0e6:	2b0b      	cmp	r3, #11
1000a0e8:	d102      	bne.n	1000a0f0 <UART_SetConfig+0xde0>
1000a0ea:	f44f 7380 	mov.w	r3, #256	; 0x100
1000a0ee:	e016      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a0f0:	2301      	movs	r3, #1
1000a0f2:	e014      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a0f4:	2380      	movs	r3, #128	; 0x80
1000a0f6:	e012      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a0f8:	2340      	movs	r3, #64	; 0x40
1000a0fa:	e010      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a0fc:	2320      	movs	r3, #32
1000a0fe:	e00e      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a100:	2310      	movs	r3, #16
1000a102:	e00c      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a104:	230c      	movs	r3, #12
1000a106:	e00a      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a108:	230a      	movs	r3, #10
1000a10a:	e008      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a10c:	2308      	movs	r3, #8
1000a10e:	e006      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a110:	2306      	movs	r3, #6
1000a112:	e004      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a114:	2304      	movs	r3, #4
1000a116:	e002      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a118:	2302      	movs	r3, #2
1000a11a:	e000      	b.n	1000a11e <UART_SetConfig+0xe0e>
1000a11c:	2301      	movs	r3, #1
1000a11e:	fbb2 f2f3 	udiv	r2, r2, r3
1000a122:	687b      	ldr	r3, [r7, #4]
1000a124:	685b      	ldr	r3, [r3, #4]
1000a126:	085b      	lsrs	r3, r3, #1
1000a128:	441a      	add	r2, r3
1000a12a:	687b      	ldr	r3, [r7, #4]
1000a12c:	685b      	ldr	r3, [r3, #4]
1000a12e:	fbb2 f3f3 	udiv	r3, r2, r3
1000a132:	b29b      	uxth	r3, r3
1000a134:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000a136:	e168      	b.n	1000a40a <UART_SetConfig+0x10fa>
      case UART_CLOCKSOURCE_PLL4Q:
        HAL_RCC_GetPLL4ClockFreq(&pll4_clocks);
1000a138:	f107 0308 	add.w	r3, r7, #8
1000a13c:	4618      	mov	r0, r3
1000a13e:	f7fa fedd 	bl	10004efc <HAL_RCC_GetPLL4ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll4_clocks.PLL4_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
1000a142:	68fa      	ldr	r2, [r7, #12]
1000a144:	687b      	ldr	r3, [r7, #4]
1000a146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a148:	2b00      	cmp	r3, #0
1000a14a:	d044      	beq.n	1000a1d6 <UART_SetConfig+0xec6>
1000a14c:	687b      	ldr	r3, [r7, #4]
1000a14e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a150:	2b01      	cmp	r3, #1
1000a152:	d03e      	beq.n	1000a1d2 <UART_SetConfig+0xec2>
1000a154:	687b      	ldr	r3, [r7, #4]
1000a156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a158:	2b02      	cmp	r3, #2
1000a15a:	d038      	beq.n	1000a1ce <UART_SetConfig+0xebe>
1000a15c:	687b      	ldr	r3, [r7, #4]
1000a15e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a160:	2b03      	cmp	r3, #3
1000a162:	d032      	beq.n	1000a1ca <UART_SetConfig+0xeba>
1000a164:	687b      	ldr	r3, [r7, #4]
1000a166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a168:	2b04      	cmp	r3, #4
1000a16a:	d02c      	beq.n	1000a1c6 <UART_SetConfig+0xeb6>
1000a16c:	687b      	ldr	r3, [r7, #4]
1000a16e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a170:	2b05      	cmp	r3, #5
1000a172:	d026      	beq.n	1000a1c2 <UART_SetConfig+0xeb2>
1000a174:	687b      	ldr	r3, [r7, #4]
1000a176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a178:	2b06      	cmp	r3, #6
1000a17a:	d020      	beq.n	1000a1be <UART_SetConfig+0xeae>
1000a17c:	687b      	ldr	r3, [r7, #4]
1000a17e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a180:	2b07      	cmp	r3, #7
1000a182:	d01a      	beq.n	1000a1ba <UART_SetConfig+0xeaa>
1000a184:	687b      	ldr	r3, [r7, #4]
1000a186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a188:	2b08      	cmp	r3, #8
1000a18a:	d014      	beq.n	1000a1b6 <UART_SetConfig+0xea6>
1000a18c:	687b      	ldr	r3, [r7, #4]
1000a18e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a190:	2b09      	cmp	r3, #9
1000a192:	d00e      	beq.n	1000a1b2 <UART_SetConfig+0xea2>
1000a194:	687b      	ldr	r3, [r7, #4]
1000a196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a198:	2b0a      	cmp	r3, #10
1000a19a:	d008      	beq.n	1000a1ae <UART_SetConfig+0xe9e>
1000a19c:	687b      	ldr	r3, [r7, #4]
1000a19e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a1a0:	2b0b      	cmp	r3, #11
1000a1a2:	d102      	bne.n	1000a1aa <UART_SetConfig+0xe9a>
1000a1a4:	f44f 7380 	mov.w	r3, #256	; 0x100
1000a1a8:	e016      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1aa:	2301      	movs	r3, #1
1000a1ac:	e014      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1ae:	2380      	movs	r3, #128	; 0x80
1000a1b0:	e012      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1b2:	2340      	movs	r3, #64	; 0x40
1000a1b4:	e010      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1b6:	2320      	movs	r3, #32
1000a1b8:	e00e      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1ba:	2310      	movs	r3, #16
1000a1bc:	e00c      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1be:	230c      	movs	r3, #12
1000a1c0:	e00a      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1c2:	230a      	movs	r3, #10
1000a1c4:	e008      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1c6:	2308      	movs	r3, #8
1000a1c8:	e006      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1ca:	2306      	movs	r3, #6
1000a1cc:	e004      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1ce:	2304      	movs	r3, #4
1000a1d0:	e002      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1d2:	2302      	movs	r3, #2
1000a1d4:	e000      	b.n	1000a1d8 <UART_SetConfig+0xec8>
1000a1d6:	2301      	movs	r3, #1
1000a1d8:	fbb2 f2f3 	udiv	r2, r2, r3
1000a1dc:	687b      	ldr	r3, [r7, #4]
1000a1de:	685b      	ldr	r3, [r3, #4]
1000a1e0:	085b      	lsrs	r3, r3, #1
1000a1e2:	441a      	add	r2, r3
1000a1e4:	687b      	ldr	r3, [r7, #4]
1000a1e6:	685b      	ldr	r3, [r3, #4]
1000a1e8:	fbb2 f3f3 	udiv	r3, r2, r3
1000a1ec:	b29b      	uxth	r3, r3
1000a1ee:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000a1f0:	e10b      	b.n	1000a40a <UART_SetConfig+0x10fa>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
1000a1f2:	687b      	ldr	r3, [r7, #4]
1000a1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a1f6:	2b00      	cmp	r3, #0
1000a1f8:	d044      	beq.n	1000a284 <UART_SetConfig+0xf74>
1000a1fa:	687b      	ldr	r3, [r7, #4]
1000a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a1fe:	2b01      	cmp	r3, #1
1000a200:	d03e      	beq.n	1000a280 <UART_SetConfig+0xf70>
1000a202:	687b      	ldr	r3, [r7, #4]
1000a204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a206:	2b02      	cmp	r3, #2
1000a208:	d038      	beq.n	1000a27c <UART_SetConfig+0xf6c>
1000a20a:	687b      	ldr	r3, [r7, #4]
1000a20c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a20e:	2b03      	cmp	r3, #3
1000a210:	d032      	beq.n	1000a278 <UART_SetConfig+0xf68>
1000a212:	687b      	ldr	r3, [r7, #4]
1000a214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a216:	2b04      	cmp	r3, #4
1000a218:	d02c      	beq.n	1000a274 <UART_SetConfig+0xf64>
1000a21a:	687b      	ldr	r3, [r7, #4]
1000a21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a21e:	2b05      	cmp	r3, #5
1000a220:	d026      	beq.n	1000a270 <UART_SetConfig+0xf60>
1000a222:	687b      	ldr	r3, [r7, #4]
1000a224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a226:	2b06      	cmp	r3, #6
1000a228:	d020      	beq.n	1000a26c <UART_SetConfig+0xf5c>
1000a22a:	687b      	ldr	r3, [r7, #4]
1000a22c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a22e:	2b07      	cmp	r3, #7
1000a230:	d01a      	beq.n	1000a268 <UART_SetConfig+0xf58>
1000a232:	687b      	ldr	r3, [r7, #4]
1000a234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a236:	2b08      	cmp	r3, #8
1000a238:	d014      	beq.n	1000a264 <UART_SetConfig+0xf54>
1000a23a:	687b      	ldr	r3, [r7, #4]
1000a23c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a23e:	2b09      	cmp	r3, #9
1000a240:	d00e      	beq.n	1000a260 <UART_SetConfig+0xf50>
1000a242:	687b      	ldr	r3, [r7, #4]
1000a244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a246:	2b0a      	cmp	r3, #10
1000a248:	d008      	beq.n	1000a25c <UART_SetConfig+0xf4c>
1000a24a:	687b      	ldr	r3, [r7, #4]
1000a24c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a24e:	2b0b      	cmp	r3, #11
1000a250:	d102      	bne.n	1000a258 <UART_SetConfig+0xf48>
1000a252:	f44f 7380 	mov.w	r3, #256	; 0x100
1000a256:	e016      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a258:	2301      	movs	r3, #1
1000a25a:	e014      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a25c:	2380      	movs	r3, #128	; 0x80
1000a25e:	e012      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a260:	2340      	movs	r3, #64	; 0x40
1000a262:	e010      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a264:	2320      	movs	r3, #32
1000a266:	e00e      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a268:	2310      	movs	r3, #16
1000a26a:	e00c      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a26c:	230c      	movs	r3, #12
1000a26e:	e00a      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a270:	230a      	movs	r3, #10
1000a272:	e008      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a274:	2308      	movs	r3, #8
1000a276:	e006      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a278:	2306      	movs	r3, #6
1000a27a:	e004      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a27c:	2304      	movs	r3, #4
1000a27e:	e002      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a280:	2302      	movs	r3, #2
1000a282:	e000      	b.n	1000a286 <UART_SetConfig+0xf76>
1000a284:	2301      	movs	r3, #1
1000a286:	4a72      	ldr	r2, [pc, #456]	; (1000a450 <UART_SetConfig+0x1140>)
1000a288:	fbb2 f2f3 	udiv	r2, r2, r3
1000a28c:	687b      	ldr	r3, [r7, #4]
1000a28e:	685b      	ldr	r3, [r3, #4]
1000a290:	085b      	lsrs	r3, r3, #1
1000a292:	441a      	add	r2, r3
1000a294:	687b      	ldr	r3, [r7, #4]
1000a296:	685b      	ldr	r3, [r3, #4]
1000a298:	fbb2 f3f3 	udiv	r3, r2, r3
1000a29c:	b29b      	uxth	r3, r3
1000a29e:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000a2a0:	e0b3      	b.n	1000a40a <UART_SetConfig+0x10fa>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
1000a2a2:	687b      	ldr	r3, [r7, #4]
1000a2a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2a6:	2b00      	cmp	r3, #0
1000a2a8:	d044      	beq.n	1000a334 <UART_SetConfig+0x1024>
1000a2aa:	687b      	ldr	r3, [r7, #4]
1000a2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2ae:	2b01      	cmp	r3, #1
1000a2b0:	d03e      	beq.n	1000a330 <UART_SetConfig+0x1020>
1000a2b2:	687b      	ldr	r3, [r7, #4]
1000a2b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2b6:	2b02      	cmp	r3, #2
1000a2b8:	d038      	beq.n	1000a32c <UART_SetConfig+0x101c>
1000a2ba:	687b      	ldr	r3, [r7, #4]
1000a2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2be:	2b03      	cmp	r3, #3
1000a2c0:	d032      	beq.n	1000a328 <UART_SetConfig+0x1018>
1000a2c2:	687b      	ldr	r3, [r7, #4]
1000a2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2c6:	2b04      	cmp	r3, #4
1000a2c8:	d02c      	beq.n	1000a324 <UART_SetConfig+0x1014>
1000a2ca:	687b      	ldr	r3, [r7, #4]
1000a2cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2ce:	2b05      	cmp	r3, #5
1000a2d0:	d026      	beq.n	1000a320 <UART_SetConfig+0x1010>
1000a2d2:	687b      	ldr	r3, [r7, #4]
1000a2d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2d6:	2b06      	cmp	r3, #6
1000a2d8:	d020      	beq.n	1000a31c <UART_SetConfig+0x100c>
1000a2da:	687b      	ldr	r3, [r7, #4]
1000a2dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2de:	2b07      	cmp	r3, #7
1000a2e0:	d01a      	beq.n	1000a318 <UART_SetConfig+0x1008>
1000a2e2:	687b      	ldr	r3, [r7, #4]
1000a2e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2e6:	2b08      	cmp	r3, #8
1000a2e8:	d014      	beq.n	1000a314 <UART_SetConfig+0x1004>
1000a2ea:	687b      	ldr	r3, [r7, #4]
1000a2ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2ee:	2b09      	cmp	r3, #9
1000a2f0:	d00e      	beq.n	1000a310 <UART_SetConfig+0x1000>
1000a2f2:	687b      	ldr	r3, [r7, #4]
1000a2f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2f6:	2b0a      	cmp	r3, #10
1000a2f8:	d008      	beq.n	1000a30c <UART_SetConfig+0xffc>
1000a2fa:	687b      	ldr	r3, [r7, #4]
1000a2fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a2fe:	2b0b      	cmp	r3, #11
1000a300:	d102      	bne.n	1000a308 <UART_SetConfig+0xff8>
1000a302:	f44f 7380 	mov.w	r3, #256	; 0x100
1000a306:	e016      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a308:	2301      	movs	r3, #1
1000a30a:	e014      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a30c:	2380      	movs	r3, #128	; 0x80
1000a30e:	e012      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a310:	2340      	movs	r3, #64	; 0x40
1000a312:	e010      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a314:	2320      	movs	r3, #32
1000a316:	e00e      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a318:	2310      	movs	r3, #16
1000a31a:	e00c      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a31c:	230c      	movs	r3, #12
1000a31e:	e00a      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a320:	230a      	movs	r3, #10
1000a322:	e008      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a324:	2308      	movs	r3, #8
1000a326:	e006      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a328:	2306      	movs	r3, #6
1000a32a:	e004      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a32c:	2304      	movs	r3, #4
1000a32e:	e002      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a330:	2302      	movs	r3, #2
1000a332:	e000      	b.n	1000a336 <UART_SetConfig+0x1026>
1000a334:	2301      	movs	r3, #1
1000a336:	4a47      	ldr	r2, [pc, #284]	; (1000a454 <UART_SetConfig+0x1144>)
1000a338:	fbb2 f2f3 	udiv	r2, r2, r3
1000a33c:	687b      	ldr	r3, [r7, #4]
1000a33e:	685b      	ldr	r3, [r3, #4]
1000a340:	085b      	lsrs	r3, r3, #1
1000a342:	441a      	add	r2, r3
1000a344:	687b      	ldr	r3, [r7, #4]
1000a346:	685b      	ldr	r3, [r3, #4]
1000a348:	fbb2 f3f3 	udiv	r3, r2, r3
1000a34c:	b29b      	uxth	r3, r3
1000a34e:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000a350:	e05b      	b.n	1000a40a <UART_SetConfig+0x10fa>
      case UART_CLOCKSOURCE_HSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
1000a352:	687b      	ldr	r3, [r7, #4]
1000a354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a356:	2b00      	cmp	r3, #0
1000a358:	d044      	beq.n	1000a3e4 <UART_SetConfig+0x10d4>
1000a35a:	687b      	ldr	r3, [r7, #4]
1000a35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a35e:	2b01      	cmp	r3, #1
1000a360:	d03e      	beq.n	1000a3e0 <UART_SetConfig+0x10d0>
1000a362:	687b      	ldr	r3, [r7, #4]
1000a364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a366:	2b02      	cmp	r3, #2
1000a368:	d038      	beq.n	1000a3dc <UART_SetConfig+0x10cc>
1000a36a:	687b      	ldr	r3, [r7, #4]
1000a36c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a36e:	2b03      	cmp	r3, #3
1000a370:	d032      	beq.n	1000a3d8 <UART_SetConfig+0x10c8>
1000a372:	687b      	ldr	r3, [r7, #4]
1000a374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a376:	2b04      	cmp	r3, #4
1000a378:	d02c      	beq.n	1000a3d4 <UART_SetConfig+0x10c4>
1000a37a:	687b      	ldr	r3, [r7, #4]
1000a37c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a37e:	2b05      	cmp	r3, #5
1000a380:	d026      	beq.n	1000a3d0 <UART_SetConfig+0x10c0>
1000a382:	687b      	ldr	r3, [r7, #4]
1000a384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a386:	2b06      	cmp	r3, #6
1000a388:	d020      	beq.n	1000a3cc <UART_SetConfig+0x10bc>
1000a38a:	687b      	ldr	r3, [r7, #4]
1000a38c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a38e:	2b07      	cmp	r3, #7
1000a390:	d01a      	beq.n	1000a3c8 <UART_SetConfig+0x10b8>
1000a392:	687b      	ldr	r3, [r7, #4]
1000a394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a396:	2b08      	cmp	r3, #8
1000a398:	d014      	beq.n	1000a3c4 <UART_SetConfig+0x10b4>
1000a39a:	687b      	ldr	r3, [r7, #4]
1000a39c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a39e:	2b09      	cmp	r3, #9
1000a3a0:	d00e      	beq.n	1000a3c0 <UART_SetConfig+0x10b0>
1000a3a2:	687b      	ldr	r3, [r7, #4]
1000a3a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a3a6:	2b0a      	cmp	r3, #10
1000a3a8:	d008      	beq.n	1000a3bc <UART_SetConfig+0x10ac>
1000a3aa:	687b      	ldr	r3, [r7, #4]
1000a3ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000a3ae:	2b0b      	cmp	r3, #11
1000a3b0:	d102      	bne.n	1000a3b8 <UART_SetConfig+0x10a8>
1000a3b2:	f44f 7380 	mov.w	r3, #256	; 0x100
1000a3b6:	e016      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3b8:	2301      	movs	r3, #1
1000a3ba:	e014      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3bc:	2380      	movs	r3, #128	; 0x80
1000a3be:	e012      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3c0:	2340      	movs	r3, #64	; 0x40
1000a3c2:	e010      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3c4:	2320      	movs	r3, #32
1000a3c6:	e00e      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3c8:	2310      	movs	r3, #16
1000a3ca:	e00c      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3cc:	230c      	movs	r3, #12
1000a3ce:	e00a      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3d0:	230a      	movs	r3, #10
1000a3d2:	e008      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3d4:	2308      	movs	r3, #8
1000a3d6:	e006      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3d8:	2306      	movs	r3, #6
1000a3da:	e004      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3dc:	2304      	movs	r3, #4
1000a3de:	e002      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3e0:	2302      	movs	r3, #2
1000a3e2:	e000      	b.n	1000a3e6 <UART_SetConfig+0x10d6>
1000a3e4:	2301      	movs	r3, #1
1000a3e6:	4a1c      	ldr	r2, [pc, #112]	; (1000a458 <UART_SetConfig+0x1148>)
1000a3e8:	fbb2 f2f3 	udiv	r2, r2, r3
1000a3ec:	687b      	ldr	r3, [r7, #4]
1000a3ee:	685b      	ldr	r3, [r3, #4]
1000a3f0:	085b      	lsrs	r3, r3, #1
1000a3f2:	441a      	add	r2, r3
1000a3f4:	687b      	ldr	r3, [r7, #4]
1000a3f6:	685b      	ldr	r3, [r3, #4]
1000a3f8:	fbb2 f3f3 	udiv	r3, r2, r3
1000a3fc:	b29b      	uxth	r3, r3
1000a3fe:	633b      	str	r3, [r7, #48]	; 0x30
        break;
1000a400:	e003      	b.n	1000a40a <UART_SetConfig+0x10fa>
      default:
        ret = HAL_ERROR;
1000a402:	2301      	movs	r3, #1
1000a404:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
1000a408:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
1000a40a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000a40c:	2b0f      	cmp	r3, #15
1000a40e:	d908      	bls.n	1000a422 <UART_SetConfig+0x1112>
1000a410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000a412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
1000a416:	d204      	bcs.n	1000a422 <UART_SetConfig+0x1112>
    {
      huart->Instance->BRR = usartdiv;
1000a418:	687b      	ldr	r3, [r7, #4]
1000a41a:	681b      	ldr	r3, [r3, #0]
1000a41c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1000a41e:	60da      	str	r2, [r3, #12]
1000a420:	e002      	b.n	1000a428 <UART_SetConfig+0x1118>
    }
    else
    {
      ret = HAL_ERROR;
1000a422:	2301      	movs	r3, #1
1000a424:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
1000a428:	687b      	ldr	r3, [r7, #4]
1000a42a:	2201      	movs	r2, #1
1000a42c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
1000a430:	687b      	ldr	r3, [r7, #4]
1000a432:	2201      	movs	r2, #1
1000a434:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
1000a438:	687b      	ldr	r3, [r7, #4]
1000a43a:	2200      	movs	r2, #0
1000a43c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
1000a43e:	687b      	ldr	r3, [r7, #4]
1000a440:	2200      	movs	r2, #0
1000a442:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
1000a444:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
1000a448:	4618      	mov	r0, r3
1000a44a:	3738      	adds	r7, #56	; 0x38
1000a44c:	46bd      	mov	sp, r7
1000a44e:	bd80      	pop	{r7, pc}
1000a450:	03d09000 	.word	0x03d09000
1000a454:	003d0900 	.word	0x003d0900
1000a458:	016e3600 	.word	0x016e3600

1000a45c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
1000a45c:	b480      	push	{r7}
1000a45e:	b083      	sub	sp, #12
1000a460:	af00      	add	r7, sp, #0
1000a462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
1000a464:	687b      	ldr	r3, [r7, #4]
1000a466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a468:	f003 0301 	and.w	r3, r3, #1
1000a46c:	2b00      	cmp	r3, #0
1000a46e:	d00a      	beq.n	1000a486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
1000a470:	687b      	ldr	r3, [r7, #4]
1000a472:	681b      	ldr	r3, [r3, #0]
1000a474:	685b      	ldr	r3, [r3, #4]
1000a476:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
1000a47a:	687b      	ldr	r3, [r7, #4]
1000a47c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1000a47e:	687b      	ldr	r3, [r7, #4]
1000a480:	681b      	ldr	r3, [r3, #0]
1000a482:	430a      	orrs	r2, r1
1000a484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
1000a486:	687b      	ldr	r3, [r7, #4]
1000a488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a48a:	f003 0302 	and.w	r3, r3, #2
1000a48e:	2b00      	cmp	r3, #0
1000a490:	d00a      	beq.n	1000a4a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
1000a492:	687b      	ldr	r3, [r7, #4]
1000a494:	681b      	ldr	r3, [r3, #0]
1000a496:	685b      	ldr	r3, [r3, #4]
1000a498:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
1000a49c:	687b      	ldr	r3, [r7, #4]
1000a49e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
1000a4a0:	687b      	ldr	r3, [r7, #4]
1000a4a2:	681b      	ldr	r3, [r3, #0]
1000a4a4:	430a      	orrs	r2, r1
1000a4a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
1000a4a8:	687b      	ldr	r3, [r7, #4]
1000a4aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a4ac:	f003 0304 	and.w	r3, r3, #4
1000a4b0:	2b00      	cmp	r3, #0
1000a4b2:	d00a      	beq.n	1000a4ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
1000a4b4:	687b      	ldr	r3, [r7, #4]
1000a4b6:	681b      	ldr	r3, [r3, #0]
1000a4b8:	685b      	ldr	r3, [r3, #4]
1000a4ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
1000a4be:	687b      	ldr	r3, [r7, #4]
1000a4c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000a4c2:	687b      	ldr	r3, [r7, #4]
1000a4c4:	681b      	ldr	r3, [r3, #0]
1000a4c6:	430a      	orrs	r2, r1
1000a4c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
1000a4ca:	687b      	ldr	r3, [r7, #4]
1000a4cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a4ce:	f003 0308 	and.w	r3, r3, #8
1000a4d2:	2b00      	cmp	r3, #0
1000a4d4:	d00a      	beq.n	1000a4ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
1000a4d6:	687b      	ldr	r3, [r7, #4]
1000a4d8:	681b      	ldr	r3, [r3, #0]
1000a4da:	685b      	ldr	r3, [r3, #4]
1000a4dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
1000a4e0:	687b      	ldr	r3, [r7, #4]
1000a4e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
1000a4e4:	687b      	ldr	r3, [r7, #4]
1000a4e6:	681b      	ldr	r3, [r3, #0]
1000a4e8:	430a      	orrs	r2, r1
1000a4ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
1000a4ec:	687b      	ldr	r3, [r7, #4]
1000a4ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a4f0:	f003 0310 	and.w	r3, r3, #16
1000a4f4:	2b00      	cmp	r3, #0
1000a4f6:	d00a      	beq.n	1000a50e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
1000a4f8:	687b      	ldr	r3, [r7, #4]
1000a4fa:	681b      	ldr	r3, [r3, #0]
1000a4fc:	689b      	ldr	r3, [r3, #8]
1000a4fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
1000a502:	687b      	ldr	r3, [r7, #4]
1000a504:	6bda      	ldr	r2, [r3, #60]	; 0x3c
1000a506:	687b      	ldr	r3, [r7, #4]
1000a508:	681b      	ldr	r3, [r3, #0]
1000a50a:	430a      	orrs	r2, r1
1000a50c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
1000a50e:	687b      	ldr	r3, [r7, #4]
1000a510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a512:	f003 0320 	and.w	r3, r3, #32
1000a516:	2b00      	cmp	r3, #0
1000a518:	d00a      	beq.n	1000a530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
1000a51a:	687b      	ldr	r3, [r7, #4]
1000a51c:	681b      	ldr	r3, [r3, #0]
1000a51e:	689b      	ldr	r3, [r3, #8]
1000a520:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
1000a524:	687b      	ldr	r3, [r7, #4]
1000a526:	6c1a      	ldr	r2, [r3, #64]	; 0x40
1000a528:	687b      	ldr	r3, [r7, #4]
1000a52a:	681b      	ldr	r3, [r3, #0]
1000a52c:	430a      	orrs	r2, r1
1000a52e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
1000a530:	687b      	ldr	r3, [r7, #4]
1000a532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a534:	f003 0340 	and.w	r3, r3, #64	; 0x40
1000a538:	2b00      	cmp	r3, #0
1000a53a:	d01a      	beq.n	1000a572 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
1000a53c:	687b      	ldr	r3, [r7, #4]
1000a53e:	681b      	ldr	r3, [r3, #0]
1000a540:	685b      	ldr	r3, [r3, #4]
1000a542:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
1000a546:	687b      	ldr	r3, [r7, #4]
1000a548:	6c5a      	ldr	r2, [r3, #68]	; 0x44
1000a54a:	687b      	ldr	r3, [r7, #4]
1000a54c:	681b      	ldr	r3, [r3, #0]
1000a54e:	430a      	orrs	r2, r1
1000a550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
1000a552:	687b      	ldr	r3, [r7, #4]
1000a554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1000a556:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
1000a55a:	d10a      	bne.n	1000a572 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
1000a55c:	687b      	ldr	r3, [r7, #4]
1000a55e:	681b      	ldr	r3, [r3, #0]
1000a560:	685b      	ldr	r3, [r3, #4]
1000a562:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
1000a566:	687b      	ldr	r3, [r7, #4]
1000a568:	6c9a      	ldr	r2, [r3, #72]	; 0x48
1000a56a:	687b      	ldr	r3, [r7, #4]
1000a56c:	681b      	ldr	r3, [r3, #0]
1000a56e:	430a      	orrs	r2, r1
1000a570:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
1000a572:	687b      	ldr	r3, [r7, #4]
1000a574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000a576:	f003 0380 	and.w	r3, r3, #128	; 0x80
1000a57a:	2b00      	cmp	r3, #0
1000a57c:	d00a      	beq.n	1000a594 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
1000a57e:	687b      	ldr	r3, [r7, #4]
1000a580:	681b      	ldr	r3, [r3, #0]
1000a582:	685b      	ldr	r3, [r3, #4]
1000a584:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
1000a588:	687b      	ldr	r3, [r7, #4]
1000a58a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
1000a58c:	687b      	ldr	r3, [r7, #4]
1000a58e:	681b      	ldr	r3, [r3, #0]
1000a590:	430a      	orrs	r2, r1
1000a592:	605a      	str	r2, [r3, #4]
  }
}
1000a594:	bf00      	nop
1000a596:	370c      	adds	r7, #12
1000a598:	46bd      	mov	sp, r7
1000a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000a59e:	4770      	bx	lr

1000a5a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
1000a5a0:	b580      	push	{r7, lr}
1000a5a2:	b086      	sub	sp, #24
1000a5a4:	af02      	add	r7, sp, #8
1000a5a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
1000a5a8:	687b      	ldr	r3, [r7, #4]
1000a5aa:	2200      	movs	r2, #0
1000a5ac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
1000a5b0:	f7f7 f9d4 	bl	1000195c <HAL_GetTick>
1000a5b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
1000a5b6:	687b      	ldr	r3, [r7, #4]
1000a5b8:	681b      	ldr	r3, [r3, #0]
1000a5ba:	681b      	ldr	r3, [r3, #0]
1000a5bc:	f003 0308 	and.w	r3, r3, #8
1000a5c0:	2b08      	cmp	r3, #8
1000a5c2:	d10e      	bne.n	1000a5e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
1000a5c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
1000a5c8:	9300      	str	r3, [sp, #0]
1000a5ca:	68fb      	ldr	r3, [r7, #12]
1000a5cc:	2200      	movs	r2, #0
1000a5ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
1000a5d2:	6878      	ldr	r0, [r7, #4]
1000a5d4:	f000 f82c 	bl	1000a630 <UART_WaitOnFlagUntilTimeout>
1000a5d8:	4603      	mov	r3, r0
1000a5da:	2b00      	cmp	r3, #0
1000a5dc:	d001      	beq.n	1000a5e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
1000a5de:	2303      	movs	r3, #3
1000a5e0:	e022      	b.n	1000a628 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
1000a5e2:	687b      	ldr	r3, [r7, #4]
1000a5e4:	681b      	ldr	r3, [r3, #0]
1000a5e6:	681b      	ldr	r3, [r3, #0]
1000a5e8:	f003 0304 	and.w	r3, r3, #4
1000a5ec:	2b04      	cmp	r3, #4
1000a5ee:	d10e      	bne.n	1000a60e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
1000a5f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
1000a5f4:	9300      	str	r3, [sp, #0]
1000a5f6:	68fb      	ldr	r3, [r7, #12]
1000a5f8:	2200      	movs	r2, #0
1000a5fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
1000a5fe:	6878      	ldr	r0, [r7, #4]
1000a600:	f000 f816 	bl	1000a630 <UART_WaitOnFlagUntilTimeout>
1000a604:	4603      	mov	r3, r0
1000a606:	2b00      	cmp	r3, #0
1000a608:	d001      	beq.n	1000a60e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
1000a60a:	2303      	movs	r3, #3
1000a60c:	e00c      	b.n	1000a628 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
1000a60e:	687b      	ldr	r3, [r7, #4]
1000a610:	2220      	movs	r2, #32
1000a612:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
1000a616:	687b      	ldr	r3, [r7, #4]
1000a618:	2220      	movs	r2, #32
1000a61a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  __HAL_UNLOCK(huart);
1000a61e:	687b      	ldr	r3, [r7, #4]
1000a620:	2200      	movs	r2, #0
1000a622:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
1000a626:	2300      	movs	r3, #0
}
1000a628:	4618      	mov	r0, r3
1000a62a:	3710      	adds	r7, #16
1000a62c:	46bd      	mov	sp, r7
1000a62e:	bd80      	pop	{r7, pc}

1000a630 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
1000a630:	b580      	push	{r7, lr}
1000a632:	b084      	sub	sp, #16
1000a634:	af00      	add	r7, sp, #0
1000a636:	60f8      	str	r0, [r7, #12]
1000a638:	60b9      	str	r1, [r7, #8]
1000a63a:	603b      	str	r3, [r7, #0]
1000a63c:	4613      	mov	r3, r2
1000a63e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
1000a640:	e062      	b.n	1000a708 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
1000a642:	69bb      	ldr	r3, [r7, #24]
1000a644:	f1b3 3fff 	cmp.w	r3, #4294967295
1000a648:	d05e      	beq.n	1000a708 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
1000a64a:	f7f7 f987 	bl	1000195c <HAL_GetTick>
1000a64e:	4602      	mov	r2, r0
1000a650:	683b      	ldr	r3, [r7, #0]
1000a652:	1ad3      	subs	r3, r2, r3
1000a654:	69ba      	ldr	r2, [r7, #24]
1000a656:	429a      	cmp	r2, r3
1000a658:	d302      	bcc.n	1000a660 <UART_WaitOnFlagUntilTimeout+0x30>
1000a65a:	69bb      	ldr	r3, [r7, #24]
1000a65c:	2b00      	cmp	r3, #0
1000a65e:	d11d      	bne.n	1000a69c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
1000a660:	68fb      	ldr	r3, [r7, #12]
1000a662:	681b      	ldr	r3, [r3, #0]
1000a664:	681a      	ldr	r2, [r3, #0]
1000a666:	68fb      	ldr	r3, [r7, #12]
1000a668:	681b      	ldr	r3, [r3, #0]
1000a66a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
1000a66e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
1000a670:	68fb      	ldr	r3, [r7, #12]
1000a672:	681b      	ldr	r3, [r3, #0]
1000a674:	689a      	ldr	r2, [r3, #8]
1000a676:	68fb      	ldr	r3, [r7, #12]
1000a678:	681b      	ldr	r3, [r3, #0]
1000a67a:	f022 0201 	bic.w	r2, r2, #1
1000a67e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
1000a680:	68fb      	ldr	r3, [r7, #12]
1000a682:	2220      	movs	r2, #32
1000a684:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
1000a688:	68fb      	ldr	r3, [r7, #12]
1000a68a:	2220      	movs	r2, #32
1000a68c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
1000a690:	68fb      	ldr	r3, [r7, #12]
1000a692:	2200      	movs	r2, #0
1000a694:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
1000a698:	2303      	movs	r3, #3
1000a69a:	e045      	b.n	1000a728 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
1000a69c:	68fb      	ldr	r3, [r7, #12]
1000a69e:	681b      	ldr	r3, [r3, #0]
1000a6a0:	681b      	ldr	r3, [r3, #0]
1000a6a2:	f003 0304 	and.w	r3, r3, #4
1000a6a6:	2b00      	cmp	r3, #0
1000a6a8:	d02e      	beq.n	1000a708 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
1000a6aa:	68fb      	ldr	r3, [r7, #12]
1000a6ac:	681b      	ldr	r3, [r3, #0]
1000a6ae:	69db      	ldr	r3, [r3, #28]
1000a6b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
1000a6b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
1000a6b8:	d126      	bne.n	1000a708 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
1000a6ba:	68fb      	ldr	r3, [r7, #12]
1000a6bc:	681b      	ldr	r3, [r3, #0]
1000a6be:	f44f 6200 	mov.w	r2, #2048	; 0x800
1000a6c2:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
1000a6c4:	68fb      	ldr	r3, [r7, #12]
1000a6c6:	681b      	ldr	r3, [r3, #0]
1000a6c8:	681a      	ldr	r2, [r3, #0]
1000a6ca:	68fb      	ldr	r3, [r7, #12]
1000a6cc:	681b      	ldr	r3, [r3, #0]
1000a6ce:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
1000a6d2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
1000a6d4:	68fb      	ldr	r3, [r7, #12]
1000a6d6:	681b      	ldr	r3, [r3, #0]
1000a6d8:	689a      	ldr	r2, [r3, #8]
1000a6da:	68fb      	ldr	r3, [r7, #12]
1000a6dc:	681b      	ldr	r3, [r3, #0]
1000a6de:	f022 0201 	bic.w	r2, r2, #1
1000a6e2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
1000a6e4:	68fb      	ldr	r3, [r7, #12]
1000a6e6:	2220      	movs	r2, #32
1000a6e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
1000a6ec:	68fb      	ldr	r3, [r7, #12]
1000a6ee:	2220      	movs	r2, #32
1000a6f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
1000a6f4:	68fb      	ldr	r3, [r7, #12]
1000a6f6:	2220      	movs	r2, #32
1000a6f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
1000a6fc:	68fb      	ldr	r3, [r7, #12]
1000a6fe:	2200      	movs	r2, #0
1000a700:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
          
          return HAL_TIMEOUT;
1000a704:	2303      	movs	r3, #3
1000a706:	e00f      	b.n	1000a728 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
1000a708:	68fb      	ldr	r3, [r7, #12]
1000a70a:	681b      	ldr	r3, [r3, #0]
1000a70c:	69da      	ldr	r2, [r3, #28]
1000a70e:	68bb      	ldr	r3, [r7, #8]
1000a710:	4013      	ands	r3, r2
1000a712:	68ba      	ldr	r2, [r7, #8]
1000a714:	429a      	cmp	r2, r3
1000a716:	bf0c      	ite	eq
1000a718:	2301      	moveq	r3, #1
1000a71a:	2300      	movne	r3, #0
1000a71c:	b2db      	uxtb	r3, r3
1000a71e:	461a      	mov	r2, r3
1000a720:	79fb      	ldrb	r3, [r7, #7]
1000a722:	429a      	cmp	r2, r3
1000a724:	d08d      	beq.n	1000a642 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
1000a726:	2300      	movs	r3, #0
}
1000a728:	4618      	mov	r0, r3
1000a72a:	3710      	adds	r7, #16
1000a72c:	46bd      	mov	sp, r7
1000a72e:	bd80      	pop	{r7, pc}

1000a730 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
1000a730:	b480      	push	{r7}
1000a732:	b085      	sub	sp, #20
1000a734:	af00      	add	r7, sp, #0
1000a736:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
1000a738:	687b      	ldr	r3, [r7, #4]
1000a73a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
1000a73e:	2b01      	cmp	r3, #1
1000a740:	d101      	bne.n	1000a746 <HAL_UARTEx_DisableFifoMode+0x16>
1000a742:	2302      	movs	r3, #2
1000a744:	e027      	b.n	1000a796 <HAL_UARTEx_DisableFifoMode+0x66>
1000a746:	687b      	ldr	r3, [r7, #4]
1000a748:	2201      	movs	r2, #1
1000a74a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
1000a74e:	687b      	ldr	r3, [r7, #4]
1000a750:	2224      	movs	r2, #36	; 0x24
1000a752:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
1000a756:	687b      	ldr	r3, [r7, #4]
1000a758:	681b      	ldr	r3, [r3, #0]
1000a75a:	681b      	ldr	r3, [r3, #0]
1000a75c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
1000a75e:	687b      	ldr	r3, [r7, #4]
1000a760:	681b      	ldr	r3, [r3, #0]
1000a762:	681a      	ldr	r2, [r3, #0]
1000a764:	687b      	ldr	r3, [r7, #4]
1000a766:	681b      	ldr	r3, [r3, #0]
1000a768:	f022 0201 	bic.w	r2, r2, #1
1000a76c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
1000a76e:	68fb      	ldr	r3, [r7, #12]
1000a770:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
1000a774:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
1000a776:	687b      	ldr	r3, [r7, #4]
1000a778:	2200      	movs	r2, #0
1000a77a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
1000a77c:	687b      	ldr	r3, [r7, #4]
1000a77e:	681b      	ldr	r3, [r3, #0]
1000a780:	68fa      	ldr	r2, [r7, #12]
1000a782:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
1000a784:	687b      	ldr	r3, [r7, #4]
1000a786:	2220      	movs	r2, #32
1000a788:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
1000a78c:	687b      	ldr	r3, [r7, #4]
1000a78e:	2200      	movs	r2, #0
1000a790:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
1000a794:	2300      	movs	r3, #0
}
1000a796:	4618      	mov	r0, r3
1000a798:	3714      	adds	r7, #20
1000a79a:	46bd      	mov	sp, r7
1000a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
1000a7a0:	4770      	bx	lr

1000a7a2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
1000a7a2:	b580      	push	{r7, lr}
1000a7a4:	b084      	sub	sp, #16
1000a7a6:	af00      	add	r7, sp, #0
1000a7a8:	6078      	str	r0, [r7, #4]
1000a7aa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
1000a7ac:	687b      	ldr	r3, [r7, #4]
1000a7ae:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
1000a7b2:	2b01      	cmp	r3, #1
1000a7b4:	d101      	bne.n	1000a7ba <HAL_UARTEx_SetTxFifoThreshold+0x18>
1000a7b6:	2302      	movs	r3, #2
1000a7b8:	e02d      	b.n	1000a816 <HAL_UARTEx_SetTxFifoThreshold+0x74>
1000a7ba:	687b      	ldr	r3, [r7, #4]
1000a7bc:	2201      	movs	r2, #1
1000a7be:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
1000a7c2:	687b      	ldr	r3, [r7, #4]
1000a7c4:	2224      	movs	r2, #36	; 0x24
1000a7c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
1000a7ca:	687b      	ldr	r3, [r7, #4]
1000a7cc:	681b      	ldr	r3, [r3, #0]
1000a7ce:	681b      	ldr	r3, [r3, #0]
1000a7d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
1000a7d2:	687b      	ldr	r3, [r7, #4]
1000a7d4:	681b      	ldr	r3, [r3, #0]
1000a7d6:	681a      	ldr	r2, [r3, #0]
1000a7d8:	687b      	ldr	r3, [r7, #4]
1000a7da:	681b      	ldr	r3, [r3, #0]
1000a7dc:	f022 0201 	bic.w	r2, r2, #1
1000a7e0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
1000a7e2:	687b      	ldr	r3, [r7, #4]
1000a7e4:	681b      	ldr	r3, [r3, #0]
1000a7e6:	689b      	ldr	r3, [r3, #8]
1000a7e8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
1000a7ec:	687b      	ldr	r3, [r7, #4]
1000a7ee:	681b      	ldr	r3, [r3, #0]
1000a7f0:	683a      	ldr	r2, [r7, #0]
1000a7f2:	430a      	orrs	r2, r1
1000a7f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
1000a7f6:	6878      	ldr	r0, [r7, #4]
1000a7f8:	f000 f850 	bl	1000a89c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
1000a7fc:	687b      	ldr	r3, [r7, #4]
1000a7fe:	681b      	ldr	r3, [r3, #0]
1000a800:	68fa      	ldr	r2, [r7, #12]
1000a802:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
1000a804:	687b      	ldr	r3, [r7, #4]
1000a806:	2220      	movs	r2, #32
1000a808:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
1000a80c:	687b      	ldr	r3, [r7, #4]
1000a80e:	2200      	movs	r2, #0
1000a810:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
1000a814:	2300      	movs	r3, #0
}
1000a816:	4618      	mov	r0, r3
1000a818:	3710      	adds	r7, #16
1000a81a:	46bd      	mov	sp, r7
1000a81c:	bd80      	pop	{r7, pc}

1000a81e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
1000a81e:	b580      	push	{r7, lr}
1000a820:	b084      	sub	sp, #16
1000a822:	af00      	add	r7, sp, #0
1000a824:	6078      	str	r0, [r7, #4]
1000a826:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
1000a828:	687b      	ldr	r3, [r7, #4]
1000a82a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
1000a82e:	2b01      	cmp	r3, #1
1000a830:	d101      	bne.n	1000a836 <HAL_UARTEx_SetRxFifoThreshold+0x18>
1000a832:	2302      	movs	r3, #2
1000a834:	e02d      	b.n	1000a892 <HAL_UARTEx_SetRxFifoThreshold+0x74>
1000a836:	687b      	ldr	r3, [r7, #4]
1000a838:	2201      	movs	r2, #1
1000a83a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
1000a83e:	687b      	ldr	r3, [r7, #4]
1000a840:	2224      	movs	r2, #36	; 0x24
1000a842:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
1000a846:	687b      	ldr	r3, [r7, #4]
1000a848:	681b      	ldr	r3, [r3, #0]
1000a84a:	681b      	ldr	r3, [r3, #0]
1000a84c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
1000a84e:	687b      	ldr	r3, [r7, #4]
1000a850:	681b      	ldr	r3, [r3, #0]
1000a852:	681a      	ldr	r2, [r3, #0]
1000a854:	687b      	ldr	r3, [r7, #4]
1000a856:	681b      	ldr	r3, [r3, #0]
1000a858:	f022 0201 	bic.w	r2, r2, #1
1000a85c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
1000a85e:	687b      	ldr	r3, [r7, #4]
1000a860:	681b      	ldr	r3, [r3, #0]
1000a862:	689b      	ldr	r3, [r3, #8]
1000a864:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
1000a868:	687b      	ldr	r3, [r7, #4]
1000a86a:	681b      	ldr	r3, [r3, #0]
1000a86c:	683a      	ldr	r2, [r7, #0]
1000a86e:	430a      	orrs	r2, r1
1000a870:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
1000a872:	6878      	ldr	r0, [r7, #4]
1000a874:	f000 f812 	bl	1000a89c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
1000a878:	687b      	ldr	r3, [r7, #4]
1000a87a:	681b      	ldr	r3, [r3, #0]
1000a87c:	68fa      	ldr	r2, [r7, #12]
1000a87e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
1000a880:	687b      	ldr	r3, [r7, #4]
1000a882:	2220      	movs	r2, #32
1000a884:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
1000a888:	687b      	ldr	r3, [r7, #4]
1000a88a:	2200      	movs	r2, #0
1000a88c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
1000a890:	2300      	movs	r3, #0
}
1000a892:	4618      	mov	r0, r3
1000a894:	3710      	adds	r7, #16
1000a896:	46bd      	mov	sp, r7
1000a898:	bd80      	pop	{r7, pc}
	...

1000a89c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
1000a89c:	b480      	push	{r7}
1000a89e:	b089      	sub	sp, #36	; 0x24
1000a8a0:	af00      	add	r7, sp, #0
1000a8a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
1000a8a4:	4a2d      	ldr	r2, [pc, #180]	; (1000a95c <UARTEx_SetNbDataToProcess+0xc0>)
1000a8a6:	f107 0314 	add.w	r3, r7, #20
1000a8aa:	e892 0003 	ldmia.w	r2, {r0, r1}
1000a8ae:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
1000a8b2:	4a2b      	ldr	r2, [pc, #172]	; (1000a960 <UARTEx_SetNbDataToProcess+0xc4>)
1000a8b4:	f107 030c 	add.w	r3, r7, #12
1000a8b8:	e892 0003 	ldmia.w	r2, {r0, r1}
1000a8bc:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
1000a8c0:	687b      	ldr	r3, [r7, #4]
1000a8c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
1000a8c4:	2b00      	cmp	r3, #0
1000a8c6:	d108      	bne.n	1000a8da <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
1000a8c8:	687b      	ldr	r3, [r7, #4]
1000a8ca:	2201      	movs	r2, #1
1000a8cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
1000a8d0:	687b      	ldr	r3, [r7, #4]
1000a8d2:	2201      	movs	r2, #1
1000a8d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
1000a8d8:	e039      	b.n	1000a94e <UARTEx_SetNbDataToProcess+0xb2>
    rx_fifo_depth = RX_FIFO_DEPTH;
1000a8da:	2308      	movs	r3, #8
1000a8dc:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
1000a8de:	2308      	movs	r3, #8
1000a8e0:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
1000a8e2:	687b      	ldr	r3, [r7, #4]
1000a8e4:	681b      	ldr	r3, [r3, #0]
1000a8e6:	689b      	ldr	r3, [r3, #8]
1000a8e8:	0e5b      	lsrs	r3, r3, #25
1000a8ea:	b2db      	uxtb	r3, r3
1000a8ec:	f003 0307 	and.w	r3, r3, #7
1000a8f0:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
1000a8f2:	687b      	ldr	r3, [r7, #4]
1000a8f4:	681b      	ldr	r3, [r3, #0]
1000a8f6:	689b      	ldr	r3, [r3, #8]
1000a8f8:	0f5b      	lsrs	r3, r3, #29
1000a8fa:	b2db      	uxtb	r3, r3
1000a8fc:	f003 0307 	and.w	r3, r3, #7
1000a900:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
1000a902:	7fbb      	ldrb	r3, [r7, #30]
1000a904:	7f3a      	ldrb	r2, [r7, #28]
1000a906:	3220      	adds	r2, #32
1000a908:	443a      	add	r2, r7
1000a90a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
1000a90e:	fb02 f303 	mul.w	r3, r2, r3
1000a912:	7f3a      	ldrb	r2, [r7, #28]
1000a914:	3220      	adds	r2, #32
1000a916:	443a      	add	r2, r7
1000a918:	f812 2c14 	ldrb.w	r2, [r2, #-20]
1000a91c:	fb93 f3f2 	sdiv	r3, r3, r2
1000a920:	b29a      	uxth	r2, r3
1000a922:	687b      	ldr	r3, [r7, #4]
1000a924:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
1000a928:	7ffb      	ldrb	r3, [r7, #31]
1000a92a:	7f7a      	ldrb	r2, [r7, #29]
1000a92c:	3220      	adds	r2, #32
1000a92e:	443a      	add	r2, r7
1000a930:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
1000a934:	fb02 f303 	mul.w	r3, r2, r3
1000a938:	7f7a      	ldrb	r2, [r7, #29]
1000a93a:	3220      	adds	r2, #32
1000a93c:	443a      	add	r2, r7
1000a93e:	f812 2c14 	ldrb.w	r2, [r2, #-20]
1000a942:	fb93 f3f2 	sdiv	r3, r3, r2
1000a946:	b29a      	uxth	r2, r3
1000a948:	687b      	ldr	r3, [r7, #4]
1000a94a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
1000a94e:	bf00      	nop
1000a950:	3724      	adds	r7, #36	; 0x24
1000a952:	46bd      	mov	sp, r7
1000a954:	f85d 7b04 	ldr.w	r7, [sp], #4
1000a958:	4770      	bx	lr
1000a95a:	bf00      	nop
1000a95c:	10011e6c 	.word	0x10011e6c
1000a960:	10011e74 	.word	0x10011e74

1000a964 <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
1000a964:	b480      	push	{r7}
1000a966:	b083      	sub	sp, #12
1000a968:	af00      	add	r7, sp, #0
1000a96a:	6078      	str	r0, [r7, #4]
	list->prev = list;
1000a96c:	687b      	ldr	r3, [r7, #4]
1000a96e:	687a      	ldr	r2, [r7, #4]
1000a970:	605a      	str	r2, [r3, #4]
	list->next = list;
1000a972:	687b      	ldr	r3, [r7, #4]
1000a974:	687a      	ldr	r2, [r7, #4]
1000a976:	601a      	str	r2, [r3, #0]
}
1000a978:	bf00      	nop
1000a97a:	370c      	adds	r7, #12
1000a97c:	46bd      	mov	sp, r7
1000a97e:	f85d 7b04 	ldr.w	r7, [sp], #4
1000a982:	4770      	bx	lr

1000a984 <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
1000a984:	b480      	push	{r7}
1000a986:	b083      	sub	sp, #12
1000a988:	af00      	add	r7, sp, #0
1000a98a:	6078      	str	r0, [r7, #4]
1000a98c:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
1000a98e:	687b      	ldr	r3, [r7, #4]
1000a990:	685a      	ldr	r2, [r3, #4]
1000a992:	683b      	ldr	r3, [r7, #0]
1000a994:	605a      	str	r2, [r3, #4]
	new_node->next = node;
1000a996:	683b      	ldr	r3, [r7, #0]
1000a998:	687a      	ldr	r2, [r7, #4]
1000a99a:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
1000a99c:	683b      	ldr	r3, [r7, #0]
1000a99e:	681b      	ldr	r3, [r3, #0]
1000a9a0:	683a      	ldr	r2, [r7, #0]
1000a9a2:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
1000a9a4:	683b      	ldr	r3, [r7, #0]
1000a9a6:	685b      	ldr	r3, [r3, #4]
1000a9a8:	683a      	ldr	r2, [r7, #0]
1000a9aa:	601a      	str	r2, [r3, #0]
}
1000a9ac:	bf00      	nop
1000a9ae:	370c      	adds	r7, #12
1000a9b0:	46bd      	mov	sp, r7
1000a9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
1000a9b6:	4770      	bx	lr

1000a9b8 <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
1000a9b8:	b580      	push	{r7, lr}
1000a9ba:	b082      	sub	sp, #8
1000a9bc:	af00      	add	r7, sp, #0
1000a9be:	6078      	str	r0, [r7, #4]
1000a9c0:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
1000a9c2:	6839      	ldr	r1, [r7, #0]
1000a9c4:	6878      	ldr	r0, [r7, #4]
1000a9c6:	f7ff ffdd 	bl	1000a984 <metal_list_add_before>
}
1000a9ca:	bf00      	nop
1000a9cc:	3708      	adds	r7, #8
1000a9ce:	46bd      	mov	sp, r7
1000a9d0:	bd80      	pop	{r7, pc}

1000a9d2 <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
1000a9d2:	b580      	push	{r7, lr}
1000a9d4:	b082      	sub	sp, #8
1000a9d6:	af00      	add	r7, sp, #0
1000a9d8:	6078      	str	r0, [r7, #4]
1000a9da:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
1000a9dc:	6839      	ldr	r1, [r7, #0]
1000a9de:	6878      	ldr	r0, [r7, #4]
1000a9e0:	f001 fc26 	bl	1000c230 <metal_machine_cache_flush>
}
1000a9e4:	bf00      	nop
1000a9e6:	3708      	adds	r7, #8
1000a9e8:	46bd      	mov	sp, r7
1000a9ea:	bd80      	pop	{r7, pc}

1000a9ec <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
1000a9ec:	b580      	push	{r7, lr}
1000a9ee:	b082      	sub	sp, #8
1000a9f0:	af00      	add	r7, sp, #0
1000a9f2:	6078      	str	r0, [r7, #4]
1000a9f4:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
1000a9f6:	6839      	ldr	r1, [r7, #0]
1000a9f8:	6878      	ldr	r0, [r7, #4]
1000a9fa:	f001 fc24 	bl	1000c246 <metal_machine_cache_invalidate>
}
1000a9fe:	bf00      	nop
1000aa00:	3708      	adds	r7, #8
1000aa02:	46bd      	mov	sp, r7
1000aa04:	bd80      	pop	{r7, pc}

1000aa06 <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
1000aa06:	b580      	push	{r7, lr}
1000aa08:	b082      	sub	sp, #8
1000aa0a:	af00      	add	r7, sp, #0
1000aa0c:	6078      	str	r0, [r7, #4]
1000aa0e:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
1000aa10:	6839      	ldr	r1, [r7, #0]
1000aa12:	6878      	ldr	r0, [r7, #4]
1000aa14:	f7ff ffdd 	bl	1000a9d2 <__metal_cache_flush>
}
1000aa18:	bf00      	nop
1000aa1a:	3708      	adds	r7, #8
1000aa1c:	46bd      	mov	sp, r7
1000aa1e:	bd80      	pop	{r7, pc}

1000aa20 <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
1000aa20:	b580      	push	{r7, lr}
1000aa22:	b082      	sub	sp, #8
1000aa24:	af00      	add	r7, sp, #0
1000aa26:	6078      	str	r0, [r7, #4]
1000aa28:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
1000aa2a:	6839      	ldr	r1, [r7, #0]
1000aa2c:	6878      	ldr	r0, [r7, #4]
1000aa2e:	f7ff ffdd 	bl	1000a9ec <__metal_cache_invalidate>
}
1000aa32:	bf00      	nop
1000aa34:	3708      	adds	r7, #8
1000aa36:	46bd      	mov	sp, r7
1000aa38:	bd80      	pop	{r7, pc}
	...

1000aa3c <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
1000aa3c:	b580      	push	{r7, lr}
1000aa3e:	b082      	sub	sp, #8
1000aa40:	af00      	add	r7, sp, #0
1000aa42:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
1000aa44:	687b      	ldr	r3, [r7, #4]
1000aa46:	2b00      	cmp	r3, #0
1000aa48:	d008      	beq.n	1000aa5c <metal_bus_register+0x20>
1000aa4a:	687b      	ldr	r3, [r7, #4]
1000aa4c:	681b      	ldr	r3, [r3, #0]
1000aa4e:	2b00      	cmp	r3, #0
1000aa50:	d004      	beq.n	1000aa5c <metal_bus_register+0x20>
1000aa52:	687b      	ldr	r3, [r7, #4]
1000aa54:	681b      	ldr	r3, [r3, #0]
1000aa56:	781b      	ldrb	r3, [r3, #0]
1000aa58:	2b00      	cmp	r3, #0
1000aa5a:	d102      	bne.n	1000aa62 <metal_bus_register+0x26>
		return -EINVAL;
1000aa5c:	f06f 0315 	mvn.w	r3, #21
1000aa60:	e026      	b.n	1000aab0 <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
1000aa62:	687b      	ldr	r3, [r7, #4]
1000aa64:	681b      	ldr	r3, [r3, #0]
1000aa66:	2100      	movs	r1, #0
1000aa68:	4618      	mov	r0, r3
1000aa6a:	f000 f82b 	bl	1000aac4 <metal_bus_find>
1000aa6e:	4603      	mov	r3, r0
1000aa70:	2b00      	cmp	r3, #0
1000aa72:	d102      	bne.n	1000aa7a <metal_bus_register+0x3e>
		return -EEXIST;
1000aa74:	f06f 0310 	mvn.w	r3, #16
1000aa78:	e01a      	b.n	1000aab0 <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
1000aa7a:	687b      	ldr	r3, [r7, #4]
1000aa7c:	331c      	adds	r3, #28
1000aa7e:	4618      	mov	r0, r3
1000aa80:	f7ff ff70 	bl	1000a964 <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
1000aa84:	687b      	ldr	r3, [r7, #4]
1000aa86:	3324      	adds	r3, #36	; 0x24
1000aa88:	4619      	mov	r1, r3
1000aa8a:	480b      	ldr	r0, [pc, #44]	; (1000aab8 <metal_bus_register+0x7c>)
1000aa8c:	f7ff ff94 	bl	1000a9b8 <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
1000aa90:	4b0a      	ldr	r3, [pc, #40]	; (1000aabc <metal_bus_register+0x80>)
1000aa92:	781b      	ldrb	r3, [r3, #0]
1000aa94:	2b06      	cmp	r3, #6
1000aa96:	d90a      	bls.n	1000aaae <metal_bus_register+0x72>
1000aa98:	4b08      	ldr	r3, [pc, #32]	; (1000aabc <metal_bus_register+0x80>)
1000aa9a:	685b      	ldr	r3, [r3, #4]
1000aa9c:	2b00      	cmp	r3, #0
1000aa9e:	d006      	beq.n	1000aaae <metal_bus_register+0x72>
1000aaa0:	4b06      	ldr	r3, [pc, #24]	; (1000aabc <metal_bus_register+0x80>)
1000aaa2:	685b      	ldr	r3, [r3, #4]
1000aaa4:	687a      	ldr	r2, [r7, #4]
1000aaa6:	6812      	ldr	r2, [r2, #0]
1000aaa8:	4905      	ldr	r1, [pc, #20]	; (1000aac0 <metal_bus_register+0x84>)
1000aaaa:	2007      	movs	r0, #7
1000aaac:	4798      	blx	r3
	return 0;
1000aaae:	2300      	movs	r3, #0
}
1000aab0:	4618      	mov	r0, r3
1000aab2:	3708      	adds	r7, #8
1000aab4:	46bd      	mov	sp, r7
1000aab6:	bd80      	pop	{r7, pc}
1000aab8:	10023e58 	.word	0x10023e58
1000aabc:	10023e50 	.word	0x10023e50
1000aac0:	10011e7c 	.word	0x10011e7c

1000aac4 <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
1000aac4:	b580      	push	{r7, lr}
1000aac6:	b084      	sub	sp, #16
1000aac8:	af00      	add	r7, sp, #0
1000aaca:	6078      	str	r0, [r7, #4]
1000aacc:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
1000aace:	4b12      	ldr	r3, [pc, #72]	; (1000ab18 <metal_bus_find+0x54>)
1000aad0:	689b      	ldr	r3, [r3, #8]
1000aad2:	60fb      	str	r3, [r7, #12]
1000aad4:	e016      	b.n	1000ab04 <metal_bus_find+0x40>
		bus = metal_container_of(node, struct metal_bus, node);
1000aad6:	68fb      	ldr	r3, [r7, #12]
1000aad8:	3b24      	subs	r3, #36	; 0x24
1000aada:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) == 0 && result) {
1000aadc:	68bb      	ldr	r3, [r7, #8]
1000aade:	681b      	ldr	r3, [r3, #0]
1000aae0:	6879      	ldr	r1, [r7, #4]
1000aae2:	4618      	mov	r0, r3
1000aae4:	f7f5 faac 	bl	10000040 <strcmp>
1000aae8:	4603      	mov	r3, r0
1000aaea:	2b00      	cmp	r3, #0
1000aaec:	d107      	bne.n	1000aafe <metal_bus_find+0x3a>
1000aaee:	683b      	ldr	r3, [r7, #0]
1000aaf0:	2b00      	cmp	r3, #0
1000aaf2:	d004      	beq.n	1000aafe <metal_bus_find+0x3a>
			*result = bus;
1000aaf4:	683b      	ldr	r3, [r7, #0]
1000aaf6:	68ba      	ldr	r2, [r7, #8]
1000aaf8:	601a      	str	r2, [r3, #0]
			return 0;
1000aafa:	2300      	movs	r3, #0
1000aafc:	e008      	b.n	1000ab10 <metal_bus_find+0x4c>
	metal_list_for_each(&_metal.common.bus_list, node) {
1000aafe:	68fb      	ldr	r3, [r7, #12]
1000ab00:	681b      	ldr	r3, [r3, #0]
1000ab02:	60fb      	str	r3, [r7, #12]
1000ab04:	68fb      	ldr	r3, [r7, #12]
1000ab06:	4a05      	ldr	r2, [pc, #20]	; (1000ab1c <metal_bus_find+0x58>)
1000ab08:	4293      	cmp	r3, r2
1000ab0a:	d1e4      	bne.n	1000aad6 <metal_bus_find+0x12>
		}
	}
	return -ENOENT;
1000ab0c:	f06f 0301 	mvn.w	r3, #1
}
1000ab10:	4618      	mov	r0, r3
1000ab12:	3710      	adds	r7, #16
1000ab14:	46bd      	mov	sp, r7
1000ab16:	bd80      	pop	{r7, pc}
1000ab18:	10023e50 	.word	0x10023e50
1000ab1c:	10023e58 	.word	0x10023e58

1000ab20 <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
1000ab20:	b580      	push	{r7, lr}
1000ab22:	b086      	sub	sp, #24
1000ab24:	af00      	add	r7, sp, #0
1000ab26:	60f8      	str	r0, [r7, #12]
1000ab28:	60b9      	str	r1, [r7, #8]
1000ab2a:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
1000ab2c:	68fb      	ldr	r3, [r7, #12]
1000ab2e:	2b00      	cmp	r3, #0
1000ab30:	d00d      	beq.n	1000ab4e <metal_device_open+0x2e>
1000ab32:	68fb      	ldr	r3, [r7, #12]
1000ab34:	781b      	ldrb	r3, [r3, #0]
1000ab36:	2b00      	cmp	r3, #0
1000ab38:	d009      	beq.n	1000ab4e <metal_device_open+0x2e>
1000ab3a:	68bb      	ldr	r3, [r7, #8]
1000ab3c:	2b00      	cmp	r3, #0
1000ab3e:	d006      	beq.n	1000ab4e <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
1000ab40:	68bb      	ldr	r3, [r7, #8]
1000ab42:	781b      	ldrb	r3, [r3, #0]
1000ab44:	2b00      	cmp	r3, #0
1000ab46:	d002      	beq.n	1000ab4e <metal_device_open+0x2e>
1000ab48:	687b      	ldr	r3, [r7, #4]
1000ab4a:	2b00      	cmp	r3, #0
1000ab4c:	d102      	bne.n	1000ab54 <metal_device_open+0x34>
	    !device)
		return -EINVAL;
1000ab4e:	f06f 0315 	mvn.w	r3, #21
1000ab52:	e01f      	b.n	1000ab94 <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
1000ab54:	f107 0310 	add.w	r3, r7, #16
1000ab58:	4619      	mov	r1, r3
1000ab5a:	68f8      	ldr	r0, [r7, #12]
1000ab5c:	f7ff ffb2 	bl	1000aac4 <metal_bus_find>
1000ab60:	6178      	str	r0, [r7, #20]
	if (error)
1000ab62:	697b      	ldr	r3, [r7, #20]
1000ab64:	2b00      	cmp	r3, #0
1000ab66:	d001      	beq.n	1000ab6c <metal_device_open+0x4c>
		return error;
1000ab68:	697b      	ldr	r3, [r7, #20]
1000ab6a:	e013      	b.n	1000ab94 <metal_device_open+0x74>

	if (!bus->ops.dev_open)
1000ab6c:	693b      	ldr	r3, [r7, #16]
1000ab6e:	689b      	ldr	r3, [r3, #8]
1000ab70:	2b00      	cmp	r3, #0
1000ab72:	d102      	bne.n	1000ab7a <metal_device_open+0x5a>
		return -ENODEV;
1000ab74:	f06f 0312 	mvn.w	r3, #18
1000ab78:	e00c      	b.n	1000ab94 <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
1000ab7a:	693b      	ldr	r3, [r7, #16]
1000ab7c:	689b      	ldr	r3, [r3, #8]
1000ab7e:	6938      	ldr	r0, [r7, #16]
1000ab80:	687a      	ldr	r2, [r7, #4]
1000ab82:	68b9      	ldr	r1, [r7, #8]
1000ab84:	4798      	blx	r3
1000ab86:	6178      	str	r0, [r7, #20]
	if (error)
1000ab88:	697b      	ldr	r3, [r7, #20]
1000ab8a:	2b00      	cmp	r3, #0
1000ab8c:	d001      	beq.n	1000ab92 <metal_device_open+0x72>
		return error;
1000ab8e:	697b      	ldr	r3, [r7, #20]
1000ab90:	e000      	b.n	1000ab94 <metal_device_open+0x74>

	return 0;
1000ab92:	2300      	movs	r3, #0
}
1000ab94:	4618      	mov	r0, r3
1000ab96:	3718      	adds	r7, #24
1000ab98:	46bd      	mov	sp, r7
1000ab9a:	bd80      	pop	{r7, pc}

1000ab9c <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
1000ab9c:	b580      	push	{r7, lr}
1000ab9e:	b082      	sub	sp, #8
1000aba0:	af00      	add	r7, sp, #0
1000aba2:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
1000aba4:	687b      	ldr	r3, [r7, #4]
1000aba6:	681b      	ldr	r3, [r3, #0]
1000aba8:	2b00      	cmp	r3, #0
1000abaa:	d008      	beq.n	1000abbe <metal_register_generic_device+0x22>
1000abac:	687b      	ldr	r3, [r7, #4]
1000abae:	681b      	ldr	r3, [r3, #0]
1000abb0:	781b      	ldrb	r3, [r3, #0]
1000abb2:	2b00      	cmp	r3, #0
1000abb4:	d003      	beq.n	1000abbe <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
1000abb6:	687b      	ldr	r3, [r7, #4]
1000abb8:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
1000abba:	2b02      	cmp	r3, #2
1000abbc:	d902      	bls.n	1000abc4 <metal_register_generic_device+0x28>
		return -EINVAL;
1000abbe:	f06f 0315 	mvn.w	r3, #21
1000abc2:	e009      	b.n	1000abd8 <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
1000abc4:	687b      	ldr	r3, [r7, #4]
1000abc6:	4a06      	ldr	r2, [pc, #24]	; (1000abe0 <metal_register_generic_device+0x44>)
1000abc8:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
1000abca:	687b      	ldr	r3, [r7, #4]
1000abcc:	337c      	adds	r3, #124	; 0x7c
1000abce:	4619      	mov	r1, r3
1000abd0:	4804      	ldr	r0, [pc, #16]	; (1000abe4 <metal_register_generic_device+0x48>)
1000abd2:	f7ff fef1 	bl	1000a9b8 <metal_list_add_tail>
			    &device->node);
	return 0;
1000abd6:	2300      	movs	r3, #0
}
1000abd8:	4618      	mov	r0, r3
1000abda:	3708      	adds	r7, #8
1000abdc:	46bd      	mov	sp, r7
1000abde:	bd80      	pop	{r7, pc}
1000abe0:	10020014 	.word	0x10020014
1000abe4:	10023e68 	.word	0x10023e68

1000abe8 <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
1000abe8:	b580      	push	{r7, lr}
1000abea:	b086      	sub	sp, #24
1000abec:	af00      	add	r7, sp, #0
1000abee:	60f8      	str	r0, [r7, #12]
1000abf0:	60b9      	str	r1, [r7, #8]
1000abf2:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
1000abf4:	4b12      	ldr	r3, [pc, #72]	; (1000ac40 <metal_generic_dev_open+0x58>)
1000abf6:	699b      	ldr	r3, [r3, #24]
1000abf8:	617b      	str	r3, [r7, #20]
1000abfa:	e016      	b.n	1000ac2a <metal_generic_dev_open+0x42>
		dev = metal_container_of(node, struct metal_device, node);
1000abfc:	697b      	ldr	r3, [r7, #20]
1000abfe:	3b7c      	subs	r3, #124	; 0x7c
1000ac00:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) == 0) {
1000ac02:	693b      	ldr	r3, [r7, #16]
1000ac04:	681b      	ldr	r3, [r3, #0]
1000ac06:	68b9      	ldr	r1, [r7, #8]
1000ac08:	4618      	mov	r0, r3
1000ac0a:	f7f5 fa19 	bl	10000040 <strcmp>
1000ac0e:	4603      	mov	r3, r0
1000ac10:	2b00      	cmp	r3, #0
1000ac12:	d107      	bne.n	1000ac24 <metal_generic_dev_open+0x3c>
			*device = dev;
1000ac14:	687b      	ldr	r3, [r7, #4]
1000ac16:	693a      	ldr	r2, [r7, #16]
1000ac18:	601a      	str	r2, [r3, #0]
			return metal_generic_dev_sys_open(dev);
1000ac1a:	6938      	ldr	r0, [r7, #16]
1000ac1c:	f000 f890 	bl	1000ad40 <metal_generic_dev_sys_open>
1000ac20:	4603      	mov	r3, r0
1000ac22:	e008      	b.n	1000ac36 <metal_generic_dev_open+0x4e>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
1000ac24:	697b      	ldr	r3, [r7, #20]
1000ac26:	681b      	ldr	r3, [r3, #0]
1000ac28:	617b      	str	r3, [r7, #20]
1000ac2a:	697b      	ldr	r3, [r7, #20]
1000ac2c:	4a05      	ldr	r2, [pc, #20]	; (1000ac44 <metal_generic_dev_open+0x5c>)
1000ac2e:	4293      	cmp	r3, r2
1000ac30:	d1e4      	bne.n	1000abfc <metal_generic_dev_open+0x14>
		}
	}

	return -ENODEV;
1000ac32:	f06f 0312 	mvn.w	r3, #18
}
1000ac36:	4618      	mov	r0, r3
1000ac38:	3718      	adds	r7, #24
1000ac3a:	46bd      	mov	sp, r7
1000ac3c:	bd80      	pop	{r7, pc}
1000ac3e:	bf00      	nop
1000ac40:	10023e50 	.word	0x10023e50
1000ac44:	10023e68 	.word	0x10023e68

1000ac48 <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
1000ac48:	b580      	push	{r7, lr}
1000ac4a:	b086      	sub	sp, #24
1000ac4c:	af00      	add	r7, sp, #0
1000ac4e:	60f8      	str	r0, [r7, #12]
1000ac50:	60b9      	str	r1, [r7, #8]
1000ac52:	607a      	str	r2, [r7, #4]
1000ac54:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;

	if (sg_out != sg_in)
1000ac56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1000ac58:	683b      	ldr	r3, [r7, #0]
1000ac5a:	429a      	cmp	r2, r3
1000ac5c:	d009      	beq.n	1000ac72 <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
1000ac5e:	6a3a      	ldr	r2, [r7, #32]
1000ac60:	4613      	mov	r3, r2
1000ac62:	005b      	lsls	r3, r3, #1
1000ac64:	4413      	add	r3, r2
1000ac66:	009b      	lsls	r3, r3, #2
1000ac68:	461a      	mov	r2, r3
1000ac6a:	6839      	ldr	r1, [r7, #0]
1000ac6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
1000ac6e:	f004 ff6e 	bl	1000fb4e <memcpy>
	for (i = 0; i < nents_in; i++) {
1000ac72:	2300      	movs	r3, #0
1000ac74:	617b      	str	r3, [r7, #20]
1000ac76:	e02f      	b.n	1000acd8 <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
1000ac78:	687b      	ldr	r3, [r7, #4]
1000ac7a:	2b02      	cmp	r3, #2
1000ac7c:	d114      	bne.n	1000aca8 <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
1000ac7e:	697a      	ldr	r2, [r7, #20]
1000ac80:	4613      	mov	r3, r2
1000ac82:	005b      	lsls	r3, r3, #1
1000ac84:	4413      	add	r3, r2
1000ac86:	009b      	lsls	r3, r3, #2
1000ac88:	461a      	mov	r2, r3
1000ac8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000ac8c:	4413      	add	r3, r2
1000ac8e:	6818      	ldr	r0, [r3, #0]
1000ac90:	697a      	ldr	r2, [r7, #20]
1000ac92:	4613      	mov	r3, r2
1000ac94:	005b      	lsls	r3, r3, #1
1000ac96:	4413      	add	r3, r2
1000ac98:	009b      	lsls	r3, r3, #2
1000ac9a:	461a      	mov	r2, r3
1000ac9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000ac9e:	4413      	add	r3, r2
1000aca0:	689b      	ldr	r3, [r3, #8]
1000aca2:	4619      	mov	r1, r3
1000aca4:	f7ff feaf 	bl	1000aa06 <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
1000aca8:	697a      	ldr	r2, [r7, #20]
1000acaa:	4613      	mov	r3, r2
1000acac:	005b      	lsls	r3, r3, #1
1000acae:	4413      	add	r3, r2
1000acb0:	009b      	lsls	r3, r3, #2
1000acb2:	461a      	mov	r2, r3
1000acb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000acb6:	4413      	add	r3, r2
1000acb8:	6818      	ldr	r0, [r3, #0]
1000acba:	697a      	ldr	r2, [r7, #20]
1000acbc:	4613      	mov	r3, r2
1000acbe:	005b      	lsls	r3, r3, #1
1000acc0:	4413      	add	r3, r2
1000acc2:	009b      	lsls	r3, r3, #2
1000acc4:	461a      	mov	r2, r3
1000acc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000acc8:	4413      	add	r3, r2
1000acca:	689b      	ldr	r3, [r3, #8]
1000accc:	4619      	mov	r1, r3
1000acce:	f7ff fea7 	bl	1000aa20 <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
1000acd2:	697b      	ldr	r3, [r7, #20]
1000acd4:	3301      	adds	r3, #1
1000acd6:	617b      	str	r3, [r7, #20]
1000acd8:	697a      	ldr	r2, [r7, #20]
1000acda:	6a3b      	ldr	r3, [r7, #32]
1000acdc:	429a      	cmp	r2, r3
1000acde:	dbcb      	blt.n	1000ac78 <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
1000ace0:	6a3b      	ldr	r3, [r7, #32]
}
1000ace2:	4618      	mov	r0, r3
1000ace4:	3718      	adds	r7, #24
1000ace6:	46bd      	mov	sp, r7
1000ace8:	bd80      	pop	{r7, pc}

1000acea <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
1000acea:	b580      	push	{r7, lr}
1000acec:	b086      	sub	sp, #24
1000acee:	af00      	add	r7, sp, #0
1000acf0:	60f8      	str	r0, [r7, #12]
1000acf2:	60b9      	str	r1, [r7, #8]
1000acf4:	607a      	str	r2, [r7, #4]
1000acf6:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;
	(void)dir;

	for (i = 0; i < nents; i++) {
1000acf8:	2300      	movs	r3, #0
1000acfa:	617b      	str	r3, [r7, #20]
1000acfc:	e017      	b.n	1000ad2e <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
1000acfe:	697a      	ldr	r2, [r7, #20]
1000ad00:	4613      	mov	r3, r2
1000ad02:	005b      	lsls	r3, r3, #1
1000ad04:	4413      	add	r3, r2
1000ad06:	009b      	lsls	r3, r3, #2
1000ad08:	461a      	mov	r2, r3
1000ad0a:	683b      	ldr	r3, [r7, #0]
1000ad0c:	4413      	add	r3, r2
1000ad0e:	6818      	ldr	r0, [r3, #0]
1000ad10:	697a      	ldr	r2, [r7, #20]
1000ad12:	4613      	mov	r3, r2
1000ad14:	005b      	lsls	r3, r3, #1
1000ad16:	4413      	add	r3, r2
1000ad18:	009b      	lsls	r3, r3, #2
1000ad1a:	461a      	mov	r2, r3
1000ad1c:	683b      	ldr	r3, [r7, #0]
1000ad1e:	4413      	add	r3, r2
1000ad20:	689b      	ldr	r3, [r3, #8]
1000ad22:	4619      	mov	r1, r3
1000ad24:	f7ff fe7c 	bl	1000aa20 <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
1000ad28:	697b      	ldr	r3, [r7, #20]
1000ad2a:	3301      	adds	r3, #1
1000ad2c:	617b      	str	r3, [r7, #20]
1000ad2e:	697a      	ldr	r2, [r7, #20]
1000ad30:	6a3b      	ldr	r3, [r7, #32]
1000ad32:	429a      	cmp	r2, r3
1000ad34:	dbe3      	blt.n	1000acfe <metal_generic_dev_dma_unmap+0x14>
	}
}
1000ad36:	bf00      	nop
1000ad38:	bf00      	nop
1000ad3a:	3718      	adds	r7, #24
1000ad3c:	46bd      	mov	sp, r7
1000ad3e:	bd80      	pop	{r7, pc}

1000ad40 <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
1000ad40:	b580      	push	{r7, lr}
1000ad42:	b084      	sub	sp, #16
1000ad44:	af00      	add	r7, sp, #0
1000ad46:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned int i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
1000ad48:	2300      	movs	r3, #0
1000ad4a:	60fb      	str	r3, [r7, #12]
1000ad4c:	e013      	b.n	1000ad76 <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
1000ad4e:	68fa      	ldr	r2, [r7, #12]
1000ad50:	4613      	mov	r3, r2
1000ad52:	00db      	lsls	r3, r3, #3
1000ad54:	1a9b      	subs	r3, r3, r2
1000ad56:	00db      	lsls	r3, r3, #3
1000ad58:	3308      	adds	r3, #8
1000ad5a:	687a      	ldr	r2, [r7, #4]
1000ad5c:	4413      	add	r3, r2
1000ad5e:	3304      	adds	r3, #4
1000ad60:	60bb      	str	r3, [r7, #8]
		if (!io->size)
1000ad62:	68bb      	ldr	r3, [r7, #8]
1000ad64:	689b      	ldr	r3, [r3, #8]
1000ad66:	2b00      	cmp	r3, #0
1000ad68:	d00b      	beq.n	1000ad82 <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
1000ad6a:	68b8      	ldr	r0, [r7, #8]
1000ad6c:	f000 f81e 	bl	1000adac <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
1000ad70:	68fb      	ldr	r3, [r7, #12]
1000ad72:	3301      	adds	r3, #1
1000ad74:	60fb      	str	r3, [r7, #12]
1000ad76:	687b      	ldr	r3, [r7, #4]
1000ad78:	689b      	ldr	r3, [r3, #8]
1000ad7a:	68fa      	ldr	r2, [r7, #12]
1000ad7c:	429a      	cmp	r2, r3
1000ad7e:	d3e6      	bcc.n	1000ad4e <metal_generic_dev_sys_open+0xe>
1000ad80:	e000      	b.n	1000ad84 <metal_generic_dev_sys_open+0x44>
			break;
1000ad82:	bf00      	nop
	}

	return 0;
1000ad84:	2300      	movs	r3, #0
}
1000ad86:	4618      	mov	r0, r3
1000ad88:	3710      	adds	r7, #16
1000ad8a:	46bd      	mov	sp, r7
1000ad8c:	bd80      	pop	{r7, pc}
	...

1000ad90 <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
1000ad90:	b580      	push	{r7, lr}
1000ad92:	b082      	sub	sp, #8
1000ad94:	af00      	add	r7, sp, #0
1000ad96:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
1000ad98:	4803      	ldr	r0, [pc, #12]	; (1000ada8 <metal_sys_init+0x18>)
1000ad9a:	f7ff fe4f 	bl	1000aa3c <metal_bus_register>
	return 0;
1000ad9e:	2300      	movs	r3, #0
}
1000ada0:	4618      	mov	r0, r3
1000ada2:	3708      	adds	r7, #8
1000ada4:	46bd      	mov	sp, r7
1000ada6:	bd80      	pop	{r7, pc}
1000ada8:	10020014 	.word	0x10020014

1000adac <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
1000adac:	b580      	push	{r7, lr}
1000adae:	b086      	sub	sp, #24
1000adb0:	af00      	add	r7, sp, #0
1000adb2:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = io->virt;
1000adb4:	687b      	ldr	r3, [r7, #4]
1000adb6:	681b      	ldr	r3, [r3, #0]
1000adb8:	60fb      	str	r3, [r7, #12]
	psize = (size_t)io->size;
1000adba:	687b      	ldr	r3, [r7, #4]
1000adbc:	689b      	ldr	r3, [r3, #8]
1000adbe:	613b      	str	r3, [r7, #16]
	if (psize) {
1000adc0:	693b      	ldr	r3, [r7, #16]
1000adc2:	2b00      	cmp	r3, #0
1000adc4:	d02c      	beq.n	1000ae20 <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
1000adc6:	687b      	ldr	r3, [r7, #4]
1000adc8:	68db      	ldr	r3, [r3, #12]
1000adca:	693a      	ldr	r2, [r7, #16]
1000adcc:	fa22 f303 	lsr.w	r3, r2, r3
1000add0:	2b00      	cmp	r3, #0
1000add2:	d005      	beq.n	1000ade0 <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
1000add4:	687b      	ldr	r3, [r7, #4]
1000add6:	68db      	ldr	r3, [r3, #12]
1000add8:	2201      	movs	r2, #1
1000adda:	fa02 f303 	lsl.w	r3, r2, r3
1000adde:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
1000ade0:	2300      	movs	r3, #0
1000ade2:	617b      	str	r3, [r7, #20]
1000ade4:	e013      	b.n	1000ae0e <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
1000ade6:	687b      	ldr	r3, [r7, #4]
1000ade8:	685a      	ldr	r2, [r3, #4]
1000adea:	697b      	ldr	r3, [r7, #20]
1000adec:	009b      	lsls	r3, r3, #2
1000adee:	4413      	add	r3, r2
1000adf0:	6819      	ldr	r1, [r3, #0]
1000adf2:	687b      	ldr	r3, [r7, #4]
1000adf4:	695b      	ldr	r3, [r3, #20]
1000adf6:	693a      	ldr	r2, [r7, #16]
1000adf8:	68f8      	ldr	r0, [r7, #12]
1000adfa:	f001 fa2f 	bl	1000c25c <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
1000adfe:	693b      	ldr	r3, [r7, #16]
1000ae00:	009b      	lsls	r3, r3, #2
1000ae02:	68fa      	ldr	r2, [r7, #12]
1000ae04:	4413      	add	r3, r2
1000ae06:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
1000ae08:	697b      	ldr	r3, [r7, #20]
1000ae0a:	3301      	adds	r3, #1
1000ae0c:	617b      	str	r3, [r7, #20]
1000ae0e:	687b      	ldr	r3, [r7, #4]
1000ae10:	689a      	ldr	r2, [r3, #8]
1000ae12:	687b      	ldr	r3, [r7, #4]
1000ae14:	68db      	ldr	r3, [r3, #12]
1000ae16:	fa22 f303 	lsr.w	r3, r2, r3
1000ae1a:	697a      	ldr	r2, [r7, #20]
1000ae1c:	429a      	cmp	r2, r3
1000ae1e:	d9e2      	bls.n	1000ade6 <metal_sys_io_mem_map+0x3a>
		}
	}
}
1000ae20:	bf00      	nop
1000ae22:	3718      	adds	r7, #24
1000ae24:	46bd      	mov	sp, r7
1000ae26:	bd80      	pop	{r7, pc}

1000ae28 <metal_list_init>:
{
1000ae28:	b480      	push	{r7}
1000ae2a:	b083      	sub	sp, #12
1000ae2c:	af00      	add	r7, sp, #0
1000ae2e:	6078      	str	r0, [r7, #4]
	list->prev = list;
1000ae30:	687b      	ldr	r3, [r7, #4]
1000ae32:	687a      	ldr	r2, [r7, #4]
1000ae34:	605a      	str	r2, [r3, #4]
	list->next = list;
1000ae36:	687b      	ldr	r3, [r7, #4]
1000ae38:	687a      	ldr	r2, [r7, #4]
1000ae3a:	601a      	str	r2, [r3, #0]
}
1000ae3c:	bf00      	nop
1000ae3e:	370c      	adds	r7, #12
1000ae40:	46bd      	mov	sp, r7
1000ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
1000ae46:	4770      	bx	lr

1000ae48 <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
1000ae48:	b580      	push	{r7, lr}
1000ae4a:	b084      	sub	sp, #16
1000ae4c:	af00      	add	r7, sp, #0
1000ae4e:	6078      	str	r0, [r7, #4]
	int error = 0;
1000ae50:	2300      	movs	r3, #0
1000ae52:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
1000ae54:	2220      	movs	r2, #32
1000ae56:	2100      	movs	r1, #0
1000ae58:	4810      	ldr	r0, [pc, #64]	; (1000ae9c <metal_init+0x54>)
1000ae5a:	f004 fdc4 	bl	1000f9e6 <memset>

	_metal.common.log_handler   = params->log_handler;
1000ae5e:	687b      	ldr	r3, [r7, #4]
1000ae60:	681b      	ldr	r3, [r3, #0]
1000ae62:	4a0e      	ldr	r2, [pc, #56]	; (1000ae9c <metal_init+0x54>)
1000ae64:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
1000ae66:	687b      	ldr	r3, [r7, #4]
1000ae68:	791a      	ldrb	r2, [r3, #4]
1000ae6a:	4b0c      	ldr	r3, [pc, #48]	; (1000ae9c <metal_init+0x54>)
1000ae6c:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
1000ae6e:	480c      	ldr	r0, [pc, #48]	; (1000aea0 <metal_init+0x58>)
1000ae70:	f7ff ffda 	bl	1000ae28 <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
1000ae74:	480b      	ldr	r0, [pc, #44]	; (1000aea4 <metal_init+0x5c>)
1000ae76:	f7ff ffd7 	bl	1000ae28 <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
1000ae7a:	480b      	ldr	r0, [pc, #44]	; (1000aea8 <metal_init+0x60>)
1000ae7c:	f7ff ffd4 	bl	1000ae28 <metal_list_init>

	error = metal_sys_init(params);
1000ae80:	6878      	ldr	r0, [r7, #4]
1000ae82:	f7ff ff85 	bl	1000ad90 <metal_sys_init>
1000ae86:	60f8      	str	r0, [r7, #12]
	if (error)
1000ae88:	68fb      	ldr	r3, [r7, #12]
1000ae8a:	2b00      	cmp	r3, #0
1000ae8c:	d001      	beq.n	1000ae92 <metal_init+0x4a>
		return error;
1000ae8e:	68fb      	ldr	r3, [r7, #12]
1000ae90:	e000      	b.n	1000ae94 <metal_init+0x4c>

	return error;
1000ae92:	68fb      	ldr	r3, [r7, #12]
}
1000ae94:	4618      	mov	r0, r3
1000ae96:	3710      	adds	r7, #16
1000ae98:	46bd      	mov	sp, r7
1000ae9a:	bd80      	pop	{r7, pc}
1000ae9c:	10023e50 	.word	0x10023e50
1000aea0:	10023e58 	.word	0x10023e58
1000aea4:	10023e60 	.word	0x10023e60
1000aea8:	10023e68 	.word	0x10023e68

1000aeac <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
1000aeac:	b480      	push	{r7}
1000aeae:	b083      	sub	sp, #12
1000aeb0:	af00      	add	r7, sp, #0
1000aeb2:	6078      	str	r0, [r7, #4]
1000aeb4:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
1000aeb6:	687b      	ldr	r3, [r7, #4]
1000aeb8:	681b      	ldr	r3, [r3, #0]
		? (void *)((uintptr_t)io->virt + offset)
		: NULL);
1000aeba:	f1b3 3fff 	cmp.w	r3, #4294967295
1000aebe:	d00a      	beq.n	1000aed6 <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
1000aec0:	687b      	ldr	r3, [r7, #4]
1000aec2:	689b      	ldr	r3, [r3, #8]
1000aec4:	683a      	ldr	r2, [r7, #0]
1000aec6:	429a      	cmp	r2, r3
1000aec8:	d205      	bcs.n	1000aed6 <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
1000aeca:	687b      	ldr	r3, [r7, #4]
1000aecc:	681b      	ldr	r3, [r3, #0]
1000aece:	461a      	mov	r2, r3
1000aed0:	683b      	ldr	r3, [r7, #0]
1000aed2:	4413      	add	r3, r2
		: NULL);
1000aed4:	e000      	b.n	1000aed8 <metal_io_virt+0x2c>
1000aed6:	2300      	movs	r3, #0
}
1000aed8:	4618      	mov	r0, r3
1000aeda:	370c      	adds	r7, #12
1000aedc:	46bd      	mov	sp, r7
1000aede:	f85d 7b04 	ldr.w	r7, [sp], #4
1000aee2:	4770      	bx	lr

1000aee4 <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned int page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
1000aee4:	b5b0      	push	{r4, r5, r7, lr}
1000aee6:	b08c      	sub	sp, #48	; 0x30
1000aee8:	af00      	add	r7, sp, #0
1000aeea:	60f8      	str	r0, [r7, #12]
1000aeec:	60b9      	str	r1, [r7, #8]
1000aeee:	607a      	str	r2, [r7, #4]
1000aef0:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {
1000aef2:	f107 0310 	add.w	r3, r7, #16
1000aef6:	2220      	movs	r2, #32
1000aef8:	2100      	movs	r1, #0
1000aefa:	4618      	mov	r0, r3
1000aefc:	f004 fd73 	bl	1000f9e6 <memset>
		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL
	};

	io->virt = virt;
1000af00:	68fb      	ldr	r3, [r7, #12]
1000af02:	68ba      	ldr	r2, [r7, #8]
1000af04:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
1000af06:	68fb      	ldr	r3, [r7, #12]
1000af08:	687a      	ldr	r2, [r7, #4]
1000af0a:	605a      	str	r2, [r3, #4]
	io->size = size;
1000af0c:	68fb      	ldr	r3, [r7, #12]
1000af0e:	683a      	ldr	r2, [r7, #0]
1000af10:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
1000af12:	68fb      	ldr	r3, [r7, #12]
1000af14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
1000af16:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
1000af18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
1000af1a:	2b1f      	cmp	r3, #31
1000af1c:	d904      	bls.n	1000af28 <metal_io_init+0x44>
		/* avoid overflow */
		io->page_mask = -1UL;
1000af1e:	68fb      	ldr	r3, [r7, #12]
1000af20:	f04f 32ff 	mov.w	r2, #4294967295
1000af24:	611a      	str	r2, [r3, #16]
1000af26:	e006      	b.n	1000af36 <metal_io_init+0x52>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
1000af28:	2201      	movs	r2, #1
1000af2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
1000af2c:	fa02 f303 	lsl.w	r3, r2, r3
1000af30:	1e5a      	subs	r2, r3, #1
1000af32:	68fb      	ldr	r3, [r7, #12]
1000af34:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
1000af36:	68fb      	ldr	r3, [r7, #12]
1000af38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
1000af3a:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
1000af3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
1000af3e:	2b00      	cmp	r3, #0
1000af40:	d00b      	beq.n	1000af5a <metal_io_init+0x76>
1000af42:	68fb      	ldr	r3, [r7, #12]
1000af44:	6cba      	ldr	r2, [r7, #72]	; 0x48
1000af46:	f103 0418 	add.w	r4, r3, #24
1000af4a:	4615      	mov	r5, r2
1000af4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1000af4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1000af50:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1000af54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1000af58:	e00a      	b.n	1000af70 <metal_io_init+0x8c>
1000af5a:	68fb      	ldr	r3, [r7, #12]
1000af5c:	f103 0418 	add.w	r4, r3, #24
1000af60:	f107 0510 	add.w	r5, r7, #16
1000af64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1000af66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1000af68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1000af6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	metal_sys_io_mem_map(io);
1000af70:	68f8      	ldr	r0, [r7, #12]
1000af72:	f7ff ff1b 	bl	1000adac <metal_sys_io_mem_map>
}
1000af76:	bf00      	nop
1000af78:	3730      	adds	r7, #48	; 0x30
1000af7a:	46bd      	mov	sp, r7
1000af7c:	bdb0      	pop	{r4, r5, r7, pc}

1000af7e <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
1000af7e:	b590      	push	{r4, r7, lr}
1000af80:	b08b      	sub	sp, #44	; 0x2c
1000af82:	af02      	add	r7, sp, #8
1000af84:	60f8      	str	r0, [r7, #12]
1000af86:	60b9      	str	r1, [r7, #8]
1000af88:	607a      	str	r2, [r7, #4]
1000af8a:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
1000af8c:	68b9      	ldr	r1, [r7, #8]
1000af8e:	68f8      	ldr	r0, [r7, #12]
1000af90:	f7ff ff8c 	bl	1000aeac <metal_io_virt>
1000af94:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
1000af96:	687b      	ldr	r3, [r7, #4]
1000af98:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
1000af9a:	69fb      	ldr	r3, [r7, #28]
1000af9c:	2b00      	cmp	r3, #0
1000af9e:	d102      	bne.n	1000afa6 <metal_io_block_read+0x28>
		return -ERANGE;
1000afa0:	f06f 0321 	mvn.w	r3, #33	; 0x21
1000afa4:	e05c      	b.n	1000b060 <metal_io_block_read+0xe2>
	if ((offset + len) > io->size)
1000afa6:	683a      	ldr	r2, [r7, #0]
1000afa8:	68bb      	ldr	r3, [r7, #8]
1000afaa:	441a      	add	r2, r3
1000afac:	68fb      	ldr	r3, [r7, #12]
1000afae:	689b      	ldr	r3, [r3, #8]
1000afb0:	429a      	cmp	r2, r3
1000afb2:	d904      	bls.n	1000afbe <metal_io_block_read+0x40>
		len = io->size - offset;
1000afb4:	68fb      	ldr	r3, [r7, #12]
1000afb6:	689a      	ldr	r2, [r3, #8]
1000afb8:	68bb      	ldr	r3, [r7, #8]
1000afba:	1ad3      	subs	r3, r2, r3
1000afbc:	603b      	str	r3, [r7, #0]
	retlen = len;
1000afbe:	683b      	ldr	r3, [r7, #0]
1000afc0:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
1000afc2:	68fb      	ldr	r3, [r7, #12]
1000afc4:	6a1b      	ldr	r3, [r3, #32]
1000afc6:	2b00      	cmp	r3, #0
1000afc8:	d00a      	beq.n	1000afe0 <metal_io_block_read+0x62>
		retlen = (*io->ops.block_read)(
1000afca:	68fb      	ldr	r3, [r7, #12]
1000afcc:	6a1c      	ldr	r4, [r3, #32]
1000afce:	683b      	ldr	r3, [r7, #0]
1000afd0:	9300      	str	r3, [sp, #0]
1000afd2:	2305      	movs	r3, #5
1000afd4:	687a      	ldr	r2, [r7, #4]
1000afd6:	68b9      	ldr	r1, [r7, #8]
1000afd8:	68f8      	ldr	r0, [r7, #12]
1000afda:	47a0      	blx	r4
1000afdc:	6178      	str	r0, [r7, #20]
1000afde:	e03e      	b.n	1000b05e <metal_io_block_read+0xe0>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
1000afe0:	f3bf 8f5b 	dmb	ish
		while ( len && (
1000afe4:	e00c      	b.n	1000b000 <metal_io_block_read+0x82>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
1000afe6:	69fb      	ldr	r3, [r7, #28]
1000afe8:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
1000afea:	69bb      	ldr	r3, [r7, #24]
1000afec:	701a      	strb	r2, [r3, #0]
			dest++;
1000afee:	69bb      	ldr	r3, [r7, #24]
1000aff0:	3301      	adds	r3, #1
1000aff2:	61bb      	str	r3, [r7, #24]
			ptr++;
1000aff4:	69fb      	ldr	r3, [r7, #28]
1000aff6:	3301      	adds	r3, #1
1000aff8:	61fb      	str	r3, [r7, #28]
			len--;
1000affa:	683b      	ldr	r3, [r7, #0]
1000affc:	3b01      	subs	r3, #1
1000affe:	603b      	str	r3, [r7, #0]
		while ( len && (
1000b000:	683b      	ldr	r3, [r7, #0]
1000b002:	2b00      	cmp	r3, #0
1000b004:	d017      	beq.n	1000b036 <metal_io_block_read+0xb8>
			((uintptr_t)dest % sizeof(int)) ||
1000b006:	69bb      	ldr	r3, [r7, #24]
1000b008:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
1000b00c:	2b00      	cmp	r3, #0
1000b00e:	d1ea      	bne.n	1000afe6 <metal_io_block_read+0x68>
			((uintptr_t)ptr % sizeof(int)))) {
1000b010:	69fb      	ldr	r3, [r7, #28]
1000b012:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
1000b016:	2b00      	cmp	r3, #0
1000b018:	d1e5      	bne.n	1000afe6 <metal_io_block_read+0x68>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
1000b01a:	e00c      	b.n	1000b036 <metal_io_block_read+0xb8>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
1000b01c:	69fb      	ldr	r3, [r7, #28]
1000b01e:	681a      	ldr	r2, [r3, #0]
1000b020:	69bb      	ldr	r3, [r7, #24]
1000b022:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
1000b024:	69bb      	ldr	r3, [r7, #24]
1000b026:	3304      	adds	r3, #4
1000b028:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
1000b02a:	69fb      	ldr	r3, [r7, #28]
1000b02c:	3304      	adds	r3, #4
1000b02e:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
1000b030:	683b      	ldr	r3, [r7, #0]
1000b032:	3b04      	subs	r3, #4
1000b034:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
1000b036:	683b      	ldr	r3, [r7, #0]
1000b038:	2b03      	cmp	r3, #3
1000b03a:	dcef      	bgt.n	1000b01c <metal_io_block_read+0x9e>
		for (; len != 0; dest++, ptr++, len--)
1000b03c:	e00c      	b.n	1000b058 <metal_io_block_read+0xda>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
1000b03e:	69fb      	ldr	r3, [r7, #28]
1000b040:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
1000b042:	69bb      	ldr	r3, [r7, #24]
1000b044:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
1000b046:	69bb      	ldr	r3, [r7, #24]
1000b048:	3301      	adds	r3, #1
1000b04a:	61bb      	str	r3, [r7, #24]
1000b04c:	69fb      	ldr	r3, [r7, #28]
1000b04e:	3301      	adds	r3, #1
1000b050:	61fb      	str	r3, [r7, #28]
1000b052:	683b      	ldr	r3, [r7, #0]
1000b054:	3b01      	subs	r3, #1
1000b056:	603b      	str	r3, [r7, #0]
1000b058:	683b      	ldr	r3, [r7, #0]
1000b05a:	2b00      	cmp	r3, #0
1000b05c:	d1ef      	bne.n	1000b03e <metal_io_block_read+0xc0>
	}
	return retlen;
1000b05e:	697b      	ldr	r3, [r7, #20]
}
1000b060:	4618      	mov	r0, r3
1000b062:	3724      	adds	r7, #36	; 0x24
1000b064:	46bd      	mov	sp, r7
1000b066:	bd90      	pop	{r4, r7, pc}

1000b068 <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
1000b068:	b590      	push	{r4, r7, lr}
1000b06a:	b08b      	sub	sp, #44	; 0x2c
1000b06c:	af02      	add	r7, sp, #8
1000b06e:	60f8      	str	r0, [r7, #12]
1000b070:	60b9      	str	r1, [r7, #8]
1000b072:	607a      	str	r2, [r7, #4]
1000b074:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
1000b076:	68b9      	ldr	r1, [r7, #8]
1000b078:	68f8      	ldr	r0, [r7, #12]
1000b07a:	f7ff ff17 	bl	1000aeac <metal_io_virt>
1000b07e:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
1000b080:	687b      	ldr	r3, [r7, #4]
1000b082:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
1000b084:	69fb      	ldr	r3, [r7, #28]
1000b086:	2b00      	cmp	r3, #0
1000b088:	d102      	bne.n	1000b090 <metal_io_block_write+0x28>
		return -ERANGE;
1000b08a:	f06f 0321 	mvn.w	r3, #33	; 0x21
1000b08e:	e05b      	b.n	1000b148 <metal_io_block_write+0xe0>
	if ((offset + len) > io->size)
1000b090:	683a      	ldr	r2, [r7, #0]
1000b092:	68bb      	ldr	r3, [r7, #8]
1000b094:	441a      	add	r2, r3
1000b096:	68fb      	ldr	r3, [r7, #12]
1000b098:	689b      	ldr	r3, [r3, #8]
1000b09a:	429a      	cmp	r2, r3
1000b09c:	d904      	bls.n	1000b0a8 <metal_io_block_write+0x40>
		len = io->size - offset;
1000b09e:	68fb      	ldr	r3, [r7, #12]
1000b0a0:	689a      	ldr	r2, [r3, #8]
1000b0a2:	68bb      	ldr	r3, [r7, #8]
1000b0a4:	1ad3      	subs	r3, r2, r3
1000b0a6:	603b      	str	r3, [r7, #0]
	retlen = len;
1000b0a8:	683b      	ldr	r3, [r7, #0]
1000b0aa:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
1000b0ac:	68fb      	ldr	r3, [r7, #12]
1000b0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000b0b0:	2b00      	cmp	r3, #0
1000b0b2:	d017      	beq.n	1000b0e4 <metal_io_block_write+0x7c>
		retlen = (*io->ops.block_write)(
1000b0b4:	68fb      	ldr	r3, [r7, #12]
1000b0b6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
1000b0b8:	683b      	ldr	r3, [r7, #0]
1000b0ba:	9300      	str	r3, [sp, #0]
1000b0bc:	2305      	movs	r3, #5
1000b0be:	687a      	ldr	r2, [r7, #4]
1000b0c0:	68b9      	ldr	r1, [r7, #8]
1000b0c2:	68f8      	ldr	r0, [r7, #12]
1000b0c4:	47a0      	blx	r4
1000b0c6:	6178      	str	r0, [r7, #20]
1000b0c8:	e03d      	b.n	1000b146 <metal_io_block_write+0xde>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
1000b0ca:	69bb      	ldr	r3, [r7, #24]
1000b0cc:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
1000b0ce:	69fb      	ldr	r3, [r7, #28]
1000b0d0:	701a      	strb	r2, [r3, #0]
			ptr++;
1000b0d2:	69fb      	ldr	r3, [r7, #28]
1000b0d4:	3301      	adds	r3, #1
1000b0d6:	61fb      	str	r3, [r7, #28]
			source++;
1000b0d8:	69bb      	ldr	r3, [r7, #24]
1000b0da:	3301      	adds	r3, #1
1000b0dc:	61bb      	str	r3, [r7, #24]
			len--;
1000b0de:	683b      	ldr	r3, [r7, #0]
1000b0e0:	3b01      	subs	r3, #1
1000b0e2:	603b      	str	r3, [r7, #0]
		while ( len && (
1000b0e4:	683b      	ldr	r3, [r7, #0]
1000b0e6:	2b00      	cmp	r3, #0
1000b0e8:	d017      	beq.n	1000b11a <metal_io_block_write+0xb2>
			((uintptr_t)ptr % sizeof(int)) ||
1000b0ea:	69fb      	ldr	r3, [r7, #28]
1000b0ec:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
1000b0f0:	2b00      	cmp	r3, #0
1000b0f2:	d1ea      	bne.n	1000b0ca <metal_io_block_write+0x62>
			((uintptr_t)source % sizeof(int)))) {
1000b0f4:	69bb      	ldr	r3, [r7, #24]
1000b0f6:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
1000b0fa:	2b00      	cmp	r3, #0
1000b0fc:	d1e5      	bne.n	1000b0ca <metal_io_block_write+0x62>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
1000b0fe:	e00c      	b.n	1000b11a <metal_io_block_write+0xb2>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
1000b100:	69bb      	ldr	r3, [r7, #24]
1000b102:	681a      	ldr	r2, [r3, #0]
1000b104:	69fb      	ldr	r3, [r7, #28]
1000b106:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
1000b108:	69fb      	ldr	r3, [r7, #28]
1000b10a:	3304      	adds	r3, #4
1000b10c:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
1000b10e:	69bb      	ldr	r3, [r7, #24]
1000b110:	3304      	adds	r3, #4
1000b112:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
1000b114:	683b      	ldr	r3, [r7, #0]
1000b116:	3b04      	subs	r3, #4
1000b118:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
1000b11a:	683b      	ldr	r3, [r7, #0]
1000b11c:	2b03      	cmp	r3, #3
1000b11e:	dcef      	bgt.n	1000b100 <metal_io_block_write+0x98>
		for (; len != 0; ptr++, source++, len--)
1000b120:	e00c      	b.n	1000b13c <metal_io_block_write+0xd4>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
1000b122:	69bb      	ldr	r3, [r7, #24]
1000b124:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
1000b126:	69fb      	ldr	r3, [r7, #28]
1000b128:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
1000b12a:	69fb      	ldr	r3, [r7, #28]
1000b12c:	3301      	adds	r3, #1
1000b12e:	61fb      	str	r3, [r7, #28]
1000b130:	69bb      	ldr	r3, [r7, #24]
1000b132:	3301      	adds	r3, #1
1000b134:	61bb      	str	r3, [r7, #24]
1000b136:	683b      	ldr	r3, [r7, #0]
1000b138:	3b01      	subs	r3, #1
1000b13a:	603b      	str	r3, [r7, #0]
1000b13c:	683b      	ldr	r3, [r7, #0]
1000b13e:	2b00      	cmp	r3, #0
1000b140:	d1ef      	bne.n	1000b122 <metal_io_block_write+0xba>
		atomic_thread_fence(memory_order_seq_cst);
1000b142:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
1000b146:	697b      	ldr	r3, [r7, #20]
}
1000b148:	4618      	mov	r0, r3
1000b14a:	3724      	adds	r7, #36	; 0x24
1000b14c:	46bd      	mov	sp, r7
1000b14e:	bd90      	pop	{r4, r7, pc}

1000b150 <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
1000b150:	b40e      	push	{r1, r2, r3}
1000b152:	b480      	push	{r7}
1000b154:	b082      	sub	sp, #8
1000b156:	af00      	add	r7, sp, #0
1000b158:	4603      	mov	r3, r0
1000b15a:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
1000b15c:	bf00      	nop
1000b15e:	3708      	adds	r7, #8
1000b160:	46bd      	mov	sp, r7
1000b162:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b166:	b003      	add	sp, #12
1000b168:	4770      	bx	lr

1000b16a <metal_io_virt>:
{
1000b16a:	b480      	push	{r7}
1000b16c:	b083      	sub	sp, #12
1000b16e:	af00      	add	r7, sp, #0
1000b170:	6078      	str	r0, [r7, #4]
1000b172:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
1000b174:	687b      	ldr	r3, [r7, #4]
1000b176:	681b      	ldr	r3, [r3, #0]
		: NULL);
1000b178:	f1b3 3fff 	cmp.w	r3, #4294967295
1000b17c:	d00a      	beq.n	1000b194 <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
1000b17e:	687b      	ldr	r3, [r7, #4]
1000b180:	689b      	ldr	r3, [r3, #8]
1000b182:	683a      	ldr	r2, [r7, #0]
1000b184:	429a      	cmp	r2, r3
1000b186:	d205      	bcs.n	1000b194 <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
1000b188:	687b      	ldr	r3, [r7, #4]
1000b18a:	681b      	ldr	r3, [r3, #0]
1000b18c:	461a      	mov	r2, r3
1000b18e:	683b      	ldr	r3, [r7, #0]
1000b190:	4413      	add	r3, r2
		: NULL);
1000b192:	e000      	b.n	1000b196 <metal_io_virt+0x2c>
1000b194:	2300      	movs	r3, #0
}
1000b196:	4618      	mov	r0, r3
1000b198:	370c      	adds	r7, #12
1000b19a:	46bd      	mov	sp, r7
1000b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b1a0:	4770      	bx	lr

1000b1a2 <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
1000b1a2:	b480      	push	{r7}
1000b1a4:	b085      	sub	sp, #20
1000b1a6:	af00      	add	r7, sp, #0
1000b1a8:	6078      	str	r0, [r7, #4]
1000b1aa:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
1000b1ac:	683b      	ldr	r3, [r7, #0]
1000b1ae:	687a      	ldr	r2, [r7, #4]
1000b1b0:	6812      	ldr	r2, [r2, #0]
1000b1b2:	1a9b      	subs	r3, r3, r2
1000b1b4:	60fb      	str	r3, [r7, #12]

	return (offset < io->size ? offset : METAL_BAD_OFFSET);
1000b1b6:	687b      	ldr	r3, [r7, #4]
1000b1b8:	689b      	ldr	r3, [r3, #8]
1000b1ba:	68fa      	ldr	r2, [r7, #12]
1000b1bc:	429a      	cmp	r2, r3
1000b1be:	d201      	bcs.n	1000b1c4 <metal_io_virt_to_offset+0x22>
1000b1c0:	68fb      	ldr	r3, [r7, #12]
1000b1c2:	e001      	b.n	1000b1c8 <metal_io_virt_to_offset+0x26>
1000b1c4:	f04f 33ff 	mov.w	r3, #4294967295
}
1000b1c8:	4618      	mov	r0, r3
1000b1ca:	3714      	adds	r7, #20
1000b1cc:	46bd      	mov	sp, r7
1000b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b1d2:	4770      	bx	lr

1000b1d4 <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
1000b1d4:	b5b0      	push	{r4, r5, r7, lr}
1000b1d6:	b08c      	sub	sp, #48	; 0x30
1000b1d8:	af00      	add	r7, sp, #0
1000b1da:	60f8      	str	r0, [r7, #12]
1000b1dc:	60b9      	str	r1, [r7, #8]
1000b1de:	603b      	str	r3, [r7, #0]
1000b1e0:	4613      	mov	r3, r2
1000b1e2:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
1000b1e4:	68b9      	ldr	r1, [r7, #8]
1000b1e6:	68f8      	ldr	r0, [r7, #12]
1000b1e8:	f7ff ffbf 	bl	1000b16a <metal_io_virt>
1000b1ec:	62f8      	str	r0, [r7, #44]	; 0x2c

	if (io->ops.read)
1000b1ee:	68fb      	ldr	r3, [r7, #12]
1000b1f0:	699b      	ldr	r3, [r3, #24]
1000b1f2:	2b00      	cmp	r3, #0
1000b1f4:	d009      	beq.n	1000b20a <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
1000b1f6:	68fb      	ldr	r3, [r7, #12]
1000b1f8:	699c      	ldr	r4, [r3, #24]
1000b1fa:	79fa      	ldrb	r2, [r7, #7]
1000b1fc:	683b      	ldr	r3, [r7, #0]
1000b1fe:	68b9      	ldr	r1, [r7, #8]
1000b200:	68f8      	ldr	r0, [r7, #12]
1000b202:	47a0      	blx	r4
1000b204:	4604      	mov	r4, r0
1000b206:	460d      	mov	r5, r1
1000b208:	e059      	b.n	1000b2be <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uchar) == width)
1000b20a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b20c:	2b00      	cmp	r3, #0
1000b20e:	d012      	beq.n	1000b236 <metal_io_read+0x62>
1000b210:	683b      	ldr	r3, [r7, #0]
1000b212:	2b01      	cmp	r3, #1
1000b214:	d10f      	bne.n	1000b236 <metal_io_read+0x62>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
1000b216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b218:	62bb      	str	r3, [r7, #40]	; 0x28
1000b21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000b21c:	f3bf 8f5b 	dmb	ish
1000b220:	781b      	ldrb	r3, [r3, #0]
1000b222:	f3bf 8f5b 	dmb	ish
1000b226:	b2db      	uxtb	r3, r3
1000b228:	76fb      	strb	r3, [r7, #27]
1000b22a:	7efb      	ldrb	r3, [r7, #27]
1000b22c:	b2db      	uxtb	r3, r3
1000b22e:	2200      	movs	r2, #0
1000b230:	461c      	mov	r4, r3
1000b232:	4615      	mov	r5, r2
1000b234:	e043      	b.n	1000b2be <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ushort) == width)
1000b236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b238:	2b00      	cmp	r3, #0
1000b23a:	d012      	beq.n	1000b262 <metal_io_read+0x8e>
1000b23c:	683b      	ldr	r3, [r7, #0]
1000b23e:	2b02      	cmp	r3, #2
1000b240:	d10f      	bne.n	1000b262 <metal_io_read+0x8e>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
1000b242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b244:	627b      	str	r3, [r7, #36]	; 0x24
1000b246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b248:	f3bf 8f5b 	dmb	ish
1000b24c:	881b      	ldrh	r3, [r3, #0]
1000b24e:	f3bf 8f5b 	dmb	ish
1000b252:	b29b      	uxth	r3, r3
1000b254:	833b      	strh	r3, [r7, #24]
1000b256:	8b3b      	ldrh	r3, [r7, #24]
1000b258:	b29b      	uxth	r3, r3
1000b25a:	2200      	movs	r2, #0
1000b25c:	461c      	mov	r4, r3
1000b25e:	4615      	mov	r5, r2
1000b260:	e02d      	b.n	1000b2be <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uint) == width)
1000b262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b264:	2b00      	cmp	r3, #0
1000b266:	d010      	beq.n	1000b28a <metal_io_read+0xb6>
1000b268:	683b      	ldr	r3, [r7, #0]
1000b26a:	2b04      	cmp	r3, #4
1000b26c:	d10d      	bne.n	1000b28a <metal_io_read+0xb6>
		return atomic_load_explicit((atomic_uint *)ptr, order);
1000b26e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b270:	623b      	str	r3, [r7, #32]
1000b272:	6a3b      	ldr	r3, [r7, #32]
1000b274:	f3bf 8f5b 	dmb	ish
1000b278:	681b      	ldr	r3, [r3, #0]
1000b27a:	f3bf 8f5b 	dmb	ish
1000b27e:	617b      	str	r3, [r7, #20]
1000b280:	697b      	ldr	r3, [r7, #20]
1000b282:	2200      	movs	r2, #0
1000b284:	461c      	mov	r4, r3
1000b286:	4615      	mov	r5, r2
1000b288:	e019      	b.n	1000b2be <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ulong) == width)
1000b28a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b28c:	2b00      	cmp	r3, #0
1000b28e:	d010      	beq.n	1000b2b2 <metal_io_read+0xde>
1000b290:	683b      	ldr	r3, [r7, #0]
1000b292:	2b04      	cmp	r3, #4
1000b294:	d10d      	bne.n	1000b2b2 <metal_io_read+0xde>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
1000b296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b298:	61fb      	str	r3, [r7, #28]
1000b29a:	69fb      	ldr	r3, [r7, #28]
1000b29c:	f3bf 8f5b 	dmb	ish
1000b2a0:	681b      	ldr	r3, [r3, #0]
1000b2a2:	f3bf 8f5b 	dmb	ish
1000b2a6:	613b      	str	r3, [r7, #16]
1000b2a8:	693b      	ldr	r3, [r7, #16]
1000b2aa:	2200      	movs	r2, #0
1000b2ac:	461c      	mov	r4, r3
1000b2ae:	4615      	mov	r5, r2
1000b2b0:	e005      	b.n	1000b2be <metal_io_read+0xea>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
1000b2b2:	4b06      	ldr	r3, [pc, #24]	; (1000b2cc <metal_io_read+0xf8>)
1000b2b4:	4a06      	ldr	r2, [pc, #24]	; (1000b2d0 <metal_io_read+0xfc>)
1000b2b6:	21fe      	movs	r1, #254	; 0xfe
1000b2b8:	4806      	ldr	r0, [pc, #24]	; (1000b2d4 <metal_io_read+0x100>)
1000b2ba:	f003 fced 	bl	1000ec98 <__assert_func>
	return 0; /* quiet compiler */
}
1000b2be:	4622      	mov	r2, r4
1000b2c0:	462b      	mov	r3, r5
1000b2c2:	4610      	mov	r0, r2
1000b2c4:	4619      	mov	r1, r3
1000b2c6:	3730      	adds	r7, #48	; 0x30
1000b2c8:	46bd      	mov	sp, r7
1000b2ca:	bdb0      	pop	{r4, r5, r7, pc}
1000b2cc:	10011f40 	.word	0x10011f40
1000b2d0:	100121a4 	.word	0x100121a4
1000b2d4:	10011f44 	.word	0x10011f44

1000b2d8 <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
1000b2d8:	b580      	push	{r7, lr}
1000b2da:	b082      	sub	sp, #8
1000b2dc:	af00      	add	r7, sp, #0
1000b2de:	6078      	str	r0, [r7, #4]
	return malloc(size);
1000b2e0:	6878      	ldr	r0, [r7, #4]
1000b2e2:	f003 fcf7 	bl	1000ecd4 <malloc>
1000b2e6:	4603      	mov	r3, r0
}
1000b2e8:	4618      	mov	r0, r3
1000b2ea:	3708      	adds	r7, #8
1000b2ec:	46bd      	mov	sp, r7
1000b2ee:	bd80      	pop	{r7, pc}

1000b2f0 <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
1000b2f0:	b580      	push	{r7, lr}
1000b2f2:	b082      	sub	sp, #8
1000b2f4:	af00      	add	r7, sp, #0
1000b2f6:	6078      	str	r0, [r7, #4]
	free(ptr);
1000b2f8:	6878      	ldr	r0, [r7, #4]
1000b2fa:	f003 fcf3 	bl	1000ece4 <free>
}
1000b2fe:	bf00      	nop
1000b300:	3708      	adds	r7, #8
1000b302:	46bd      	mov	sp, r7
1000b304:	bd80      	pop	{r7, pc}

1000b306 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
1000b306:	b580      	push	{r7, lr}
1000b308:	b084      	sub	sp, #16
1000b30a:	af00      	add	r7, sp, #0
1000b30c:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
		 num_desc_extra * sizeof(struct vq_desc_extra);
1000b30e:	687b      	ldr	r3, [r7, #4]
1000b310:	00db      	lsls	r3, r3, #3
	uint32_t vq_size = sizeof(struct virtqueue) +
1000b312:	3334      	adds	r3, #52	; 0x34
1000b314:	60fb      	str	r3, [r7, #12]

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
1000b316:	68f8      	ldr	r0, [r7, #12]
1000b318:	f7ff ffde 	bl	1000b2d8 <metal_allocate_memory>
1000b31c:	60b8      	str	r0, [r7, #8]
	if (vqs) {
1000b31e:	68bb      	ldr	r3, [r7, #8]
1000b320:	2b00      	cmp	r3, #0
1000b322:	d004      	beq.n	1000b32e <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
1000b324:	68fa      	ldr	r2, [r7, #12]
1000b326:	2100      	movs	r1, #0
1000b328:	68b8      	ldr	r0, [r7, #8]
1000b32a:	f004 fb5c 	bl	1000f9e6 <memset>
	}

	return vqs;
1000b32e:	68bb      	ldr	r3, [r7, #8]
}
1000b330:	4618      	mov	r0, r3
1000b332:	3710      	adds	r7, #16
1000b334:	46bd      	mov	sp, r7
1000b336:	bd80      	pop	{r7, pc}

1000b338 <rproc_virtio_virtqueue_notify>:
#include <metal/cpu.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
1000b338:	b580      	push	{r7, lr}
1000b33a:	b086      	sub	sp, #24
1000b33c:	af00      	add	r7, sp, #0
1000b33e:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
1000b340:	687b      	ldr	r3, [r7, #4]
1000b342:	891b      	ldrh	r3, [r3, #8]
1000b344:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
1000b346:	687b      	ldr	r3, [r7, #4]
1000b348:	681b      	ldr	r3, [r3, #0]
1000b34a:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
1000b34c:	693b      	ldr	r3, [r7, #16]
1000b34e:	3b10      	subs	r3, #16
1000b350:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id < vdev->vrings_num);
1000b352:	693b      	ldr	r3, [r7, #16]
1000b354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000b356:	697a      	ldr	r2, [r7, #20]
1000b358:	429a      	cmp	r2, r3
1000b35a:	d305      	bcc.n	1000b368 <rproc_virtio_virtqueue_notify+0x30>
1000b35c:	4b0d      	ldr	r3, [pc, #52]	; (1000b394 <rproc_virtio_virtqueue_notify+0x5c>)
1000b35e:	4a0e      	ldr	r2, [pc, #56]	; (1000b398 <rproc_virtio_virtqueue_notify+0x60>)
1000b360:	211c      	movs	r1, #28
1000b362:	480e      	ldr	r0, [pc, #56]	; (1000b39c <rproc_virtio_virtqueue_notify+0x64>)
1000b364:	f003 fc98 	bl	1000ec98 <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
1000b368:	693b      	ldr	r3, [r7, #16]
1000b36a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1000b36c:	697a      	ldr	r2, [r7, #20]
1000b36e:	4613      	mov	r3, r2
1000b370:	005b      	lsls	r3, r3, #1
1000b372:	4413      	add	r3, r2
1000b374:	00db      	lsls	r3, r3, #3
1000b376:	440b      	add	r3, r1
1000b378:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
1000b37a:	68fb      	ldr	r3, [r7, #12]
1000b37c:	68db      	ldr	r3, [r3, #12]
1000b37e:	68fa      	ldr	r2, [r7, #12]
1000b380:	6810      	ldr	r0, [r2, #0]
1000b382:	68ba      	ldr	r2, [r7, #8]
1000b384:	6912      	ldr	r2, [r2, #16]
1000b386:	4611      	mov	r1, r2
1000b388:	4798      	blx	r3
}
1000b38a:	bf00      	nop
1000b38c:	3718      	adds	r7, #24
1000b38e:	46bd      	mov	sp, r7
1000b390:	bd80      	pop	{r7, pc}
1000b392:	bf00      	nop
1000b394:	10011f8c 	.word	0x10011f8c
1000b398:	10012184 	.word	0x10012184
1000b39c:	10011fa8 	.word	0x10011fa8

1000b3a0 <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
1000b3a0:	b580      	push	{r7, lr}
1000b3a2:	b086      	sub	sp, #24
1000b3a4:	af00      	add	r7, sp, #0
1000b3a6:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
1000b3a8:	687b      	ldr	r3, [r7, #4]
1000b3aa:	3b10      	subs	r3, #16
1000b3ac:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
1000b3ae:	697b      	ldr	r3, [r7, #20]
1000b3b0:	685b      	ldr	r3, [r3, #4]
1000b3b2:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
1000b3b4:	697b      	ldr	r3, [r7, #20]
1000b3b6:	689b      	ldr	r3, [r3, #8]
1000b3b8:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
1000b3ba:	693b      	ldr	r3, [r7, #16]
1000b3bc:	3318      	adds	r3, #24
1000b3be:	4619      	mov	r1, r3
1000b3c0:	68f8      	ldr	r0, [r7, #12]
1000b3c2:	f7ff feee 	bl	1000b1a2 <metal_io_virt_to_offset>
1000b3c6:	4601      	mov	r1, r0
1000b3c8:	2301      	movs	r3, #1
1000b3ca:	2205      	movs	r2, #5
1000b3cc:	68f8      	ldr	r0, [r7, #12]
1000b3ce:	f7ff ff01 	bl	1000b1d4 <metal_io_read>
1000b3d2:	4602      	mov	r2, r0
1000b3d4:	460b      	mov	r3, r1
1000b3d6:	4613      	mov	r3, r2
1000b3d8:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
1000b3da:	7afb      	ldrb	r3, [r7, #11]
}
1000b3dc:	4618      	mov	r0, r3
1000b3de:	3718      	adds	r7, #24
1000b3e0:	46bd      	mov	sp, r7
1000b3e2:	bd80      	pop	{r7, pc}

1000b3e4 <rproc_virtio_get_dfeatures>:
	rpvdev->notify(rpvdev->priv, vdev->notifyid);
}
#endif

static uint32_t rproc_virtio_get_dfeatures(struct virtio_device *vdev)
{
1000b3e4:	b580      	push	{r7, lr}
1000b3e6:	b086      	sub	sp, #24
1000b3e8:	af00      	add	r7, sp, #0
1000b3ea:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
1000b3ec:	687b      	ldr	r3, [r7, #4]
1000b3ee:	3b10      	subs	r3, #16
1000b3f0:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
1000b3f2:	697b      	ldr	r3, [r7, #20]
1000b3f4:	685b      	ldr	r3, [r3, #4]
1000b3f6:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
1000b3f8:	697b      	ldr	r3, [r7, #20]
1000b3fa:	689b      	ldr	r3, [r3, #8]
1000b3fc:	60fb      	str	r3, [r7, #12]
	features = metal_io_read32(io,
1000b3fe:	693b      	ldr	r3, [r7, #16]
1000b400:	330c      	adds	r3, #12
1000b402:	4619      	mov	r1, r3
1000b404:	68f8      	ldr	r0, [r7, #12]
1000b406:	f7ff fecc 	bl	1000b1a2 <metal_io_virt_to_offset>
1000b40a:	4601      	mov	r1, r0
1000b40c:	2304      	movs	r3, #4
1000b40e:	2205      	movs	r2, #5
1000b410:	68f8      	ldr	r0, [r7, #12]
1000b412:	f7ff fedf 	bl	1000b1d4 <metal_io_read>
1000b416:	4602      	mov	r2, r0
1000b418:	460b      	mov	r3, r1
1000b41a:	4613      	mov	r3, r2
1000b41c:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
1000b41e:	68bb      	ldr	r3, [r7, #8]
}
1000b420:	4618      	mov	r0, r3
1000b422:	3718      	adds	r7, #24
1000b424:	46bd      	mov	sp, r7
1000b426:	bd80      	pop	{r7, pc}

1000b428 <rproc_virtio_get_features>:

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
1000b428:	b580      	push	{r7, lr}
1000b42a:	b088      	sub	sp, #32
1000b42c:	af00      	add	r7, sp, #0
1000b42e:	6078      	str	r0, [r7, #4]
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t gfeatures;
	uint32_t dfeatures;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
1000b430:	687b      	ldr	r3, [r7, #4]
1000b432:	3b10      	subs	r3, #16
1000b434:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
1000b436:	69fb      	ldr	r3, [r7, #28]
1000b438:	685b      	ldr	r3, [r3, #4]
1000b43a:	61bb      	str	r3, [r7, #24]
	io = rpvdev->vdev_rsc_io;
1000b43c:	69fb      	ldr	r3, [r7, #28]
1000b43e:	689b      	ldr	r3, [r3, #8]
1000b440:	617b      	str	r3, [r7, #20]
	gfeatures = metal_io_read32(io,
1000b442:	69bb      	ldr	r3, [r7, #24]
1000b444:	3310      	adds	r3, #16
1000b446:	4619      	mov	r1, r3
1000b448:	6978      	ldr	r0, [r7, #20]
1000b44a:	f7ff feaa 	bl	1000b1a2 <metal_io_virt_to_offset>
1000b44e:	4601      	mov	r1, r0
1000b450:	2304      	movs	r3, #4
1000b452:	2205      	movs	r2, #5
1000b454:	6978      	ldr	r0, [r7, #20]
1000b456:	f7ff febd 	bl	1000b1d4 <metal_io_read>
1000b45a:	4602      	mov	r2, r0
1000b45c:	460b      	mov	r3, r1
1000b45e:	4613      	mov	r3, r2
1000b460:	613b      	str	r3, [r7, #16]
			metal_io_virt_to_offset(io, &vdev_rsc->gfeatures));
	dfeatures = rproc_virtio_get_dfeatures(vdev);
1000b462:	6878      	ldr	r0, [r7, #4]
1000b464:	f7ff ffbe 	bl	1000b3e4 <rproc_virtio_get_dfeatures>
1000b468:	60f8      	str	r0, [r7, #12]

	return dfeatures & gfeatures;
1000b46a:	68fa      	ldr	r2, [r7, #12]
1000b46c:	693b      	ldr	r3, [r7, #16]
1000b46e:	4013      	ands	r3, r2
}
1000b470:	4618      	mov	r0, r3
1000b472:	3720      	adds	r7, #32
1000b474:	46bd      	mov	sp, r7
1000b476:	bd80      	pop	{r7, pc}

1000b478 <rproc_virtio_read_config>:
}
#endif

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
1000b478:	b580      	push	{r7, lr}
1000b47a:	b088      	sub	sp, #32
1000b47c:	af00      	add	r7, sp, #0
1000b47e:	60f8      	str	r0, [r7, #12]
1000b480:	60b9      	str	r1, [r7, #8]
1000b482:	607a      	str	r2, [r7, #4]
1000b484:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char *config;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
1000b486:	68fb      	ldr	r3, [r7, #12]
1000b488:	3b10      	subs	r3, #16
1000b48a:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
1000b48c:	69fb      	ldr	r3, [r7, #28]
1000b48e:	685b      	ldr	r3, [r3, #4]
1000b490:	61bb      	str	r3, [r7, #24]
	config = (char *)(&vdev_rsc->vring[vdev->vrings_num]);
1000b492:	68fb      	ldr	r3, [r7, #12]
1000b494:	6a9a      	ldr	r2, [r3, #40]	; 0x28
1000b496:	4613      	mov	r3, r2
1000b498:	009b      	lsls	r3, r3, #2
1000b49a:	4413      	add	r3, r2
1000b49c:	009b      	lsls	r3, r3, #2
1000b49e:	3318      	adds	r3, #24
1000b4a0:	69ba      	ldr	r2, [r7, #24]
1000b4a2:	4413      	add	r3, r2
1000b4a4:	3304      	adds	r3, #4
1000b4a6:	617b      	str	r3, [r7, #20]
	io = rpvdev->vdev_rsc_io;
1000b4a8:	69fb      	ldr	r3, [r7, #28]
1000b4aa:	689b      	ldr	r3, [r3, #8]
1000b4ac:	613b      	str	r3, [r7, #16]

	if (offset + length <= vdev_rsc->config_len)
1000b4ae:	683a      	ldr	r2, [r7, #0]
1000b4b0:	68bb      	ldr	r3, [r7, #8]
1000b4b2:	441a      	add	r2, r3
1000b4b4:	69bb      	ldr	r3, [r7, #24]
1000b4b6:	695b      	ldr	r3, [r3, #20]
1000b4b8:	429a      	cmp	r2, r3
1000b4ba:	d80c      	bhi.n	1000b4d6 <rproc_virtio_read_config+0x5e>
		metal_io_block_read(io,
				metal_io_virt_to_offset(io, config + offset),
1000b4bc:	697a      	ldr	r2, [r7, #20]
1000b4be:	68bb      	ldr	r3, [r7, #8]
1000b4c0:	4413      	add	r3, r2
		metal_io_block_read(io,
1000b4c2:	4619      	mov	r1, r3
1000b4c4:	6938      	ldr	r0, [r7, #16]
1000b4c6:	f7ff fe6c 	bl	1000b1a2 <metal_io_virt_to_offset>
1000b4ca:	4601      	mov	r1, r0
1000b4cc:	683b      	ldr	r3, [r7, #0]
1000b4ce:	687a      	ldr	r2, [r7, #4]
1000b4d0:	6938      	ldr	r0, [r7, #16]
1000b4d2:	f7ff fd54 	bl	1000af7e <metal_io_block_read>
				dst, length);
}
1000b4d6:	bf00      	nop
1000b4d8:	3720      	adds	r7, #32
1000b4da:	46bd      	mov	sp, r7
1000b4dc:	bd80      	pop	{r7, pc}
	...

1000b4e0 <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
1000b4e0:	b580      	push	{r7, lr}
1000b4e2:	b08e      	sub	sp, #56	; 0x38
1000b4e4:	af00      	add	r7, sp, #0
1000b4e6:	60f8      	str	r0, [r7, #12]
1000b4e8:	60b9      	str	r1, [r7, #8]
1000b4ea:	607a      	str	r2, [r7, #4]
1000b4ec:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
1000b4ee:	687b      	ldr	r3, [r7, #4]
1000b4f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
1000b4f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000b4f4:	7e5b      	ldrb	r3, [r3, #25]
1000b4f6:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
1000b4f8:	2048      	movs	r0, #72	; 0x48
1000b4fa:	f7ff feed 	bl	1000b2d8 <metal_allocate_memory>
1000b4fe:	6278      	str	r0, [r7, #36]	; 0x24
	if (!rpvdev)
1000b500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b502:	2b00      	cmp	r3, #0
1000b504:	d101      	bne.n	1000b50a <rproc_virtio_create_vdev+0x2a>
		return NULL;
1000b506:	2300      	movs	r3, #0
1000b508:	e092      	b.n	1000b630 <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
1000b50a:	6aba      	ldr	r2, [r7, #40]	; 0x28
1000b50c:	4613      	mov	r3, r2
1000b50e:	005b      	lsls	r3, r3, #1
1000b510:	4413      	add	r3, r2
1000b512:	00db      	lsls	r3, r3, #3
1000b514:	4618      	mov	r0, r3
1000b516:	f7ff fedf 	bl	1000b2d8 <metal_allocate_memory>
1000b51a:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
1000b51c:	6a3b      	ldr	r3, [r7, #32]
1000b51e:	2b00      	cmp	r3, #0
1000b520:	f000 8081 	beq.w	1000b626 <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
1000b524:	2248      	movs	r2, #72	; 0x48
1000b526:	2100      	movs	r1, #0
1000b528:	6a78      	ldr	r0, [r7, #36]	; 0x24
1000b52a:	f004 fa5c 	bl	1000f9e6 <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
1000b52e:	2218      	movs	r2, #24
1000b530:	2100      	movs	r1, #0
1000b532:	6a38      	ldr	r0, [r7, #32]
1000b534:	f004 fa57 	bl	1000f9e6 <memset>
	vdev = &rpvdev->vdev;
1000b538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b53a:	3310      	adds	r3, #16
1000b53c:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
1000b53e:	2300      	movs	r3, #0
1000b540:	637b      	str	r3, [r7, #52]	; 0x34
1000b542:	e025      	b.n	1000b590 <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
1000b544:	2300      	movs	r3, #0
1000b546:	633b      	str	r3, [r7, #48]	; 0x30

		vring_rsc = &vdev_rsc->vring[i];
1000b548:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000b54a:	4613      	mov	r3, r2
1000b54c:	009b      	lsls	r3, r3, #2
1000b54e:	4413      	add	r3, r2
1000b550:	009b      	lsls	r3, r3, #2
1000b552:	3318      	adds	r3, #24
1000b554:	6afa      	ldr	r2, [r7, #44]	; 0x2c
1000b556:	4413      	add	r3, r2
1000b558:	3304      	adds	r3, #4
1000b55a:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
1000b55c:	68fb      	ldr	r3, [r7, #12]
1000b55e:	2b00      	cmp	r3, #0
1000b560:	d102      	bne.n	1000b568 <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
1000b562:	69bb      	ldr	r3, [r7, #24]
1000b564:	689b      	ldr	r3, [r3, #8]
1000b566:	633b      	str	r3, [r7, #48]	; 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
1000b568:	6b38      	ldr	r0, [r7, #48]	; 0x30
1000b56a:	f7ff fecc 	bl	1000b306 <virtqueue_allocate>
1000b56e:	6178      	str	r0, [r7, #20]
		if (!vq)
1000b570:	697b      	ldr	r3, [r7, #20]
1000b572:	2b00      	cmp	r3, #0
1000b574:	d031      	beq.n	1000b5da <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
1000b576:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000b578:	4613      	mov	r3, r2
1000b57a:	005b      	lsls	r3, r3, #1
1000b57c:	4413      	add	r3, r2
1000b57e:	00db      	lsls	r3, r3, #3
1000b580:	461a      	mov	r2, r3
1000b582:	6a3b      	ldr	r3, [r7, #32]
1000b584:	4413      	add	r3, r2
1000b586:	697a      	ldr	r2, [r7, #20]
1000b588:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
1000b58a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000b58c:	3301      	adds	r3, #1
1000b58e:	637b      	str	r3, [r7, #52]	; 0x34
1000b590:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000b592:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000b594:	429a      	cmp	r2, r3
1000b596:	d3d5      	bcc.n	1000b544 <rproc_virtio_create_vdev+0x64>
	}

	rpvdev->notify = notify;
1000b598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b59a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
1000b59c:	60da      	str	r2, [r3, #12]
	rpvdev->priv = priv;
1000b59e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b5a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
1000b5a2:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
1000b5a4:	69fb      	ldr	r3, [r7, #28]
1000b5a6:	6a3a      	ldr	r2, [r7, #32]
1000b5a8:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
1000b5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b5ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
1000b5ae:	605a      	str	r2, [r3, #4]
	rpvdev->vdev_rsc_io = rsc_io;
1000b5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b5b2:	683a      	ldr	r2, [r7, #0]
1000b5b4:	609a      	str	r2, [r3, #8]

	vdev->notifyid = notifyid;
1000b5b6:	69fb      	ldr	r3, [r7, #28]
1000b5b8:	68ba      	ldr	r2, [r7, #8]
1000b5ba:	601a      	str	r2, [r3, #0]
	vdev->role = role;
1000b5bc:	69fb      	ldr	r3, [r7, #28]
1000b5be:	68fa      	ldr	r2, [r7, #12]
1000b5c0:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
1000b5c2:	69fb      	ldr	r3, [r7, #28]
1000b5c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
1000b5c6:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
1000b5c8:	69fb      	ldr	r3, [r7, #28]
1000b5ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
1000b5cc:	629a      	str	r2, [r3, #40]	; 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
1000b5ce:	69fb      	ldr	r3, [r7, #28]
1000b5d0:	4a19      	ldr	r2, [pc, #100]	; (1000b638 <rproc_virtio_create_vdev+0x158>)
1000b5d2:	621a      	str	r2, [r3, #32]
		/* Assume the master support all slave features */
		rproc_virtio_negotiate_features(vdev, dfeatures);
	}
#endif

	return &rpvdev->vdev;
1000b5d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b5d6:	3310      	adds	r3, #16
1000b5d8:	e02a      	b.n	1000b630 <rproc_virtio_create_vdev+0x150>
			goto err1;
1000b5da:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
1000b5dc:	2300      	movs	r3, #0
1000b5de:	637b      	str	r3, [r7, #52]	; 0x34
1000b5e0:	e019      	b.n	1000b616 <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
1000b5e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000b5e4:	4613      	mov	r3, r2
1000b5e6:	005b      	lsls	r3, r3, #1
1000b5e8:	4413      	add	r3, r2
1000b5ea:	00db      	lsls	r3, r3, #3
1000b5ec:	461a      	mov	r2, r3
1000b5ee:	6a3b      	ldr	r3, [r7, #32]
1000b5f0:	4413      	add	r3, r2
1000b5f2:	681b      	ldr	r3, [r3, #0]
1000b5f4:	2b00      	cmp	r3, #0
1000b5f6:	d00b      	beq.n	1000b610 <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
1000b5f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000b5fa:	4613      	mov	r3, r2
1000b5fc:	005b      	lsls	r3, r3, #1
1000b5fe:	4413      	add	r3, r2
1000b600:	00db      	lsls	r3, r3, #3
1000b602:	461a      	mov	r2, r3
1000b604:	6a3b      	ldr	r3, [r7, #32]
1000b606:	4413      	add	r3, r2
1000b608:	681b      	ldr	r3, [r3, #0]
1000b60a:	4618      	mov	r0, r3
1000b60c:	f7ff fe70 	bl	1000b2f0 <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
1000b610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000b612:	3301      	adds	r3, #1
1000b614:	637b      	str	r3, [r7, #52]	; 0x34
1000b616:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000b618:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000b61a:	429a      	cmp	r2, r3
1000b61c:	d3e1      	bcc.n	1000b5e2 <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
1000b61e:	6a38      	ldr	r0, [r7, #32]
1000b620:	f7ff fe66 	bl	1000b2f0 <metal_free_memory>
1000b624:	e000      	b.n	1000b628 <rproc_virtio_create_vdev+0x148>
		goto err0;
1000b626:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
1000b628:	6a78      	ldr	r0, [r7, #36]	; 0x24
1000b62a:	f7ff fe61 	bl	1000b2f0 <metal_free_memory>
	return NULL;
1000b62e:	2300      	movs	r3, #0
}
1000b630:	4618      	mov	r0, r3
1000b632:	3738      	adds	r7, #56	; 0x38
1000b634:	46bd      	mov	sp, r7
1000b636:	bd80      	pop	{r7, pc}
1000b638:	10012160 	.word	0x10012160

1000b63c <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
1000b63c:	b480      	push	{r7}
1000b63e:	b087      	sub	sp, #28
1000b640:	af00      	add	r7, sp, #0
1000b642:	60f8      	str	r0, [r7, #12]
1000b644:	60b9      	str	r1, [r7, #8]
1000b646:	607a      	str	r2, [r7, #4]
1000b648:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
1000b64a:	68fb      	ldr	r3, [r7, #12]
1000b64c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000b64e:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
1000b650:	68ba      	ldr	r2, [r7, #8]
1000b652:	697b      	ldr	r3, [r7, #20]
1000b654:	429a      	cmp	r2, r3
1000b656:	d302      	bcc.n	1000b65e <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
1000b658:	f06f 0301 	mvn.w	r3, #1
1000b65c:	e019      	b.n	1000b692 <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
1000b65e:	68fb      	ldr	r3, [r7, #12]
1000b660:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1000b662:	68ba      	ldr	r2, [r7, #8]
1000b664:	4613      	mov	r3, r2
1000b666:	005b      	lsls	r3, r3, #1
1000b668:	4413      	add	r3, r2
1000b66a:	00db      	lsls	r3, r3, #3
1000b66c:	440b      	add	r3, r1
1000b66e:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
1000b670:	693b      	ldr	r3, [r7, #16]
1000b672:	6a3a      	ldr	r2, [r7, #32]
1000b674:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
1000b676:	693b      	ldr	r3, [r7, #16]
1000b678:	687a      	ldr	r2, [r7, #4]
1000b67a:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
1000b67c:	693b      	ldr	r3, [r7, #16]
1000b67e:	683a      	ldr	r2, [r7, #0]
1000b680:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
1000b682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000b684:	b29a      	uxth	r2, r3
1000b686:	693b      	ldr	r3, [r7, #16]
1000b688:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
1000b68a:	693b      	ldr	r3, [r7, #16]
1000b68c:	6aba      	ldr	r2, [r7, #40]	; 0x28
1000b68e:	609a      	str	r2, [r3, #8]

	return 0;
1000b690:	2300      	movs	r3, #0
}
1000b692:	4618      	mov	r0, r3
1000b694:	371c      	adds	r7, #28
1000b696:	46bd      	mov	sp, r7
1000b698:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b69c:	4770      	bx	lr

1000b69e <rproc_virtio_wait_remote_ready>:
	}
	return 0;
}

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
1000b69e:	b580      	push	{r7, lr}
1000b6a0:	b084      	sub	sp, #16
1000b6a2:	af00      	add	r7, sp, #0
1000b6a4:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
1000b6a6:	687b      	ldr	r3, [r7, #4]
1000b6a8:	699b      	ldr	r3, [r3, #24]
1000b6aa:	2b00      	cmp	r3, #0
1000b6ac:	d00a      	beq.n	1000b6c4 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
1000b6ae:	6878      	ldr	r0, [r7, #4]
1000b6b0:	f7ff fe76 	bl	1000b3a0 <rproc_virtio_get_status>
1000b6b4:	4603      	mov	r3, r0
1000b6b6:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
1000b6b8:	7bfb      	ldrb	r3, [r7, #15]
1000b6ba:	f003 0304 	and.w	r3, r3, #4
1000b6be:	2b00      	cmp	r3, #0
1000b6c0:	d102      	bne.n	1000b6c8 <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
1000b6c2:	e7f4      	b.n	1000b6ae <rproc_virtio_wait_remote_ready+0x10>
		return;
1000b6c4:	bf00      	nop
1000b6c6:	e000      	b.n	1000b6ca <rproc_virtio_wait_remote_ready+0x2c>
			return;
1000b6c8:	bf00      	nop
		metal_cpu_yield();
	}
}
1000b6ca:	3710      	adds	r7, #16
1000b6cc:	46bd      	mov	sp, r7
1000b6ce:	bd80      	pop	{r7, pc}

1000b6d0 <metal_list_add_before>:
{
1000b6d0:	b480      	push	{r7}
1000b6d2:	b083      	sub	sp, #12
1000b6d4:	af00      	add	r7, sp, #0
1000b6d6:	6078      	str	r0, [r7, #4]
1000b6d8:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
1000b6da:	687b      	ldr	r3, [r7, #4]
1000b6dc:	685a      	ldr	r2, [r3, #4]
1000b6de:	683b      	ldr	r3, [r7, #0]
1000b6e0:	605a      	str	r2, [r3, #4]
	new_node->next = node;
1000b6e2:	683b      	ldr	r3, [r7, #0]
1000b6e4:	687a      	ldr	r2, [r7, #4]
1000b6e6:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
1000b6e8:	683b      	ldr	r3, [r7, #0]
1000b6ea:	681b      	ldr	r3, [r3, #0]
1000b6ec:	683a      	ldr	r2, [r7, #0]
1000b6ee:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
1000b6f0:	683b      	ldr	r3, [r7, #0]
1000b6f2:	685b      	ldr	r3, [r3, #4]
1000b6f4:	683a      	ldr	r2, [r7, #0]
1000b6f6:	601a      	str	r2, [r3, #0]
}
1000b6f8:	bf00      	nop
1000b6fa:	370c      	adds	r7, #12
1000b6fc:	46bd      	mov	sp, r7
1000b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b702:	4770      	bx	lr

1000b704 <metal_list_add_tail>:
{
1000b704:	b580      	push	{r7, lr}
1000b706:	b082      	sub	sp, #8
1000b708:	af00      	add	r7, sp, #0
1000b70a:	6078      	str	r0, [r7, #4]
1000b70c:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
1000b70e:	6839      	ldr	r1, [r7, #0]
1000b710:	6878      	ldr	r0, [r7, #4]
1000b712:	f7ff ffdd 	bl	1000b6d0 <metal_list_add_before>
}
1000b716:	bf00      	nop
1000b718:	3708      	adds	r7, #8
1000b71a:	46bd      	mov	sp, r7
1000b71c:	bd80      	pop	{r7, pc}

1000b71e <rpmsg_get_endpoint>:
}

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
1000b71e:	b580      	push	{r7, lr}
1000b720:	b088      	sub	sp, #32
1000b722:	af00      	add	r7, sp, #0
1000b724:	60f8      	str	r0, [r7, #12]
1000b726:	60b9      	str	r1, [r7, #8]
1000b728:	607a      	str	r2, [r7, #4]
1000b72a:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
1000b72c:	68fb      	ldr	r3, [r7, #12]
1000b72e:	681b      	ldr	r3, [r3, #0]
1000b730:	61fb      	str	r3, [r7, #28]
1000b732:	e04b      	b.n	1000b7cc <rpmsg_get_endpoint+0xae>
		int name_match = 0;
1000b734:	2300      	movs	r3, #0
1000b736:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
1000b738:	69fb      	ldr	r3, [r7, #28]
1000b73a:	3b34      	subs	r3, #52	; 0x34
1000b73c:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
1000b73e:	687b      	ldr	r3, [r7, #4]
1000b740:	f1b3 3fff 	cmp.w	r3, #4294967295
1000b744:	d006      	beq.n	1000b754 <rpmsg_get_endpoint+0x36>
1000b746:	697b      	ldr	r3, [r7, #20]
1000b748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000b74a:	687a      	ldr	r2, [r7, #4]
1000b74c:	429a      	cmp	r2, r3
1000b74e:	d101      	bne.n	1000b754 <rpmsg_get_endpoint+0x36>
			return ept;
1000b750:	697b      	ldr	r3, [r7, #20]
1000b752:	e040      	b.n	1000b7d6 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
1000b754:	697b      	ldr	r3, [r7, #20]
1000b756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000b758:	687a      	ldr	r2, [r7, #4]
1000b75a:	429a      	cmp	r2, r3
1000b75c:	d106      	bne.n	1000b76c <rpmsg_get_endpoint+0x4e>
1000b75e:	697b      	ldr	r3, [r7, #20]
1000b760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000b762:	683a      	ldr	r2, [r7, #0]
1000b764:	429a      	cmp	r2, r3
1000b766:	d101      	bne.n	1000b76c <rpmsg_get_endpoint+0x4e>
			return ept;
1000b768:	697b      	ldr	r3, [r7, #20]
1000b76a:	e034      	b.n	1000b7d6 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
1000b76c:	68bb      	ldr	r3, [r7, #8]
1000b76e:	2b00      	cmp	r3, #0
1000b770:	d00c      	beq.n	1000b78c <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
1000b772:	697b      	ldr	r3, [r7, #20]
1000b774:	2220      	movs	r2, #32
1000b776:	68b9      	ldr	r1, [r7, #8]
1000b778:	4618      	mov	r0, r3
1000b77a:	f004 f93c 	bl	1000f9f6 <strncmp>
1000b77e:	4603      	mov	r3, r0
1000b780:	2b00      	cmp	r3, #0
1000b782:	bf0c      	ite	eq
1000b784:	2301      	moveq	r3, #1
1000b786:	2300      	movne	r3, #0
1000b788:	b2db      	uxtb	r3, r3
1000b78a:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
1000b78c:	68bb      	ldr	r3, [r7, #8]
1000b78e:	2b00      	cmp	r3, #0
1000b790:	d018      	beq.n	1000b7c4 <rpmsg_get_endpoint+0xa6>
1000b792:	69bb      	ldr	r3, [r7, #24]
1000b794:	2b00      	cmp	r3, #0
1000b796:	d015      	beq.n	1000b7c4 <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address */
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
1000b798:	683b      	ldr	r3, [r7, #0]
1000b79a:	f1b3 3fff 	cmp.w	r3, #4294967295
1000b79e:	d006      	beq.n	1000b7ae <rpmsg_get_endpoint+0x90>
1000b7a0:	697b      	ldr	r3, [r7, #20]
1000b7a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000b7a4:	683a      	ldr	r2, [r7, #0]
1000b7a6:	429a      	cmp	r2, r3
1000b7a8:	d101      	bne.n	1000b7ae <rpmsg_get_endpoint+0x90>
			return ept;
1000b7aa:	697b      	ldr	r3, [r7, #20]
1000b7ac:	e013      	b.n	1000b7d6 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept */
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
1000b7ae:	687b      	ldr	r3, [r7, #4]
1000b7b0:	f1b3 3fff 	cmp.w	r3, #4294967295
1000b7b4:	d107      	bne.n	1000b7c6 <rpmsg_get_endpoint+0xa8>
1000b7b6:	697b      	ldr	r3, [r7, #20]
1000b7b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000b7ba:	f1b3 3fff 	cmp.w	r3, #4294967295
1000b7be:	d102      	bne.n	1000b7c6 <rpmsg_get_endpoint+0xa8>
			return ept;
1000b7c0:	697b      	ldr	r3, [r7, #20]
1000b7c2:	e008      	b.n	1000b7d6 <rpmsg_get_endpoint+0xb8>
			continue;
1000b7c4:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
1000b7c6:	69fb      	ldr	r3, [r7, #28]
1000b7c8:	681b      	ldr	r3, [r3, #0]
1000b7ca:	61fb      	str	r3, [r7, #28]
1000b7cc:	68fb      	ldr	r3, [r7, #12]
1000b7ce:	69fa      	ldr	r2, [r7, #28]
1000b7d0:	429a      	cmp	r2, r3
1000b7d2:	d1af      	bne.n	1000b734 <rpmsg_get_endpoint+0x16>
	}
	return NULL;
1000b7d4:	2300      	movs	r3, #0
}
1000b7d6:	4618      	mov	r0, r3
1000b7d8:	3720      	adds	r7, #32
1000b7da:	46bd      	mov	sp, r7
1000b7dc:	bd80      	pop	{r7, pc}

1000b7de <rpmsg_register_endpoint>:
	metal_mutex_release(&rdev->lock);
}

void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept)
{
1000b7de:	b580      	push	{r7, lr}
1000b7e0:	b082      	sub	sp, #8
1000b7e2:	af00      	add	r7, sp, #0
1000b7e4:	6078      	str	r0, [r7, #4]
1000b7e6:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
1000b7e8:	683b      	ldr	r3, [r7, #0]
1000b7ea:	687a      	ldr	r2, [r7, #4]
1000b7ec:	621a      	str	r2, [r3, #32]
	metal_list_add_tail(&rdev->endpoints, &ept->node);
1000b7ee:	687a      	ldr	r2, [r7, #4]
1000b7f0:	683b      	ldr	r3, [r7, #0]
1000b7f2:	3334      	adds	r3, #52	; 0x34
1000b7f4:	4619      	mov	r1, r3
1000b7f6:	4610      	mov	r0, r2
1000b7f8:	f7ff ff84 	bl	1000b704 <metal_list_add_tail>
}
1000b7fc:	bf00      	nop
1000b7fe:	3708      	adds	r7, #8
1000b800:	46bd      	mov	sp, r7
1000b802:	bd80      	pop	{r7, pc}

1000b804 <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
1000b804:	b480      	push	{r7}
1000b806:	b083      	sub	sp, #12
1000b808:	af00      	add	r7, sp, #0
1000b80a:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
1000b80c:	2300      	movs	r3, #0
}
1000b80e:	4618      	mov	r0, r3
1000b810:	370c      	adds	r7, #12
1000b812:	46bd      	mov	sp, r7
1000b814:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b818:	4770      	bx	lr

1000b81a <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
1000b81a:	b580      	push	{r7, lr}
1000b81c:	b082      	sub	sp, #8
1000b81e:	af00      	add	r7, sp, #0
1000b820:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
1000b822:	6878      	ldr	r0, [r7, #4]
1000b824:	f7ff ffee 	bl	1000b804 <__metal_sleep_usec>
1000b828:	4603      	mov	r3, r0
}
1000b82a:	4618      	mov	r0, r3
1000b82c:	3708      	adds	r7, #8
1000b82e:	46bd      	mov	sp, r7
1000b830:	bd80      	pop	{r7, pc}

1000b832 <metal_list_init>:
{
1000b832:	b480      	push	{r7}
1000b834:	b083      	sub	sp, #12
1000b836:	af00      	add	r7, sp, #0
1000b838:	6078      	str	r0, [r7, #4]
	list->prev = list;
1000b83a:	687b      	ldr	r3, [r7, #4]
1000b83c:	687a      	ldr	r2, [r7, #4]
1000b83e:	605a      	str	r2, [r3, #4]
	list->next = list;
1000b840:	687b      	ldr	r3, [r7, #4]
1000b842:	687a      	ldr	r2, [r7, #4]
1000b844:	601a      	str	r2, [r3, #0]
}
1000b846:	bf00      	nop
1000b848:	370c      	adds	r7, #12
1000b84a:	46bd      	mov	sp, r7
1000b84c:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b850:	4770      	bx	lr

1000b852 <metal_io_virt_to_offset>:
{
1000b852:	b480      	push	{r7}
1000b854:	b085      	sub	sp, #20
1000b856:	af00      	add	r7, sp, #0
1000b858:	6078      	str	r0, [r7, #4]
1000b85a:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
1000b85c:	683b      	ldr	r3, [r7, #0]
1000b85e:	687a      	ldr	r2, [r7, #4]
1000b860:	6812      	ldr	r2, [r2, #0]
1000b862:	1a9b      	subs	r3, r3, r2
1000b864:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
1000b866:	687b      	ldr	r3, [r7, #4]
1000b868:	689b      	ldr	r3, [r3, #8]
1000b86a:	68fa      	ldr	r2, [r7, #12]
1000b86c:	429a      	cmp	r2, r3
1000b86e:	d201      	bcs.n	1000b874 <metal_io_virt_to_offset+0x22>
1000b870:	68fb      	ldr	r3, [r7, #12]
1000b872:	e001      	b.n	1000b878 <metal_io_virt_to_offset+0x26>
1000b874:	f04f 33ff 	mov.w	r3, #4294967295
}
1000b878:	4618      	mov	r0, r3
1000b87a:	3714      	adds	r7, #20
1000b87c:	46bd      	mov	sp, r7
1000b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b882:	4770      	bx	lr

1000b884 <__metal_mutex_init>:
 * static singleton mutex
 */
#define METAL_MUTEX_DEFINE(m) metal_mutex_t m = METAL_MUTEX_INIT(m)

static inline void __metal_mutex_init(metal_mutex_t *mutex)
{
1000b884:	b480      	push	{r7}
1000b886:	b085      	sub	sp, #20
1000b888:	af00      	add	r7, sp, #0
1000b88a:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
1000b88c:	687b      	ldr	r3, [r7, #4]
1000b88e:	60fb      	str	r3, [r7, #12]
1000b890:	2300      	movs	r3, #0
1000b892:	60bb      	str	r3, [r7, #8]
1000b894:	68bb      	ldr	r3, [r7, #8]
1000b896:	461a      	mov	r2, r3
1000b898:	68fb      	ldr	r3, [r7, #12]
1000b89a:	f3bf 8f5b 	dmb	ish
1000b89e:	601a      	str	r2, [r3, #0]
1000b8a0:	f3bf 8f5b 	dmb	ish
}
1000b8a4:	bf00      	nop
1000b8a6:	3714      	adds	r7, #20
1000b8a8:	46bd      	mov	sp, r7
1000b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b8ae:	4770      	bx	lr

1000b8b0 <__metal_mutex_acquire>:
		return 0; /* not acquired */
	}
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
1000b8b0:	b490      	push	{r4, r7}
1000b8b2:	b086      	sub	sp, #24
1000b8b4:	af00      	add	r7, sp, #0
1000b8b6:	6078      	str	r0, [r7, #4]
	int unlocked = METAL_MUTEX_UNLOCKED;
1000b8b8:	2300      	movs	r3, #0
1000b8ba:	613b      	str	r3, [r7, #16]

	while (!atomic_compare_exchange_weak(&mutex->v, &unlocked,
1000b8bc:	bf00      	nop
1000b8be:	687b      	ldr	r3, [r7, #4]
1000b8c0:	617b      	str	r3, [r7, #20]
1000b8c2:	2301      	movs	r3, #1
1000b8c4:	60fb      	str	r3, [r7, #12]
1000b8c6:	68fb      	ldr	r3, [r7, #12]
1000b8c8:	461c      	mov	r4, r3
1000b8ca:	697a      	ldr	r2, [r7, #20]
1000b8cc:	f107 0310 	add.w	r3, r7, #16
1000b8d0:	6818      	ldr	r0, [r3, #0]
1000b8d2:	f3bf 8f5b 	dmb	ish
1000b8d6:	e852 1f00 	ldrex	r1, [r2]
1000b8da:	4281      	cmp	r1, r0
1000b8dc:	d103      	bne.n	1000b8e6 <__metal_mutex_acquire+0x36>
1000b8de:	e842 4c00 	strex	ip, r4, [r2]
1000b8e2:	f1bc 0f00 	cmp.w	ip, #0
1000b8e6:	f3bf 8f5b 	dmb	ish
1000b8ea:	bf0c      	ite	eq
1000b8ec:	2201      	moveq	r2, #1
1000b8ee:	2200      	movne	r2, #0
1000b8f0:	2a00      	cmp	r2, #0
1000b8f2:	d100      	bne.n	1000b8f6 <__metal_mutex_acquire+0x46>
1000b8f4:	6019      	str	r1, [r3, #0]
1000b8f6:	4613      	mov	r3, r2
1000b8f8:	f083 0301 	eor.w	r3, r3, #1
1000b8fc:	b2db      	uxtb	r3, r3
1000b8fe:	2b00      	cmp	r3, #0
1000b900:	d1dd      	bne.n	1000b8be <__metal_mutex_acquire+0xe>
					     METAL_MUTEX_LOCKED)) {
		;
	}
}
1000b902:	bf00      	nop
1000b904:	bf00      	nop
1000b906:	3718      	adds	r7, #24
1000b908:	46bd      	mov	sp, r7
1000b90a:	bc90      	pop	{r4, r7}
1000b90c:	4770      	bx	lr

1000b90e <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
1000b90e:	b480      	push	{r7}
1000b910:	b085      	sub	sp, #20
1000b912:	af00      	add	r7, sp, #0
1000b914:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
1000b916:	687b      	ldr	r3, [r7, #4]
1000b918:	60fb      	str	r3, [r7, #12]
1000b91a:	2300      	movs	r3, #0
1000b91c:	60bb      	str	r3, [r7, #8]
1000b91e:	68bb      	ldr	r3, [r7, #8]
1000b920:	461a      	mov	r2, r3
1000b922:	68fb      	ldr	r3, [r7, #12]
1000b924:	f3bf 8f5b 	dmb	ish
1000b928:	601a      	str	r2, [r3, #0]
1000b92a:	f3bf 8f5b 	dmb	ish
}
1000b92e:	bf00      	nop
1000b930:	3714      	adds	r7, #20
1000b932:	46bd      	mov	sp, r7
1000b934:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b938:	4770      	bx	lr

1000b93a <metal_mutex_init>:
/**
 * @brief	Initialize a libmetal mutex.
 * @param[in]	mutex	Mutex to initialize.
 */
static inline void metal_mutex_init(metal_mutex_t *mutex)
{
1000b93a:	b580      	push	{r7, lr}
1000b93c:	b082      	sub	sp, #8
1000b93e:	af00      	add	r7, sp, #0
1000b940:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
1000b942:	6878      	ldr	r0, [r7, #4]
1000b944:	f7ff ff9e 	bl	1000b884 <__metal_mutex_init>
}
1000b948:	bf00      	nop
1000b94a:	3708      	adds	r7, #8
1000b94c:	46bd      	mov	sp, r7
1000b94e:	bd80      	pop	{r7, pc}

1000b950 <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
1000b950:	b580      	push	{r7, lr}
1000b952:	b082      	sub	sp, #8
1000b954:	af00      	add	r7, sp, #0
1000b956:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
1000b958:	6878      	ldr	r0, [r7, #4]
1000b95a:	f7ff ffa9 	bl	1000b8b0 <__metal_mutex_acquire>
}
1000b95e:	bf00      	nop
1000b960:	3708      	adds	r7, #8
1000b962:	46bd      	mov	sp, r7
1000b964:	bd80      	pop	{r7, pc}

1000b966 <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
1000b966:	b580      	push	{r7, lr}
1000b968:	b082      	sub	sp, #8
1000b96a:	af00      	add	r7, sp, #0
1000b96c:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
1000b96e:	6878      	ldr	r0, [r7, #4]
1000b970:	f7ff ffcd 	bl	1000b90e <__metal_mutex_release>
}
1000b974:	bf00      	nop
1000b976:	3708      	adds	r7, #8
1000b978:	46bd      	mov	sp, r7
1000b97a:	bd80      	pop	{r7, pc}

1000b97c <rpmsg_virtio_get_role>:
#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER

static inline unsigned int
rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
1000b97c:	b480      	push	{r7}
1000b97e:	b083      	sub	sp, #12
1000b980:	af00      	add	r7, sp, #0
1000b982:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
1000b984:	687b      	ldr	r3, [r7, #4]
1000b986:	6f9b      	ldr	r3, [r3, #120]	; 0x78
1000b988:	699b      	ldr	r3, [r3, #24]
}
1000b98a:	4618      	mov	r0, r3
1000b98c:	370c      	adds	r7, #12
1000b98e:	46bd      	mov	sp, r7
1000b990:	f85d 7b04 	ldr.w	r7, [sp], #4
1000b994:	4770      	bx	lr

1000b996 <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
1000b996:	b580      	push	{r7, lr}
1000b998:	b082      	sub	sp, #8
1000b99a:	af00      	add	r7, sp, #0
1000b99c:	6078      	str	r0, [r7, #4]
1000b99e:	460b      	mov	r3, r1
1000b9a0:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
1000b9a2:	687b      	ldr	r3, [r7, #4]
1000b9a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
1000b9a6:	6a1b      	ldr	r3, [r3, #32]
1000b9a8:	685b      	ldr	r3, [r3, #4]
1000b9aa:	687a      	ldr	r2, [r7, #4]
1000b9ac:	6f92      	ldr	r2, [r2, #120]	; 0x78
1000b9ae:	78f9      	ldrb	r1, [r7, #3]
1000b9b0:	4610      	mov	r0, r2
1000b9b2:	4798      	blx	r3
}
1000b9b4:	bf00      	nop
1000b9b6:	3708      	adds	r7, #8
1000b9b8:	46bd      	mov	sp, r7
1000b9ba:	bd80      	pop	{r7, pc}

1000b9bc <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
1000b9bc:	b580      	push	{r7, lr}
1000b9be:	b082      	sub	sp, #8
1000b9c0:	af00      	add	r7, sp, #0
1000b9c2:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
1000b9c4:	687b      	ldr	r3, [r7, #4]
1000b9c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
1000b9c8:	6a1b      	ldr	r3, [r3, #32]
1000b9ca:	681b      	ldr	r3, [r3, #0]
1000b9cc:	687a      	ldr	r2, [r7, #4]
1000b9ce:	6f92      	ldr	r2, [r2, #120]	; 0x78
1000b9d0:	4610      	mov	r0, r2
1000b9d2:	4798      	blx	r3
1000b9d4:	4603      	mov	r3, r0
}
1000b9d6:	4618      	mov	r0, r3
1000b9d8:	3708      	adds	r7, #8
1000b9da:	46bd      	mov	sp, r7
1000b9dc:	bd80      	pop	{r7, pc}

1000b9de <rpmsg_virtio_get_features>:

static inline uint32_t
rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
1000b9de:	b580      	push	{r7, lr}
1000b9e0:	b082      	sub	sp, #8
1000b9e2:	af00      	add	r7, sp, #0
1000b9e4:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
1000b9e6:	687b      	ldr	r3, [r7, #4]
1000b9e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
1000b9ea:	6a1b      	ldr	r3, [r3, #32]
1000b9ec:	689b      	ldr	r3, [r3, #8]
1000b9ee:	687a      	ldr	r2, [r7, #4]
1000b9f0:	6f92      	ldr	r2, [r2, #120]	; 0x78
1000b9f2:	4610      	mov	r0, r2
1000b9f4:	4798      	blx	r3
1000b9f6:	4603      	mov	r3, r0
}
1000b9f8:	4618      	mov	r0, r3
1000b9fa:	3708      	adds	r7, #8
1000b9fc:	46bd      	mov	sp, r7
1000b9fe:	bd80      	pop	{r7, pc}

1000ba00 <rpmsg_virtio_create_virtqueues>:
static inline int
rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
			       int flags, unsigned int nvqs,
			       const char *names[],
			       vq_callback *callbacks)
{
1000ba00:	b580      	push	{r7, lr}
1000ba02:	b086      	sub	sp, #24
1000ba04:	af02      	add	r7, sp, #8
1000ba06:	60f8      	str	r0, [r7, #12]
1000ba08:	60b9      	str	r1, [r7, #8]
1000ba0a:	607a      	str	r2, [r7, #4]
1000ba0c:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
1000ba0e:	68fb      	ldr	r3, [r7, #12]
1000ba10:	6f98      	ldr	r0, [r3, #120]	; 0x78
1000ba12:	68b9      	ldr	r1, [r7, #8]
1000ba14:	69bb      	ldr	r3, [r7, #24]
1000ba16:	9300      	str	r3, [sp, #0]
1000ba18:	683b      	ldr	r3, [r7, #0]
1000ba1a:	687a      	ldr	r2, [r7, #4]
1000ba1c:	f000 fc2c 	bl	1000c278 <virtio_create_virtqueues>
1000ba20:	4603      	mov	r3, r0
					callbacks);
}
1000ba22:	4618      	mov	r0, r3
1000ba24:	3710      	adds	r7, #16
1000ba26:	46bd      	mov	sp, r7
1000ba28:	bd80      	pop	{r7, pc}
	...

1000ba2c <rpmsg_initialize_ept>:
static inline void rpmsg_initialize_ept(struct rpmsg_endpoint *ept,
					const char *name,
					uint32_t src, uint32_t dest,
					rpmsg_ept_cb cb,
					rpmsg_ns_unbind_cb ns_unbind_cb)
{
1000ba2c:	b580      	push	{r7, lr}
1000ba2e:	b084      	sub	sp, #16
1000ba30:	af00      	add	r7, sp, #0
1000ba32:	60f8      	str	r0, [r7, #12]
1000ba34:	60b9      	str	r1, [r7, #8]
1000ba36:	607a      	str	r2, [r7, #4]
1000ba38:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
1000ba3a:	68f8      	ldr	r0, [r7, #12]
1000ba3c:	68bb      	ldr	r3, [r7, #8]
1000ba3e:	2b00      	cmp	r3, #0
1000ba40:	d001      	beq.n	1000ba46 <rpmsg_initialize_ept+0x1a>
1000ba42:	68bb      	ldr	r3, [r7, #8]
1000ba44:	e000      	b.n	1000ba48 <rpmsg_initialize_ept+0x1c>
1000ba46:	4b0a      	ldr	r3, [pc, #40]	; (1000ba70 <rpmsg_initialize_ept+0x44>)
1000ba48:	2220      	movs	r2, #32
1000ba4a:	4619      	mov	r1, r3
1000ba4c:	f003 ffe5 	bl	1000fa1a <strncpy>
	ept->addr = src;
1000ba50:	68fb      	ldr	r3, [r7, #12]
1000ba52:	687a      	ldr	r2, [r7, #4]
1000ba54:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
1000ba56:	68fb      	ldr	r3, [r7, #12]
1000ba58:	683a      	ldr	r2, [r7, #0]
1000ba5a:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
1000ba5c:	68fb      	ldr	r3, [r7, #12]
1000ba5e:	69ba      	ldr	r2, [r7, #24]
1000ba60:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
1000ba62:	68fb      	ldr	r3, [r7, #12]
1000ba64:	69fa      	ldr	r2, [r7, #28]
1000ba66:	631a      	str	r2, [r3, #48]	; 0x30
}
1000ba68:	bf00      	nop
1000ba6a:	3710      	adds	r7, #16
1000ba6c:	46bd      	mov	sp, r7
1000ba6e:	bd80      	pop	{r7, pc}
1000ba70:	10012034 	.word	0x10012034

1000ba74 <rpmsg_get_ept_from_addr>:
void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
1000ba74:	b580      	push	{r7, lr}
1000ba76:	b082      	sub	sp, #8
1000ba78:	af00      	add	r7, sp, #0
1000ba7a:	6078      	str	r0, [r7, #4]
1000ba7c:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
1000ba7e:	f04f 33ff 	mov.w	r3, #4294967295
1000ba82:	683a      	ldr	r2, [r7, #0]
1000ba84:	2100      	movs	r1, #0
1000ba86:	6878      	ldr	r0, [r7, #4]
1000ba88:	f7ff fe49 	bl	1000b71e <rpmsg_get_endpoint>
1000ba8c:	4603      	mov	r3, r0
}
1000ba8e:	4618      	mov	r0, r3
1000ba90:	3708      	adds	r7, #8
1000ba92:	46bd      	mov	sp, r7
1000ba94:	bd80      	pop	{r7, pc}

1000ba96 <rpmsg_virtio_init_shm_pool>:
}
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
1000ba96:	b480      	push	{r7}
1000ba98:	b085      	sub	sp, #20
1000ba9a:	af00      	add	r7, sp, #0
1000ba9c:	60f8      	str	r0, [r7, #12]
1000ba9e:	60b9      	str	r1, [r7, #8]
1000baa0:	607a      	str	r2, [r7, #4]
	if (!shpool)
1000baa2:	68fb      	ldr	r3, [r7, #12]
1000baa4:	2b00      	cmp	r3, #0
1000baa6:	d009      	beq.n	1000babc <rpmsg_virtio_init_shm_pool+0x26>
		return;
	shpool->base = shb;
1000baa8:	68fb      	ldr	r3, [r7, #12]
1000baaa:	68ba      	ldr	r2, [r7, #8]
1000baac:	601a      	str	r2, [r3, #0]
	shpool->size = size;
1000baae:	68fb      	ldr	r3, [r7, #12]
1000bab0:	687a      	ldr	r2, [r7, #4]
1000bab2:	609a      	str	r2, [r3, #8]
	shpool->avail = size;
1000bab4:	68fb      	ldr	r3, [r7, #12]
1000bab6:	687a      	ldr	r2, [r7, #4]
1000bab8:	605a      	str	r2, [r3, #4]
1000baba:	e000      	b.n	1000babe <rpmsg_virtio_init_shm_pool+0x28>
		return;
1000babc:	bf00      	nop
}
1000babe:	3714      	adds	r7, #20
1000bac0:	46bd      	mov	sp, r7
1000bac2:	f85d 7b04 	ldr.w	r7, [sp], #4
1000bac6:	4770      	bx	lr

1000bac8 <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
1000bac8:	b580      	push	{r7, lr}
1000baca:	b086      	sub	sp, #24
1000bacc:	af00      	add	r7, sp, #0
1000bace:	60f8      	str	r0, [r7, #12]
1000bad0:	60b9      	str	r1, [r7, #8]
1000bad2:	607a      	str	r2, [r7, #4]
1000bad4:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
1000bad6:	68f8      	ldr	r0, [r7, #12]
1000bad8:	f7ff ff50 	bl	1000b97c <rpmsg_virtio_get_role>
1000badc:	6178      	str	r0, [r7, #20]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
	}
#endif /*VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
1000bade:	697b      	ldr	r3, [r7, #20]
1000bae0:	2b01      	cmp	r3, #1
1000bae2:	d106      	bne.n	1000baf2 <rpmsg_virtio_return_buffer+0x2a>
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
1000bae4:	68fb      	ldr	r3, [r7, #12]
1000bae6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
1000bae8:	8879      	ldrh	r1, [r7, #2]
1000baea:	687a      	ldr	r2, [r7, #4]
1000baec:	4618      	mov	r0, r3
1000baee:	f000 fd95 	bl	1000c61c <virtqueue_add_consumed_buffer>
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
1000baf2:	bf00      	nop
1000baf4:	3718      	adds	r7, #24
1000baf6:	46bd      	mov	sp, r7
1000baf8:	bd80      	pop	{r7, pc}

1000bafa <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
1000bafa:	b580      	push	{r7, lr}
1000bafc:	b086      	sub	sp, #24
1000bafe:	af00      	add	r7, sp, #0
1000bb00:	60f8      	str	r0, [r7, #12]
1000bb02:	60b9      	str	r1, [r7, #8]
1000bb04:	607a      	str	r2, [r7, #4]
1000bb06:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
1000bb08:	68f8      	ldr	r0, [r7, #12]
1000bb0a:	f7ff ff37 	bl	1000b97c <rpmsg_virtio_get_role>
1000bb0e:	6178      	str	r0, [r7, #20]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
1000bb10:	697b      	ldr	r3, [r7, #20]
1000bb12:	2b01      	cmp	r3, #1
1000bb14:	d109      	bne.n	1000bb2a <rpmsg_virtio_enqueue_buffer+0x30>
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
1000bb16:	68fb      	ldr	r3, [r7, #12]
1000bb18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000bb1c:	8879      	ldrh	r1, [r7, #2]
1000bb1e:	687a      	ldr	r2, [r7, #4]
1000bb20:	4618      	mov	r0, r3
1000bb22:	f000 fd7b 	bl	1000c61c <virtqueue_add_consumed_buffer>
1000bb26:	4603      	mov	r3, r0
1000bb28:	e000      	b.n	1000bb2c <rpmsg_virtio_enqueue_buffer+0x32>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
1000bb2a:	2300      	movs	r3, #0
}
1000bb2c:	4618      	mov	r0, r3
1000bb2e:	3718      	adds	r7, #24
1000bb30:	46bd      	mov	sp, r7
1000bb32:	bd80      	pop	{r7, pc}

1000bb34 <rpmsg_virtio_get_tx_buffer>:
 *
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
1000bb34:	b580      	push	{r7, lr}
1000bb36:	b086      	sub	sp, #24
1000bb38:	af00      	add	r7, sp, #0
1000bb3a:	60f8      	str	r0, [r7, #12]
1000bb3c:	60b9      	str	r1, [r7, #8]
1000bb3e:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
1000bb40:	68f8      	ldr	r0, [r7, #12]
1000bb42:	f7ff ff1b 	bl	1000b97c <rpmsg_virtio_get_role>
1000bb46:	6138      	str	r0, [r7, #16]
	void *data = NULL;
1000bb48:	2300      	movs	r3, #0
1000bb4a:	617b      	str	r3, [r7, #20]
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
1000bb4c:	693b      	ldr	r3, [r7, #16]
1000bb4e:	2b01      	cmp	r3, #1
1000bb50:	d108      	bne.n	1000bb64 <rpmsg_virtio_get_tx_buffer+0x30>
		data = virtqueue_get_available_buffer(rvdev->svq, idx, len);
1000bb52:	68fb      	ldr	r3, [r7, #12]
1000bb54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000bb58:	68ba      	ldr	r2, [r7, #8]
1000bb5a:	6879      	ldr	r1, [r7, #4]
1000bb5c:	4618      	mov	r0, r3
1000bb5e:	f000 fd15 	bl	1000c58c <virtqueue_get_available_buffer>
1000bb62:	6178      	str	r0, [r7, #20]
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
1000bb64:	697b      	ldr	r3, [r7, #20]
}
1000bb66:	4618      	mov	r0, r3
1000bb68:	3718      	adds	r7, #24
1000bb6a:	46bd      	mov	sp, r7
1000bb6c:	bd80      	pop	{r7, pc}

1000bb6e <rpmsg_virtio_get_rx_buffer>:
 * @return - pointer to received buffer
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
1000bb6e:	b580      	push	{r7, lr}
1000bb70:	b086      	sub	sp, #24
1000bb72:	af00      	add	r7, sp, #0
1000bb74:	60f8      	str	r0, [r7, #12]
1000bb76:	60b9      	str	r1, [r7, #8]
1000bb78:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
1000bb7a:	68f8      	ldr	r0, [r7, #12]
1000bb7c:	f7ff fefe 	bl	1000b97c <rpmsg_virtio_get_role>
1000bb80:	6138      	str	r0, [r7, #16]
	void *data = NULL;
1000bb82:	2300      	movs	r3, #0
1000bb84:	617b      	str	r3, [r7, #20]
		data = virtqueue_get_buffer(rvdev->rvq, len, idx);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
1000bb86:	693b      	ldr	r3, [r7, #16]
1000bb88:	2b01      	cmp	r3, #1
1000bb8a:	d107      	bne.n	1000bb9c <rpmsg_virtio_get_rx_buffer+0x2e>
		data =
		    virtqueue_get_available_buffer(rvdev->rvq, idx, len);
1000bb8c:	68fb      	ldr	r3, [r7, #12]
1000bb8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
1000bb90:	68ba      	ldr	r2, [r7, #8]
1000bb92:	6879      	ldr	r1, [r7, #4]
1000bb94:	4618      	mov	r0, r3
1000bb96:	f000 fcf9 	bl	1000c58c <virtqueue_get_available_buffer>
1000bb9a:	6178      	str	r0, [r7, #20]
#ifdef VIRTIO_CACHED_BUFFERS
	/* Invalidate the buffer before returning it */
	metal_cache_invalidate(data, *len);
#endif /* VIRTIO_CACHED_BUFFERS */

	return data;
1000bb9c:	697b      	ldr	r3, [r7, #20]
}
1000bb9e:	4618      	mov	r0, r3
1000bba0:	3718      	adds	r7, #24
1000bba2:	46bd      	mov	sp, r7
1000bba4:	bd80      	pop	{r7, pc}

1000bba6 <rpmsg_virtio_wait_remote_ready>:
#ifndef VIRTIO_MASTER_ONLY
/**
 * check if the remote is ready to start RPMsg communication
 */
static int rpmsg_virtio_wait_remote_ready(struct rpmsg_virtio_device *rvdev)
{
1000bba6:	b580      	push	{r7, lr}
1000bba8:	b084      	sub	sp, #16
1000bbaa:	af00      	add	r7, sp, #0
1000bbac:	6078      	str	r0, [r7, #4]
	uint8_t status;

	while (1) {
		status = rpmsg_virtio_get_status(rvdev);
1000bbae:	6878      	ldr	r0, [r7, #4]
1000bbb0:	f7ff ff04 	bl	1000b9bc <rpmsg_virtio_get_status>
1000bbb4:	4603      	mov	r3, r0
1000bbb6:	73fb      	strb	r3, [r7, #15]
		/* Busy wait until the remote is ready */
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
1000bbb8:	7bfb      	ldrb	r3, [r7, #15]
1000bbba:	f003 0340 	and.w	r3, r3, #64	; 0x40
1000bbbe:	2b00      	cmp	r3, #0
1000bbc0:	d004      	beq.n	1000bbcc <rpmsg_virtio_wait_remote_ready+0x26>
			rpmsg_virtio_set_status(rvdev, 0);
1000bbc2:	2100      	movs	r1, #0
1000bbc4:	6878      	ldr	r0, [r7, #4]
1000bbc6:	f7ff fee6 	bl	1000b996 <rpmsg_virtio_set_status>
1000bbca:	e7f0      	b.n	1000bbae <rpmsg_virtio_wait_remote_ready+0x8>
			/* TODO notify remote processor */
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
1000bbcc:	7bfb      	ldrb	r3, [r7, #15]
1000bbce:	f003 0304 	and.w	r3, r3, #4
1000bbd2:	2b00      	cmp	r3, #0
1000bbd4:	d0eb      	beq.n	1000bbae <rpmsg_virtio_wait_remote_ready+0x8>
			return true;
1000bbd6:	2301      	movs	r3, #1
		}
		/* TODO: clarify metal_cpu_yield usage*/
		metal_cpu_yield();
	}
}
1000bbd8:	4618      	mov	r0, r3
1000bbda:	3710      	adds	r7, #16
1000bbdc:	46bd      	mov	sp, r7
1000bbde:	bd80      	pop	{r7, pc}

1000bbe0 <rpmsg_virtio_hold_rx_buffer>:

	return length;
}

static void rpmsg_virtio_hold_rx_buffer(struct rpmsg_device *rdev, void *rxbuf)
{
1000bbe0:	b480      	push	{r7}
1000bbe2:	b085      	sub	sp, #20
1000bbe4:	af00      	add	r7, sp, #0
1000bbe6:	6078      	str	r0, [r7, #4]
1000bbe8:	6039      	str	r1, [r7, #0]
	struct rpmsg_hdr *rp_hdr;

	(void)rdev;

	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
1000bbea:	683b      	ldr	r3, [r7, #0]
1000bbec:	3b10      	subs	r3, #16
1000bbee:	60fb      	str	r3, [r7, #12]

	/* Set held status to keep buffer */
	rp_hdr->reserved |= RPMSG_BUF_HELD;
1000bbf0:	68fb      	ldr	r3, [r7, #12]
1000bbf2:	689b      	ldr	r3, [r3, #8]
1000bbf4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
1000bbf8:	68fb      	ldr	r3, [r7, #12]
1000bbfa:	609a      	str	r2, [r3, #8]
}
1000bbfc:	bf00      	nop
1000bbfe:	3714      	adds	r7, #20
1000bc00:	46bd      	mov	sp, r7
1000bc02:	f85d 7b04 	ldr.w	r7, [sp], #4
1000bc06:	4770      	bx	lr

1000bc08 <rpmsg_virtio_release_rx_buffer>:

static void rpmsg_virtio_release_rx_buffer(struct rpmsg_device *rdev,
					   void *rxbuf)
{
1000bc08:	b580      	push	{r7, lr}
1000bc0a:	b086      	sub	sp, #24
1000bc0c:	af00      	add	r7, sp, #0
1000bc0e:	6078      	str	r0, [r7, #4]
1000bc10:	6039      	str	r1, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr *rp_hdr;
	uint16_t idx;
	uint32_t len;

	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
1000bc12:	687b      	ldr	r3, [r7, #4]
1000bc14:	617b      	str	r3, [r7, #20]
	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
1000bc16:	683b      	ldr	r3, [r7, #0]
1000bc18:	3b10      	subs	r3, #16
1000bc1a:	613b      	str	r3, [r7, #16]
	/* The reserved field contains buffer index */
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
1000bc1c:	693b      	ldr	r3, [r7, #16]
1000bc1e:	689b      	ldr	r3, [r3, #8]
1000bc20:	81fb      	strh	r3, [r7, #14]

	metal_mutex_acquire(&rdev->lock);
1000bc22:	687b      	ldr	r3, [r7, #4]
1000bc24:	3358      	adds	r3, #88	; 0x58
1000bc26:	4618      	mov	r0, r3
1000bc28:	f7ff fe92 	bl	1000b950 <metal_mutex_acquire>
	/* Return buffer on virtqueue. */
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
1000bc2c:	697b      	ldr	r3, [r7, #20]
1000bc2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
1000bc30:	89fa      	ldrh	r2, [r7, #14]
1000bc32:	4611      	mov	r1, r2
1000bc34:	4618      	mov	r0, r3
1000bc36:	f000 fc97 	bl	1000c568 <virtqueue_get_buffer_length>
1000bc3a:	60b8      	str	r0, [r7, #8]
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
1000bc3c:	89fb      	ldrh	r3, [r7, #14]
1000bc3e:	68ba      	ldr	r2, [r7, #8]
1000bc40:	6939      	ldr	r1, [r7, #16]
1000bc42:	6978      	ldr	r0, [r7, #20]
1000bc44:	f7ff ff40 	bl	1000bac8 <rpmsg_virtio_return_buffer>
	metal_mutex_release(&rdev->lock);
1000bc48:	687b      	ldr	r3, [r7, #4]
1000bc4a:	3358      	adds	r3, #88	; 0x58
1000bc4c:	4618      	mov	r0, r3
1000bc4e:	f7ff fe8a 	bl	1000b966 <metal_mutex_release>
}
1000bc52:	bf00      	nop
1000bc54:	3718      	adds	r7, #24
1000bc56:	46bd      	mov	sp, r7
1000bc58:	bd80      	pop	{r7, pc}

1000bc5a <rpmsg_virtio_get_tx_payload_buffer>:

static void *rpmsg_virtio_get_tx_payload_buffer(struct rpmsg_device *rdev,
						uint32_t *len, int wait)
{
1000bc5a:	b580      	push	{r7, lr}
1000bc5c:	b08a      	sub	sp, #40	; 0x28
1000bc5e:	af00      	add	r7, sp, #0
1000bc60:	60f8      	str	r0, [r7, #12]
1000bc62:	60b9      	str	r1, [r7, #8]
1000bc64:	607a      	str	r2, [r7, #4]
	uint16_t idx;
	int tick_count;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
1000bc66:	68fb      	ldr	r3, [r7, #12]
1000bc68:	623b      	str	r3, [r7, #32]

	/* Validate device state */
	status = rpmsg_virtio_get_status(rvdev);
1000bc6a:	6a38      	ldr	r0, [r7, #32]
1000bc6c:	f7ff fea6 	bl	1000b9bc <rpmsg_virtio_get_status>
1000bc70:	4603      	mov	r3, r0
1000bc72:	61fb      	str	r3, [r7, #28]
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK))
1000bc74:	69fb      	ldr	r3, [r7, #28]
1000bc76:	f003 0304 	and.w	r3, r3, #4
1000bc7a:	2b00      	cmp	r3, #0
1000bc7c:	d101      	bne.n	1000bc82 <rpmsg_virtio_get_tx_payload_buffer+0x28>
		return NULL;
1000bc7e:	2300      	movs	r3, #0
1000bc80:	e039      	b.n	1000bcf6 <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	if (wait)
1000bc82:	687b      	ldr	r3, [r7, #4]
1000bc84:	2b00      	cmp	r3, #0
1000bc86:	d003      	beq.n	1000bc90 <rpmsg_virtio_get_tx_payload_buffer+0x36>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
1000bc88:	f643 2398 	movw	r3, #15000	; 0x3a98
1000bc8c:	627b      	str	r3, [r7, #36]	; 0x24
1000bc8e:	e001      	b.n	1000bc94 <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	else
		tick_count = 0;
1000bc90:	2300      	movs	r3, #0
1000bc92:	627b      	str	r3, [r7, #36]	; 0x24

	while (1) {
		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
1000bc94:	68fb      	ldr	r3, [r7, #12]
1000bc96:	3358      	adds	r3, #88	; 0x58
1000bc98:	4618      	mov	r0, r3
1000bc9a:	f7ff fe59 	bl	1000b950 <metal_mutex_acquire>
		rp_hdr = rpmsg_virtio_get_tx_buffer(rvdev, len, &idx);
1000bc9e:	f107 0316 	add.w	r3, r7, #22
1000bca2:	461a      	mov	r2, r3
1000bca4:	68b9      	ldr	r1, [r7, #8]
1000bca6:	6a38      	ldr	r0, [r7, #32]
1000bca8:	f7ff ff44 	bl	1000bb34 <rpmsg_virtio_get_tx_buffer>
1000bcac:	61b8      	str	r0, [r7, #24]
		metal_mutex_release(&rdev->lock);
1000bcae:	68fb      	ldr	r3, [r7, #12]
1000bcb0:	3358      	adds	r3, #88	; 0x58
1000bcb2:	4618      	mov	r0, r3
1000bcb4:	f7ff fe57 	bl	1000b966 <metal_mutex_release>
		if (rp_hdr || !tick_count)
1000bcb8:	69bb      	ldr	r3, [r7, #24]
1000bcba:	2b00      	cmp	r3, #0
1000bcbc:	d10a      	bne.n	1000bcd4 <rpmsg_virtio_get_tx_payload_buffer+0x7a>
1000bcbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bcc0:	2b00      	cmp	r3, #0
1000bcc2:	d007      	beq.n	1000bcd4 <rpmsg_virtio_get_tx_payload_buffer+0x7a>
			break;
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
1000bcc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1000bcc8:	f7ff fda7 	bl	1000b81a <metal_sleep_usec>
		tick_count--;
1000bccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bcce:	3b01      	subs	r3, #1
1000bcd0:	627b      	str	r3, [r7, #36]	; 0x24
		metal_mutex_acquire(&rdev->lock);
1000bcd2:	e7df      	b.n	1000bc94 <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	}

	if (!rp_hdr)
1000bcd4:	69bb      	ldr	r3, [r7, #24]
1000bcd6:	2b00      	cmp	r3, #0
1000bcd8:	d101      	bne.n	1000bcde <rpmsg_virtio_get_tx_payload_buffer+0x84>
		return NULL;
1000bcda:	2300      	movs	r3, #0
1000bcdc:	e00b      	b.n	1000bcf6 <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	/* Store the index into the reserved field to be used when sending */
	rp_hdr->reserved = idx;
1000bcde:	8afb      	ldrh	r3, [r7, #22]
1000bce0:	461a      	mov	r2, r3
1000bce2:	69bb      	ldr	r3, [r7, #24]
1000bce4:	609a      	str	r2, [r3, #8]

	/* Actual data buffer size is vring buffer size minus header length */
	*len -= sizeof(struct rpmsg_hdr);
1000bce6:	68bb      	ldr	r3, [r7, #8]
1000bce8:	681b      	ldr	r3, [r3, #0]
1000bcea:	f1a3 0210 	sub.w	r2, r3, #16
1000bcee:	68bb      	ldr	r3, [r7, #8]
1000bcf0:	601a      	str	r2, [r3, #0]
	return RPMSG_LOCATE_DATA(rp_hdr);
1000bcf2:	69bb      	ldr	r3, [r7, #24]
1000bcf4:	3310      	adds	r3, #16
}
1000bcf6:	4618      	mov	r0, r3
1000bcf8:	3728      	adds	r7, #40	; 0x28
1000bcfa:	46bd      	mov	sp, r7
1000bcfc:	bd80      	pop	{r7, pc}
	...

1000bd00 <rpmsg_virtio_send_offchannel_nocopy>:

static int rpmsg_virtio_send_offchannel_nocopy(struct rpmsg_device *rdev,
					       uint32_t src, uint32_t dst,
					       const void *data, int len)
{
1000bd00:	b580      	push	{r7, lr}
1000bd02:	b08e      	sub	sp, #56	; 0x38
1000bd04:	af00      	add	r7, sp, #0
1000bd06:	60f8      	str	r0, [r7, #12]
1000bd08:	60b9      	str	r1, [r7, #8]
1000bd0a:	607a      	str	r2, [r7, #4]
1000bd0c:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	uint16_t idx;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
1000bd0e:	68fb      	ldr	r3, [r7, #12]
1000bd10:	637b      	str	r3, [r7, #52]	; 0x34

	hdr = RPMSG_LOCATE_HDR(data);
1000bd12:	683b      	ldr	r3, [r7, #0]
1000bd14:	3b10      	subs	r3, #16
1000bd16:	633b      	str	r3, [r7, #48]	; 0x30
	/* The reserved field contains buffer index */
	idx = hdr->reserved;
1000bd18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000bd1a:	689b      	ldr	r3, [r3, #8]
1000bd1c:	85fb      	strh	r3, [r7, #46]	; 0x2e

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
1000bd1e:	687b      	ldr	r3, [r7, #4]
1000bd20:	617b      	str	r3, [r7, #20]
	rp_hdr.src = src;
1000bd22:	68bb      	ldr	r3, [r7, #8]
1000bd24:	613b      	str	r3, [r7, #16]
	rp_hdr.len = len;
1000bd26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
1000bd28:	b29b      	uxth	r3, r3
1000bd2a:	83bb      	strh	r3, [r7, #28]
	rp_hdr.reserved = 0;
1000bd2c:	2300      	movs	r3, #0
1000bd2e:	61bb      	str	r3, [r7, #24]
	rp_hdr.flags = 0;
1000bd30:	2300      	movs	r3, #0
1000bd32:	83fb      	strh	r3, [r7, #30]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
1000bd34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000bd36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
1000bd3a:	62bb      	str	r3, [r7, #40]	; 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
1000bd3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
1000bd3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1000bd40:	f7ff fd87 	bl	1000b852 <metal_io_virt_to_offset>
1000bd44:	4601      	mov	r1, r0
1000bd46:	f107 0210 	add.w	r2, r7, #16
1000bd4a:	2310      	movs	r3, #16
1000bd4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1000bd4e:	f7ff f98b 	bl	1000b068 <metal_io_block_write>
1000bd52:	6278      	str	r0, [r7, #36]	; 0x24
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
1000bd54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bd56:	2b10      	cmp	r3, #16
1000bd58:	d006      	beq.n	1000bd68 <rpmsg_virtio_send_offchannel_nocopy+0x68>
1000bd5a:	4b1b      	ldr	r3, [pc, #108]	; (1000bdc8 <rpmsg_virtio_send_offchannel_nocopy+0xc8>)
1000bd5c:	4a1b      	ldr	r2, [pc, #108]	; (1000bdcc <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
1000bd5e:	f240 117d 	movw	r1, #381	; 0x17d
1000bd62:	481b      	ldr	r0, [pc, #108]	; (1000bdd0 <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
1000bd64:	f002 ff98 	bl	1000ec98 <__assert_func>

	metal_mutex_acquire(&rdev->lock);
1000bd68:	68fb      	ldr	r3, [r7, #12]
1000bd6a:	3358      	adds	r3, #88	; 0x58
1000bd6c:	4618      	mov	r0, r3
1000bd6e:	f7ff fdef 	bl	1000b950 <metal_mutex_acquire>
#ifndef VIRTIO_SLAVE_ONLY
	if (rpmsg_virtio_get_role(rvdev) == RPMSG_MASTER)
		buff_len = RPMSG_BUFFER_SIZE;
	else
#endif /*!VIRTIO_SLAVE_ONLY*/
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);
1000bd72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000bd74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000bd78:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
1000bd7a:	4611      	mov	r1, r2
1000bd7c:	4618      	mov	r0, r3
1000bd7e:	f000 fbf3 	bl	1000c568 <virtqueue_get_buffer_length>
1000bd82:	6238      	str	r0, [r7, #32]

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, hdr, buff_len, idx);
1000bd84:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
1000bd86:	6a3a      	ldr	r2, [r7, #32]
1000bd88:	6b39      	ldr	r1, [r7, #48]	; 0x30
1000bd8a:	6b78      	ldr	r0, [r7, #52]	; 0x34
1000bd8c:	f7ff feb5 	bl	1000bafa <rpmsg_virtio_enqueue_buffer>
1000bd90:	6278      	str	r0, [r7, #36]	; 0x24
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
1000bd92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bd94:	2b00      	cmp	r3, #0
1000bd96:	d006      	beq.n	1000bda6 <rpmsg_virtio_send_offchannel_nocopy+0xa6>
1000bd98:	4b0e      	ldr	r3, [pc, #56]	; (1000bdd4 <rpmsg_virtio_send_offchannel_nocopy+0xd4>)
1000bd9a:	4a0c      	ldr	r2, [pc, #48]	; (1000bdcc <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
1000bd9c:	f44f 71c5 	mov.w	r1, #394	; 0x18a
1000bda0:	480b      	ldr	r0, [pc, #44]	; (1000bdd0 <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
1000bda2:	f002 ff79 	bl	1000ec98 <__assert_func>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
1000bda6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000bda8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000bdac:	4618      	mov	r0, r3
1000bdae:	f000 fcaf 	bl	1000c710 <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
1000bdb2:	68fb      	ldr	r3, [r7, #12]
1000bdb4:	3358      	adds	r3, #88	; 0x58
1000bdb6:	4618      	mov	r0, r3
1000bdb8:	f7ff fdd5 	bl	1000b966 <metal_mutex_release>

	return len;
1000bdbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
1000bdbe:	4618      	mov	r0, r3
1000bdc0:	3738      	adds	r7, #56	; 0x38
1000bdc2:	46bd      	mov	sp, r7
1000bdc4:	bd80      	pop	{r7, pc}
1000bdc6:	bf00      	nop
1000bdc8:	10012038 	.word	0x10012038
1000bdcc:	100121b4 	.word	0x100121b4
1000bdd0:	10012054 	.word	0x10012054
1000bdd4:	100120d8 	.word	0x100120d8

1000bdd8 <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int len, int wait)
{
1000bdd8:	b580      	push	{r7, lr}
1000bdda:	b08c      	sub	sp, #48	; 0x30
1000bddc:	af02      	add	r7, sp, #8
1000bdde:	60f8      	str	r0, [r7, #12]
1000bde0:	60b9      	str	r1, [r7, #8]
1000bde2:	607a      	str	r2, [r7, #4]
1000bde4:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	void *buffer;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
1000bde6:	68fb      	ldr	r3, [r7, #12]
1000bde8:	627b      	str	r3, [r7, #36]	; 0x24

	/* Get the payload buffer. */
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
1000bdea:	f107 0314 	add.w	r3, r7, #20
1000bdee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000bdf0:	4619      	mov	r1, r3
1000bdf2:	68f8      	ldr	r0, [r7, #12]
1000bdf4:	f7ff ff31 	bl	1000bc5a <rpmsg_virtio_get_tx_payload_buffer>
1000bdf8:	6238      	str	r0, [r7, #32]
	if (!buffer)
1000bdfa:	6a3b      	ldr	r3, [r7, #32]
1000bdfc:	2b00      	cmp	r3, #0
1000bdfe:	d101      	bne.n	1000be04 <rpmsg_virtio_send_offchannel_raw+0x2c>
		return RPMSG_ERR_NO_BUFF;
1000be00:	4b17      	ldr	r3, [pc, #92]	; (1000be60 <rpmsg_virtio_send_offchannel_raw+0x88>)
1000be02:	e029      	b.n	1000be58 <rpmsg_virtio_send_offchannel_raw+0x80>

	/* Copy data to rpmsg buffer. */
	if (len > (int)buff_len)
1000be04:	697b      	ldr	r3, [r7, #20]
1000be06:	461a      	mov	r2, r3
1000be08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000be0a:	4293      	cmp	r3, r2
1000be0c:	dd01      	ble.n	1000be12 <rpmsg_virtio_send_offchannel_raw+0x3a>
		len = buff_len;
1000be0e:	697b      	ldr	r3, [r7, #20]
1000be10:	633b      	str	r3, [r7, #48]	; 0x30
	io = rvdev->shbuf_io;
1000be12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000be14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
1000be18:	61fb      	str	r3, [r7, #28]
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
1000be1a:	6a39      	ldr	r1, [r7, #32]
1000be1c:	69f8      	ldr	r0, [r7, #28]
1000be1e:	f7ff fd18 	bl	1000b852 <metal_io_virt_to_offset>
1000be22:	4601      	mov	r1, r0
1000be24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000be26:	683a      	ldr	r2, [r7, #0]
1000be28:	69f8      	ldr	r0, [r7, #28]
1000be2a:	f7ff f91d 	bl	1000b068 <metal_io_block_write>
1000be2e:	61b8      	str	r0, [r7, #24]
				      data, len);
	RPMSG_ASSERT(status == len, "failed to write buffer\r\n");
1000be30:	69ba      	ldr	r2, [r7, #24]
1000be32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000be34:	429a      	cmp	r2, r3
1000be36:	d006      	beq.n	1000be46 <rpmsg_virtio_send_offchannel_raw+0x6e>
1000be38:	4b0a      	ldr	r3, [pc, #40]	; (1000be64 <rpmsg_virtio_send_offchannel_raw+0x8c>)
1000be3a:	4a0b      	ldr	r2, [pc, #44]	; (1000be68 <rpmsg_virtio_send_offchannel_raw+0x90>)
1000be3c:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
1000be40:	480a      	ldr	r0, [pc, #40]	; (1000be6c <rpmsg_virtio_send_offchannel_raw+0x94>)
1000be42:	f002 ff29 	bl	1000ec98 <__assert_func>

	return rpmsg_virtio_send_offchannel_nocopy(rdev, src, dst, buffer, len);
1000be46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000be48:	9300      	str	r3, [sp, #0]
1000be4a:	6a3b      	ldr	r3, [r7, #32]
1000be4c:	687a      	ldr	r2, [r7, #4]
1000be4e:	68b9      	ldr	r1, [r7, #8]
1000be50:	68f8      	ldr	r0, [r7, #12]
1000be52:	f7ff ff55 	bl	1000bd00 <rpmsg_virtio_send_offchannel_nocopy>
1000be56:	4603      	mov	r3, r0
}
1000be58:	4618      	mov	r0, r3
1000be5a:	3728      	adds	r7, #40	; 0x28
1000be5c:	46bd      	mov	sp, r7
1000be5e:	bd80      	pop	{r7, pc}
1000be60:	fffff82e 	.word	0xfffff82e
1000be64:	100120e4 	.word	0x100120e4
1000be68:	100121d8 	.word	0x100121d8
1000be6c:	10012054 	.word	0x10012054

1000be70 <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
1000be70:	b480      	push	{r7}
1000be72:	b083      	sub	sp, #12
1000be74:	af00      	add	r7, sp, #0
1000be76:	6078      	str	r0, [r7, #4]
	(void)vq;
}
1000be78:	bf00      	nop
1000be7a:	370c      	adds	r7, #12
1000be7c:	46bd      	mov	sp, r7
1000be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
1000be82:	4770      	bx	lr

1000be84 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
1000be84:	b590      	push	{r4, r7, lr}
1000be86:	b08d      	sub	sp, #52	; 0x34
1000be88:	af02      	add	r7, sp, #8
1000be8a:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
1000be8c:	687b      	ldr	r3, [r7, #4]
1000be8e:	681b      	ldr	r3, [r3, #0]
1000be90:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
1000be92:	6a3b      	ldr	r3, [r7, #32]
1000be94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000be96:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
1000be98:	69fb      	ldr	r3, [r7, #28]
1000be9a:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	uint32_t len;
	uint16_t idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
1000be9c:	69bb      	ldr	r3, [r7, #24]
1000be9e:	3358      	adds	r3, #88	; 0x58
1000bea0:	4618      	mov	r0, r3
1000bea2:	f7ff fd55 	bl	1000b950 <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
1000bea6:	f107 020a 	add.w	r2, r7, #10
1000beaa:	f107 030c 	add.w	r3, r7, #12
1000beae:	4619      	mov	r1, r3
1000beb0:	69f8      	ldr	r0, [r7, #28]
1000beb2:	f7ff fe5c 	bl	1000bb6e <rpmsg_virtio_get_rx_buffer>
1000beb6:	6278      	str	r0, [r7, #36]	; 0x24

	metal_mutex_release(&rdev->lock);
1000beb8:	69bb      	ldr	r3, [r7, #24]
1000beba:	3358      	adds	r3, #88	; 0x58
1000bebc:	4618      	mov	r0, r3
1000bebe:	f7ff fd52 	bl	1000b966 <metal_mutex_release>

	while (rp_hdr) {
1000bec2:	e062      	b.n	1000bf8a <rpmsg_virtio_rx_callback+0x106>
		rp_hdr->reserved = idx;
1000bec4:	897b      	ldrh	r3, [r7, #10]
1000bec6:	461a      	mov	r2, r3
1000bec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000beca:	609a      	str	r2, [r3, #8]

		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
1000becc:	69bb      	ldr	r3, [r7, #24]
1000bece:	3358      	adds	r3, #88	; 0x58
1000bed0:	4618      	mov	r0, r3
1000bed2:	f7ff fd3d 	bl	1000b950 <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
1000bed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bed8:	685b      	ldr	r3, [r3, #4]
1000beda:	4619      	mov	r1, r3
1000bedc:	69b8      	ldr	r0, [r7, #24]
1000bede:	f7ff fdc9 	bl	1000ba74 <rpmsg_get_ept_from_addr>
1000bee2:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
1000bee4:	69bb      	ldr	r3, [r7, #24]
1000bee6:	3358      	adds	r3, #88	; 0x58
1000bee8:	4618      	mov	r0, r3
1000beea:	f7ff fd3c 	bl	1000b966 <metal_mutex_release>

		if (ept) {
1000beee:	697b      	ldr	r3, [r7, #20]
1000bef0:	2b00      	cmp	r3, #0
1000bef2:	d025      	beq.n	1000bf40 <rpmsg_virtio_rx_callback+0xbc>
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
1000bef4:	697b      	ldr	r3, [r7, #20]
1000bef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000bef8:	f1b3 3fff 	cmp.w	r3, #4294967295
1000befc:	d103      	bne.n	1000bf06 <rpmsg_virtio_rx_callback+0x82>
				/*
				 * First message received from the remote side,
				 * update channel destination address
				 */
				ept->dest_addr = rp_hdr->src;
1000befe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bf00:	681a      	ldr	r2, [r3, #0]
1000bf02:	697b      	ldr	r3, [r7, #20]
1000bf04:	629a      	str	r2, [r3, #40]	; 0x28
			}
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
1000bf06:	697b      	ldr	r3, [r7, #20]
1000bf08:	6adc      	ldr	r4, [r3, #44]	; 0x2c
1000bf0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bf0c:	f103 0110 	add.w	r1, r3, #16
					 rp_hdr->len, rp_hdr->src, ept->priv);
1000bf10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bf12:	899b      	ldrh	r3, [r3, #12]
1000bf14:	b29b      	uxth	r3, r3
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
1000bf16:	4618      	mov	r0, r3
1000bf18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bf1a:	681a      	ldr	r2, [r3, #0]
1000bf1c:	697b      	ldr	r3, [r7, #20]
1000bf1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1000bf20:	9300      	str	r3, [sp, #0]
1000bf22:	4613      	mov	r3, r2
1000bf24:	4602      	mov	r2, r0
1000bf26:	6978      	ldr	r0, [r7, #20]
1000bf28:	47a0      	blx	r4
1000bf2a:	6138      	str	r0, [r7, #16]

			RPMSG_ASSERT(status >= 0,
1000bf2c:	693b      	ldr	r3, [r7, #16]
1000bf2e:	2b00      	cmp	r3, #0
1000bf30:	da06      	bge.n	1000bf40 <rpmsg_virtio_rx_callback+0xbc>
1000bf32:	4b1a      	ldr	r3, [pc, #104]	; (1000bf9c <rpmsg_virtio_rx_callback+0x118>)
1000bf34:	4a1a      	ldr	r2, [pc, #104]	; (1000bfa0 <rpmsg_virtio_rx_callback+0x11c>)
1000bf36:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
1000bf3a:	481a      	ldr	r0, [pc, #104]	; (1000bfa4 <rpmsg_virtio_rx_callback+0x120>)
1000bf3c:	f002 feac 	bl	1000ec98 <__assert_func>
				     "unexpected callback status\r\n");
		}

		metal_mutex_acquire(&rdev->lock);
1000bf40:	69bb      	ldr	r3, [r7, #24]
1000bf42:	3358      	adds	r3, #88	; 0x58
1000bf44:	4618      	mov	r0, r3
1000bf46:	f7ff fd03 	bl	1000b950 <metal_mutex_acquire>

		/* Check whether callback wants to hold buffer */
		if (!(rp_hdr->reserved & RPMSG_BUF_HELD)) {
1000bf4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bf4c:	689b      	ldr	r3, [r3, #8]
1000bf4e:	2b00      	cmp	r3, #0
1000bf50:	db05      	blt.n	1000bf5e <rpmsg_virtio_rx_callback+0xda>
			/* No, return used buffers. */
			rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
1000bf52:	68fa      	ldr	r2, [r7, #12]
1000bf54:	897b      	ldrh	r3, [r7, #10]
1000bf56:	6a79      	ldr	r1, [r7, #36]	; 0x24
1000bf58:	69f8      	ldr	r0, [r7, #28]
1000bf5a:	f7ff fdb5 	bl	1000bac8 <rpmsg_virtio_return_buffer>
		}

		rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
1000bf5e:	f107 020a 	add.w	r2, r7, #10
1000bf62:	f107 030c 	add.w	r3, r7, #12
1000bf66:	4619      	mov	r1, r3
1000bf68:	69f8      	ldr	r0, [r7, #28]
1000bf6a:	f7ff fe00 	bl	1000bb6e <rpmsg_virtio_get_rx_buffer>
1000bf6e:	6278      	str	r0, [r7, #36]	; 0x24
		if (!rp_hdr) {
1000bf70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bf72:	2b00      	cmp	r3, #0
1000bf74:	d104      	bne.n	1000bf80 <rpmsg_virtio_rx_callback+0xfc>
			/* tell peer we return some rx buffer */
			virtqueue_kick(rvdev->rvq);
1000bf76:	69fb      	ldr	r3, [r7, #28]
1000bf78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
1000bf7a:	4618      	mov	r0, r3
1000bf7c:	f000 fbc8 	bl	1000c710 <virtqueue_kick>
		}
		metal_mutex_release(&rdev->lock);
1000bf80:	69bb      	ldr	r3, [r7, #24]
1000bf82:	3358      	adds	r3, #88	; 0x58
1000bf84:	4618      	mov	r0, r3
1000bf86:	f7ff fcee 	bl	1000b966 <metal_mutex_release>
	while (rp_hdr) {
1000bf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000bf8c:	2b00      	cmp	r3, #0
1000bf8e:	d199      	bne.n	1000bec4 <rpmsg_virtio_rx_callback+0x40>
	}
}
1000bf90:	bf00      	nop
1000bf92:	bf00      	nop
1000bf94:	372c      	adds	r7, #44	; 0x2c
1000bf96:	46bd      	mov	sp, r7
1000bf98:	bd90      	pop	{r4, r7, pc}
1000bf9a:	bf00      	nop
1000bf9c:	100120f4 	.word	0x100120f4
1000bfa0:	100121fc 	.word	0x100121fc
1000bfa4:	10012054 	.word	0x10012054

1000bfa8 <rpmsg_virtio_ns_callback>:
 *
 * @return - rpmag endpoint callback handled
 */
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
1000bfa8:	b580      	push	{r7, lr}
1000bfaa:	b092      	sub	sp, #72	; 0x48
1000bfac:	af00      	add	r7, sp, #0
1000bfae:	60f8      	str	r0, [r7, #12]
1000bfb0:	60b9      	str	r1, [r7, #8]
1000bfb2:	607a      	str	r2, [r7, #4]
1000bfb4:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
1000bfb6:	68fb      	ldr	r3, [r7, #12]
1000bfb8:	6a1b      	ldr	r3, [r3, #32]
1000bfba:	647b      	str	r3, [r7, #68]	; 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
1000bfbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000bfbe:	643b      	str	r3, [r7, #64]	; 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
1000bfc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
1000bfc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
1000bfc6:	63fb      	str	r3, [r7, #60]	; 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = data;
1000bfc8:	68bb      	ldr	r3, [r7, #8]
1000bfca:	63bb      	str	r3, [r7, #56]	; 0x38
	if (len != sizeof(*ns_msg))
1000bfcc:	687b      	ldr	r3, [r7, #4]
1000bfce:	2b28      	cmp	r3, #40	; 0x28
1000bfd0:	d001      	beq.n	1000bfd6 <rpmsg_virtio_ns_callback+0x2e>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
1000bfd2:	2300      	movs	r3, #0
1000bfd4:	e057      	b.n	1000c086 <rpmsg_virtio_ns_callback+0xde>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
1000bfd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	metal_io_block_read(io,
1000bfd8:	4619      	mov	r1, r3
1000bfda:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
1000bfdc:	f7ff fc39 	bl	1000b852 <metal_io_virt_to_offset>
1000bfe0:	4601      	mov	r1, r0
1000bfe2:	f107 0210 	add.w	r2, r7, #16
1000bfe6:	2320      	movs	r3, #32
1000bfe8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
1000bfea:	f7fe ffc8 	bl	1000af7e <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
1000bfee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
1000bff0:	6a1b      	ldr	r3, [r3, #32]
1000bff2:	637b      	str	r3, [r7, #52]	; 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
1000bff4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000bff6:	3358      	adds	r3, #88	; 0x58
1000bff8:	4618      	mov	r0, r3
1000bffa:	f7ff fca9 	bl	1000b950 <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
1000bffe:	f107 0110 	add.w	r1, r7, #16
1000c002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000c004:	f04f 32ff 	mov.w	r2, #4294967295
1000c008:	6c78      	ldr	r0, [r7, #68]	; 0x44
1000c00a:	f7ff fb88 	bl	1000b71e <rpmsg_get_endpoint>
1000c00e:	6338      	str	r0, [r7, #48]	; 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
1000c010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
1000c012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000c014:	f003 0301 	and.w	r3, r3, #1
1000c018:	2b00      	cmp	r3, #0
1000c01a:	d017      	beq.n	1000c04c <rpmsg_virtio_ns_callback+0xa4>
		if (_ept)
1000c01c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c01e:	2b00      	cmp	r3, #0
1000c020:	d003      	beq.n	1000c02a <rpmsg_virtio_ns_callback+0x82>
			_ept->dest_addr = RPMSG_ADDR_ANY;
1000c022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c024:	f04f 32ff 	mov.w	r2, #4294967295
1000c028:	629a      	str	r2, [r3, #40]	; 0x28
		metal_mutex_release(&rdev->lock);
1000c02a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000c02c:	3358      	adds	r3, #88	; 0x58
1000c02e:	4618      	mov	r0, r3
1000c030:	f7ff fc99 	bl	1000b966 <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
1000c034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c036:	2b00      	cmp	r3, #0
1000c038:	d024      	beq.n	1000c084 <rpmsg_virtio_ns_callback+0xdc>
1000c03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c03c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000c03e:	2b00      	cmp	r3, #0
1000c040:	d020      	beq.n	1000c084 <rpmsg_virtio_ns_callback+0xdc>
			_ept->ns_unbind_cb(_ept);
1000c042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000c046:	6b38      	ldr	r0, [r7, #48]	; 0x30
1000c048:	4798      	blx	r3
1000c04a:	e01b      	b.n	1000c084 <rpmsg_virtio_ns_callback+0xdc>
	} else {
		if (!_ept) {
1000c04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c04e:	2b00      	cmp	r3, #0
1000c050:	d110      	bne.n	1000c074 <rpmsg_virtio_ns_callback+0xcc>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
1000c052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000c054:	3358      	adds	r3, #88	; 0x58
1000c056:	4618      	mov	r0, r3
1000c058:	f7ff fc85 	bl	1000b966 <metal_mutex_release>
			if (rdev->ns_bind_cb)
1000c05c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000c05e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
1000c060:	2b00      	cmp	r3, #0
1000c062:	d00f      	beq.n	1000c084 <rpmsg_virtio_ns_callback+0xdc>
				rdev->ns_bind_cb(rdev, name, dest);
1000c064:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000c066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
1000c068:	f107 0110 	add.w	r1, r7, #16
1000c06c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000c06e:	6c78      	ldr	r0, [r7, #68]	; 0x44
1000c070:	4798      	blx	r3
1000c072:	e007      	b.n	1000c084 <rpmsg_virtio_ns_callback+0xdc>
		} else {
			_ept->dest_addr = dest;
1000c074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c076:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000c078:	629a      	str	r2, [r3, #40]	; 0x28
			metal_mutex_release(&rdev->lock);
1000c07a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000c07c:	3358      	adds	r3, #88	; 0x58
1000c07e:	4618      	mov	r0, r3
1000c080:	f7ff fc71 	bl	1000b966 <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
1000c084:	2300      	movs	r3, #0
}
1000c086:	4618      	mov	r0, r3
1000c088:	3748      	adds	r7, #72	; 0x48
1000c08a:	46bd      	mov	sp, r7
1000c08c:	bd80      	pop	{r7, pc}
	...

1000c090 <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
1000c090:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
1000c094:	b090      	sub	sp, #64	; 0x40
1000c096:	af02      	add	r7, sp, #8
1000c098:	60f8      	str	r0, [r7, #12]
1000c09a:	60b9      	str	r1, [r7, #8]
1000c09c:	607a      	str	r2, [r7, #4]
1000c09e:	603b      	str	r3, [r7, #0]
	const char *vq_names[RPMSG_NUM_VRINGS];
	vq_callback callback[RPMSG_NUM_VRINGS];
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
1000c0a0:	68fb      	ldr	r3, [r7, #12]
1000c0a2:	633b      	str	r3, [r7, #48]	; 0x30
	memset(rdev, 0, sizeof(*rdev));
1000c0a4:	2278      	movs	r2, #120	; 0x78
1000c0a6:	2100      	movs	r1, #0
1000c0a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
1000c0aa:	f003 fc9c 	bl	1000f9e6 <memset>
	metal_mutex_init(&rdev->lock);
1000c0ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c0b0:	3358      	adds	r3, #88	; 0x58
1000c0b2:	4618      	mov	r0, r3
1000c0b4:	f7ff fc41 	bl	1000b93a <metal_mutex_init>
	rvdev->vdev = vdev;
1000c0b8:	68fb      	ldr	r3, [r7, #12]
1000c0ba:	68ba      	ldr	r2, [r7, #8]
1000c0bc:	679a      	str	r2, [r3, #120]	; 0x78
	rdev->ns_bind_cb = ns_bind_cb;
1000c0be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c0c0:	687a      	ldr	r2, [r7, #4]
1000c0c2:	65da      	str	r2, [r3, #92]	; 0x5c
	vdev->priv = rvdev;
1000c0c4:	68bb      	ldr	r3, [r7, #8]
1000c0c6:	68fa      	ldr	r2, [r7, #12]
1000c0c8:	625a      	str	r2, [r3, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
1000c0ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c0cc:	4a4d      	ldr	r2, [pc, #308]	; (1000c204 <rpmsg_init_vdev+0x174>)
1000c0ce:	661a      	str	r2, [r3, #96]	; 0x60
	rdev->ops.hold_rx_buffer = rpmsg_virtio_hold_rx_buffer;
1000c0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c0d2:	4a4d      	ldr	r2, [pc, #308]	; (1000c208 <rpmsg_init_vdev+0x178>)
1000c0d4:	665a      	str	r2, [r3, #100]	; 0x64
	rdev->ops.release_rx_buffer = rpmsg_virtio_release_rx_buffer;
1000c0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c0d8:	4a4c      	ldr	r2, [pc, #304]	; (1000c20c <rpmsg_init_vdev+0x17c>)
1000c0da:	669a      	str	r2, [r3, #104]	; 0x68
	rdev->ops.get_tx_payload_buffer = rpmsg_virtio_get_tx_payload_buffer;
1000c0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c0de:	4a4c      	ldr	r2, [pc, #304]	; (1000c210 <rpmsg_init_vdev+0x180>)
1000c0e0:	66da      	str	r2, [r3, #108]	; 0x6c
	rdev->ops.send_offchannel_nocopy = rpmsg_virtio_send_offchannel_nocopy;
1000c0e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c0e4:	4a4b      	ldr	r2, [pc, #300]	; (1000c214 <rpmsg_init_vdev+0x184>)
1000c0e6:	671a      	str	r2, [r3, #112]	; 0x70
	role = rpmsg_virtio_get_role(rvdev);
1000c0e8:	68f8      	ldr	r0, [r7, #12]
1000c0ea:	f7ff fc47 	bl	1000b97c <rpmsg_virtio_get_role>
1000c0ee:	62f8      	str	r0, [r7, #44]	; 0x2c

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
1000c0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000c0f2:	2b01      	cmp	r3, #1
1000c0f4:	d102      	bne.n	1000c0fc <rpmsg_init_vdev+0x6c>
		/* wait synchro with the master */
		rpmsg_virtio_wait_remote_ready(rvdev);
1000c0f6:	68f8      	ldr	r0, [r7, #12]
1000c0f8:	f7ff fd55 	bl	1000bba6 <rpmsg_virtio_wait_remote_ready>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	vdev->features = rpmsg_virtio_get_features(rvdev);
1000c0fc:	68f8      	ldr	r0, [r7, #12]
1000c0fe:	f7ff fc6e 	bl	1000b9de <rpmsg_virtio_get_features>
1000c102:	4603      	mov	r3, r0
1000c104:	2200      	movs	r2, #0
1000c106:	4698      	mov	r8, r3
1000c108:	4691      	mov	r9, r2
1000c10a:	68bb      	ldr	r3, [r7, #8]
1000c10c:	e9c3 8904 	strd	r8, r9, [r3, #16]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
1000c110:	68bb      	ldr	r3, [r7, #8]
1000c112:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
1000c116:	f002 0401 	and.w	r4, r2, #1
1000c11a:	2500      	movs	r5, #0
1000c11c:	ea44 0305 	orr.w	r3, r4, r5
1000c120:	2b00      	cmp	r3, #0
1000c122:	bf14      	ite	ne
1000c124:	2301      	movne	r3, #1
1000c126:	2300      	moveq	r3, #0
1000c128:	b2da      	uxtb	r2, r3
1000c12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c12c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	(void)shpool;
	if (role == RPMSG_REMOTE) {
1000c130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000c132:	2b01      	cmp	r3, #1
1000c134:	d113      	bne.n	1000c15e <rpmsg_init_vdev+0xce>
		vq_names[0] = "tx_vq";
1000c136:	4b38      	ldr	r3, [pc, #224]	; (1000c218 <rpmsg_init_vdev+0x188>)
1000c138:	61fb      	str	r3, [r7, #28]
		vq_names[1] = "rx_vq";
1000c13a:	4b38      	ldr	r3, [pc, #224]	; (1000c21c <rpmsg_init_vdev+0x18c>)
1000c13c:	623b      	str	r3, [r7, #32]
		callback[0] = rpmsg_virtio_tx_callback;
1000c13e:	4b38      	ldr	r3, [pc, #224]	; (1000c220 <rpmsg_init_vdev+0x190>)
1000c140:	617b      	str	r3, [r7, #20]
		callback[1] = rpmsg_virtio_rx_callback;
1000c142:	4b38      	ldr	r3, [pc, #224]	; (1000c224 <rpmsg_init_vdev+0x194>)
1000c144:	61bb      	str	r3, [r7, #24]
		rvdev->rvq  = vdev->vrings_info[1].vq;
1000c146:	68bb      	ldr	r3, [r7, #8]
1000c148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000c14a:	3318      	adds	r3, #24
1000c14c:	681a      	ldr	r2, [r3, #0]
1000c14e:	68fb      	ldr	r3, [r7, #12]
1000c150:	67da      	str	r2, [r3, #124]	; 0x7c
		rvdev->svq  = vdev->vrings_info[0].vq;
1000c152:	68bb      	ldr	r3, [r7, #8]
1000c154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000c156:	681a      	ldr	r2, [r3, #0]
1000c158:	68fb      	ldr	r3, [r7, #12]
1000c15a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
1000c15e:	68fb      	ldr	r3, [r7, #12]
1000c160:	683a      	ldr	r2, [r7, #0]
1000c162:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
1000c166:	f107 021c 	add.w	r2, r7, #28
1000c16a:	f107 0314 	add.w	r3, r7, #20
1000c16e:	9300      	str	r3, [sp, #0]
1000c170:	4613      	mov	r3, r2
1000c172:	2202      	movs	r2, #2
1000c174:	2100      	movs	r1, #0
1000c176:	68f8      	ldr	r0, [r7, #12]
1000c178:	f7ff fc42 	bl	1000ba00 <rpmsg_virtio_create_virtqueues>
1000c17c:	62b8      	str	r0, [r7, #40]	; 0x28
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
1000c17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c180:	2b00      	cmp	r3, #0
1000c182:	d001      	beq.n	1000c188 <rpmsg_init_vdev+0xf8>
		return status;
1000c184:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c186:	e037      	b.n	1000c1f8 <rpmsg_init_vdev+0x168>

	/*
	 * Suppress "tx-complete" interrupts
	 * since send method use busy loop when buffer pool exhaust
	 */
	virtqueue_disable_cb(rvdev->svq);
1000c188:	68fb      	ldr	r3, [r7, #12]
1000c18a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000c18e:	4618      	mov	r0, r3
1000c190:	f000 fa86 	bl	1000c6a0 <virtqueue_disable_cb>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
1000c194:	2300      	movs	r3, #0
1000c196:	637b      	str	r3, [r7, #52]	; 0x34
1000c198:	e00f      	b.n	1000c1ba <rpmsg_init_vdev+0x12a>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
1000c19a:	68bb      	ldr	r3, [r7, #8]
1000c19c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1000c19e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000c1a0:	4613      	mov	r3, r2
1000c1a2:	005b      	lsls	r3, r3, #1
1000c1a4:	4413      	add	r3, r2
1000c1a6:	00db      	lsls	r3, r3, #3
1000c1a8:	440b      	add	r3, r1
1000c1aa:	681b      	ldr	r3, [r3, #0]
1000c1ac:	627b      	str	r3, [r7, #36]	; 0x24
		vq->shm_io = shm_io;
1000c1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000c1b0:	683a      	ldr	r2, [r7, #0]
1000c1b2:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
1000c1b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000c1b6:	3301      	adds	r3, #1
1000c1b8:	637b      	str	r3, [r7, #52]	; 0x34
1000c1ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000c1bc:	2b01      	cmp	r3, #1
1000c1be:	d9ec      	bls.n	1000c19a <rpmsg_init_vdev+0x10a>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
1000c1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c1c2:	4618      	mov	r0, r3
1000c1c4:	f7ff fb35 	bl	1000b832 <metal_list_init>

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if (rdev->support_ns) {
1000c1c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c1ca:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
1000c1ce:	2b00      	cmp	r3, #0
1000c1d0:	d011      	beq.n	1000c1f6 <rpmsg_init_vdev+0x166>
		rpmsg_initialize_ept(&rdev->ns_ept, "NS",
1000c1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c1d4:	f103 0008 	add.w	r0, r3, #8
1000c1d8:	2300      	movs	r3, #0
1000c1da:	9301      	str	r3, [sp, #4]
1000c1dc:	4b12      	ldr	r3, [pc, #72]	; (1000c228 <rpmsg_init_vdev+0x198>)
1000c1de:	9300      	str	r3, [sp, #0]
1000c1e0:	2335      	movs	r3, #53	; 0x35
1000c1e2:	2235      	movs	r2, #53	; 0x35
1000c1e4:	4911      	ldr	r1, [pc, #68]	; (1000c22c <rpmsg_init_vdev+0x19c>)
1000c1e6:	f7ff fc21 	bl	1000ba2c <rpmsg_initialize_ept>
				     RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
				     rpmsg_virtio_ns_callback, NULL);
		rpmsg_register_endpoint(rdev, &rdev->ns_ept);
1000c1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000c1ec:	3308      	adds	r3, #8
1000c1ee:	4619      	mov	r1, r3
1000c1f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
1000c1f2:	f7ff faf4 	bl	1000b7de <rpmsg_register_endpoint>
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
1000c1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
1000c1f8:	4618      	mov	r0, r3
1000c1fa:	3738      	adds	r7, #56	; 0x38
1000c1fc:	46bd      	mov	sp, r7
1000c1fe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
1000c202:	bf00      	nop
1000c204:	1000bdd9 	.word	0x1000bdd9
1000c208:	1000bbe1 	.word	0x1000bbe1
1000c20c:	1000bc09 	.word	0x1000bc09
1000c210:	1000bc5b 	.word	0x1000bc5b
1000c214:	1000bd01 	.word	0x1000bd01
1000c218:	10012100 	.word	0x10012100
1000c21c:	10012108 	.word	0x10012108
1000c220:	1000be71 	.word	0x1000be71
1000c224:	1000be85 	.word	0x1000be85
1000c228:	1000bfa9 	.word	0x1000bfa9
1000c22c:	10012110 	.word	0x10012110

1000c230 <metal_machine_cache_flush>:

	/* Add implementation here */
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
1000c230:	b480      	push	{r7}
1000c232:	b083      	sub	sp, #12
1000c234:	af00      	add	r7, sp, #0
1000c236:	6078      	str	r0, [r7, #4]
1000c238:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
1000c23a:	bf00      	nop
1000c23c:	370c      	adds	r7, #12
1000c23e:	46bd      	mov	sp, r7
1000c240:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c244:	4770      	bx	lr

1000c246 <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
1000c246:	b480      	push	{r7}
1000c248:	b083      	sub	sp, #12
1000c24a:	af00      	add	r7, sp, #0
1000c24c:	6078      	str	r0, [r7, #4]
1000c24e:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
1000c250:	bf00      	nop
1000c252:	370c      	adds	r7, #12
1000c254:	46bd      	mov	sp, r7
1000c256:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c25a:	4770      	bx	lr

1000c25c <metal_machine_io_mem_map>:
	/* Add implementation here */
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
1000c25c:	b480      	push	{r7}
1000c25e:	b085      	sub	sp, #20
1000c260:	af00      	add	r7, sp, #0
1000c262:	60f8      	str	r0, [r7, #12]
1000c264:	60b9      	str	r1, [r7, #8]
1000c266:	607a      	str	r2, [r7, #4]
1000c268:	603b      	str	r3, [r7, #0]
	metal_unused(size);
	metal_unused(flags);

	/* Add implementation here */

	return va;
1000c26a:	68fb      	ldr	r3, [r7, #12]
}
1000c26c:	4618      	mov	r0, r3
1000c26e:	3714      	adds	r7, #20
1000c270:	46bd      	mov	sp, r7
1000c272:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c276:	4770      	bx	lr

1000c278 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback callbacks[])
{
1000c278:	b590      	push	{r4, r7, lr}
1000c27a:	b08f      	sub	sp, #60	; 0x3c
1000c27c:	af04      	add	r7, sp, #16
1000c27e:	60f8      	str	r0, [r7, #12]
1000c280:	60b9      	str	r1, [r7, #8]
1000c282:	607a      	str	r2, [r7, #4]
1000c284:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
1000c286:	68fb      	ldr	r3, [r7, #12]
1000c288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000c28a:	623b      	str	r3, [r7, #32]
	if (nvqs > num_vrings)
1000c28c:	687a      	ldr	r2, [r7, #4]
1000c28e:	6a3b      	ldr	r3, [r7, #32]
1000c290:	429a      	cmp	r2, r3
1000c292:	d901      	bls.n	1000c298 <virtio_create_virtqueues+0x20>
		return ERROR_VQUEUE_INVLD_PARAM;
1000c294:	4b1e      	ldr	r3, [pc, #120]	; (1000c310 <virtio_create_virtqueues+0x98>)
1000c296:	e036      	b.n	1000c306 <virtio_create_virtqueues+0x8e>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
1000c298:	2300      	movs	r3, #0
1000c29a:	627b      	str	r3, [r7, #36]	; 0x24
1000c29c:	e02e      	b.n	1000c2fc <virtio_create_virtqueues+0x84>
		vring_info = &vdev->vrings_info[i];
1000c29e:	68fb      	ldr	r3, [r7, #12]
1000c2a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1000c2a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1000c2a4:	4613      	mov	r3, r2
1000c2a6:	005b      	lsls	r3, r3, #1
1000c2a8:	4413      	add	r3, r2
1000c2aa:	00db      	lsls	r3, r3, #3
1000c2ac:	440b      	add	r3, r1
1000c2ae:	61fb      	str	r3, [r7, #28]

		vring_alloc = &vring_info->info;
1000c2b0:	69fb      	ldr	r3, [r7, #28]
1000c2b2:	3304      	adds	r3, #4
1000c2b4:	61bb      	str	r3, [r7, #24]
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
1000c2b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000c2b8:	b298      	uxth	r0, r3
1000c2ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000c2bc:	009b      	lsls	r3, r3, #2
1000c2be:	683a      	ldr	r2, [r7, #0]
1000c2c0:	4413      	add	r3, r2
1000c2c2:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
1000c2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000c2c6:	009b      	lsls	r3, r3, #2
1000c2c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
1000c2ca:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
1000c2cc:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
1000c2ce:	68fa      	ldr	r2, [r7, #12]
1000c2d0:	6a12      	ldr	r2, [r2, #32]
1000c2d2:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
1000c2d4:	69f9      	ldr	r1, [r7, #28]
1000c2d6:	6809      	ldr	r1, [r1, #0]
1000c2d8:	9102      	str	r1, [sp, #8]
1000c2da:	9201      	str	r2, [sp, #4]
1000c2dc:	9300      	str	r3, [sp, #0]
1000c2de:	69bb      	ldr	r3, [r7, #24]
1000c2e0:	4622      	mov	r2, r4
1000c2e2:	4601      	mov	r1, r0
1000c2e4:	68f8      	ldr	r0, [r7, #12]
1000c2e6:	f000 f90e 	bl	1000c506 <virtqueue_create>
1000c2ea:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
1000c2ec:	697b      	ldr	r3, [r7, #20]
1000c2ee:	2b00      	cmp	r3, #0
1000c2f0:	d001      	beq.n	1000c2f6 <virtio_create_virtqueues+0x7e>
			return ret;
1000c2f2:	697b      	ldr	r3, [r7, #20]
1000c2f4:	e007      	b.n	1000c306 <virtio_create_virtqueues+0x8e>
	for (i = 0; i < nvqs; i++) {
1000c2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000c2f8:	3301      	adds	r3, #1
1000c2fa:	627b      	str	r3, [r7, #36]	; 0x24
1000c2fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1000c2fe:	687b      	ldr	r3, [r7, #4]
1000c300:	429a      	cmp	r2, r3
1000c302:	d3cc      	bcc.n	1000c29e <virtio_create_virtqueues+0x26>
	}
	return 0;
1000c304:	2300      	movs	r3, #0
}
1000c306:	4618      	mov	r0, r3
1000c308:	372c      	adds	r7, #44	; 0x2c
1000c30a:	46bd      	mov	sp, r7
1000c30c:	bd90      	pop	{r4, r7, pc}
1000c30e:	bf00      	nop
1000c310:	fffff440 	.word	0xfffff440

1000c314 <vring_init>:
	return size;
}

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
1000c314:	b480      	push	{r7}
1000c316:	b085      	sub	sp, #20
1000c318:	af00      	add	r7, sp, #0
1000c31a:	60f8      	str	r0, [r7, #12]
1000c31c:	60b9      	str	r1, [r7, #8]
1000c31e:	607a      	str	r2, [r7, #4]
1000c320:	603b      	str	r3, [r7, #0]
	vr->num = num;
1000c322:	68fb      	ldr	r3, [r7, #12]
1000c324:	68ba      	ldr	r2, [r7, #8]
1000c326:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
1000c328:	68fb      	ldr	r3, [r7, #12]
1000c32a:	687a      	ldr	r2, [r7, #4]
1000c32c:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
1000c32e:	68bb      	ldr	r3, [r7, #8]
1000c330:	011b      	lsls	r3, r3, #4
1000c332:	687a      	ldr	r2, [r7, #4]
1000c334:	441a      	add	r2, r3
1000c336:	68fb      	ldr	r3, [r7, #12]
1000c338:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
1000c33a:	68fb      	ldr	r3, [r7, #12]
1000c33c:	689a      	ldr	r2, [r3, #8]
1000c33e:	68bb      	ldr	r3, [r7, #8]
1000c340:	005b      	lsls	r3, r3, #1
1000c342:	4413      	add	r3, r2
1000c344:	3304      	adds	r3, #4
1000c346:	461a      	mov	r2, r3
1000c348:	683b      	ldr	r3, [r7, #0]
1000c34a:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
1000c34c:	1c5a      	adds	r2, r3, #1
1000c34e:	683b      	ldr	r3, [r7, #0]
1000c350:	425b      	negs	r3, r3
1000c352:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
1000c354:	461a      	mov	r2, r3
1000c356:	68fb      	ldr	r3, [r7, #12]
1000c358:	60da      	str	r2, [r3, #12]
}
1000c35a:	bf00      	nop
1000c35c:	3714      	adds	r7, #20
1000c35e:	46bd      	mov	sp, r7
1000c360:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c364:	4770      	bx	lr

1000c366 <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
1000c366:	b480      	push	{r7}
1000c368:	b083      	sub	sp, #12
1000c36a:	af00      	add	r7, sp, #0
1000c36c:	4603      	mov	r3, r0
1000c36e:	80fb      	strh	r3, [r7, #6]
1000c370:	460b      	mov	r3, r1
1000c372:	80bb      	strh	r3, [r7, #4]
1000c374:	4613      	mov	r3, r2
1000c376:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
1000c378:	88ba      	ldrh	r2, [r7, #4]
1000c37a:	88fb      	ldrh	r3, [r7, #6]
1000c37c:	1ad3      	subs	r3, r2, r3
1000c37e:	b29b      	uxth	r3, r3
1000c380:	3b01      	subs	r3, #1
1000c382:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
1000c384:	88b9      	ldrh	r1, [r7, #4]
1000c386:	887b      	ldrh	r3, [r7, #2]
1000c388:	1acb      	subs	r3, r1, r3
1000c38a:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
1000c38c:	429a      	cmp	r2, r3
1000c38e:	bf34      	ite	cc
1000c390:	2301      	movcc	r3, #1
1000c392:	2300      	movcs	r3, #0
1000c394:	b2db      	uxtb	r3, r3
}
1000c396:	4618      	mov	r0, r3
1000c398:	370c      	adds	r7, #12
1000c39a:	46bd      	mov	sp, r7
1000c39c:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c3a0:	4770      	bx	lr

1000c3a2 <metal_io_virt>:
{
1000c3a2:	b480      	push	{r7}
1000c3a4:	b083      	sub	sp, #12
1000c3a6:	af00      	add	r7, sp, #0
1000c3a8:	6078      	str	r0, [r7, #4]
1000c3aa:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
1000c3ac:	687b      	ldr	r3, [r7, #4]
1000c3ae:	681b      	ldr	r3, [r3, #0]
		: NULL);
1000c3b0:	f1b3 3fff 	cmp.w	r3, #4294967295
1000c3b4:	d00a      	beq.n	1000c3cc <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
1000c3b6:	687b      	ldr	r3, [r7, #4]
1000c3b8:	689b      	ldr	r3, [r3, #8]
1000c3ba:	683a      	ldr	r2, [r7, #0]
1000c3bc:	429a      	cmp	r2, r3
1000c3be:	d205      	bcs.n	1000c3cc <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
1000c3c0:	687b      	ldr	r3, [r7, #4]
1000c3c2:	681b      	ldr	r3, [r3, #0]
1000c3c4:	461a      	mov	r2, r3
1000c3c6:	683b      	ldr	r3, [r7, #0]
1000c3c8:	4413      	add	r3, r2
		: NULL);
1000c3ca:	e000      	b.n	1000c3ce <metal_io_virt+0x2c>
1000c3cc:	2300      	movs	r3, #0
}
1000c3ce:	4618      	mov	r0, r3
1000c3d0:	370c      	adds	r7, #12
1000c3d2:	46bd      	mov	sp, r7
1000c3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c3d8:	4770      	bx	lr

1000c3da <metal_io_phys>:
{
1000c3da:	b580      	push	{r7, lr}
1000c3dc:	b084      	sub	sp, #16
1000c3de:	af00      	add	r7, sp, #0
1000c3e0:	6078      	str	r0, [r7, #4]
1000c3e2:	6039      	str	r1, [r7, #0]
	if (!io->ops.offset_to_phys) {
1000c3e4:	687b      	ldr	r3, [r7, #4]
1000c3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000c3e8:	2b00      	cmp	r3, #0
1000c3ea:	d123      	bne.n	1000c434 <metal_io_phys+0x5a>
		unsigned long page = (io->page_shift >=
1000c3ec:	687b      	ldr	r3, [r7, #4]
1000c3ee:	68db      	ldr	r3, [r3, #12]
				     0 : offset >> io->page_shift);
1000c3f0:	2b1f      	cmp	r3, #31
1000c3f2:	d805      	bhi.n	1000c400 <metal_io_phys+0x26>
1000c3f4:	687b      	ldr	r3, [r7, #4]
1000c3f6:	68db      	ldr	r3, [r3, #12]
1000c3f8:	683a      	ldr	r2, [r7, #0]
1000c3fa:	fa22 f303 	lsr.w	r3, r2, r3
1000c3fe:	e000      	b.n	1000c402 <metal_io_phys+0x28>
1000c400:	2300      	movs	r3, #0
		unsigned long page = (io->page_shift >=
1000c402:	60fb      	str	r3, [r7, #12]
		return (io->physmap && offset < io->size
1000c404:	687b      	ldr	r3, [r7, #4]
1000c406:	685b      	ldr	r3, [r3, #4]
			: METAL_BAD_PHYS);
1000c408:	2b00      	cmp	r3, #0
1000c40a:	d010      	beq.n	1000c42e <metal_io_phys+0x54>
		return (io->physmap && offset < io->size
1000c40c:	687b      	ldr	r3, [r7, #4]
1000c40e:	689b      	ldr	r3, [r3, #8]
1000c410:	683a      	ldr	r2, [r7, #0]
1000c412:	429a      	cmp	r2, r3
1000c414:	d20b      	bcs.n	1000c42e <metal_io_phys+0x54>
			? io->physmap[page] + (offset & io->page_mask)
1000c416:	687b      	ldr	r3, [r7, #4]
1000c418:	685a      	ldr	r2, [r3, #4]
1000c41a:	68fb      	ldr	r3, [r7, #12]
1000c41c:	009b      	lsls	r3, r3, #2
1000c41e:	4413      	add	r3, r2
1000c420:	681a      	ldr	r2, [r3, #0]
1000c422:	687b      	ldr	r3, [r7, #4]
1000c424:	6919      	ldr	r1, [r3, #16]
1000c426:	683b      	ldr	r3, [r7, #0]
1000c428:	400b      	ands	r3, r1
			: METAL_BAD_PHYS);
1000c42a:	4413      	add	r3, r2
1000c42c:	e008      	b.n	1000c440 <metal_io_phys+0x66>
1000c42e:	f04f 33ff 	mov.w	r3, #4294967295
1000c432:	e005      	b.n	1000c440 <metal_io_phys+0x66>
	return io->ops.offset_to_phys(io, offset);
1000c434:	687b      	ldr	r3, [r7, #4]
1000c436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000c438:	6839      	ldr	r1, [r7, #0]
1000c43a:	6878      	ldr	r0, [r7, #4]
1000c43c:	4798      	blx	r3
1000c43e:	4603      	mov	r3, r0
}
1000c440:	4618      	mov	r0, r3
1000c442:	3710      	adds	r7, #16
1000c444:	46bd      	mov	sp, r7
1000c446:	bd80      	pop	{r7, pc}

1000c448 <metal_io_phys_to_offset>:
{
1000c448:	b580      	push	{r7, lr}
1000c44a:	b084      	sub	sp, #16
1000c44c:	af00      	add	r7, sp, #0
1000c44e:	6078      	str	r0, [r7, #4]
1000c450:	6039      	str	r1, [r7, #0]
	if (!io->ops.phys_to_offset) {
1000c452:	687b      	ldr	r3, [r7, #4]
1000c454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000c456:	2b00      	cmp	r3, #0
1000c458:	d127      	bne.n	1000c4aa <metal_io_phys_to_offset+0x62>
			(io->page_mask == (metal_phys_addr_t)(-1) ?
1000c45a:	687b      	ldr	r3, [r7, #4]
1000c45c:	691b      	ldr	r3, [r3, #16]
			phys - io->physmap[0] :  phys & io->page_mask);
1000c45e:	f1b3 3fff 	cmp.w	r3, #4294967295
1000c462:	d105      	bne.n	1000c470 <metal_io_phys_to_offset+0x28>
1000c464:	687b      	ldr	r3, [r7, #4]
1000c466:	685b      	ldr	r3, [r3, #4]
1000c468:	681b      	ldr	r3, [r3, #0]
1000c46a:	683a      	ldr	r2, [r7, #0]
1000c46c:	1ad3      	subs	r3, r2, r3
1000c46e:	e003      	b.n	1000c478 <metal_io_phys_to_offset+0x30>
1000c470:	687b      	ldr	r3, [r7, #4]
1000c472:	691a      	ldr	r2, [r3, #16]
1000c474:	683b      	ldr	r3, [r7, #0]
1000c476:	4013      	ands	r3, r2
		unsigned long offset =
1000c478:	60fb      	str	r3, [r7, #12]
			if (metal_io_phys(io, offset) == phys)
1000c47a:	68f9      	ldr	r1, [r7, #12]
1000c47c:	6878      	ldr	r0, [r7, #4]
1000c47e:	f7ff ffac 	bl	1000c3da <metal_io_phys>
1000c482:	4602      	mov	r2, r0
1000c484:	683b      	ldr	r3, [r7, #0]
1000c486:	4293      	cmp	r3, r2
1000c488:	d101      	bne.n	1000c48e <metal_io_phys_to_offset+0x46>
				return offset;
1000c48a:	68fb      	ldr	r3, [r7, #12]
1000c48c:	e013      	b.n	1000c4b6 <metal_io_phys_to_offset+0x6e>
			offset += io->page_mask + 1;
1000c48e:	687b      	ldr	r3, [r7, #4]
1000c490:	691a      	ldr	r2, [r3, #16]
1000c492:	68fb      	ldr	r3, [r7, #12]
1000c494:	4413      	add	r3, r2
1000c496:	3301      	adds	r3, #1
1000c498:	60fb      	str	r3, [r7, #12]
		} while (offset < io->size);
1000c49a:	687b      	ldr	r3, [r7, #4]
1000c49c:	689b      	ldr	r3, [r3, #8]
1000c49e:	68fa      	ldr	r2, [r7, #12]
1000c4a0:	429a      	cmp	r2, r3
1000c4a2:	d3ea      	bcc.n	1000c47a <metal_io_phys_to_offset+0x32>
		return METAL_BAD_OFFSET;
1000c4a4:	f04f 33ff 	mov.w	r3, #4294967295
1000c4a8:	e005      	b.n	1000c4b6 <metal_io_phys_to_offset+0x6e>
	return (*io->ops.phys_to_offset)(io, phys);
1000c4aa:	687b      	ldr	r3, [r7, #4]
1000c4ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000c4ae:	6839      	ldr	r1, [r7, #0]
1000c4b0:	6878      	ldr	r0, [r7, #4]
1000c4b2:	4798      	blx	r3
1000c4b4:	4603      	mov	r3, r0
}
1000c4b6:	4618      	mov	r0, r3
1000c4b8:	3710      	adds	r7, #16
1000c4ba:	46bd      	mov	sp, r7
1000c4bc:	bd80      	pop	{r7, pc}

1000c4be <metal_io_phys_to_virt>:
{
1000c4be:	b580      	push	{r7, lr}
1000c4c0:	b082      	sub	sp, #8
1000c4c2:	af00      	add	r7, sp, #0
1000c4c4:	6078      	str	r0, [r7, #4]
1000c4c6:	6039      	str	r1, [r7, #0]
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
1000c4c8:	6839      	ldr	r1, [r7, #0]
1000c4ca:	6878      	ldr	r0, [r7, #4]
1000c4cc:	f7ff ffbc 	bl	1000c448 <metal_io_phys_to_offset>
1000c4d0:	4603      	mov	r3, r0
1000c4d2:	4619      	mov	r1, r3
1000c4d4:	6878      	ldr	r0, [r7, #4]
1000c4d6:	f7ff ff64 	bl	1000c3a2 <metal_io_virt>
1000c4da:	4603      	mov	r3, r0
}
1000c4dc:	4618      	mov	r0, r3
1000c4de:	3708      	adds	r7, #8
1000c4e0:	46bd      	mov	sp, r7
1000c4e2:	bd80      	pop	{r7, pc}

1000c4e4 <virtqueue_phys_to_virt>:
#endif /* VIRTIO_CACHED_VRINGS */

/* Default implementation of P2V based on libmetal */
static inline void *virtqueue_phys_to_virt(struct virtqueue *vq,
					   metal_phys_addr_t phys)
{
1000c4e4:	b580      	push	{r7, lr}
1000c4e6:	b084      	sub	sp, #16
1000c4e8:	af00      	add	r7, sp, #0
1000c4ea:	6078      	str	r0, [r7, #4]
1000c4ec:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
1000c4ee:	687b      	ldr	r3, [r7, #4]
1000c4f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000c4f2:	60fb      	str	r3, [r7, #12]

	return metal_io_phys_to_virt(io, phys);
1000c4f4:	6839      	ldr	r1, [r7, #0]
1000c4f6:	68f8      	ldr	r0, [r7, #12]
1000c4f8:	f7ff ffe1 	bl	1000c4be <metal_io_phys_to_virt>
1000c4fc:	4603      	mov	r3, r0
}
1000c4fe:	4618      	mov	r0, r3
1000c500:	3710      	adds	r7, #16
1000c502:	46bd      	mov	sp, r7
1000c504:	bd80      	pop	{r7, pc}

1000c506 <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
1000c506:	b580      	push	{r7, lr}
1000c508:	b086      	sub	sp, #24
1000c50a:	af00      	add	r7, sp, #0
1000c50c:	60f8      	str	r0, [r7, #12]
1000c50e:	607a      	str	r2, [r7, #4]
1000c510:	603b      	str	r3, [r7, #0]
1000c512:	460b      	mov	r3, r1
1000c514:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
1000c516:	2300      	movs	r3, #0
1000c518:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
1000c51a:	697b      	ldr	r3, [r7, #20]
1000c51c:	2b00      	cmp	r3, #0
1000c51e:	d11e      	bne.n	1000c55e <virtqueue_create+0x58>
		vq->vq_dev = virt_dev;
1000c520:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c522:	68fa      	ldr	r2, [r7, #12]
1000c524:	601a      	str	r2, [r3, #0]
		vq->vq_name = name;
1000c526:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c528:	687a      	ldr	r2, [r7, #4]
1000c52a:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
1000c52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c52e:	897a      	ldrh	r2, [r7, #10]
1000c530:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
1000c532:	683b      	ldr	r3, [r7, #0]
1000c534:	891a      	ldrh	r2, [r3, #8]
1000c536:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c538:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
1000c53a:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c53c:	895a      	ldrh	r2, [r3, #10]
1000c53e:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c540:	849a      	strh	r2, [r3, #36]	; 0x24
		vq->callback = callback;
1000c542:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c544:	6a3a      	ldr	r2, [r7, #32]
1000c546:	60da      	str	r2, [r3, #12]
		vq->notify = notify;
1000c548:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000c54a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1000c54c:	611a      	str	r2, [r3, #16]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, ring->vaddr, ring->align);
1000c54e:	683b      	ldr	r3, [r7, #0]
1000c550:	6819      	ldr	r1, [r3, #0]
1000c552:	683b      	ldr	r3, [r7, #0]
1000c554:	685b      	ldr	r3, [r3, #4]
1000c556:	461a      	mov	r2, r3
1000c558:	6ab8      	ldr	r0, [r7, #40]	; 0x28
1000c55a:	f000 f8ef 	bl	1000c73c <vq_ring_init>
	/*
	 * CACHE: nothing to be done here. Only desc.next is setup at this
	 * stage but that is only written by master, so no need to flush it.
	 */

	return status;
1000c55e:	697b      	ldr	r3, [r7, #20]
}
1000c560:	4618      	mov	r0, r3
1000c562:	3718      	adds	r7, #24
1000c564:	46bd      	mov	sp, r7
1000c566:	bd80      	pop	{r7, pc}

1000c568 <virtqueue_get_buffer_length>:

	return cookie;
}

uint32_t virtqueue_get_buffer_length(struct virtqueue *vq, uint16_t idx)
{
1000c568:	b480      	push	{r7}
1000c56a:	b083      	sub	sp, #12
1000c56c:	af00      	add	r7, sp, #0
1000c56e:	6078      	str	r0, [r7, #4]
1000c570:	460b      	mov	r3, r1
1000c572:	807b      	strh	r3, [r7, #2]
	VRING_INVALIDATE(vq->vq_ring.desc[idx].len);
	return vq->vq_ring.desc[idx].len;
1000c574:	687b      	ldr	r3, [r7, #4]
1000c576:	699a      	ldr	r2, [r3, #24]
1000c578:	887b      	ldrh	r3, [r7, #2]
1000c57a:	011b      	lsls	r3, r3, #4
1000c57c:	4413      	add	r3, r2
1000c57e:	689b      	ldr	r3, [r3, #8]
}
1000c580:	4618      	mov	r0, r3
1000c582:	370c      	adds	r7, #12
1000c584:	46bd      	mov	sp, r7
1000c586:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c58a:	4770      	bx	lr

1000c58c <virtqueue_get_available_buffer>:
 *
 * @return                          - Pointer to available buffer
 */
void *virtqueue_get_available_buffer(struct virtqueue *vq, uint16_t *avail_idx,
				     uint32_t *len)
{
1000c58c:	b580      	push	{r7, lr}
1000c58e:	b086      	sub	sp, #24
1000c590:	af00      	add	r7, sp, #0
1000c592:	60f8      	str	r0, [r7, #12]
1000c594:	60b9      	str	r1, [r7, #8]
1000c596:	607a      	str	r2, [r7, #4]
	uint16_t head_idx = 0;
1000c598:	2300      	movs	r3, #0
1000c59a:	82fb      	strh	r3, [r7, #22]
	void *buffer;

	atomic_thread_fence(memory_order_seq_cst);
1000c59c:	f3bf 8f5b 	dmb	ish

	/* Avail.idx is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->idx);
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
1000c5a0:	68fb      	ldr	r3, [r7, #12]
1000c5a2:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
1000c5a4:	68fb      	ldr	r3, [r7, #12]
1000c5a6:	69db      	ldr	r3, [r3, #28]
1000c5a8:	885b      	ldrh	r3, [r3, #2]
1000c5aa:	b29b      	uxth	r3, r3
1000c5ac:	429a      	cmp	r2, r3
1000c5ae:	d101      	bne.n	1000c5b4 <virtqueue_get_available_buffer+0x28>
		return NULL;
1000c5b0:	2300      	movs	r3, #0
1000c5b2:	e02f      	b.n	1000c614 <virtqueue_get_available_buffer+0x88>
	VQUEUE_BUSY(vq);

	/* Avail.ring is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->ring[head_idx]);

	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
1000c5b4:	68fb      	ldr	r3, [r7, #12]
1000c5b6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
1000c5b8:	1c5a      	adds	r2, r3, #1
1000c5ba:	b291      	uxth	r1, r2
1000c5bc:	68fa      	ldr	r2, [r7, #12]
1000c5be:	8611      	strh	r1, [r2, #48]	; 0x30
1000c5c0:	b21a      	sxth	r2, r3
1000c5c2:	68fb      	ldr	r3, [r7, #12]
1000c5c4:	895b      	ldrh	r3, [r3, #10]
1000c5c6:	3b01      	subs	r3, #1
1000c5c8:	b29b      	uxth	r3, r3
1000c5ca:	b21b      	sxth	r3, r3
1000c5cc:	4013      	ands	r3, r2
1000c5ce:	b21b      	sxth	r3, r3
1000c5d0:	82fb      	strh	r3, [r7, #22]
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
1000c5d2:	68fb      	ldr	r3, [r7, #12]
1000c5d4:	69da      	ldr	r2, [r3, #28]
1000c5d6:	8afb      	ldrh	r3, [r7, #22]
1000c5d8:	005b      	lsls	r3, r3, #1
1000c5da:	4413      	add	r3, r2
1000c5dc:	889b      	ldrh	r3, [r3, #4]
1000c5de:	b29a      	uxth	r2, r3
1000c5e0:	68bb      	ldr	r3, [r7, #8]
1000c5e2:	801a      	strh	r2, [r3, #0]

	/* Invalidate the desc entry written by master before accessing it */
	VRING_INVALIDATE(vq->vq_ring.desc[*avail_idx]);
	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
1000c5e4:	68fb      	ldr	r3, [r7, #12]
1000c5e6:	699a      	ldr	r2, [r3, #24]
1000c5e8:	68bb      	ldr	r3, [r7, #8]
1000c5ea:	881b      	ldrh	r3, [r3, #0]
1000c5ec:	011b      	lsls	r3, r3, #4
1000c5ee:	18d1      	adds	r1, r2, r3
1000c5f0:	680a      	ldr	r2, [r1, #0]
1000c5f2:	684b      	ldr	r3, [r1, #4]
1000c5f4:	4613      	mov	r3, r2
1000c5f6:	4619      	mov	r1, r3
1000c5f8:	68f8      	ldr	r0, [r7, #12]
1000c5fa:	f7ff ff73 	bl	1000c4e4 <virtqueue_phys_to_virt>
1000c5fe:	6138      	str	r0, [r7, #16]
	*len = vq->vq_ring.desc[*avail_idx].len;
1000c600:	68fb      	ldr	r3, [r7, #12]
1000c602:	699a      	ldr	r2, [r3, #24]
1000c604:	68bb      	ldr	r3, [r7, #8]
1000c606:	881b      	ldrh	r3, [r3, #0]
1000c608:	011b      	lsls	r3, r3, #4
1000c60a:	4413      	add	r3, r2
1000c60c:	689a      	ldr	r2, [r3, #8]
1000c60e:	687b      	ldr	r3, [r7, #4]
1000c610:	601a      	str	r2, [r3, #0]

	VQUEUE_IDLE(vq);

	return buffer;
1000c612:	693b      	ldr	r3, [r7, #16]
}
1000c614:	4618      	mov	r0, r3
1000c616:	3718      	adds	r7, #24
1000c618:	46bd      	mov	sp, r7
1000c61a:	bd80      	pop	{r7, pc}

1000c61c <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
1000c61c:	b480      	push	{r7}
1000c61e:	b087      	sub	sp, #28
1000c620:	af00      	add	r7, sp, #0
1000c622:	60f8      	str	r0, [r7, #12]
1000c624:	460b      	mov	r3, r1
1000c626:	607a      	str	r2, [r7, #4]
1000c628:	817b      	strh	r3, [r7, #10]
	struct vring_used_elem *used_desc = NULL;
1000c62a:	2300      	movs	r3, #0
1000c62c:	617b      	str	r3, [r7, #20]
	uint16_t used_idx;

	if (head_idx > vq->vq_nentries) {
1000c62e:	68fb      	ldr	r3, [r7, #12]
1000c630:	895b      	ldrh	r3, [r3, #10]
1000c632:	897a      	ldrh	r2, [r7, #10]
1000c634:	429a      	cmp	r2, r3
1000c636:	d901      	bls.n	1000c63c <virtqueue_add_consumed_buffer+0x20>
		return ERROR_VRING_NO_BUFF;
1000c638:	4b18      	ldr	r3, [pc, #96]	; (1000c69c <virtqueue_add_consumed_buffer+0x80>)
1000c63a:	e029      	b.n	1000c690 <virtqueue_add_consumed_buffer+0x74>
	}

	VQUEUE_BUSY(vq);

	/* CACHE: used is never written by master, so it's safe to directly access it */
	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
1000c63c:	68fb      	ldr	r3, [r7, #12]
1000c63e:	6a1b      	ldr	r3, [r3, #32]
1000c640:	885b      	ldrh	r3, [r3, #2]
1000c642:	b29b      	uxth	r3, r3
1000c644:	b21a      	sxth	r2, r3
1000c646:	68fb      	ldr	r3, [r7, #12]
1000c648:	895b      	ldrh	r3, [r3, #10]
1000c64a:	3b01      	subs	r3, #1
1000c64c:	b29b      	uxth	r3, r3
1000c64e:	b21b      	sxth	r3, r3
1000c650:	4013      	ands	r3, r2
1000c652:	b21b      	sxth	r3, r3
1000c654:	827b      	strh	r3, [r7, #18]
	used_desc = &vq->vq_ring.used->ring[used_idx];
1000c656:	68fb      	ldr	r3, [r7, #12]
1000c658:	6a1a      	ldr	r2, [r3, #32]
1000c65a:	8a7b      	ldrh	r3, [r7, #18]
1000c65c:	00db      	lsls	r3, r3, #3
1000c65e:	4413      	add	r3, r2
1000c660:	3304      	adds	r3, #4
1000c662:	617b      	str	r3, [r7, #20]
	used_desc->id = head_idx;
1000c664:	897a      	ldrh	r2, [r7, #10]
1000c666:	697b      	ldr	r3, [r7, #20]
1000c668:	601a      	str	r2, [r3, #0]
	used_desc->len = len;
1000c66a:	697b      	ldr	r3, [r7, #20]
1000c66c:	687a      	ldr	r2, [r7, #4]
1000c66e:	605a      	str	r2, [r3, #4]

	/* We still need to flush it because this is read by master */
	VRING_FLUSH(vq->vq_ring.used->ring[used_idx]);

	atomic_thread_fence(memory_order_seq_cst);
1000c670:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
1000c674:	68fb      	ldr	r3, [r7, #12]
1000c676:	6a1b      	ldr	r3, [r3, #32]
1000c678:	885a      	ldrh	r2, [r3, #2]
1000c67a:	b292      	uxth	r2, r2
1000c67c:	3201      	adds	r2, #1
1000c67e:	b292      	uxth	r2, r2
1000c680:	805a      	strh	r2, [r3, #2]

	/* Used.idx is read by master, so we need to flush it */
	VRING_FLUSH(vq->vq_ring.used->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
1000c682:	68fb      	ldr	r3, [r7, #12]
1000c684:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
1000c686:	3301      	adds	r3, #1
1000c688:	b29a      	uxth	r2, r3
1000c68a:	68fb      	ldr	r3, [r7, #12]
1000c68c:	84da      	strh	r2, [r3, #38]	; 0x26

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
1000c68e:	2300      	movs	r3, #0
}
1000c690:	4618      	mov	r0, r3
1000c692:	371c      	adds	r7, #28
1000c694:	46bd      	mov	sp, r7
1000c696:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c69a:	4770      	bx	lr
1000c69c:	fffff441 	.word	0xfffff441

1000c6a0 <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
1000c6a0:	b480      	push	{r7}
1000c6a2:	b083      	sub	sp, #12
1000c6a4:	af00      	add	r7, sp, #0
1000c6a6:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
1000c6a8:	6879      	ldr	r1, [r7, #4]
1000c6aa:	6809      	ldr	r1, [r1, #0]
1000c6ac:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
1000c6b0:	f000 5200 	and.w	r2, r0, #536870912	; 0x20000000
1000c6b4:	2300      	movs	r3, #0
1000c6b6:	4313      	orrs	r3, r2
1000c6b8:	d015      	beq.n	1000c6e6 <virtqueue_disable_cb+0x46>
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
			VRING_FLUSH(vring_used_event(&vq->vq_ring));
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
1000c6ba:	687b      	ldr	r3, [r7, #4]
1000c6bc:	681b      	ldr	r3, [r3, #0]
1000c6be:	699b      	ldr	r3, [r3, #24]
1000c6c0:	2b01      	cmp	r3, #1
1000c6c2:	d11f      	bne.n	1000c704 <virtqueue_disable_cb+0x64>
			vring_avail_event(&vq->vq_ring) =
			    vq->vq_available_idx - vq->vq_nentries - 1;
1000c6c4:	687b      	ldr	r3, [r7, #4]
1000c6c6:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
1000c6c8:	687b      	ldr	r3, [r7, #4]
1000c6ca:	895b      	ldrh	r3, [r3, #10]
1000c6cc:	1ad3      	subs	r3, r2, r3
1000c6ce:	b299      	uxth	r1, r3
			vring_avail_event(&vq->vq_ring) =
1000c6d0:	687b      	ldr	r3, [r7, #4]
1000c6d2:	6a1a      	ldr	r2, [r3, #32]
1000c6d4:	687b      	ldr	r3, [r7, #4]
1000c6d6:	695b      	ldr	r3, [r3, #20]
			    vq->vq_available_idx - vq->vq_nentries - 1;
1000c6d8:	3901      	subs	r1, #1
1000c6da:	b289      	uxth	r1, r1
			vring_avail_event(&vq->vq_ring) =
1000c6dc:	00db      	lsls	r3, r3, #3
1000c6de:	4413      	add	r3, r2
1000c6e0:	460a      	mov	r2, r1
1000c6e2:	809a      	strh	r2, [r3, #4]
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	VQUEUE_IDLE(vq);
}
1000c6e4:	e00e      	b.n	1000c704 <virtqueue_disable_cb+0x64>
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
1000c6e6:	687b      	ldr	r3, [r7, #4]
1000c6e8:	681b      	ldr	r3, [r3, #0]
1000c6ea:	699b      	ldr	r3, [r3, #24]
1000c6ec:	2b01      	cmp	r3, #1
1000c6ee:	d109      	bne.n	1000c704 <virtqueue_disable_cb+0x64>
			vq->vq_ring.used->flags |= VRING_USED_F_NO_NOTIFY;
1000c6f0:	687b      	ldr	r3, [r7, #4]
1000c6f2:	6a1b      	ldr	r3, [r3, #32]
1000c6f4:	881b      	ldrh	r3, [r3, #0]
1000c6f6:	b29a      	uxth	r2, r3
1000c6f8:	687b      	ldr	r3, [r7, #4]
1000c6fa:	6a1b      	ldr	r3, [r3, #32]
1000c6fc:	f042 0201 	orr.w	r2, r2, #1
1000c700:	b292      	uxth	r2, r2
1000c702:	801a      	strh	r2, [r3, #0]
}
1000c704:	bf00      	nop
1000c706:	370c      	adds	r7, #12
1000c708:	46bd      	mov	sp, r7
1000c70a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c70e:	4770      	bx	lr

1000c710 <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
1000c710:	b580      	push	{r7, lr}
1000c712:	b082      	sub	sp, #8
1000c714:	af00      	add	r7, sp, #0
1000c716:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
1000c718:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify(vq))
1000c71c:	6878      	ldr	r0, [r7, #4]
1000c71e:	f000 f823 	bl	1000c768 <vq_ring_must_notify>
1000c722:	4603      	mov	r3, r0
1000c724:	2b00      	cmp	r3, #0
1000c726:	d002      	beq.n	1000c72e <virtqueue_kick+0x1e>
		vq_ring_notify(vq);
1000c728:	6878      	ldr	r0, [r7, #4]
1000c72a:	f000 f86b 	bl	1000c804 <vq_ring_notify>

	vq->vq_queued_cnt = 0;
1000c72e:	687b      	ldr	r3, [r7, #4]
1000c730:	2200      	movs	r2, #0
1000c732:	84da      	strh	r2, [r3, #38]	; 0x26

	VQUEUE_IDLE(vq);
}
1000c734:	bf00      	nop
1000c736:	3708      	adds	r7, #8
1000c738:	46bd      	mov	sp, r7
1000c73a:	bd80      	pop	{r7, pc}

1000c73c <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
1000c73c:	b580      	push	{r7, lr}
1000c73e:	b086      	sub	sp, #24
1000c740:	af00      	add	r7, sp, #0
1000c742:	60f8      	str	r0, [r7, #12]
1000c744:	60b9      	str	r1, [r7, #8]
1000c746:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int size;

	size = vq->vq_nentries;
1000c748:	68fb      	ldr	r3, [r7, #12]
1000c74a:	895b      	ldrh	r3, [r3, #10]
1000c74c:	617b      	str	r3, [r7, #20]
	vr = &vq->vq_ring;
1000c74e:	68fb      	ldr	r3, [r7, #12]
1000c750:	3314      	adds	r3, #20
1000c752:	613b      	str	r3, [r7, #16]

	vring_init(vr, size, ring_mem, alignment);
1000c754:	6979      	ldr	r1, [r7, #20]
1000c756:	687b      	ldr	r3, [r7, #4]
1000c758:	68ba      	ldr	r2, [r7, #8]
1000c75a:	6938      	ldr	r0, [r7, #16]
1000c75c:	f7ff fdda 	bl	1000c314 <vring_init>
		for (i = 0; i < size - 1; i++)
			vr->desc[i].next = i + 1;
		vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
	}
#endif /*VIRTIO_SLAVE_ONLY*/
}
1000c760:	bf00      	nop
1000c762:	3718      	adds	r7, #24
1000c764:	46bd      	mov	sp, r7
1000c766:	bd80      	pop	{r7, pc}

1000c768 <vq_ring_must_notify>:
 *
 * vq_ring_must_notify
 *
 */
static int vq_ring_must_notify(struct virtqueue *vq)
{
1000c768:	b580      	push	{r7, lr}
1000c76a:	b084      	sub	sp, #16
1000c76c:	af00      	add	r7, sp, #0
1000c76e:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
1000c770:	6879      	ldr	r1, [r7, #4]
1000c772:	6809      	ldr	r1, [r1, #0]
1000c774:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
1000c778:	f000 5200 	and.w	r2, r0, #536870912	; 0x20000000
1000c77c:	2300      	movs	r3, #0
1000c77e:	4313      	orrs	r3, r2
1000c780:	d02a      	beq.n	1000c7d8 <vq_ring_must_notify+0x70>
			return vring_need_event(event_idx, new_idx,
						prev_idx) != 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
1000c782:	687b      	ldr	r3, [r7, #4]
1000c784:	681b      	ldr	r3, [r3, #0]
1000c786:	699b      	ldr	r3, [r3, #24]
1000c788:	2b01      	cmp	r3, #1
1000c78a:	d136      	bne.n	1000c7fa <vq_ring_must_notify+0x92>
			/* CACHE: no need to invalidate used */
			new_idx = vq->vq_ring.used->idx;
1000c78c:	687b      	ldr	r3, [r7, #4]
1000c78e:	6a1b      	ldr	r3, [r3, #32]
1000c790:	789a      	ldrb	r2, [r3, #2]
1000c792:	78db      	ldrb	r3, [r3, #3]
1000c794:	021b      	lsls	r3, r3, #8
1000c796:	4313      	orrs	r3, r2
1000c798:	81fb      	strh	r3, [r7, #14]
			prev_idx = new_idx - vq->vq_queued_cnt;
1000c79a:	687b      	ldr	r3, [r7, #4]
1000c79c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
1000c79e:	89fa      	ldrh	r2, [r7, #14]
1000c7a0:	1ad3      	subs	r3, r2, r3
1000c7a2:	81bb      	strh	r3, [r7, #12]
			VRING_INVALIDATE(vring_used_event(&vq->vq_ring));
			event_idx = vring_used_event(&vq->vq_ring);
1000c7a4:	687b      	ldr	r3, [r7, #4]
1000c7a6:	69da      	ldr	r2, [r3, #28]
1000c7a8:	687b      	ldr	r3, [r7, #4]
1000c7aa:	6959      	ldr	r1, [r3, #20]
1000c7ac:	004b      	lsls	r3, r1, #1
1000c7ae:	4413      	add	r3, r2
1000c7b0:	7918      	ldrb	r0, [r3, #4]
1000c7b2:	004b      	lsls	r3, r1, #1
1000c7b4:	4413      	add	r3, r2
1000c7b6:	795b      	ldrb	r3, [r3, #5]
1000c7b8:	021b      	lsls	r3, r3, #8
1000c7ba:	4303      	orrs	r3, r0
1000c7bc:	817b      	strh	r3, [r7, #10]
			return vring_need_event(event_idx, new_idx,
1000c7be:	89ba      	ldrh	r2, [r7, #12]
1000c7c0:	89f9      	ldrh	r1, [r7, #14]
1000c7c2:	897b      	ldrh	r3, [r7, #10]
1000c7c4:	4618      	mov	r0, r3
1000c7c6:	f7ff fdce 	bl	1000c366 <vring_need_event>
1000c7ca:	4603      	mov	r3, r0
						prev_idx) != 0;
1000c7cc:	2b00      	cmp	r3, #0
1000c7ce:	bf14      	ite	ne
1000c7d0:	2301      	movne	r3, #1
1000c7d2:	2300      	moveq	r3, #0
1000c7d4:	b2db      	uxtb	r3, r3
1000c7d6:	e011      	b.n	1000c7fc <vq_ring_must_notify+0x94>
			return (vq->vq_ring.used->flags &
				VRING_USED_F_NO_NOTIFY) == 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
1000c7d8:	687b      	ldr	r3, [r7, #4]
1000c7da:	681b      	ldr	r3, [r3, #0]
1000c7dc:	699b      	ldr	r3, [r3, #24]
1000c7de:	2b01      	cmp	r3, #1
1000c7e0:	d10b      	bne.n	1000c7fa <vq_ring_must_notify+0x92>
			VRING_INVALIDATE(vq->vq_ring.avail->flags);
			return (vq->vq_ring.avail->flags &
1000c7e2:	687b      	ldr	r3, [r7, #4]
1000c7e4:	69db      	ldr	r3, [r3, #28]
1000c7e6:	881b      	ldrh	r3, [r3, #0]
1000c7e8:	b29b      	uxth	r3, r3
1000c7ea:	f003 0301 	and.w	r3, r3, #1
				VRING_AVAIL_F_NO_INTERRUPT) == 0;
1000c7ee:	2b00      	cmp	r3, #0
1000c7f0:	bf0c      	ite	eq
1000c7f2:	2301      	moveq	r3, #1
1000c7f4:	2300      	movne	r3, #0
1000c7f6:	b2db      	uxtb	r3, r3
1000c7f8:	e000      	b.n	1000c7fc <vq_ring_must_notify+0x94>
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	return 0;
1000c7fa:	2300      	movs	r3, #0
}
1000c7fc:	4618      	mov	r0, r3
1000c7fe:	3710      	adds	r7, #16
1000c800:	46bd      	mov	sp, r7
1000c802:	bd80      	pop	{r7, pc}

1000c804 <vq_ring_notify>:
 *
 * vq_ring_notify
 *
 */
static void vq_ring_notify(struct virtqueue *vq)
{
1000c804:	b580      	push	{r7, lr}
1000c806:	b082      	sub	sp, #8
1000c808:	af00      	add	r7, sp, #0
1000c80a:	6078      	str	r0, [r7, #4]
	if (vq->notify)
1000c80c:	687b      	ldr	r3, [r7, #4]
1000c80e:	691b      	ldr	r3, [r3, #16]
1000c810:	2b00      	cmp	r3, #0
1000c812:	d003      	beq.n	1000c81c <vq_ring_notify+0x18>
		vq->notify(vq);
1000c814:	687b      	ldr	r3, [r7, #4]
1000c816:	691b      	ldr	r3, [r3, #16]
1000c818:	6878      	ldr	r0, [r7, #4]
1000c81a:	4798      	blx	r3
}
1000c81c:	bf00      	nop
1000c81e:	3708      	adds	r7, #8
1000c820:	46bd      	mov	sp, r7
1000c822:	bd80      	pop	{r7, pc}

1000c824 <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
1000c824:	b580      	push	{r7, lr}
1000c826:	af00      	add	r7, sp, #0

   /* USER CODE BEGIN PRE_MAILBOX_INIT */

   /* USER CODE END  PRE_MAILBOX_INIT */

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_1, IPCC_CHANNEL_DIR_RX,
1000c828:	4b0d      	ldr	r3, [pc, #52]	; (1000c860 <MAILBOX_Init+0x3c>)
1000c82a:	2201      	movs	r2, #1
1000c82c:	2100      	movs	r1, #0
1000c82e:	480d      	ldr	r0, [pc, #52]	; (1000c864 <MAILBOX_Init+0x40>)
1000c830:	f7f6 ff24 	bl	1000367c <HAL_IPCC_ActivateNotification>
1000c834:	4603      	mov	r3, r0
1000c836:	2b00      	cmp	r3, #0
1000c838:	d002      	beq.n	1000c840 <MAILBOX_Init+0x1c>
          IPCC_channel1_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_1 RX fail\n", __func__);
    return -1;
1000c83a:	f04f 33ff 	mov.w	r3, #4294967295
1000c83e:	e00c      	b.n	1000c85a <MAILBOX_Init+0x36>
  }

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_2, IPCC_CHANNEL_DIR_RX,
1000c840:	4b09      	ldr	r3, [pc, #36]	; (1000c868 <MAILBOX_Init+0x44>)
1000c842:	2201      	movs	r2, #1
1000c844:	2101      	movs	r1, #1
1000c846:	4807      	ldr	r0, [pc, #28]	; (1000c864 <MAILBOX_Init+0x40>)
1000c848:	f7f6 ff18 	bl	1000367c <HAL_IPCC_ActivateNotification>
1000c84c:	4603      	mov	r3, r0
1000c84e:	2b00      	cmp	r3, #0
1000c850:	d002      	beq.n	1000c858 <MAILBOX_Init+0x34>
          IPCC_channel2_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_2 RX fail\n", __func__);
    return -1;
1000c852:	f04f 33ff 	mov.w	r3, #4294967295
1000c856:	e000      	b.n	1000c85a <MAILBOX_Init+0x36>
  }

  /* USER CODE BEGIN POST_MAILBOX_INIT */

  /* USER CODE END  POST_MAILBOX_INIT */
  return 0;
1000c858:	2300      	movs	r3, #0
}
1000c85a:	4618      	mov	r0, r3
1000c85c:	bd80      	pop	{r7, pc}
1000c85e:	bf00      	nop
1000c860:	1000c8d1 	.word	0x1000c8d1
1000c864:	10020dc4 	.word	0x10020dc4
1000c868:	1000c8fd 	.word	0x1000c8fd

1000c86c <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
1000c86c:	b580      	push	{r7, lr}
1000c86e:	b084      	sub	sp, #16
1000c870:	af00      	add	r7, sp, #0
1000c872:	6078      	str	r0, [r7, #4]
1000c874:	6039      	str	r1, [r7, #0]
   /* USER CODE BEGIN PRE_MAILBOX_NOTIFY */

   /* USER CODE END  PRE_MAILBOX_NOTIFY */

  /* Called after virtqueue processing: time to inform the remote */
  if (id == VRING0_ID) {
1000c876:	683b      	ldr	r3, [r7, #0]
1000c878:	2b00      	cmp	r3, #0
1000c87a:	d102      	bne.n	1000c882 <MAILBOX_Notify+0x16>
    channel = IPCC_CHANNEL_1;
1000c87c:	2300      	movs	r3, #0
1000c87e:	60fb      	str	r3, [r7, #12]
1000c880:	e008      	b.n	1000c894 <MAILBOX_Notify+0x28>
    OPENAMP_log_dbg("Send msg on ch_1\r\n");
  }
  else if (id == VRING1_ID) {
1000c882:	683b      	ldr	r3, [r7, #0]
1000c884:	2b01      	cmp	r3, #1
1000c886:	d102      	bne.n	1000c88e <MAILBOX_Notify+0x22>
    /* Note: the OpenAMP framework never notifies this */
    channel = IPCC_CHANNEL_2;
1000c888:	2301      	movs	r3, #1
1000c88a:	60fb      	str	r3, [r7, #12]
1000c88c:	e002      	b.n	1000c894 <MAILBOX_Notify+0x28>
    OPENAMP_log_dbg("Send 'buff free' on ch_2\r\n");
  }
  else {
    OPENAMP_log_err("invalid vring (%d)\r\n", (int)id);
    return -1;
1000c88e:	f04f 33ff 	mov.w	r3, #4294967295
1000c892:	e016      	b.n	1000c8c2 <MAILBOX_Notify+0x56>
  }

  /* Check that the channel is free (otherwise wait until it is) */
  if (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED) {
1000c894:	2200      	movs	r2, #0
1000c896:	68f9      	ldr	r1, [r7, #12]
1000c898:	480c      	ldr	r0, [pc, #48]	; (1000c8cc <MAILBOX_Notify+0x60>)
1000c89a:	f7f6 ff3d 	bl	10003718 <HAL_IPCC_GetChannelStatus>
1000c89e:	4603      	mov	r3, r0
1000c8a0:	2b01      	cmp	r3, #1
1000c8a2:	d108      	bne.n	1000c8b6 <MAILBOX_Notify+0x4a>
    OPENAMP_log_dbg("Waiting for channel to be freed\r\n");
    while (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED)
1000c8a4:	bf00      	nop
1000c8a6:	2200      	movs	r2, #0
1000c8a8:	68f9      	ldr	r1, [r7, #12]
1000c8aa:	4808      	ldr	r0, [pc, #32]	; (1000c8cc <MAILBOX_Notify+0x60>)
1000c8ac:	f7f6 ff34 	bl	10003718 <HAL_IPCC_GetChannelStatus>
1000c8b0:	4603      	mov	r3, r0
1000c8b2:	2b01      	cmp	r3, #1
1000c8b4:	d0f7      	beq.n	1000c8a6 <MAILBOX_Notify+0x3a>
      ;
  }

  /* Inform A7 (either new message, or buf free) */
  HAL_IPCC_NotifyCPU(&hipcc, channel, IPCC_CHANNEL_DIR_TX);
1000c8b6:	2200      	movs	r2, #0
1000c8b8:	68f9      	ldr	r1, [r7, #12]
1000c8ba:	4804      	ldr	r0, [pc, #16]	; (1000c8cc <MAILBOX_Notify+0x60>)
1000c8bc:	f7f6 ff60 	bl	10003780 <HAL_IPCC_NotifyCPU>

 /* USER CODE BEGIN POST_MAILBOX_NOTIFY */

 /* USER CODE END  POST_MAILBOX_NOTIFY */

  return 0;
1000c8c0:	2300      	movs	r3, #0
}
1000c8c2:	4618      	mov	r0, r3
1000c8c4:	3710      	adds	r7, #16
1000c8c6:	46bd      	mov	sp, r7
1000c8c8:	bd80      	pop	{r7, pc}
1000c8ca:	bf00      	nop
1000c8cc:	10020dc4 	.word	0x10020dc4

1000c8d0 <IPCC_channel1_callback>:

/* USER CODE END 0 */
/* Callback from IPCC Interrupt Handler: Master Processor informs that there are some free buffers */
void IPCC_channel1_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
1000c8d0:	b580      	push	{r7, lr}
1000c8d2:	b084      	sub	sp, #16
1000c8d4:	af00      	add	r7, sp, #0
1000c8d6:	60f8      	str	r0, [r7, #12]
1000c8d8:	60b9      	str	r1, [r7, #8]
1000c8da:	4613      	mov	r3, r2
1000c8dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL1_CALLBACK */

  if (msg_received_ch1 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel1_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch1);

  msg_received_ch1 = MBOX_BUF_FREE;
1000c8de:	4b06      	ldr	r3, [pc, #24]	; (1000c8f8 <IPCC_channel1_callback+0x28>)
1000c8e0:	2202      	movs	r2, #2
1000c8e2:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the 'buff free' msg */
  OPENAMP_log_dbg("Ack 'buff free' message on ch1\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
1000c8e4:	2201      	movs	r2, #1
1000c8e6:	68b9      	ldr	r1, [r7, #8]
1000c8e8:	68f8      	ldr	r0, [r7, #12]
1000c8ea:	f7f6 ff49 	bl	10003780 <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL1_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL1_CALLBACK */
}
1000c8ee:	bf00      	nop
1000c8f0:	3710      	adds	r7, #16
1000c8f2:	46bd      	mov	sp, r7
1000c8f4:	bd80      	pop	{r7, pc}
1000c8f6:	bf00      	nop
1000c8f8:	10023e70 	.word	0x10023e70

1000c8fc <IPCC_channel2_callback>:

/* Callback from IPCC Interrupt Handler: new message received from Master Processor */
void IPCC_channel2_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
1000c8fc:	b580      	push	{r7, lr}
1000c8fe:	b084      	sub	sp, #16
1000c900:	af00      	add	r7, sp, #0
1000c902:	60f8      	str	r0, [r7, #12]
1000c904:	60b9      	str	r1, [r7, #8]
1000c906:	4613      	mov	r3, r2
1000c908:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL2_CALLBACK */

  if (msg_received_ch2 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel2_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch2);

  msg_received_ch2 = MBOX_NEW_MSG;
1000c90a:	4b06      	ldr	r3, [pc, #24]	; (1000c924 <IPCC_channel2_callback+0x28>)
1000c90c:	2201      	movs	r2, #1
1000c90e:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the new msg */
  OPENAMP_log_dbg("Ack new message on ch2\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
1000c910:	2201      	movs	r2, #1
1000c912:	68b9      	ldr	r1, [r7, #8]
1000c914:	68f8      	ldr	r0, [r7, #12]
1000c916:	f7f6 ff33 	bl	10003780 <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL2_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL2_CALLBACK */
}
1000c91a:	bf00      	nop
1000c91c:	3710      	adds	r7, #16
1000c91e:	46bd      	mov	sp, r7
1000c920:	bd80      	pop	{r7, pc}
1000c922:	bf00      	nop
1000c924:	10023e74 	.word	0x10023e74

1000c928 <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned int index)
{
1000c928:	b480      	push	{r7}
1000c92a:	b083      	sub	sp, #12
1000c92c:	af00      	add	r7, sp, #0
1000c92e:	6078      	str	r0, [r7, #4]
1000c930:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
1000c932:	687b      	ldr	r3, [r7, #4]
1000c934:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
1000c936:	683a      	ldr	r2, [r7, #0]
1000c938:	429a      	cmp	r2, r3
1000c93a:	d209      	bcs.n	1000c950 <metal_device_io_region+0x28>
1000c93c:	683a      	ldr	r2, [r7, #0]
1000c93e:	4613      	mov	r3, r2
1000c940:	00db      	lsls	r3, r3, #3
1000c942:	1a9b      	subs	r3, r3, r2
1000c944:	00db      	lsls	r3, r3, #3
1000c946:	3308      	adds	r3, #8
1000c948:	687a      	ldr	r2, [r7, #4]
1000c94a:	4413      	add	r3, r2
1000c94c:	3304      	adds	r3, #4
1000c94e:	e000      	b.n	1000c952 <metal_device_io_region+0x2a>
1000c950:	2300      	movs	r3, #0
}
1000c952:	4618      	mov	r0, r3
1000c954:	370c      	adds	r7, #12
1000c956:	46bd      	mov	sp, r7
1000c958:	f85d 7b04 	ldr.w	r7, [sp], #4
1000c95c:	4770      	bx	lr
	...

1000c960 <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
1000c960:	b590      	push	{r4, r7, lr}
1000c962:	b08d      	sub	sp, #52	; 0x34
1000c964:	af04      	add	r7, sp, #16
1000c966:	6078      	str	r0, [r7, #4]
  int status = 0;
1000c968:	2300      	movs	r3, #0
1000c96a:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
1000c96c:	2300      	movs	r3, #0
1000c96e:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
1000c970:	4a41      	ldr	r2, [pc, #260]	; (1000ca78 <OPENAMP_shmem_init+0x118>)
1000c972:	f107 0310 	add.w	r3, r7, #16
1000c976:	e892 0003 	ldmia.w	r2, {r0, r1}
1000c97a:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
1000c97e:	2300      	movs	r3, #0
1000c980:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
1000c982:	2300      	movs	r3, #0
1000c984:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
1000c986:	f107 0310 	add.w	r3, r7, #16
1000c98a:	4618      	mov	r0, r3
1000c98c:	f7fe fa5c 	bl	1000ae48 <metal_init>

  status = metal_register_generic_device(&shm_device);
1000c990:	483a      	ldr	r0, [pc, #232]	; (1000ca7c <OPENAMP_shmem_init+0x11c>)
1000c992:	f7fe f903 	bl	1000ab9c <metal_register_generic_device>
1000c996:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
1000c998:	69fb      	ldr	r3, [r7, #28]
1000c99a:	2b00      	cmp	r3, #0
1000c99c:	d001      	beq.n	1000c9a2 <OPENAMP_shmem_init+0x42>
    return status;
1000c99e:	69fb      	ldr	r3, [r7, #28]
1000c9a0:	e066      	b.n	1000ca70 <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
1000c9a2:	f107 0318 	add.w	r3, r7, #24
1000c9a6:	461a      	mov	r2, r3
1000c9a8:	4935      	ldr	r1, [pc, #212]	; (1000ca80 <OPENAMP_shmem_init+0x120>)
1000c9aa:	4836      	ldr	r0, [pc, #216]	; (1000ca84 <OPENAMP_shmem_init+0x124>)
1000c9ac:	f7fe f8b8 	bl	1000ab20 <metal_device_open>
1000c9b0:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
1000c9b2:	69fb      	ldr	r3, [r7, #28]
1000c9b4:	2b00      	cmp	r3, #0
1000c9b6:	d001      	beq.n	1000c9bc <OPENAMP_shmem_init+0x5c>
    return status;
1000c9b8:	69fb      	ldr	r3, [r7, #28]
1000c9ba:	e059      	b.n	1000ca70 <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
1000c9bc:	4a32      	ldr	r2, [pc, #200]	; (1000ca88 <OPENAMP_shmem_init+0x128>)
1000c9be:	4b33      	ldr	r3, [pc, #204]	; (1000ca8c <OPENAMP_shmem_init+0x12c>)
1000c9c0:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
1000c9c2:	69bb      	ldr	r3, [r7, #24]
1000c9c4:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, (unsigned int)-1, 0, NULL);
1000c9c8:	4a31      	ldr	r2, [pc, #196]	; (1000ca90 <OPENAMP_shmem_init+0x130>)
1000c9ca:	4b2f      	ldr	r3, [pc, #188]	; (1000ca88 <OPENAMP_shmem_init+0x128>)
1000c9cc:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
1000c9ce:	461a      	mov	r2, r3
1000c9d0:	2300      	movs	r3, #0
1000c9d2:	9302      	str	r3, [sp, #8]
1000c9d4:	2300      	movs	r3, #0
1000c9d6:	9301      	str	r3, [sp, #4]
1000c9d8:	f04f 33ff 	mov.w	r3, #4294967295
1000c9dc:	9300      	str	r3, [sp, #0]
1000c9de:	4613      	mov	r3, r2
1000c9e0:	4a2a      	ldr	r2, [pc, #168]	; (1000ca8c <OPENAMP_shmem_init+0x12c>)
1000c9e2:	4929      	ldr	r1, [pc, #164]	; (1000ca88 <OPENAMP_shmem_init+0x128>)
1000c9e4:	f7fe fa7e 	bl	1000aee4 <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
1000c9e8:	69bb      	ldr	r3, [r7, #24]
1000c9ea:	2100      	movs	r1, #0
1000c9ec:	4618      	mov	r0, r3
1000c9ee:	f7ff ff9b 	bl	1000c928 <metal_device_io_region>
1000c9f2:	4603      	mov	r3, r0
1000c9f4:	4a27      	ldr	r2, [pc, #156]	; (1000ca94 <OPENAMP_shmem_init+0x134>)
1000c9f6:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
1000c9f8:	4b26      	ldr	r3, [pc, #152]	; (1000ca94 <OPENAMP_shmem_init+0x134>)
1000c9fa:	681b      	ldr	r3, [r3, #0]
1000c9fc:	2b00      	cmp	r3, #0
1000c9fe:	d102      	bne.n	1000ca06 <OPENAMP_shmem_init+0xa6>
    return -1;
1000ca00:	f04f 33ff 	mov.w	r3, #4294967295
1000ca04:	e034      	b.n	1000ca70 <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
1000ca06:	f107 0208 	add.w	r2, r7, #8
1000ca0a:	f107 030c 	add.w	r3, r7, #12
1000ca0e:	4619      	mov	r1, r3
1000ca10:	6878      	ldr	r0, [r7, #4]
1000ca12:	f000 f8d9 	bl	1000cbc8 <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
1000ca16:	68fb      	ldr	r3, [r7, #12]
1000ca18:	4a1f      	ldr	r2, [pc, #124]	; (1000ca98 <OPENAMP_shmem_init+0x138>)
1000ca1a:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
1000ca1c:	4b1e      	ldr	r3, [pc, #120]	; (1000ca98 <OPENAMP_shmem_init+0x138>)
1000ca1e:	681b      	ldr	r3, [r3, #0]
1000ca20:	2b00      	cmp	r3, #0
1000ca22:	d102      	bne.n	1000ca2a <OPENAMP_shmem_init+0xca>
  {
    return -1;
1000ca24:	f04f 33ff 	mov.w	r3, #4294967295
1000ca28:	e022      	b.n	1000ca70 <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
1000ca2a:	69bb      	ldr	r3, [r7, #24]
1000ca2c:	f103 0044 	add.w	r0, r3, #68	; 0x44
1000ca30:	4b19      	ldr	r3, [pc, #100]	; (1000ca98 <OPENAMP_shmem_init+0x138>)
1000ca32:	6819      	ldr	r1, [r3, #0]
1000ca34:	4b18      	ldr	r3, [pc, #96]	; (1000ca98 <OPENAMP_shmem_init+0x138>)
1000ca36:	681a      	ldr	r2, [r3, #0]
1000ca38:	68bb      	ldr	r3, [r7, #8]
1000ca3a:	461c      	mov	r4, r3
1000ca3c:	2300      	movs	r3, #0
1000ca3e:	9302      	str	r3, [sp, #8]
1000ca40:	2300      	movs	r3, #0
1000ca42:	9301      	str	r3, [sp, #4]
1000ca44:	f04f 33ff 	mov.w	r3, #4294967295
1000ca48:	9300      	str	r3, [sp, #0]
1000ca4a:	4623      	mov	r3, r4
1000ca4c:	f7fe fa4a 	bl	1000aee4 <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
1000ca50:	69bb      	ldr	r3, [r7, #24]
1000ca52:	2101      	movs	r1, #1
1000ca54:	4618      	mov	r0, r3
1000ca56:	f7ff ff67 	bl	1000c928 <metal_device_io_region>
1000ca5a:	4603      	mov	r3, r0
1000ca5c:	4a0f      	ldr	r2, [pc, #60]	; (1000ca9c <OPENAMP_shmem_init+0x13c>)
1000ca5e:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
1000ca60:	4b0e      	ldr	r3, [pc, #56]	; (1000ca9c <OPENAMP_shmem_init+0x13c>)
1000ca62:	681b      	ldr	r3, [r3, #0]
1000ca64:	2b00      	cmp	r3, #0
1000ca66:	d102      	bne.n	1000ca6e <OPENAMP_shmem_init+0x10e>
    return -1;
1000ca68:	f04f 33ff 	mov.w	r3, #4294967295
1000ca6c:	e000      	b.n	1000ca70 <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
1000ca6e:	2300      	movs	r3, #0
}
1000ca70:	4618      	mov	r0, r3
1000ca72:	3724      	adds	r7, #36	; 0x24
1000ca74:	46bd      	mov	sp, r7
1000ca76:	bd90      	pop	{r4, r7, pc}
1000ca78:	10012128 	.word	0x10012128
1000ca7c:	10020040 	.word	0x10020040
1000ca80:	10012114 	.word	0x10012114
1000ca84:	10012120 	.word	0x10012120
1000ca88:	10040000 	.word	0x10040000
1000ca8c:	10023f1c 	.word	0x10023f1c
1000ca90:	10050000 	.word	0x10050000
1000ca94:	10023e78 	.word	0x10023e78
1000ca98:	10023e80 	.word	0x10023e80
1000ca9c:	10023e7c 	.word	0x10023e7c

1000caa0 <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
1000caa0:	b590      	push	{r4, r7, lr}
1000caa2:	b08b      	sub	sp, #44	; 0x2c
1000caa4:	af04      	add	r7, sp, #16
1000caa6:	6078      	str	r0, [r7, #4]
1000caa8:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
1000caaa:	2300      	movs	r3, #0
1000caac:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
1000caae:	2300      	movs	r3, #0
1000cab0:	613b      	str	r3, [r7, #16]
  int status = 0;
1000cab2:	2300      	movs	r3, #0
1000cab4:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
1000cab6:	f7ff feb5 	bl	1000c824 <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
1000caba:	6878      	ldr	r0, [r7, #4]
1000cabc:	f7ff ff50 	bl	1000c960 <OPENAMP_shmem_init>
1000cac0:	60f8      	str	r0, [r7, #12]
  if(status)
1000cac2:	68fb      	ldr	r3, [r7, #12]
1000cac4:	2b00      	cmp	r3, #0
1000cac6:	d001      	beq.n	1000cacc <MX_OPENAMP_Init+0x2c>
  {
    return status;
1000cac8:	68fb      	ldr	r3, [r7, #12]
1000caca:	e068      	b.n	1000cb9e <MX_OPENAMP_Init+0xfe>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
1000cacc:	6878      	ldr	r0, [r7, #4]
1000cace:	4b36      	ldr	r3, [pc, #216]	; (1000cba8 <MX_OPENAMP_Init+0x108>)
1000cad0:	681b      	ldr	r3, [r3, #0]
1000cad2:	f103 0218 	add.w	r2, r3, #24
1000cad6:	4b35      	ldr	r3, [pc, #212]	; (1000cbac <MX_OPENAMP_Init+0x10c>)
1000cad8:	681b      	ldr	r3, [r3, #0]
1000cada:	2100      	movs	r1, #0
1000cadc:	9102      	str	r1, [sp, #8]
1000cade:	4934      	ldr	r1, [pc, #208]	; (1000cbb0 <MX_OPENAMP_Init+0x110>)
1000cae0:	9101      	str	r1, [sp, #4]
1000cae2:	2100      	movs	r1, #0
1000cae4:	9100      	str	r1, [sp, #0]
1000cae6:	21ff      	movs	r1, #255	; 0xff
1000cae8:	f7fe fcfa 	bl	1000b4e0 <rproc_virtio_create_vdev>
1000caec:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
1000caee:	693b      	ldr	r3, [r7, #16]
1000caf0:	2b00      	cmp	r3, #0
1000caf2:	d102      	bne.n	1000cafa <MX_OPENAMP_Init+0x5a>
  {
    return -1;
1000caf4:	f04f 33ff 	mov.w	r3, #4294967295
1000caf8:	e051      	b.n	1000cb9e <MX_OPENAMP_Init+0xfe>
  }

  rproc_virtio_wait_remote_ready(vdev);
1000cafa:	6938      	ldr	r0, [r7, #16]
1000cafc:	f7fe fdcf 	bl	1000b69e <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
1000cb00:	4b29      	ldr	r3, [pc, #164]	; (1000cba8 <MX_OPENAMP_Init+0x108>)
1000cb02:	681b      	ldr	r3, [r3, #0]
1000cb04:	3334      	adds	r3, #52	; 0x34
1000cb06:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
1000cb08:	697b      	ldr	r3, [r7, #20]
1000cb0a:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
1000cb0c:	697b      	ldr	r3, [r7, #20]
1000cb0e:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
1000cb10:	461c      	mov	r4, r3
1000cb12:	4b28      	ldr	r3, [pc, #160]	; (1000cbb4 <MX_OPENAMP_Init+0x114>)
1000cb14:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
1000cb16:	697a      	ldr	r2, [r7, #20]
1000cb18:	6892      	ldr	r2, [r2, #8]
1000cb1a:	6979      	ldr	r1, [r7, #20]
1000cb1c:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
1000cb1e:	9102      	str	r1, [sp, #8]
1000cb20:	9201      	str	r2, [sp, #4]
1000cb22:	9300      	str	r3, [sp, #0]
1000cb24:	4623      	mov	r3, r4
1000cb26:	4602      	mov	r2, r0
1000cb28:	2100      	movs	r1, #0
1000cb2a:	6938      	ldr	r0, [r7, #16]
1000cb2c:	f7fe fd86 	bl	1000b63c <rproc_virtio_init_vring>
1000cb30:	60f8      	str	r0, [r7, #12]
  if (status != 0)
1000cb32:	68fb      	ldr	r3, [r7, #12]
1000cb34:	2b00      	cmp	r3, #0
1000cb36:	d001      	beq.n	1000cb3c <MX_OPENAMP_Init+0x9c>
  {
    return status;
1000cb38:	68fb      	ldr	r3, [r7, #12]
1000cb3a:	e030      	b.n	1000cb9e <MX_OPENAMP_Init+0xfe>
  }

  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
1000cb3c:	4b1a      	ldr	r3, [pc, #104]	; (1000cba8 <MX_OPENAMP_Init+0x108>)
1000cb3e:	681b      	ldr	r3, [r3, #0]
1000cb40:	3348      	adds	r3, #72	; 0x48
1000cb42:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
1000cb44:	697b      	ldr	r3, [r7, #20]
1000cb46:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
1000cb48:	697b      	ldr	r3, [r7, #20]
1000cb4a:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
1000cb4c:	461c      	mov	r4, r3
1000cb4e:	4b19      	ldr	r3, [pc, #100]	; (1000cbb4 <MX_OPENAMP_Init+0x114>)
1000cb50:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
1000cb52:	697a      	ldr	r2, [r7, #20]
1000cb54:	6892      	ldr	r2, [r2, #8]
1000cb56:	6979      	ldr	r1, [r7, #20]
1000cb58:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
1000cb5a:	9102      	str	r1, [sp, #8]
1000cb5c:	9201      	str	r2, [sp, #4]
1000cb5e:	9300      	str	r3, [sp, #0]
1000cb60:	4623      	mov	r3, r4
1000cb62:	4602      	mov	r2, r0
1000cb64:	2101      	movs	r1, #1
1000cb66:	6938      	ldr	r0, [r7, #16]
1000cb68:	f7fe fd68 	bl	1000b63c <rproc_virtio_init_vring>
1000cb6c:	60f8      	str	r0, [r7, #12]
  if (status != 0)
1000cb6e:	68fb      	ldr	r3, [r7, #12]
1000cb70:	2b00      	cmp	r3, #0
1000cb72:	d001      	beq.n	1000cb78 <MX_OPENAMP_Init+0xd8>
  {
    return status;
1000cb74:	68fb      	ldr	r3, [r7, #12]
1000cb76:	e012      	b.n	1000cb9e <MX_OPENAMP_Init+0xfe>
  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
                             (size_t)SHM_SIZE);
1000cb78:	4a0f      	ldr	r2, [pc, #60]	; (1000cbb8 <MX_OPENAMP_Init+0x118>)
1000cb7a:	4b10      	ldr	r3, [pc, #64]	; (1000cbbc <MX_OPENAMP_Init+0x11c>)
1000cb7c:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
1000cb7e:	461a      	mov	r2, r3
1000cb80:	f04f 31ff 	mov.w	r1, #4294967295
1000cb84:	480e      	ldr	r0, [pc, #56]	; (1000cbc0 <MX_OPENAMP_Init+0x120>)
1000cb86:	f7fe ff86 	bl	1000ba96 <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
1000cb8a:	4b0a      	ldr	r3, [pc, #40]	; (1000cbb4 <MX_OPENAMP_Init+0x114>)
1000cb8c:	681b      	ldr	r3, [r3, #0]
1000cb8e:	4a0c      	ldr	r2, [pc, #48]	; (1000cbc0 <MX_OPENAMP_Init+0x120>)
1000cb90:	9200      	str	r2, [sp, #0]
1000cb92:	683a      	ldr	r2, [r7, #0]
1000cb94:	6939      	ldr	r1, [r7, #16]
1000cb96:	480b      	ldr	r0, [pc, #44]	; (1000cbc4 <MX_OPENAMP_Init+0x124>)
1000cb98:	f7ff fa7a 	bl	1000c090 <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
1000cb9c:	2300      	movs	r3, #0
}
1000cb9e:	4618      	mov	r0, r3
1000cba0:	371c      	adds	r7, #28
1000cba2:	46bd      	mov	sp, r7
1000cba4:	bd90      	pop	{r4, r7, pc}
1000cba6:	bf00      	nop
1000cba8:	10023e80 	.word	0x10023e80
1000cbac:	10023e7c 	.word	0x10023e7c
1000cbb0:	1000c86d 	.word	0x1000c86d
1000cbb4:	10023e78 	.word	0x10023e78
1000cbb8:	10050000 	.word	0x10050000
1000cbbc:	10040000 	.word	0x10040000
1000cbc0:	10023e84 	.word	0x10023e84
1000cbc4:	10023e90 	.word	0x10023e90

1000cbc8 <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
1000cbc8:	b480      	push	{r7}
1000cbca:	b085      	sub	sp, #20
1000cbcc:	af00      	add	r7, sp, #0
1000cbce:	60f8      	str	r0, [r7, #12]
1000cbd0:	60b9      	str	r1, [r7, #8]
1000cbd2:	607a      	str	r2, [r7, #4]
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
1000cbd4:	687b      	ldr	r3, [r7, #4]
1000cbd6:	228c      	movs	r2, #140	; 0x8c
1000cbd8:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
1000cbda:	68bb      	ldr	r3, [r7, #8]
1000cbdc:	4a03      	ldr	r2, [pc, #12]	; (1000cbec <resource_table_init+0x24>)
1000cbde:	601a      	str	r2, [r3, #0]
}
1000cbe0:	bf00      	nop
1000cbe2:	3714      	adds	r7, #20
1000cbe4:	46bd      	mov	sp, r7
1000cbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
1000cbea:	4770      	bx	lr
1000cbec:	10020c94 	.word	0x10020c94

1000cbf0 <emotion_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool emotion_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
1000cbf0:	b580      	push	{r7, lr}
1000cbf2:	b082      	sub	sp, #8
1000cbf4:	af00      	add	r7, sp, #0
1000cbf6:	6078      	str	r0, [r7, #4]
1000cbf8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_emotion_model_activations_map, 1, params)) {
1000cbfa:	683a      	ldr	r2, [r7, #0]
1000cbfc:	2101      	movs	r1, #1
1000cbfe:	4838      	ldr	r0, [pc, #224]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc00:	f000 fb32 	bl	1000d268 <ai_platform_get_activations_map>
1000cc04:	4603      	mov	r3, r0
1000cc06:	2b00      	cmp	r3, #0
1000cc08:	d05f      	beq.n	1000ccca <emotion_model_configure_activations+0xda>
    /* Updating activations (byte) offsets */
    
    serving_default_dense_input0_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc0a:	4b35      	ldr	r3, [pc, #212]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc0c:	681b      	ldr	r3, [r3, #0]
1000cc0e:	4a35      	ldr	r2, [pc, #212]	; (1000cce4 <emotion_model_configure_activations+0xf4>)
1000cc10:	6093      	str	r3, [r2, #8]
    serving_default_dense_input0_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc12:	4b33      	ldr	r3, [pc, #204]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc14:	681b      	ldr	r3, [r3, #0]
1000cc16:	4a33      	ldr	r2, [pc, #204]	; (1000cce4 <emotion_model_configure_activations+0xf4>)
1000cc18:	60d3      	str	r3, [r2, #12]
    
    gemm_0_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 6000);
1000cc1a:	4b31      	ldr	r3, [pc, #196]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc1c:	681b      	ldr	r3, [r3, #0]
1000cc1e:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
1000cc22:	3310      	adds	r3, #16
1000cc24:	4a30      	ldr	r2, [pc, #192]	; (1000cce8 <emotion_model_configure_activations+0xf8>)
1000cc26:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 6000);
1000cc28:	4b2d      	ldr	r3, [pc, #180]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc2a:	681b      	ldr	r3, [r3, #0]
1000cc2c:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
1000cc30:	3310      	adds	r3, #16
1000cc32:	4a2d      	ldr	r2, [pc, #180]	; (1000cce8 <emotion_model_configure_activations+0xf8>)
1000cc34:	60d3      	str	r3, [r2, #12]
    
    gemm_1_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc36:	4b2a      	ldr	r3, [pc, #168]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc38:	681b      	ldr	r3, [r3, #0]
1000cc3a:	4a2c      	ldr	r2, [pc, #176]	; (1000ccec <emotion_model_configure_activations+0xfc>)
1000cc3c:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc3e:	4b28      	ldr	r3, [pc, #160]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc40:	681b      	ldr	r3, [r3, #0]
1000cc42:	4a2a      	ldr	r2, [pc, #168]	; (1000ccec <emotion_model_configure_activations+0xfc>)
1000cc44:	60d3      	str	r3, [r2, #12]
    
    nl_2_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 64);
1000cc46:	4b26      	ldr	r3, [pc, #152]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc48:	681b      	ldr	r3, [r3, #0]
1000cc4a:	3340      	adds	r3, #64	; 0x40
1000cc4c:	4a28      	ldr	r2, [pc, #160]	; (1000ccf0 <emotion_model_configure_activations+0x100>)
1000cc4e:	6093      	str	r3, [r2, #8]
    nl_2_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 64);
1000cc50:	4b23      	ldr	r3, [pc, #140]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc52:	681b      	ldr	r3, [r3, #0]
1000cc54:	3340      	adds	r3, #64	; 0x40
1000cc56:	4a26      	ldr	r2, [pc, #152]	; (1000ccf0 <emotion_model_configure_activations+0x100>)
1000cc58:	60d3      	str	r3, [r2, #12]
    
    gemm_3_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc5a:	4b21      	ldr	r3, [pc, #132]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc5c:	681b      	ldr	r3, [r3, #0]
1000cc5e:	4a25      	ldr	r2, [pc, #148]	; (1000ccf4 <emotion_model_configure_activations+0x104>)
1000cc60:	6093      	str	r3, [r2, #8]
    gemm_3_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc62:	4b1f      	ldr	r3, [pc, #124]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc64:	681b      	ldr	r3, [r3, #0]
1000cc66:	4a23      	ldr	r2, [pc, #140]	; (1000ccf4 <emotion_model_configure_activations+0x104>)
1000cc68:	60d3      	str	r3, [r2, #12]
    
    nl_4_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 32);
1000cc6a:	4b1d      	ldr	r3, [pc, #116]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc6c:	681b      	ldr	r3, [r3, #0]
1000cc6e:	3320      	adds	r3, #32
1000cc70:	4a21      	ldr	r2, [pc, #132]	; (1000ccf8 <emotion_model_configure_activations+0x108>)
1000cc72:	6093      	str	r3, [r2, #8]
    nl_4_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 32);
1000cc74:	4b1a      	ldr	r3, [pc, #104]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc76:	681b      	ldr	r3, [r3, #0]
1000cc78:	3320      	adds	r3, #32
1000cc7a:	4a1f      	ldr	r2, [pc, #124]	; (1000ccf8 <emotion_model_configure_activations+0x108>)
1000cc7c:	60d3      	str	r3, [r2, #12]
    
    gemm_5_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc7e:	4b18      	ldr	r3, [pc, #96]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc80:	681b      	ldr	r3, [r3, #0]
1000cc82:	4a1e      	ldr	r2, [pc, #120]	; (1000ccfc <emotion_model_configure_activations+0x10c>)
1000cc84:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cc86:	4b16      	ldr	r3, [pc, #88]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc88:	681b      	ldr	r3, [r3, #0]
1000cc8a:	4a1c      	ldr	r2, [pc, #112]	; (1000ccfc <emotion_model_configure_activations+0x10c>)
1000cc8c:	60d3      	str	r3, [r2, #12]
    
    nl_6_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 16);
1000cc8e:	4b14      	ldr	r3, [pc, #80]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc90:	681b      	ldr	r3, [r3, #0]
1000cc92:	3310      	adds	r3, #16
1000cc94:	4a1a      	ldr	r2, [pc, #104]	; (1000cd00 <emotion_model_configure_activations+0x110>)
1000cc96:	6093      	str	r3, [r2, #8]
    nl_6_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 16);
1000cc98:	4b11      	ldr	r3, [pc, #68]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cc9a:	681b      	ldr	r3, [r3, #0]
1000cc9c:	3310      	adds	r3, #16
1000cc9e:	4a18      	ldr	r2, [pc, #96]	; (1000cd00 <emotion_model_configure_activations+0x110>)
1000cca0:	60d3      	str	r3, [r2, #12]
    
    gemm_7_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000cca2:	4b0f      	ldr	r3, [pc, #60]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000cca4:	681b      	ldr	r3, [r3, #0]
1000cca6:	4a17      	ldr	r2, [pc, #92]	; (1000cd04 <emotion_model_configure_activations+0x114>)
1000cca8:	6093      	str	r3, [r2, #8]
    gemm_7_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 0);
1000ccaa:	4b0d      	ldr	r3, [pc, #52]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000ccac:	681b      	ldr	r3, [r3, #0]
1000ccae:	4a15      	ldr	r2, [pc, #84]	; (1000cd04 <emotion_model_configure_activations+0x114>)
1000ccb0:	60d3      	str	r3, [r2, #12]
    
    nl_8_output_array.data = AI_PTR(g_emotion_model_activations_map[0] + 8);
1000ccb2:	4b0b      	ldr	r3, [pc, #44]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000ccb4:	681b      	ldr	r3, [r3, #0]
1000ccb6:	3308      	adds	r3, #8
1000ccb8:	4a13      	ldr	r2, [pc, #76]	; (1000cd08 <emotion_model_configure_activations+0x118>)
1000ccba:	6093      	str	r3, [r2, #8]
    nl_8_output_array.data_start = AI_PTR(g_emotion_model_activations_map[0] + 8);
1000ccbc:	4b08      	ldr	r3, [pc, #32]	; (1000cce0 <emotion_model_configure_activations+0xf0>)
1000ccbe:	681b      	ldr	r3, [r3, #0]
1000ccc0:	3308      	adds	r3, #8
1000ccc2:	4a11      	ldr	r2, [pc, #68]	; (1000cd08 <emotion_model_configure_activations+0x118>)
1000ccc4:	60d3      	str	r3, [r2, #12]
    
    return true;
1000ccc6:	2301      	movs	r3, #1
1000ccc8:	e005      	b.n	1000ccd6 <emotion_model_configure_activations+0xe6>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
1000ccca:	2213      	movs	r2, #19
1000cccc:	2130      	movs	r1, #48	; 0x30
1000ccce:	6878      	ldr	r0, [r7, #4]
1000ccd0:	f000 fb7a 	bl	1000d3c8 <ai_platform_network_set_error>
  return false;
1000ccd4:	2300      	movs	r3, #0
}
1000ccd6:	4618      	mov	r0, r3
1000ccd8:	3708      	adds	r7, #8
1000ccda:	46bd      	mov	sp, r7
1000ccdc:	bd80      	pop	{r7, pc}
1000ccde:	bf00      	nop
1000cce0:	10023f20 	.word	0x10023f20
1000cce4:	1002011c 	.word	0x1002011c
1000cce8:	1002012c 	.word	0x1002012c
1000ccec:	1002013c 	.word	0x1002013c
1000ccf0:	1002014c 	.word	0x1002014c
1000ccf4:	1002015c 	.word	0x1002015c
1000ccf8:	1002016c 	.word	0x1002016c
1000ccfc:	1002017c 	.word	0x1002017c
1000cd00:	1002018c 	.word	0x1002018c
1000cd04:	1002019c 	.word	0x1002019c
1000cd08:	100201ac 	.word	0x100201ac

1000cd0c <emotion_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool emotion_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
1000cd0c:	b580      	push	{r7, lr}
1000cd0e:	b082      	sub	sp, #8
1000cd10:	af00      	add	r7, sp, #0
1000cd12:	6078      	str	r0, [r7, #4]
1000cd14:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_emotion_model_weights_map, 1, params)) {
1000cd16:	683a      	ldr	r2, [r7, #0]
1000cd18:	2101      	movs	r1, #1
1000cd1a:	4857      	ldr	r0, [pc, #348]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd1c:	f000 fa50 	bl	1000d1c0 <ai_platform_get_weights_map>
1000cd20:	4603      	mov	r3, r0
1000cd22:	2b00      	cmp	r3, #0
1000cd24:	f000 809d 	beq.w	1000ce62 <emotion_model_configure_weights+0x156>
    /* Updating weights (byte) offsets */
    
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
1000cd28:	4b54      	ldr	r3, [pc, #336]	; (1000ce7c <emotion_model_configure_weights+0x170>)
1000cd2a:	681b      	ldr	r3, [r3, #0]
1000cd2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000cd30:	4a52      	ldr	r2, [pc, #328]	; (1000ce7c <emotion_model_configure_weights+0x170>)
1000cd32:	6013      	str	r3, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_emotion_model_weights_map[0] + 0);
1000cd34:	4b50      	ldr	r3, [pc, #320]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd36:	681b      	ldr	r3, [r3, #0]
1000cd38:	4a50      	ldr	r2, [pc, #320]	; (1000ce7c <emotion_model_configure_weights+0x170>)
1000cd3a:	6093      	str	r3, [r2, #8]
    gemm_3_bias_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 0);
1000cd3c:	4b4e      	ldr	r3, [pc, #312]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd3e:	681b      	ldr	r3, [r3, #0]
1000cd40:	4a4e      	ldr	r2, [pc, #312]	; (1000ce7c <emotion_model_configure_weights+0x170>)
1000cd42:	60d3      	str	r3, [r2, #12]
    
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
1000cd44:	4b4e      	ldr	r3, [pc, #312]	; (1000ce80 <emotion_model_configure_weights+0x174>)
1000cd46:	681b      	ldr	r3, [r3, #0]
1000cd48:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000cd4c:	4a4c      	ldr	r2, [pc, #304]	; (1000ce80 <emotion_model_configure_weights+0x174>)
1000cd4e:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_emotion_model_weights_map[0] + 32);
1000cd50:	4b49      	ldr	r3, [pc, #292]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd52:	681b      	ldr	r3, [r3, #0]
1000cd54:	3320      	adds	r3, #32
1000cd56:	4a4a      	ldr	r2, [pc, #296]	; (1000ce80 <emotion_model_configure_weights+0x174>)
1000cd58:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 32);
1000cd5a:	4b47      	ldr	r3, [pc, #284]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd5c:	681b      	ldr	r3, [r3, #0]
1000cd5e:	3320      	adds	r3, #32
1000cd60:	4a47      	ldr	r2, [pc, #284]	; (1000ce80 <emotion_model_configure_weights+0x174>)
1000cd62:	60d3      	str	r3, [r2, #12]
    
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
1000cd64:	4b47      	ldr	r3, [pc, #284]	; (1000ce84 <emotion_model_configure_weights+0x178>)
1000cd66:	681b      	ldr	r3, [r3, #0]
1000cd68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000cd6c:	4a45      	ldr	r2, [pc, #276]	; (1000ce84 <emotion_model_configure_weights+0x178>)
1000cd6e:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_emotion_model_weights_map[0] + 160);
1000cd70:	4b41      	ldr	r3, [pc, #260]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd72:	681b      	ldr	r3, [r3, #0]
1000cd74:	33a0      	adds	r3, #160	; 0xa0
1000cd76:	4a43      	ldr	r2, [pc, #268]	; (1000ce84 <emotion_model_configure_weights+0x178>)
1000cd78:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 160);
1000cd7a:	4b3f      	ldr	r3, [pc, #252]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd7c:	681b      	ldr	r3, [r3, #0]
1000cd7e:	33a0      	adds	r3, #160	; 0xa0
1000cd80:	4a40      	ldr	r2, [pc, #256]	; (1000ce84 <emotion_model_configure_weights+0x178>)
1000cd82:	60d3      	str	r3, [r2, #12]
    
    gemm_7_weights_array.format |= AI_FMT_FLAG_CONST;
1000cd84:	4b40      	ldr	r3, [pc, #256]	; (1000ce88 <emotion_model_configure_weights+0x17c>)
1000cd86:	681b      	ldr	r3, [r3, #0]
1000cd88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000cd8c:	4a3e      	ldr	r2, [pc, #248]	; (1000ce88 <emotion_model_configure_weights+0x17c>)
1000cd8e:	6013      	str	r3, [r2, #0]
    gemm_7_weights_array.data = AI_PTR(g_emotion_model_weights_map[0] + 176);
1000cd90:	4b39      	ldr	r3, [pc, #228]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd92:	681b      	ldr	r3, [r3, #0]
1000cd94:	33b0      	adds	r3, #176	; 0xb0
1000cd96:	4a3c      	ldr	r2, [pc, #240]	; (1000ce88 <emotion_model_configure_weights+0x17c>)
1000cd98:	6093      	str	r3, [r2, #8]
    gemm_7_weights_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 176);
1000cd9a:	4b37      	ldr	r3, [pc, #220]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cd9c:	681b      	ldr	r3, [r3, #0]
1000cd9e:	33b0      	adds	r3, #176	; 0xb0
1000cda0:	4a39      	ldr	r2, [pc, #228]	; (1000ce88 <emotion_model_configure_weights+0x17c>)
1000cda2:	60d3      	str	r3, [r2, #12]
    
    gemm_7_bias_array.format |= AI_FMT_FLAG_CONST;
1000cda4:	4b39      	ldr	r3, [pc, #228]	; (1000ce8c <emotion_model_configure_weights+0x180>)
1000cda6:	681b      	ldr	r3, [r3, #0]
1000cda8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000cdac:	4a37      	ldr	r2, [pc, #220]	; (1000ce8c <emotion_model_configure_weights+0x180>)
1000cdae:	6013      	str	r3, [r2, #0]
    gemm_7_bias_array.data = AI_PTR(g_emotion_model_weights_map[0] + 208);
1000cdb0:	4b31      	ldr	r3, [pc, #196]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cdb2:	681b      	ldr	r3, [r3, #0]
1000cdb4:	33d0      	adds	r3, #208	; 0xd0
1000cdb6:	4a35      	ldr	r2, [pc, #212]	; (1000ce8c <emotion_model_configure_weights+0x180>)
1000cdb8:	6093      	str	r3, [r2, #8]
    gemm_7_bias_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 208);
1000cdba:	4b2f      	ldr	r3, [pc, #188]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cdbc:	681b      	ldr	r3, [r3, #0]
1000cdbe:	33d0      	adds	r3, #208	; 0xd0
1000cdc0:	4a32      	ldr	r2, [pc, #200]	; (1000ce8c <emotion_model_configure_weights+0x180>)
1000cdc2:	60d3      	str	r3, [r2, #12]
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
1000cdc4:	4b32      	ldr	r3, [pc, #200]	; (1000ce90 <emotion_model_configure_weights+0x184>)
1000cdc6:	681b      	ldr	r3, [r3, #0]
1000cdc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000cdcc:	4a30      	ldr	r2, [pc, #192]	; (1000ce90 <emotion_model_configure_weights+0x184>)
1000cdce:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_emotion_model_weights_map[0] + 280);
1000cdd0:	4b29      	ldr	r3, [pc, #164]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cdd2:	681b      	ldr	r3, [r3, #0]
1000cdd4:	f503 738c 	add.w	r3, r3, #280	; 0x118
1000cdd8:	4a2d      	ldr	r2, [pc, #180]	; (1000ce90 <emotion_model_configure_weights+0x184>)
1000cdda:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 216);
1000cddc:	4b26      	ldr	r3, [pc, #152]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cdde:	681b      	ldr	r3, [r3, #0]
1000cde0:	33d8      	adds	r3, #216	; 0xd8
1000cde2:	4a2b      	ldr	r2, [pc, #172]	; (1000ce90 <emotion_model_configure_weights+0x184>)
1000cde4:	60d3      	str	r3, [r2, #12]
    
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
1000cde6:	4b2b      	ldr	r3, [pc, #172]	; (1000ce94 <emotion_model_configure_weights+0x188>)
1000cde8:	681b      	ldr	r3, [r3, #0]
1000cdea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000cdee:	4a29      	ldr	r2, [pc, #164]	; (1000ce94 <emotion_model_configure_weights+0x188>)
1000cdf0:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_emotion_model_weights_map[0] + 24280);
1000cdf2:	4b21      	ldr	r3, [pc, #132]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000cdf4:	681b      	ldr	r3, [r3, #0]
1000cdf6:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
1000cdfa:	3358      	adds	r3, #88	; 0x58
1000cdfc:	4a25      	ldr	r2, [pc, #148]	; (1000ce94 <emotion_model_configure_weights+0x188>)
1000cdfe:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 24280);
1000ce00:	4b1d      	ldr	r3, [pc, #116]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000ce02:	681b      	ldr	r3, [r3, #0]
1000ce04:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
1000ce08:	3358      	adds	r3, #88	; 0x58
1000ce0a:	4a22      	ldr	r2, [pc, #136]	; (1000ce94 <emotion_model_configure_weights+0x188>)
1000ce0c:	60d3      	str	r3, [r2, #12]
    
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
1000ce0e:	4b22      	ldr	r3, [pc, #136]	; (1000ce98 <emotion_model_configure_weights+0x18c>)
1000ce10:	681b      	ldr	r3, [r3, #0]
1000ce12:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000ce16:	4a20      	ldr	r2, [pc, #128]	; (1000ce98 <emotion_model_configure_weights+0x18c>)
1000ce18:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_emotion_model_weights_map[0] + 26328);
1000ce1a:	4b17      	ldr	r3, [pc, #92]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000ce1c:	681b      	ldr	r3, [r3, #0]
1000ce1e:	f503 43cd 	add.w	r3, r3, #26240	; 0x6680
1000ce22:	3358      	adds	r3, #88	; 0x58
1000ce24:	4a1c      	ldr	r2, [pc, #112]	; (1000ce98 <emotion_model_configure_weights+0x18c>)
1000ce26:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 26328);
1000ce28:	4b13      	ldr	r3, [pc, #76]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000ce2a:	681b      	ldr	r3, [r3, #0]
1000ce2c:	f503 43cd 	add.w	r3, r3, #26240	; 0x6680
1000ce30:	3358      	adds	r3, #88	; 0x58
1000ce32:	4a19      	ldr	r2, [pc, #100]	; (1000ce98 <emotion_model_configure_weights+0x18c>)
1000ce34:	60d3      	str	r3, [r2, #12]
    
    gemm_3_weights_array.format |= AI_FMT_FLAG_CONST;
1000ce36:	4b19      	ldr	r3, [pc, #100]	; (1000ce9c <emotion_model_configure_weights+0x190>)
1000ce38:	681b      	ldr	r3, [r3, #0]
1000ce3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
1000ce3e:	4a17      	ldr	r2, [pc, #92]	; (1000ce9c <emotion_model_configure_weights+0x190>)
1000ce40:	6013      	str	r3, [r2, #0]
    gemm_3_weights_array.data = AI_PTR(g_emotion_model_weights_map[0] + 26392);
1000ce42:	4b0d      	ldr	r3, [pc, #52]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000ce44:	681b      	ldr	r3, [r3, #0]
1000ce46:	f503 43ce 	add.w	r3, r3, #26368	; 0x6700
1000ce4a:	3318      	adds	r3, #24
1000ce4c:	4a13      	ldr	r2, [pc, #76]	; (1000ce9c <emotion_model_configure_weights+0x190>)
1000ce4e:	6093      	str	r3, [r2, #8]
    gemm_3_weights_array.data_start = AI_PTR(g_emotion_model_weights_map[0] + 26392);
1000ce50:	4b09      	ldr	r3, [pc, #36]	; (1000ce78 <emotion_model_configure_weights+0x16c>)
1000ce52:	681b      	ldr	r3, [r3, #0]
1000ce54:	f503 43ce 	add.w	r3, r3, #26368	; 0x6700
1000ce58:	3318      	adds	r3, #24
1000ce5a:	4a10      	ldr	r2, [pc, #64]	; (1000ce9c <emotion_model_configure_weights+0x190>)
1000ce5c:	60d3      	str	r3, [r2, #12]
    
    return true;
1000ce5e:	2301      	movs	r3, #1
1000ce60:	e005      	b.n	1000ce6e <emotion_model_configure_weights+0x162>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
1000ce62:	2212      	movs	r2, #18
1000ce64:	2130      	movs	r1, #48	; 0x30
1000ce66:	6878      	ldr	r0, [r7, #4]
1000ce68:	f000 faae 	bl	1000d3c8 <ai_platform_network_set_error>
  return false;
1000ce6c:	2300      	movs	r3, #0
}
1000ce6e:	4618      	mov	r0, r3
1000ce70:	3708      	adds	r7, #8
1000ce72:	46bd      	mov	sp, r7
1000ce74:	bd80      	pop	{r7, pc}
1000ce76:	bf00      	nop
1000ce78:	10023f24 	.word	0x10023f24
1000ce7c:	100200cc 	.word	0x100200cc
1000ce80:	100200dc 	.word	0x100200dc
1000ce84:	100200ec 	.word	0x100200ec
1000ce88:	100200fc 	.word	0x100200fc
1000ce8c:	1002010c 	.word	0x1002010c
1000ce90:	100201bc 	.word	0x100201bc
1000ce94:	100201cc 	.word	0x100201cc
1000ce98:	100201dc 	.word	0x100201dc
1000ce9c:	100201ec 	.word	0x100201ec

1000cea0 <ai_emotion_model_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_emotion_model_get_error(ai_handle network)
{
1000cea0:	b580      	push	{r7, lr}
1000cea2:	b082      	sub	sp, #8
1000cea4:	af00      	add	r7, sp, #0
1000cea6:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
1000cea8:	6878      	ldr	r0, [r7, #4]
1000ceaa:	f000 fa53 	bl	1000d354 <ai_platform_network_get_error>
1000ceae:	4603      	mov	r3, r0
}
1000ceb0:	4618      	mov	r0, r3
1000ceb2:	3708      	adds	r7, #8
1000ceb4:	46bd      	mov	sp, r7
1000ceb6:	bd80      	pop	{r7, pc}

1000ceb8 <ai_emotion_model_create>:

AI_API_ENTRY
ai_error ai_emotion_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
1000ceb8:	b580      	push	{r7, lr}
1000ceba:	b084      	sub	sp, #16
1000cebc:	af02      	add	r7, sp, #8
1000cebe:	6078      	str	r0, [r7, #4]
1000cec0:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
1000cec2:	2300      	movs	r3, #0
1000cec4:	9301      	str	r3, [sp, #4]
1000cec6:	2305      	movs	r3, #5
1000cec8:	9300      	str	r3, [sp, #0]
1000ceca:	2301      	movs	r3, #1
1000cecc:	4a04      	ldr	r2, [pc, #16]	; (1000cee0 <ai_emotion_model_create+0x28>)
1000cece:	6839      	ldr	r1, [r7, #0]
1000ced0:	6878      	ldr	r0, [r7, #4]
1000ced2:	f000 fbb3 	bl	1000d63c <ai_platform_network_create>
1000ced6:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
1000ced8:	4618      	mov	r0, r3
1000ceda:	3708      	adds	r7, #8
1000cedc:	46bd      	mov	sp, r7
1000cede:	bd80      	pop	{r7, pc}
1000cee0:	10020a28 	.word	0x10020a28

1000cee4 <ai_emotion_model_create_and_init>:

AI_API_ENTRY
ai_error ai_emotion_model_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
1000cee4:	b580      	push	{r7, lr}
1000cee6:	b096      	sub	sp, #88	; 0x58
1000cee8:	af00      	add	r7, sp, #0
1000ceea:	60f8      	str	r0, [r7, #12]
1000ceec:	60b9      	str	r1, [r7, #8]
1000ceee:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_emotion_model_create(network, AI_EMOTION_MODEL_DATA_CONFIG);
1000cef0:	2100      	movs	r1, #0
1000cef2:	68f8      	ldr	r0, [r7, #12]
1000cef4:	f7ff ffe0 	bl	1000ceb8 <ai_emotion_model_create>
1000cef8:	4603      	mov	r3, r0
1000cefa:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
1000cefc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
1000cf00:	2b00      	cmp	r3, #0
1000cf02:	d001      	beq.n	1000cf08 <ai_emotion_model_create_and_init+0x24>
        return err;
1000cf04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1000cf06:	e05d      	b.n	1000cfc4 <ai_emotion_model_create_and_init+0xe0>
    if (ai_emotion_model_data_params_get(&params) != true) {
1000cf08:	f107 0314 	add.w	r3, r7, #20
1000cf0c:	4618      	mov	r0, r3
1000cf0e:	f000 f8dd 	bl	1000d0cc <ai_emotion_model_data_params_get>
1000cf12:	4603      	mov	r3, r0
1000cf14:	f083 0301 	eor.w	r3, r3, #1
1000cf18:	b2db      	uxtb	r3, r3
1000cf1a:	2b00      	cmp	r3, #0
1000cf1c:	d008      	beq.n	1000cf30 <ai_emotion_model_create_and_init+0x4c>
        err = ai_emotion_model_get_error(*network);
1000cf1e:	68fb      	ldr	r3, [r7, #12]
1000cf20:	681b      	ldr	r3, [r3, #0]
1000cf22:	4618      	mov	r0, r3
1000cf24:	f7ff ffbc 	bl	1000cea0 <ai_emotion_model_get_error>
1000cf28:	4603      	mov	r3, r0
1000cf2a:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
1000cf2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
1000cf2e:	e049      	b.n	1000cfc4 <ai_emotion_model_create_and_init+0xe0>
    }
#if defined(AI_EMOTION_MODEL_DATA_ACTIVATIONS_COUNT)
    if (activations) {
1000cf30:	68bb      	ldr	r3, [r7, #8]
1000cf32:	2b00      	cmp	r3, #0
1000cf34:	d016      	beq.n	1000cf64 <ai_emotion_model_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
1000cf36:	2300      	movs	r3, #0
1000cf38:	657b      	str	r3, [r7, #84]	; 0x54
1000cf3a:	e00e      	b.n	1000cf5a <ai_emotion_model_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
1000cf3c:	6d79      	ldr	r1, [r7, #84]	; 0x54
1000cf3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1000cf40:	009b      	lsls	r3, r3, #2
1000cf42:	68ba      	ldr	r2, [r7, #8]
1000cf44:	4413      	add	r3, r2
1000cf46:	681a      	ldr	r2, [r3, #0]
1000cf48:	f107 0314 	add.w	r3, r7, #20
1000cf4c:	330c      	adds	r3, #12
1000cf4e:	4618      	mov	r0, r3
1000cf50:	f000 f922 	bl	1000d198 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
1000cf54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1000cf56:	3301      	adds	r3, #1
1000cf58:	657b      	str	r3, [r7, #84]	; 0x54
1000cf5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
1000cf5c:	461a      	mov	r2, r3
1000cf5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
1000cf60:	4293      	cmp	r3, r2
1000cf62:	dbeb      	blt.n	1000cf3c <ai_emotion_model_create_and_init+0x58>
    }
#endif
#if defined(AI_EMOTION_MODEL_DATA_WEIGHTS_COUNT)
    if (weights) {
1000cf64:	687b      	ldr	r3, [r7, #4]
1000cf66:	2b00      	cmp	r3, #0
1000cf68:	d016      	beq.n	1000cf98 <ai_emotion_model_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
1000cf6a:	2300      	movs	r3, #0
1000cf6c:	653b      	str	r3, [r7, #80]	; 0x50
1000cf6e:	e00e      	b.n	1000cf8e <ai_emotion_model_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
1000cf70:	6d39      	ldr	r1, [r7, #80]	; 0x50
1000cf72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
1000cf74:	009b      	lsls	r3, r3, #2
1000cf76:	687a      	ldr	r2, [r7, #4]
1000cf78:	4413      	add	r3, r2
1000cf7a:	681a      	ldr	r2, [r3, #0]
1000cf7c:	f107 0314 	add.w	r3, r7, #20
1000cf80:	3304      	adds	r3, #4
1000cf82:	4618      	mov	r0, r3
1000cf84:	f000 f908 	bl	1000d198 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
1000cf88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
1000cf8a:	3301      	adds	r3, #1
1000cf8c:	653b      	str	r3, [r7, #80]	; 0x50
1000cf8e:	8b7b      	ldrh	r3, [r7, #26]
1000cf90:	461a      	mov	r2, r3
1000cf92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
1000cf94:	4293      	cmp	r3, r2
1000cf96:	dbeb      	blt.n	1000cf70 <ai_emotion_model_create_and_init+0x8c>
    }
#endif
    if (ai_emotion_model_init(*network, &params) != true) {
1000cf98:	68fb      	ldr	r3, [r7, #12]
1000cf9a:	681b      	ldr	r3, [r3, #0]
1000cf9c:	f107 0214 	add.w	r2, r7, #20
1000cfa0:	4611      	mov	r1, r2
1000cfa2:	4618      	mov	r0, r3
1000cfa4:	f000 f846 	bl	1000d034 <ai_emotion_model_init>
1000cfa8:	4603      	mov	r3, r0
1000cfaa:	f083 0301 	eor.w	r3, r3, #1
1000cfae:	b2db      	uxtb	r3, r3
1000cfb0:	2b00      	cmp	r3, #0
1000cfb2:	d006      	beq.n	1000cfc2 <ai_emotion_model_create_and_init+0xde>
        err = ai_emotion_model_get_error(*network);
1000cfb4:	68fb      	ldr	r3, [r7, #12]
1000cfb6:	681b      	ldr	r3, [r3, #0]
1000cfb8:	4618      	mov	r0, r3
1000cfba:	f7ff ff71 	bl	1000cea0 <ai_emotion_model_get_error>
1000cfbe:	4603      	mov	r3, r0
1000cfc0:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
1000cfc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
1000cfc4:	4618      	mov	r0, r3
1000cfc6:	3758      	adds	r7, #88	; 0x58
1000cfc8:	46bd      	mov	sp, r7
1000cfca:	bd80      	pop	{r7, pc}

1000cfcc <ai_emotion_model_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_emotion_model_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
1000cfcc:	b580      	push	{r7, lr}
1000cfce:	b082      	sub	sp, #8
1000cfd0:	af00      	add	r7, sp, #0
1000cfd2:	6078      	str	r0, [r7, #4]
1000cfd4:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
1000cfd6:	687b      	ldr	r3, [r7, #4]
1000cfd8:	2b00      	cmp	r3, #0
1000cfda:	d104      	bne.n	1000cfe6 <ai_emotion_model_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
1000cfdc:	4b06      	ldr	r3, [pc, #24]	; (1000cff8 <ai_emotion_model_inputs_get+0x2c>)
1000cfde:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
1000cfe0:	687b      	ldr	r3, [r7, #4]
1000cfe2:	4a06      	ldr	r2, [pc, #24]	; (1000cffc <ai_emotion_model_inputs_get+0x30>)
1000cfe4:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
1000cfe6:	6839      	ldr	r1, [r7, #0]
1000cfe8:	6878      	ldr	r0, [r7, #4]
1000cfea:	f000 f9f3 	bl	1000d3d4 <ai_platform_inputs_get>
1000cfee:	4603      	mov	r3, r0
}
1000cff0:	4618      	mov	r0, r3
1000cff2:	3708      	adds	r7, #8
1000cff4:	46bd      	mov	sp, r7
1000cff6:	bd80      	pop	{r7, pc}
1000cff8:	10020a28 	.word	0x10020a28
1000cffc:	a1c00100 	.word	0xa1c00100

1000d000 <ai_emotion_model_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_emotion_model_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
1000d000:	b580      	push	{r7, lr}
1000d002:	b082      	sub	sp, #8
1000d004:	af00      	add	r7, sp, #0
1000d006:	6078      	str	r0, [r7, #4]
1000d008:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
1000d00a:	687b      	ldr	r3, [r7, #4]
1000d00c:	2b00      	cmp	r3, #0
1000d00e:	d104      	bne.n	1000d01a <ai_emotion_model_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
1000d010:	4b06      	ldr	r3, [pc, #24]	; (1000d02c <ai_emotion_model_outputs_get+0x2c>)
1000d012:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
1000d014:	687b      	ldr	r3, [r7, #4]
1000d016:	4a06      	ldr	r2, [pc, #24]	; (1000d030 <ai_emotion_model_outputs_get+0x30>)
1000d018:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
1000d01a:	6839      	ldr	r1, [r7, #0]
1000d01c:	6878      	ldr	r0, [r7, #4]
1000d01e:	f000 fa75 	bl	1000d50c <ai_platform_outputs_get>
1000d022:	4603      	mov	r3, r0
}
1000d024:	4618      	mov	r0, r3
1000d026:	3708      	adds	r7, #8
1000d028:	46bd      	mov	sp, r7
1000d02a:	bd80      	pop	{r7, pc}
1000d02c:	10020a28 	.word	0x10020a28
1000d030:	a1c00100 	.word	0xa1c00100

1000d034 <ai_emotion_model_init>:
}

AI_API_ENTRY
ai_bool ai_emotion_model_init(
  ai_handle network, const ai_network_params* params)
{
1000d034:	b580      	push	{r7, lr}
1000d036:	b084      	sub	sp, #16
1000d038:	af00      	add	r7, sp, #0
1000d03a:	6078      	str	r0, [r7, #4]
1000d03c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
1000d03e:	6839      	ldr	r1, [r7, #0]
1000d040:	6878      	ldr	r0, [r7, #4]
1000d042:	f000 fb83 	bl	1000d74c <ai_platform_network_init>
1000d046:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
1000d048:	68fb      	ldr	r3, [r7, #12]
1000d04a:	2b00      	cmp	r3, #0
1000d04c:	d101      	bne.n	1000d052 <ai_emotion_model_init+0x1e>
1000d04e:	2300      	movs	r3, #0
1000d050:	e028      	b.n	1000d0a4 <ai_emotion_model_init+0x70>

  ai_bool ok = true;
1000d052:	2301      	movs	r3, #1
1000d054:	72fb      	strb	r3, [r7, #11]
  ok &= emotion_model_configure_weights(net_ctx, params);
1000d056:	6839      	ldr	r1, [r7, #0]
1000d058:	68f8      	ldr	r0, [r7, #12]
1000d05a:	f7ff fe57 	bl	1000cd0c <emotion_model_configure_weights>
1000d05e:	4603      	mov	r3, r0
1000d060:	461a      	mov	r2, r3
1000d062:	7afb      	ldrb	r3, [r7, #11]
1000d064:	4013      	ands	r3, r2
1000d066:	2b00      	cmp	r3, #0
1000d068:	bf14      	ite	ne
1000d06a:	2301      	movne	r3, #1
1000d06c:	2300      	moveq	r3, #0
1000d06e:	72fb      	strb	r3, [r7, #11]
  ok &= emotion_model_configure_activations(net_ctx, params);
1000d070:	6839      	ldr	r1, [r7, #0]
1000d072:	68f8      	ldr	r0, [r7, #12]
1000d074:	f7ff fdbc 	bl	1000cbf0 <emotion_model_configure_activations>
1000d078:	4603      	mov	r3, r0
1000d07a:	461a      	mov	r2, r3
1000d07c:	7afb      	ldrb	r3, [r7, #11]
1000d07e:	4013      	ands	r3, r2
1000d080:	2b00      	cmp	r3, #0
1000d082:	bf14      	ite	ne
1000d084:	2301      	movne	r3, #1
1000d086:	2300      	moveq	r3, #0
1000d088:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
1000d08a:	6878      	ldr	r0, [r7, #4]
1000d08c:	f000 fc12 	bl	1000d8b4 <ai_platform_network_post_init>
1000d090:	4603      	mov	r3, r0
1000d092:	461a      	mov	r2, r3
1000d094:	7afb      	ldrb	r3, [r7, #11]
1000d096:	4013      	ands	r3, r2
1000d098:	2b00      	cmp	r3, #0
1000d09a:	bf14      	ite	ne
1000d09c:	2301      	movne	r3, #1
1000d09e:	2300      	moveq	r3, #0
1000d0a0:	72fb      	strb	r3, [r7, #11]

  return ok;
1000d0a2:	7afb      	ldrb	r3, [r7, #11]
}
1000d0a4:	4618      	mov	r0, r3
1000d0a6:	3710      	adds	r7, #16
1000d0a8:	46bd      	mov	sp, r7
1000d0aa:	bd80      	pop	{r7, pc}

1000d0ac <ai_emotion_model_run>:


AI_API_ENTRY
ai_i32 ai_emotion_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
1000d0ac:	b580      	push	{r7, lr}
1000d0ae:	b084      	sub	sp, #16
1000d0b0:	af00      	add	r7, sp, #0
1000d0b2:	60f8      	str	r0, [r7, #12]
1000d0b4:	60b9      	str	r1, [r7, #8]
1000d0b6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
1000d0b8:	687a      	ldr	r2, [r7, #4]
1000d0ba:	68b9      	ldr	r1, [r7, #8]
1000d0bc:	68f8      	ldr	r0, [r7, #12]
1000d0be:	f000 fc4d 	bl	1000d95c <ai_platform_network_process>
1000d0c2:	4603      	mov	r3, r0
}
1000d0c4:	4618      	mov	r0, r3
1000d0c6:	3710      	adds	r7, #16
1000d0c8:	46bd      	mov	sp, r7
1000d0ca:	bd80      	pop	{r7, pc}

1000d0cc <ai_emotion_model_data_params_get>:
 * @ingroup emotion_model_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_emotion_model_data_params_get(ai_network_params* params)
{
1000d0cc:	b580      	push	{r7, lr}
1000d0ce:	b086      	sub	sp, #24
1000d0d0:	af00      	add	r7, sp, #0
1000d0d2:	6078      	str	r0, [r7, #4]
  if (!params) return false;
1000d0d4:	687b      	ldr	r3, [r7, #4]
1000d0d6:	2b00      	cmp	r3, #0
1000d0d8:	d101      	bne.n	1000d0de <ai_emotion_model_data_params_get+0x12>
1000d0da:	2300      	movs	r3, #0
1000d0dc:	e016      	b.n	1000d10c <ai_emotion_model_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
1000d0de:	4a0d      	ldr	r2, [pc, #52]	; (1000d114 <ai_emotion_model_data_params_get+0x48>)
1000d0e0:	f107 0310 	add.w	r3, r7, #16
1000d0e4:	e892 0003 	ldmia.w	r2, {r0, r1}
1000d0e8:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_EMOTION_MODEL_DATA_ACTIVATIONS_COUNT, g_emotion_model_data_map_activations);
  
  const ai_buffer_array map_weights = 
1000d0ec:	4a0a      	ldr	r2, [pc, #40]	; (1000d118 <ai_emotion_model_data_params_get+0x4c>)
1000d0ee:	f107 0308 	add.w	r3, r7, #8
1000d0f2:	e892 0003 	ldmia.w	r2, {r0, r1}
1000d0f6:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_EMOTION_MODEL_DATA_WEIGHTS_COUNT, g_emotion_model_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
1000d0fa:	f107 0210 	add.w	r2, r7, #16
1000d0fe:	f107 0308 	add.w	r3, r7, #8
1000d102:	4619      	mov	r1, r3
1000d104:	6878      	ldr	r0, [r7, #4]
1000d106:	f000 f903 	bl	1000d310 <ai_platform_bind_network_params>
1000d10a:	4603      	mov	r3, r0
}
1000d10c:	4618      	mov	r0, r3
1000d10e:	3718      	adds	r7, #24
1000d110:	46bd      	mov	sp, r7
1000d112:	bd80      	pop	{r7, pc}
1000d114:	10012150 	.word	0x10012150
1000d118:	10012158 	.word	0x10012158

1000d11c <ai_buffer_get_size>:
1000d11c:	b378      	cbz	r0, 1000d17e <ai_buffer_get_size+0x62>
1000d11e:	b410      	push	{r4}
1000d120:	6803      	ldr	r3, [r0, #0]
1000d122:	4a17      	ldr	r2, [pc, #92]	; (1000d180 <ai_buffer_get_size+0x64>)
1000d124:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
1000d128:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
1000d12c:	4293      	cmp	r3, r2
1000d12e:	d01e      	beq.n	1000d16e <ai_buffer_get_size+0x52>
1000d130:	6984      	ldr	r4, [r0, #24]
1000d132:	6862      	ldr	r2, [r4, #4]
1000d134:	7d03      	ldrb	r3, [r0, #20]
1000d136:	6941      	ldr	r1, [r0, #20]
1000d138:	f1a3 0301 	sub.w	r3, r3, #1
1000d13c:	fab3 f383 	clz	r3, r3
1000d140:	095b      	lsrs	r3, r3, #5
1000d142:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
1000d146:	f3c1 2017 	ubfx	r0, r1, #8, #24
1000d14a:	da0b      	bge.n	1000d164 <ai_buffer_get_size+0x48>
1000d14c:	2b01      	cmp	r3, #1
1000d14e:	d102      	bne.n	1000d156 <ai_buffer_get_size+0x3a>
1000d150:	2802      	cmp	r0, #2
1000d152:	d007      	beq.n	1000d164 <ai_buffer_get_size+0x48>
1000d154:	2302      	movs	r3, #2
1000d156:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
1000d15a:	3301      	adds	r3, #1
1000d15c:	4298      	cmp	r0, r3
1000d15e:	fb01 f202 	mul.w	r2, r1, r2
1000d162:	d1f3      	bne.n	1000d14c <ai_buffer_get_size+0x30>
1000d164:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
1000d168:	f85d 4b04 	ldr.w	r4, [sp], #4
1000d16c:	4770      	bx	lr
1000d16e:	2900      	cmp	r1, #0
1000d170:	d0de      	beq.n	1000d130 <ai_buffer_get_size+0x14>
1000d172:	6984      	ldr	r4, [r0, #24]
1000d174:	6863      	ldr	r3, [r4, #4]
1000d176:	331f      	adds	r3, #31
1000d178:	f023 021f 	bic.w	r2, r3, #31
1000d17c:	e7da      	b.n	1000d134 <ai_buffer_get_size+0x18>
1000d17e:	4770      	bx	lr
1000d180:	000400c0 	.word	0x000400c0

1000d184 <ai_buffer_array_sane>:
1000d184:	b138      	cbz	r0, 1000d196 <ai_buffer_array_sane+0x12>
1000d186:	6843      	ldr	r3, [r0, #4]
1000d188:	b123      	cbz	r3, 1000d194 <ai_buffer_array_sane+0x10>
1000d18a:	8840      	ldrh	r0, [r0, #2]
1000d18c:	3800      	subs	r0, #0
1000d18e:	bf18      	it	ne
1000d190:	2001      	movne	r0, #1
1000d192:	4770      	bx	lr
1000d194:	4618      	mov	r0, r3
1000d196:	4770      	bx	lr

1000d198 <ai_buffer_array_item_set_address>:
1000d198:	b150      	cbz	r0, 1000d1b0 <ai_buffer_array_item_set_address+0x18>
1000d19a:	6843      	ldr	r3, [r0, #4]
1000d19c:	b14b      	cbz	r3, 1000d1b2 <ai_buffer_array_item_set_address+0x1a>
1000d19e:	8840      	ldrh	r0, [r0, #2]
1000d1a0:	b900      	cbnz	r0, 1000d1a4 <ai_buffer_array_item_set_address+0xc>
1000d1a2:	4770      	bx	lr
1000d1a4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
1000d1a8:	eb03 0181 	add.w	r1, r3, r1, lsl #2
1000d1ac:	2001      	movs	r0, #1
1000d1ae:	604a      	str	r2, [r1, #4]
1000d1b0:	4770      	bx	lr
1000d1b2:	4618      	mov	r0, r3
1000d1b4:	4770      	bx	lr
1000d1b6:	bf00      	nop

1000d1b8 <_ai_platform_acquire_crc>:
1000d1b8:	2001      	movs	r0, #1
1000d1ba:	4770      	bx	lr

1000d1bc <_ai_platform_release_crc>:
1000d1bc:	4770      	bx	lr
1000d1be:	bf00      	nop

1000d1c0 <ai_platform_get_weights_map>:
1000d1c0:	2a00      	cmp	r2, #0
1000d1c2:	d037      	beq.n	1000d234 <ai_platform_get_weights_map+0x74>
1000d1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d1c6:	4604      	mov	r4, r0
1000d1c8:	b1a0      	cbz	r0, 1000d1f4 <ai_platform_get_weights_map+0x34>
1000d1ca:	460f      	mov	r7, r1
1000d1cc:	b191      	cbz	r1, 1000d1f4 <ai_platform_get_weights_map+0x34>
1000d1ce:	4b25      	ldr	r3, [pc, #148]	; (1000d264 <ai_platform_get_weights_map+0xa4>)
1000d1d0:	6810      	ldr	r0, [r2, #0]
1000d1d2:	4298      	cmp	r0, r3
1000d1d4:	4615      	mov	r5, r2
1000d1d6:	d00f      	beq.n	1000d1f8 <ai_platform_get_weights_map+0x38>
1000d1d8:	6855      	ldr	r5, [r2, #4]
1000d1da:	b15d      	cbz	r5, 1000d1f4 <ai_platform_get_weights_map+0x34>
1000d1dc:	682e      	ldr	r6, [r5, #0]
1000d1de:	429e      	cmp	r6, r3
1000d1e0:	d02a      	beq.n	1000d238 <ai_platform_get_weights_map+0x78>
1000d1e2:	f1a1 0001 	sub.w	r0, r1, #1
1000d1e6:	6025      	str	r5, [r4, #0]
1000d1e8:	fab0 f080 	clz	r0, r0
1000d1ec:	0940      	lsrs	r0, r0, #5
1000d1ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d1f0:	42a7      	cmp	r7, r4
1000d1f2:	d034      	beq.n	1000d25e <ai_platform_get_weights_map+0x9e>
1000d1f4:	2000      	movs	r0, #0
1000d1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d1f8:	1d10      	adds	r0, r2, #4
1000d1fa:	f7ff ffc3 	bl	1000d184 <ai_buffer_array_sane>
1000d1fe:	2800      	cmp	r0, #0
1000d200:	d0f8      	beq.n	1000d1f4 <ai_platform_get_weights_map+0x34>
1000d202:	88eb      	ldrh	r3, [r5, #6]
1000d204:	429f      	cmp	r7, r3
1000d206:	d1f5      	bne.n	1000d1f4 <ai_platform_get_weights_map+0x34>
1000d208:	f04f 0e00 	mov.w	lr, #0
1000d20c:	1f23      	subs	r3, r4, #4
1000d20e:	4670      	mov	r0, lr
1000d210:	68aa      	ldr	r2, [r5, #8]
1000d212:	eb02 0c0e 	add.w	ip, r2, lr
1000d216:	f10e 0e1c 	add.w	lr, lr, #28
1000d21a:	f8dc 4004 	ldr.w	r4, [ip, #4]
1000d21e:	b124      	cbz	r4, 1000d22a <ai_platform_get_weights_map+0x6a>
1000d220:	3001      	adds	r0, #1
1000d222:	4287      	cmp	r7, r0
1000d224:	f843 4f04 	str.w	r4, [r3, #4]!
1000d228:	d1f2      	bne.n	1000d210 <ai_platform_get_weights_map+0x50>
1000d22a:	1a38      	subs	r0, r7, r0
1000d22c:	fab0 f080 	clz	r0, r0
1000d230:	0940      	lsrs	r0, r0, #5
1000d232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d234:	2000      	movs	r0, #0
1000d236:	4770      	bx	lr
1000d238:	1f23      	subs	r3, r4, #4
1000d23a:	4628      	mov	r0, r5
1000d23c:	2400      	movs	r4, #0
1000d23e:	e000      	b.n	1000d242 <ai_platform_get_weights_map+0x82>
1000d240:	4614      	mov	r4, r2
1000d242:	f850 2f04 	ldr.w	r2, [r0, #4]!
1000d246:	42b2      	cmp	r2, r6
1000d248:	d0d2      	beq.n	1000d1f0 <ai_platform_get_weights_map+0x30>
1000d24a:	f843 2f04 	str.w	r2, [r3, #4]!
1000d24e:	1c62      	adds	r2, r4, #1
1000d250:	4297      	cmp	r7, r2
1000d252:	d1f5      	bne.n	1000d240 <ai_platform_get_weights_map+0x80>
1000d254:	3402      	adds	r4, #2
1000d256:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
1000d25a:	42b3      	cmp	r3, r6
1000d25c:	d1ca      	bne.n	1000d1f4 <ai_platform_get_weights_map+0x34>
1000d25e:	2001      	movs	r0, #1
1000d260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d262:	bf00      	nop
1000d264:	a1facade 	.word	0xa1facade

1000d268 <ai_platform_get_activations_map>:
1000d268:	2a00      	cmp	r2, #0
1000d26a:	d038      	beq.n	1000d2de <ai_platform_get_activations_map+0x76>
1000d26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d26e:	4604      	mov	r4, r0
1000d270:	b1a0      	cbz	r0, 1000d29c <ai_platform_get_activations_map+0x34>
1000d272:	460f      	mov	r7, r1
1000d274:	b191      	cbz	r1, 1000d29c <ai_platform_get_activations_map+0x34>
1000d276:	4b25      	ldr	r3, [pc, #148]	; (1000d30c <ai_platform_get_activations_map+0xa4>)
1000d278:	6810      	ldr	r0, [r2, #0]
1000d27a:	4298      	cmp	r0, r3
1000d27c:	4615      	mov	r5, r2
1000d27e:	d00f      	beq.n	1000d2a0 <ai_platform_get_activations_map+0x38>
1000d280:	6a15      	ldr	r5, [r2, #32]
1000d282:	b15d      	cbz	r5, 1000d29c <ai_platform_get_activations_map+0x34>
1000d284:	682e      	ldr	r6, [r5, #0]
1000d286:	429e      	cmp	r6, r3
1000d288:	d02b      	beq.n	1000d2e2 <ai_platform_get_activations_map+0x7a>
1000d28a:	f1a1 0001 	sub.w	r0, r1, #1
1000d28e:	6025      	str	r5, [r4, #0]
1000d290:	fab0 f080 	clz	r0, r0
1000d294:	0940      	lsrs	r0, r0, #5
1000d296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d298:	42a7      	cmp	r7, r4
1000d29a:	d035      	beq.n	1000d308 <ai_platform_get_activations_map+0xa0>
1000d29c:	2000      	movs	r0, #0
1000d29e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d2a0:	f102 000c 	add.w	r0, r2, #12
1000d2a4:	f7ff ff6e 	bl	1000d184 <ai_buffer_array_sane>
1000d2a8:	2800      	cmp	r0, #0
1000d2aa:	d0f7      	beq.n	1000d29c <ai_platform_get_activations_map+0x34>
1000d2ac:	89eb      	ldrh	r3, [r5, #14]
1000d2ae:	429f      	cmp	r7, r3
1000d2b0:	d1f4      	bne.n	1000d29c <ai_platform_get_activations_map+0x34>
1000d2b2:	f04f 0e00 	mov.w	lr, #0
1000d2b6:	1f23      	subs	r3, r4, #4
1000d2b8:	4670      	mov	r0, lr
1000d2ba:	692a      	ldr	r2, [r5, #16]
1000d2bc:	eb02 0c0e 	add.w	ip, r2, lr
1000d2c0:	f10e 0e1c 	add.w	lr, lr, #28
1000d2c4:	f8dc 4004 	ldr.w	r4, [ip, #4]
1000d2c8:	b124      	cbz	r4, 1000d2d4 <ai_platform_get_activations_map+0x6c>
1000d2ca:	3001      	adds	r0, #1
1000d2cc:	4287      	cmp	r7, r0
1000d2ce:	f843 4f04 	str.w	r4, [r3, #4]!
1000d2d2:	d1f2      	bne.n	1000d2ba <ai_platform_get_activations_map+0x52>
1000d2d4:	1a38      	subs	r0, r7, r0
1000d2d6:	fab0 f080 	clz	r0, r0
1000d2da:	0940      	lsrs	r0, r0, #5
1000d2dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d2de:	2000      	movs	r0, #0
1000d2e0:	4770      	bx	lr
1000d2e2:	1f23      	subs	r3, r4, #4
1000d2e4:	4628      	mov	r0, r5
1000d2e6:	2400      	movs	r4, #0
1000d2e8:	e000      	b.n	1000d2ec <ai_platform_get_activations_map+0x84>
1000d2ea:	4614      	mov	r4, r2
1000d2ec:	f850 2f04 	ldr.w	r2, [r0, #4]!
1000d2f0:	42b2      	cmp	r2, r6
1000d2f2:	d0d1      	beq.n	1000d298 <ai_platform_get_activations_map+0x30>
1000d2f4:	f843 2f04 	str.w	r2, [r3, #4]!
1000d2f8:	1c62      	adds	r2, r4, #1
1000d2fa:	4297      	cmp	r7, r2
1000d2fc:	d1f5      	bne.n	1000d2ea <ai_platform_get_activations_map+0x82>
1000d2fe:	3402      	adds	r4, #2
1000d300:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
1000d304:	42b3      	cmp	r3, r6
1000d306:	d1c9      	bne.n	1000d29c <ai_platform_get_activations_map+0x34>
1000d308:	2001      	movs	r0, #1
1000d30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d30c:	a1facade 	.word	0xa1facade

1000d310 <ai_platform_bind_network_params>:
1000d310:	b1a0      	cbz	r0, 1000d33c <ai_platform_bind_network_params+0x2c>
1000d312:	b1b1      	cbz	r1, 1000d342 <ai_platform_bind_network_params+0x32>
1000d314:	b1c2      	cbz	r2, 1000d348 <ai_platform_bind_network_params+0x38>
1000d316:	b410      	push	{r4}
1000d318:	4603      	mov	r3, r0
1000d31a:	4c0d      	ldr	r4, [pc, #52]	; (1000d350 <ai_platform_bind_network_params+0x40>)
1000d31c:	f843 4b04 	str.w	r4, [r3], #4
1000d320:	f100 0c0c 	add.w	ip, r0, #12
1000d324:	c903      	ldmia	r1, {r0, r1}
1000d326:	e883 0003 	stmia.w	r3, {r0, r1}
1000d32a:	e892 0003 	ldmia.w	r2, {r0, r1}
1000d32e:	e88c 0003 	stmia.w	ip, {r0, r1}
1000d332:	2301      	movs	r3, #1
1000d334:	4618      	mov	r0, r3
1000d336:	f85d 4b04 	ldr.w	r4, [sp], #4
1000d33a:	4770      	bx	lr
1000d33c:	4603      	mov	r3, r0
1000d33e:	4618      	mov	r0, r3
1000d340:	4770      	bx	lr
1000d342:	460b      	mov	r3, r1
1000d344:	4618      	mov	r0, r3
1000d346:	4770      	bx	lr
1000d348:	4613      	mov	r3, r2
1000d34a:	4618      	mov	r0, r3
1000d34c:	4770      	bx	lr
1000d34e:	bf00      	nop
1000d350:	a1facade 	.word	0xa1facade

1000d354 <ai_platform_network_get_error>:
1000d354:	b510      	push	{r4, lr}
1000d356:	b198      	cbz	r0, 1000d380 <ai_platform_network_get_error+0x2c>
1000d358:	4b17      	ldr	r3, [pc, #92]	; (1000d3b8 <ai_platform_network_get_error+0x64>)
1000d35a:	6802      	ldr	r2, [r0, #0]
1000d35c:	429a      	cmp	r2, r3
1000d35e:	4604      	mov	r4, r0
1000d360:	d10e      	bne.n	1000d380 <ai_platform_network_get_error+0x2c>
1000d362:	f7ff ff29 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d366:	4a15      	ldr	r2, [pc, #84]	; (1000d3bc <ai_platform_network_get_error+0x68>)
1000d368:	2301      	movs	r3, #1
1000d36a:	6093      	str	r3, [r2, #8]
1000d36c:	6893      	ldr	r3, [r2, #8]
1000d36e:	2b00      	cmp	r3, #0
1000d370:	d1fc      	bne.n	1000d36c <ai_platform_network_get_error+0x18>
1000d372:	4b13      	ldr	r3, [pc, #76]	; (1000d3c0 <ai_platform_network_get_error+0x6c>)
1000d374:	6013      	str	r3, [r2, #0]
1000d376:	6812      	ldr	r2, [r2, #0]
1000d378:	4b12      	ldr	r3, [pc, #72]	; (1000d3c4 <ai_platform_network_get_error+0x70>)
1000d37a:	429a      	cmp	r2, r3
1000d37c:	d014      	beq.n	1000d3a8 <ai_platform_network_get_error+0x54>
1000d37e:	e7fe      	b.n	1000d37e <ai_platform_network_get_error+0x2a>
1000d380:	f7ff ff1a 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d384:	4a0d      	ldr	r2, [pc, #52]	; (1000d3bc <ai_platform_network_get_error+0x68>)
1000d386:	2301      	movs	r3, #1
1000d388:	6093      	str	r3, [r2, #8]
1000d38a:	6893      	ldr	r3, [r2, #8]
1000d38c:	2b00      	cmp	r3, #0
1000d38e:	d1fc      	bne.n	1000d38a <ai_platform_network_get_error+0x36>
1000d390:	4b0b      	ldr	r3, [pc, #44]	; (1000d3c0 <ai_platform_network_get_error+0x6c>)
1000d392:	6013      	str	r3, [r2, #0]
1000d394:	6812      	ldr	r2, [r2, #0]
1000d396:	4b0b      	ldr	r3, [pc, #44]	; (1000d3c4 <ai_platform_network_get_error+0x70>)
1000d398:	429a      	cmp	r2, r3
1000d39a:	d000      	beq.n	1000d39e <ai_platform_network_get_error+0x4a>
1000d39c:	e7fe      	b.n	1000d39c <ai_platform_network_get_error+0x48>
1000d39e:	f7ff ff0d 	bl	1000d1bc <_ai_platform_release_crc>
1000d3a2:	f241 0010 	movw	r0, #4112	; 0x1010
1000d3a6:	bd10      	pop	{r4, pc}
1000d3a8:	f7ff ff08 	bl	1000d1bc <_ai_platform_release_crc>
1000d3ac:	f104 0010 	add.w	r0, r4, #16
1000d3b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000d3b4:	f000 bd36 	b.w	1000de24 <core_get_error>
1000d3b8:	a1c00100 	.word	0xa1c00100
1000d3bc:	4c004000 	.word	0x4c004000
1000d3c0:	f407a5c2 	.word	0xf407a5c2
1000d3c4:	b5e8b5cd 	.word	0xb5e8b5cd

1000d3c8 <ai_platform_network_set_error>:
1000d3c8:	b110      	cbz	r0, 1000d3d0 <ai_platform_network_set_error+0x8>
1000d3ca:	3010      	adds	r0, #16
1000d3cc:	f000 bd30 	b.w	1000de30 <core_set_error>
1000d3d0:	4770      	bx	lr
1000d3d2:	bf00      	nop

1000d3d4 <ai_platform_inputs_get>:
1000d3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000d3d8:	b083      	sub	sp, #12
1000d3da:	9100      	str	r1, [sp, #0]
1000d3dc:	b198      	cbz	r0, 1000d406 <ai_platform_inputs_get+0x32>
1000d3de:	4b47      	ldr	r3, [pc, #284]	; (1000d4fc <ai_platform_inputs_get+0x128>)
1000d3e0:	6802      	ldr	r2, [r0, #0]
1000d3e2:	429a      	cmp	r2, r3
1000d3e4:	4607      	mov	r7, r0
1000d3e6:	d10e      	bne.n	1000d406 <ai_platform_inputs_get+0x32>
1000d3e8:	f7ff fee6 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d3ec:	4b44      	ldr	r3, [pc, #272]	; (1000d500 <ai_platform_inputs_get+0x12c>)
1000d3ee:	2201      	movs	r2, #1
1000d3f0:	609a      	str	r2, [r3, #8]
1000d3f2:	689c      	ldr	r4, [r3, #8]
1000d3f4:	2c00      	cmp	r4, #0
1000d3f6:	d1fc      	bne.n	1000d3f2 <ai_platform_inputs_get+0x1e>
1000d3f8:	4a42      	ldr	r2, [pc, #264]	; (1000d504 <ai_platform_inputs_get+0x130>)
1000d3fa:	601a      	str	r2, [r3, #0]
1000d3fc:	681a      	ldr	r2, [r3, #0]
1000d3fe:	4b42      	ldr	r3, [pc, #264]	; (1000d508 <ai_platform_inputs_get+0x134>)
1000d400:	429a      	cmp	r2, r3
1000d402:	d015      	beq.n	1000d430 <ai_platform_inputs_get+0x5c>
1000d404:	e7fe      	b.n	1000d404 <ai_platform_inputs_get+0x30>
1000d406:	f7ff fed7 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d40a:	4b3d      	ldr	r3, [pc, #244]	; (1000d500 <ai_platform_inputs_get+0x12c>)
1000d40c:	2201      	movs	r2, #1
1000d40e:	609a      	str	r2, [r3, #8]
1000d410:	689c      	ldr	r4, [r3, #8]
1000d412:	2c00      	cmp	r4, #0
1000d414:	d1fc      	bne.n	1000d410 <ai_platform_inputs_get+0x3c>
1000d416:	4a3b      	ldr	r2, [pc, #236]	; (1000d504 <ai_platform_inputs_get+0x130>)
1000d418:	601a      	str	r2, [r3, #0]
1000d41a:	681a      	ldr	r2, [r3, #0]
1000d41c:	4b3a      	ldr	r3, [pc, #232]	; (1000d508 <ai_platform_inputs_get+0x134>)
1000d41e:	429a      	cmp	r2, r3
1000d420:	d000      	beq.n	1000d424 <ai_platform_inputs_get+0x50>
1000d422:	e7fe      	b.n	1000d422 <ai_platform_inputs_get+0x4e>
1000d424:	f7ff feca 	bl	1000d1bc <_ai_platform_release_crc>
1000d428:	4620      	mov	r0, r4
1000d42a:	b003      	add	sp, #12
1000d42c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000d430:	f7ff fec4 	bl	1000d1bc <_ai_platform_release_crc>
1000d434:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
1000d436:	2b00      	cmp	r3, #0
1000d438:	d04c      	beq.n	1000d4d4 <ai_platform_inputs_get+0x100>
1000d43a:	f8d7 9030 	ldr.w	r9, [r7, #48]	; 0x30
1000d43e:	f1b9 0f00 	cmp.w	r9, #0
1000d442:	d047      	beq.n	1000d4d4 <ai_platform_inputs_get+0x100>
1000d444:	46a2      	mov	sl, r4
1000d446:	9701      	str	r7, [sp, #4]
1000d448:	e016      	b.n	1000d478 <ai_platform_inputs_get+0xa4>
1000d44a:	2201      	movs	r2, #1
1000d44c:	f847 200e 	str.w	r2, [r7, lr]
1000d450:	69b2      	ldr	r2, [r6, #24]
1000d452:	6852      	ldr	r2, [r2, #4]
1000d454:	60ab      	str	r3, [r5, #8]
1000d456:	f04f 0301 	mov.w	r3, #1
1000d45a:	752b      	strb	r3, [r5, #20]
1000d45c:	2300      	movs	r3, #0
1000d45e:	60eb      	str	r3, [r5, #12]
1000d460:	696b      	ldr	r3, [r5, #20]
1000d462:	612a      	str	r2, [r5, #16]
1000d464:	e9c5 0100 	strd	r0, r1, [r5]
1000d468:	f36b 231f 	bfi	r3, fp, #8, #24
1000d46c:	f8c5 8018 	str.w	r8, [r5, #24]
1000d470:	3401      	adds	r4, #1
1000d472:	f10a 0a1c 	add.w	sl, sl, #28
1000d476:	616b      	str	r3, [r5, #20]
1000d478:	f8b9 3000 	ldrh.w	r3, [r9]
1000d47c:	42a3      	cmp	r3, r4
1000d47e:	b2a2      	uxth	r2, r4
1000d480:	d935      	bls.n	1000d4ee <ai_platform_inputs_get+0x11a>
1000d482:	f8d9 3004 	ldr.w	r3, [r9, #4]
1000d486:	2b00      	cmp	r3, #0
1000d488:	d031      	beq.n	1000d4ee <ai_platform_inputs_get+0x11a>
1000d48a:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
1000d48e:	b376      	cbz	r6, 1000d4ee <ai_platform_inputs_get+0x11a>
1000d490:	f8d9 3008 	ldr.w	r3, [r9, #8]
1000d494:	69b2      	ldr	r2, [r6, #24]
1000d496:	f8d6 800c 	ldr.w	r8, [r6, #12]
1000d49a:	6810      	ldr	r0, [r2, #0]
1000d49c:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
1000d4a0:	68b3      	ldr	r3, [r6, #8]
1000d4a2:	f3c3 2b17 	ubfx	fp, r3, #8, #24
1000d4a6:	f001 fb33 	bl	1000eb10 <ai_array_to_buffer_fmt>
1000d4aa:	69b2      	ldr	r2, [r6, #24]
1000d4ac:	eb07 03c4 	add.w	r3, r7, r4, lsl #3
1000d4b0:	6891      	ldr	r1, [r2, #8]
1000d4b2:	4455      	add	r5, sl
1000d4b4:	ea4f 0ec4 	mov.w	lr, r4, lsl #3
1000d4b8:	2b00      	cmp	r3, #0
1000d4ba:	d0ca      	beq.n	1000d452 <ai_platform_inputs_get+0x7e>
1000d4bc:	2200      	movs	r2, #0
1000d4be:	f847 2034 	str.w	r2, [r7, r4, lsl #3]
1000d4c2:	6832      	ldr	r2, [r6, #0]
1000d4c4:	605a      	str	r2, [r3, #4]
1000d4c6:	b112      	cbz	r2, 1000d4ce <ai_platform_inputs_get+0xfa>
1000d4c8:	8852      	ldrh	r2, [r2, #2]
1000d4ca:	2a00      	cmp	r2, #0
1000d4cc:	d1bd      	bne.n	1000d44a <ai_platform_inputs_get+0x76>
1000d4ce:	69b2      	ldr	r2, [r6, #24]
1000d4d0:	2300      	movs	r3, #0
1000d4d2:	e7be      	b.n	1000d452 <ai_platform_inputs_get+0x7e>
1000d4d4:	2218      	movs	r2, #24
1000d4d6:	2111      	movs	r1, #17
1000d4d8:	f107 0010 	add.w	r0, r7, #16
1000d4dc:	f000 fca8 	bl	1000de30 <core_set_error>
1000d4e0:	2200      	movs	r2, #0
1000d4e2:	4610      	mov	r0, r2
1000d4e4:	9b00      	ldr	r3, [sp, #0]
1000d4e6:	2b00      	cmp	r3, #0
1000d4e8:	d09f      	beq.n	1000d42a <ai_platform_inputs_get+0x56>
1000d4ea:	801a      	strh	r2, [r3, #0]
1000d4ec:	e79d      	b.n	1000d42a <ai_platform_inputs_get+0x56>
1000d4ee:	9f01      	ldr	r7, [sp, #4]
1000d4f0:	2a00      	cmp	r2, #0
1000d4f2:	d0ef      	beq.n	1000d4d4 <ai_platform_inputs_get+0x100>
1000d4f4:	f8d9 3008 	ldr.w	r3, [r9, #8]
1000d4f8:	6858      	ldr	r0, [r3, #4]
1000d4fa:	e7f3      	b.n	1000d4e4 <ai_platform_inputs_get+0x110>
1000d4fc:	a1c00100 	.word	0xa1c00100
1000d500:	4c004000 	.word	0x4c004000
1000d504:	f407a5c2 	.word	0xf407a5c2
1000d508:	b5e8b5cd 	.word	0xb5e8b5cd

1000d50c <ai_platform_outputs_get>:
1000d50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000d510:	b083      	sub	sp, #12
1000d512:	9100      	str	r1, [sp, #0]
1000d514:	b198      	cbz	r0, 1000d53e <ai_platform_outputs_get+0x32>
1000d516:	4b45      	ldr	r3, [pc, #276]	; (1000d62c <ai_platform_outputs_get+0x120>)
1000d518:	6802      	ldr	r2, [r0, #0]
1000d51a:	429a      	cmp	r2, r3
1000d51c:	4607      	mov	r7, r0
1000d51e:	d10e      	bne.n	1000d53e <ai_platform_outputs_get+0x32>
1000d520:	f7ff fe4a 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d524:	4b42      	ldr	r3, [pc, #264]	; (1000d630 <ai_platform_outputs_get+0x124>)
1000d526:	2201      	movs	r2, #1
1000d528:	609a      	str	r2, [r3, #8]
1000d52a:	689c      	ldr	r4, [r3, #8]
1000d52c:	2c00      	cmp	r4, #0
1000d52e:	d1fc      	bne.n	1000d52a <ai_platform_outputs_get+0x1e>
1000d530:	4a40      	ldr	r2, [pc, #256]	; (1000d634 <ai_platform_outputs_get+0x128>)
1000d532:	601a      	str	r2, [r3, #0]
1000d534:	681a      	ldr	r2, [r3, #0]
1000d536:	4b40      	ldr	r3, [pc, #256]	; (1000d638 <ai_platform_outputs_get+0x12c>)
1000d538:	429a      	cmp	r2, r3
1000d53a:	d015      	beq.n	1000d568 <ai_platform_outputs_get+0x5c>
1000d53c:	e7fe      	b.n	1000d53c <ai_platform_outputs_get+0x30>
1000d53e:	f7ff fe3b 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d542:	4b3b      	ldr	r3, [pc, #236]	; (1000d630 <ai_platform_outputs_get+0x124>)
1000d544:	2201      	movs	r2, #1
1000d546:	609a      	str	r2, [r3, #8]
1000d548:	689c      	ldr	r4, [r3, #8]
1000d54a:	2c00      	cmp	r4, #0
1000d54c:	d1fc      	bne.n	1000d548 <ai_platform_outputs_get+0x3c>
1000d54e:	4a39      	ldr	r2, [pc, #228]	; (1000d634 <ai_platform_outputs_get+0x128>)
1000d550:	601a      	str	r2, [r3, #0]
1000d552:	681a      	ldr	r2, [r3, #0]
1000d554:	4b38      	ldr	r3, [pc, #224]	; (1000d638 <ai_platform_outputs_get+0x12c>)
1000d556:	429a      	cmp	r2, r3
1000d558:	d000      	beq.n	1000d55c <ai_platform_outputs_get+0x50>
1000d55a:	e7fe      	b.n	1000d55a <ai_platform_outputs_get+0x4e>
1000d55c:	f7ff fe2e 	bl	1000d1bc <_ai_platform_release_crc>
1000d560:	4620      	mov	r0, r4
1000d562:	b003      	add	sp, #12
1000d564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000d568:	f7ff fe28 	bl	1000d1bc <_ai_platform_release_crc>
1000d56c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
1000d56e:	2b01      	cmp	r3, #1
1000d570:	d952      	bls.n	1000d618 <ai_platform_outputs_get+0x10c>
1000d572:	f8d7 9030 	ldr.w	r9, [r7, #48]	; 0x30
1000d576:	9701      	str	r7, [sp, #4]
1000d578:	46a2      	mov	sl, r4
1000d57a:	e016      	b.n	1000d5aa <ai_platform_outputs_get+0x9e>
1000d57c:	2201      	movs	r2, #1
1000d57e:	f847 200e 	str.w	r2, [r7, lr]
1000d582:	69b2      	ldr	r2, [r6, #24]
1000d584:	6852      	ldr	r2, [r2, #4]
1000d586:	60ab      	str	r3, [r5, #8]
1000d588:	f04f 0301 	mov.w	r3, #1
1000d58c:	752b      	strb	r3, [r5, #20]
1000d58e:	2300      	movs	r3, #0
1000d590:	60eb      	str	r3, [r5, #12]
1000d592:	696b      	ldr	r3, [r5, #20]
1000d594:	612a      	str	r2, [r5, #16]
1000d596:	e9c5 0100 	strd	r0, r1, [r5]
1000d59a:	f36b 231f 	bfi	r3, fp, #8, #24
1000d59e:	f8c5 8018 	str.w	r8, [r5, #24]
1000d5a2:	3401      	adds	r4, #1
1000d5a4:	f10a 0a1c 	add.w	sl, sl, #28
1000d5a8:	616b      	str	r3, [r5, #20]
1000d5aa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1000d5ae:	42a3      	cmp	r3, r4
1000d5b0:	b2a2      	uxth	r2, r4
1000d5b2:	d927      	bls.n	1000d604 <ai_platform_outputs_get+0xf8>
1000d5b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
1000d5b8:	b323      	cbz	r3, 1000d604 <ai_platform_outputs_get+0xf8>
1000d5ba:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
1000d5be:	b30e      	cbz	r6, 1000d604 <ai_platform_outputs_get+0xf8>
1000d5c0:	f8d9 3014 	ldr.w	r3, [r9, #20]
1000d5c4:	69b2      	ldr	r2, [r6, #24]
1000d5c6:	f8d6 800c 	ldr.w	r8, [r6, #12]
1000d5ca:	6810      	ldr	r0, [r2, #0]
1000d5cc:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
1000d5d0:	68b3      	ldr	r3, [r6, #8]
1000d5d2:	f3c3 2b17 	ubfx	fp, r3, #8, #24
1000d5d6:	f001 fa9b 	bl	1000eb10 <ai_array_to_buffer_fmt>
1000d5da:	69b2      	ldr	r2, [r6, #24]
1000d5dc:	eb07 03c4 	add.w	r3, r7, r4, lsl #3
1000d5e0:	6891      	ldr	r1, [r2, #8]
1000d5e2:	4455      	add	r5, sl
1000d5e4:	ea4f 0ec4 	mov.w	lr, r4, lsl #3
1000d5e8:	2b00      	cmp	r3, #0
1000d5ea:	d0cb      	beq.n	1000d584 <ai_platform_outputs_get+0x78>
1000d5ec:	2200      	movs	r2, #0
1000d5ee:	f847 2034 	str.w	r2, [r7, r4, lsl #3]
1000d5f2:	6832      	ldr	r2, [r6, #0]
1000d5f4:	605a      	str	r2, [r3, #4]
1000d5f6:	b112      	cbz	r2, 1000d5fe <ai_platform_outputs_get+0xf2>
1000d5f8:	8852      	ldrh	r2, [r2, #2]
1000d5fa:	2a00      	cmp	r2, #0
1000d5fc:	d1be      	bne.n	1000d57c <ai_platform_outputs_get+0x70>
1000d5fe:	69b2      	ldr	r2, [r6, #24]
1000d600:	2300      	movs	r3, #0
1000d602:	e7bf      	b.n	1000d584 <ai_platform_outputs_get+0x78>
1000d604:	9f01      	ldr	r7, [sp, #4]
1000d606:	b13a      	cbz	r2, 1000d618 <ai_platform_outputs_get+0x10c>
1000d608:	f8d9 3014 	ldr.w	r3, [r9, #20]
1000d60c:	6858      	ldr	r0, [r3, #4]
1000d60e:	9b00      	ldr	r3, [sp, #0]
1000d610:	2b00      	cmp	r3, #0
1000d612:	d0a6      	beq.n	1000d562 <ai_platform_outputs_get+0x56>
1000d614:	801a      	strh	r2, [r3, #0]
1000d616:	e7a4      	b.n	1000d562 <ai_platform_outputs_get+0x56>
1000d618:	2218      	movs	r2, #24
1000d61a:	2111      	movs	r1, #17
1000d61c:	f107 0010 	add.w	r0, r7, #16
1000d620:	f000 fc06 	bl	1000de30 <core_set_error>
1000d624:	2200      	movs	r2, #0
1000d626:	4610      	mov	r0, r2
1000d628:	e7f1      	b.n	1000d60e <ai_platform_outputs_get+0x102>
1000d62a:	bf00      	nop
1000d62c:	a1c00100 	.word	0xa1c00100
1000d630:	4c004000 	.word	0x4c004000
1000d634:	f407a5c2 	.word	0xf407a5c2
1000d638:	b5e8b5cd 	.word	0xb5e8b5cd

1000d63c <ai_platform_network_create>:
1000d63c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1000d640:	b082      	sub	sp, #8
1000d642:	4605      	mov	r5, r0
1000d644:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
1000d648:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
1000d64c:	4616      	mov	r6, r2
1000d64e:	461f      	mov	r7, r3
1000d650:	f7ff fdb2 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d654:	b138      	cbz	r0, 1000d666 <ai_platform_network_create+0x2a>
1000d656:	4c38      	ldr	r4, [pc, #224]	; (1000d738 <ai_platform_network_create+0xfc>)
1000d658:	2218      	movs	r2, #24
1000d65a:	60a2      	str	r2, [r4, #8]
1000d65c:	68a2      	ldr	r2, [r4, #8]
1000d65e:	2a18      	cmp	r2, #24
1000d660:	d006      	beq.n	1000d670 <ai_platform_network_create+0x34>
1000d662:	f7ff fdab 	bl	1000d1bc <_ai_platform_release_crc>
1000d666:	f244 1033 	movw	r0, #16691	; 0x4133
1000d66a:	b002      	add	sp, #8
1000d66c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000d670:	2201      	movs	r2, #1
1000d672:	4603      	mov	r3, r0
1000d674:	60a2      	str	r2, [r4, #8]
1000d676:	68a2      	ldr	r2, [r4, #8]
1000d678:	2a00      	cmp	r2, #0
1000d67a:	d1fc      	bne.n	1000d676 <ai_platform_network_create+0x3a>
1000d67c:	4618      	mov	r0, r3
1000d67e:	f7ff fd9d 	bl	1000d1bc <_ai_platform_release_crc>
1000d682:	f7ff fd99 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d686:	2301      	movs	r3, #1
1000d688:	60a3      	str	r3, [r4, #8]
1000d68a:	4c2b      	ldr	r4, [pc, #172]	; (1000d738 <ai_platform_network_create+0xfc>)
1000d68c:	68a1      	ldr	r1, [r4, #8]
1000d68e:	2900      	cmp	r1, #0
1000d690:	d1fc      	bne.n	1000d68c <ai_platform_network_create+0x50>
1000d692:	4b2a      	ldr	r3, [pc, #168]	; (1000d73c <ai_platform_network_create+0x100>)
1000d694:	6023      	str	r3, [r4, #0]
1000d696:	6822      	ldr	r2, [r4, #0]
1000d698:	4b29      	ldr	r3, [pc, #164]	; (1000d740 <ai_platform_network_create+0x104>)
1000d69a:	429a      	cmp	r2, r3
1000d69c:	d000      	beq.n	1000d6a0 <ai_platform_network_create+0x64>
1000d69e:	e7fe      	b.n	1000d69e <ai_platform_network_create+0x62>
1000d6a0:	f7ff fd8c 	bl	1000d1bc <_ai_platform_release_crc>
1000d6a4:	2d00      	cmp	r5, #0
1000d6a6:	d038      	beq.n	1000d71a <ai_platform_network_create+0xde>
1000d6a8:	4b26      	ldr	r3, [pc, #152]	; (1000d744 <ai_platform_network_create+0x108>)
1000d6aa:	6033      	str	r3, [r6, #0]
1000d6ac:	602e      	str	r6, [r5, #0]
1000d6ae:	f000 fbb7 	bl	1000de20 <core_init>
1000d6b2:	b988      	cbnz	r0, 1000d6d8 <ai_platform_network_create+0x9c>
1000d6b4:	f04f 0a30 	mov.w	sl, #48	; 0x30
1000d6b8:	2300      	movs	r3, #0
1000d6ba:	602b      	str	r3, [r5, #0]
1000d6bc:	2410      	movs	r4, #16
1000d6be:	464a      	mov	r2, r9
1000d6c0:	4641      	mov	r1, r8
1000d6c2:	4638      	mov	r0, r7
1000d6c4:	f001 faca 	bl	1000ec5c <ai_version_get>
1000d6c8:	4603      	mov	r3, r0
1000d6ca:	2000      	movs	r0, #0
1000d6cc:	f36a 0007 	bfi	r0, sl, #0, #8
1000d6d0:	64b3      	str	r3, [r6, #72]	; 0x48
1000d6d2:	f364 201f 	bfi	r0, r4, #8, #24
1000d6d6:	e7c8      	b.n	1000d66a <ai_platform_network_create+0x2e>
1000d6d8:	f7ff fd6e 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d6dc:	2301      	movs	r3, #1
1000d6de:	60a3      	str	r3, [r4, #8]
1000d6e0:	4b15      	ldr	r3, [pc, #84]	; (1000d738 <ai_platform_network_create+0xfc>)
1000d6e2:	689c      	ldr	r4, [r3, #8]
1000d6e4:	2c00      	cmp	r4, #0
1000d6e6:	d1fc      	bne.n	1000d6e2 <ai_platform_network_create+0xa6>
1000d6e8:	4a14      	ldr	r2, [pc, #80]	; (1000d73c <ai_platform_network_create+0x100>)
1000d6ea:	601a      	str	r2, [r3, #0]
1000d6ec:	681a      	ldr	r2, [r3, #0]
1000d6ee:	4b14      	ldr	r3, [pc, #80]	; (1000d740 <ai_platform_network_create+0x104>)
1000d6f0:	429a      	cmp	r2, r3
1000d6f2:	d000      	beq.n	1000d6f6 <ai_platform_network_create+0xba>
1000d6f4:	e7fe      	b.n	1000d6f4 <ai_platform_network_create+0xb8>
1000d6f6:	f7ff fd61 	bl	1000d1bc <_ai_platform_release_crc>
1000d6fa:	4622      	mov	r2, r4
1000d6fc:	4641      	mov	r1, r8
1000d6fe:	4638      	mov	r0, r7
1000d700:	f001 faac 	bl	1000ec5c <ai_version_get>
1000d704:	4622      	mov	r2, r4
1000d706:	4682      	mov	sl, r0
1000d708:	2105      	movs	r1, #5
1000d70a:	2001      	movs	r0, #1
1000d70c:	f001 faa6 	bl	1000ec5c <ai_version_get>
1000d710:	4582      	cmp	sl, r0
1000d712:	d005      	beq.n	1000d720 <ai_platform_network_create+0xe4>
1000d714:	f04f 0a01 	mov.w	sl, #1
1000d718:	e7ce      	b.n	1000d6b8 <ai_platform_network_create+0x7c>
1000d71a:	f241 0010 	movw	r0, #4112	; 0x1010
1000d71e:	e7a4      	b.n	1000d66a <ai_platform_network_create+0x2e>
1000d720:	4b09      	ldr	r3, [pc, #36]	; (1000d748 <ai_platform_network_create+0x10c>)
1000d722:	9301      	str	r3, [sp, #4]
1000d724:	a801      	add	r0, sp, #4
1000d726:	f000 fb8f 	bl	1000de48 <ai_check_custom_types>
1000d72a:	b108      	cbz	r0, 1000d730 <ai_platform_network_create+0xf4>
1000d72c:	46a2      	mov	sl, r4
1000d72e:	e7c6      	b.n	1000d6be <ai_platform_network_create+0x82>
1000d730:	f04f 0a02 	mov.w	sl, #2
1000d734:	e7c0      	b.n	1000d6b8 <ai_platform_network_create+0x7c>
1000d736:	bf00      	nop
1000d738:	4c004000 	.word	0x4c004000
1000d73c:	f407a5c2 	.word	0xf407a5c2
1000d740:	b5e8b5cd 	.word	0xb5e8b5cd
1000d744:	a1c00100 	.word	0xa1c00100
1000d748:	84048403 	.word	0x84048403

1000d74c <ai_platform_network_init>:
1000d74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1000d750:	b1a0      	cbz	r0, 1000d77c <ai_platform_network_init+0x30>
1000d752:	4b53      	ldr	r3, [pc, #332]	; (1000d8a0 <ai_platform_network_init+0x154>)
1000d754:	6802      	ldr	r2, [r0, #0]
1000d756:	429a      	cmp	r2, r3
1000d758:	4605      	mov	r5, r0
1000d75a:	d10f      	bne.n	1000d77c <ai_platform_network_init+0x30>
1000d75c:	460c      	mov	r4, r1
1000d75e:	f7ff fd2b 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d762:	4a50      	ldr	r2, [pc, #320]	; (1000d8a4 <ai_platform_network_init+0x158>)
1000d764:	2301      	movs	r3, #1
1000d766:	6093      	str	r3, [r2, #8]
1000d768:	6893      	ldr	r3, [r2, #8]
1000d76a:	2b00      	cmp	r3, #0
1000d76c:	d1fc      	bne.n	1000d768 <ai_platform_network_init+0x1c>
1000d76e:	4b4e      	ldr	r3, [pc, #312]	; (1000d8a8 <ai_platform_network_init+0x15c>)
1000d770:	6013      	str	r3, [r2, #0]
1000d772:	6812      	ldr	r2, [r2, #0]
1000d774:	4b4d      	ldr	r3, [pc, #308]	; (1000d8ac <ai_platform_network_init+0x160>)
1000d776:	429a      	cmp	r2, r3
1000d778:	d014      	beq.n	1000d7a4 <ai_platform_network_init+0x58>
1000d77a:	e7fe      	b.n	1000d77a <ai_platform_network_init+0x2e>
1000d77c:	f7ff fd1c 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d780:	4b48      	ldr	r3, [pc, #288]	; (1000d8a4 <ai_platform_network_init+0x158>)
1000d782:	2201      	movs	r2, #1
1000d784:	609a      	str	r2, [r3, #8]
1000d786:	689c      	ldr	r4, [r3, #8]
1000d788:	2c00      	cmp	r4, #0
1000d78a:	d1fc      	bne.n	1000d786 <ai_platform_network_init+0x3a>
1000d78c:	4a46      	ldr	r2, [pc, #280]	; (1000d8a8 <ai_platform_network_init+0x15c>)
1000d78e:	601a      	str	r2, [r3, #0]
1000d790:	681a      	ldr	r2, [r3, #0]
1000d792:	4b46      	ldr	r3, [pc, #280]	; (1000d8ac <ai_platform_network_init+0x160>)
1000d794:	429a      	cmp	r2, r3
1000d796:	d000      	beq.n	1000d79a <ai_platform_network_init+0x4e>
1000d798:	e7fe      	b.n	1000d798 <ai_platform_network_init+0x4c>
1000d79a:	f7ff fd0f 	bl	1000d1bc <_ai_platform_release_crc>
1000d79e:	4620      	mov	r0, r4
1000d7a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1000d7a4:	f7ff fd0a 	bl	1000d1bc <_ai_platform_release_crc>
1000d7a8:	2c00      	cmp	r4, #0
1000d7aa:	d06c      	beq.n	1000d886 <ai_platform_network_init+0x13a>
1000d7ac:	4b40      	ldr	r3, [pc, #256]	; (1000d8b0 <ai_platform_network_init+0x164>)
1000d7ae:	6822      	ldr	r2, [r4, #0]
1000d7b0:	429a      	cmp	r2, r3
1000d7b2:	d110      	bne.n	1000d7d6 <ai_platform_network_init+0x8a>
1000d7b4:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
1000d7b8:	6923      	ldr	r3, [r4, #16]
1000d7ba:	89a6      	ldrh	r6, [r4, #12]
1000d7bc:	89e7      	ldrh	r7, [r4, #14]
1000d7be:	62ab      	str	r3, [r5, #40]	; 0x28
1000d7c0:	e9c5 2107 	strd	r2, r1, [r5, #28]
1000d7c4:	2303      	movs	r3, #3
1000d7c6:	84ef      	strh	r7, [r5, #38]	; 0x26
1000d7c8:	84ae      	strh	r6, [r5, #36]	; 0x24
1000d7ca:	60eb      	str	r3, [r5, #12]
1000d7cc:	4628      	mov	r0, r5
1000d7ce:	f000 fb65 	bl	1000de9c <ai_layers_init_all>
1000d7d2:	462c      	mov	r4, r5
1000d7d4:	e7e3      	b.n	1000d79e <ai_platform_network_init+0x52>
1000d7d6:	2101      	movs	r1, #1
1000d7d8:	4620      	mov	r0, r4
1000d7da:	46a1      	mov	r9, r4
1000d7dc:	6864      	ldr	r4, [r4, #4]
1000d7de:	f7ff fc9d 	bl	1000d11c <ai_buffer_get_size>
1000d7e2:	f109 081c 	add.w	r8, r9, #28
1000d7e6:	4606      	mov	r6, r0
1000d7e8:	2101      	movs	r1, #1
1000d7ea:	4640      	mov	r0, r8
1000d7ec:	f8d9 7020 	ldr.w	r7, [r9, #32]
1000d7f0:	f7ff fc94 	bl	1000d11c <ai_buffer_get_size>
1000d7f4:	bb5e      	cbnz	r6, 1000d84e <ai_platform_network_init+0x102>
1000d7f6:	4633      	mov	r3, r6
1000d7f8:	46b6      	mov	lr, r6
1000d7fa:	46b1      	mov	r9, r6
1000d7fc:	bb20      	cbnz	r0, 1000d848 <ai_platform_network_init+0xfc>
1000d7fe:	4680      	mov	r8, r0
1000d800:	4607      	mov	r7, r0
1000d802:	b37c      	cbz	r4, 1000d864 <ai_platform_network_init+0x118>
1000d804:	8bea      	ldrh	r2, [r5, #30]
1000d806:	4572      	cmp	r2, lr
1000d808:	d324      	bcc.n	1000d854 <ai_platform_network_init+0x108>
1000d80a:	b143      	cbz	r3, 1000d81e <ai_platform_network_init+0xd2>
1000d80c:	46cc      	mov	ip, r9
1000d80e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
1000d812:	6a2c      	ldr	r4, [r5, #32]
1000d814:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1000d816:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
1000d81a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
1000d81e:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
1000d820:	f8a5 e01e 	strh.w	lr, [r5, #30]
1000d824:	2400      	movs	r4, #0
1000d826:	42bb      	cmp	r3, r7
1000d828:	83ac      	strh	r4, [r5, #28]
1000d82a:	d323      	bcc.n	1000d874 <ai_platform_network_init+0x128>
1000d82c:	b34f      	cbz	r7, 1000d882 <ai_platform_network_init+0x136>
1000d82e:	46c6      	mov	lr, r8
1000d830:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
1000d834:	f8d5 c028 	ldr.w	ip, [r5, #40]	; 0x28
1000d838:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
1000d83c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
1000d840:	4626      	mov	r6, r4
1000d842:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
1000d846:	e7bd      	b.n	1000d7c4 <ai_platform_network_init+0x78>
1000d848:	b31f      	cbz	r7, 1000d892 <ai_platform_network_init+0x146>
1000d84a:	2701      	movs	r7, #1
1000d84c:	e7d9      	b.n	1000d802 <ai_platform_network_init+0xb6>
1000d84e:	2301      	movs	r3, #1
1000d850:	469e      	mov	lr, r3
1000d852:	e7d3      	b.n	1000d7fc <ai_platform_network_init+0xb0>
1000d854:	2212      	movs	r2, #18
1000d856:	2116      	movs	r1, #22
1000d858:	f105 0010 	add.w	r0, r5, #16
1000d85c:	f000 fae8 	bl	1000de30 <core_set_error>
1000d860:	2400      	movs	r4, #0
1000d862:	e79c      	b.n	1000d79e <ai_platform_network_init+0x52>
1000d864:	2e00      	cmp	r6, #0
1000d866:	d0cd      	beq.n	1000d804 <ai_platform_network_init+0xb8>
1000d868:	2110      	movs	r1, #16
1000d86a:	2212      	movs	r2, #18
1000d86c:	1868      	adds	r0, r5, r1
1000d86e:	f000 fadf 	bl	1000de30 <core_set_error>
1000d872:	e794      	b.n	1000d79e <ai_platform_network_init+0x52>
1000d874:	2213      	movs	r2, #19
1000d876:	2116      	movs	r1, #22
1000d878:	f105 0010 	add.w	r0, r5, #16
1000d87c:	f000 fad8 	bl	1000de30 <core_set_error>
1000d880:	e78d      	b.n	1000d79e <ai_platform_network_init+0x52>
1000d882:	463e      	mov	r6, r7
1000d884:	e79e      	b.n	1000d7c4 <ai_platform_network_init+0x78>
1000d886:	2110      	movs	r1, #16
1000d888:	2211      	movs	r2, #17
1000d88a:	1868      	adds	r0, r5, r1
1000d88c:	f000 fad0 	bl	1000de30 <core_set_error>
1000d890:	e785      	b.n	1000d79e <ai_platform_network_init+0x52>
1000d892:	2110      	movs	r1, #16
1000d894:	2213      	movs	r2, #19
1000d896:	1868      	adds	r0, r5, r1
1000d898:	f000 faca 	bl	1000de30 <core_set_error>
1000d89c:	463c      	mov	r4, r7
1000d89e:	e77e      	b.n	1000d79e <ai_platform_network_init+0x52>
1000d8a0:	a1c00100 	.word	0xa1c00100
1000d8a4:	4c004000 	.word	0x4c004000
1000d8a8:	f407a5c2 	.word	0xf407a5c2
1000d8ac:	b5e8b5cd 	.word	0xb5e8b5cd
1000d8b0:	a1facade 	.word	0xa1facade

1000d8b4 <ai_platform_network_post_init>:
1000d8b4:	b538      	push	{r3, r4, r5, lr}
1000d8b6:	b198      	cbz	r0, 1000d8e0 <ai_platform_network_post_init+0x2c>
1000d8b8:	4b24      	ldr	r3, [pc, #144]	; (1000d94c <ai_platform_network_post_init+0x98>)
1000d8ba:	6802      	ldr	r2, [r0, #0]
1000d8bc:	429a      	cmp	r2, r3
1000d8be:	4605      	mov	r5, r0
1000d8c0:	d10e      	bne.n	1000d8e0 <ai_platform_network_post_init+0x2c>
1000d8c2:	f7ff fc79 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d8c6:	4a22      	ldr	r2, [pc, #136]	; (1000d950 <ai_platform_network_post_init+0x9c>)
1000d8c8:	2301      	movs	r3, #1
1000d8ca:	6093      	str	r3, [r2, #8]
1000d8cc:	6893      	ldr	r3, [r2, #8]
1000d8ce:	2b00      	cmp	r3, #0
1000d8d0:	d1fc      	bne.n	1000d8cc <ai_platform_network_post_init+0x18>
1000d8d2:	4b20      	ldr	r3, [pc, #128]	; (1000d954 <ai_platform_network_post_init+0xa0>)
1000d8d4:	6013      	str	r3, [r2, #0]
1000d8d6:	6812      	ldr	r2, [r2, #0]
1000d8d8:	4b1f      	ldr	r3, [pc, #124]	; (1000d958 <ai_platform_network_post_init+0xa4>)
1000d8da:	429a      	cmp	r2, r3
1000d8dc:	d013      	beq.n	1000d906 <ai_platform_network_post_init+0x52>
1000d8de:	e7fe      	b.n	1000d8de <ai_platform_network_post_init+0x2a>
1000d8e0:	f7ff fc6a 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d8e4:	4b1a      	ldr	r3, [pc, #104]	; (1000d950 <ai_platform_network_post_init+0x9c>)
1000d8e6:	2201      	movs	r2, #1
1000d8e8:	609a      	str	r2, [r3, #8]
1000d8ea:	689c      	ldr	r4, [r3, #8]
1000d8ec:	2c00      	cmp	r4, #0
1000d8ee:	d1fc      	bne.n	1000d8ea <ai_platform_network_post_init+0x36>
1000d8f0:	4a18      	ldr	r2, [pc, #96]	; (1000d954 <ai_platform_network_post_init+0xa0>)
1000d8f2:	601a      	str	r2, [r3, #0]
1000d8f4:	681a      	ldr	r2, [r3, #0]
1000d8f6:	4b18      	ldr	r3, [pc, #96]	; (1000d958 <ai_platform_network_post_init+0xa4>)
1000d8f8:	429a      	cmp	r2, r3
1000d8fa:	d000      	beq.n	1000d8fe <ai_platform_network_post_init+0x4a>
1000d8fc:	e7fe      	b.n	1000d8fc <ai_platform_network_post_init+0x48>
1000d8fe:	f7ff fc5d 	bl	1000d1bc <_ai_platform_release_crc>
1000d902:	4620      	mov	r0, r4
1000d904:	bd38      	pop	{r3, r4, r5, pc}
1000d906:	f7ff fc59 	bl	1000d1bc <_ai_platform_release_crc>
1000d90a:	68eb      	ldr	r3, [r5, #12]
1000d90c:	f013 0402 	ands.w	r4, r3, #2
1000d910:	d014      	beq.n	1000d93c <ai_platform_network_post_init+0x88>
1000d912:	4628      	mov	r0, r5
1000d914:	f000 fad0 	bl	1000deb8 <ai_layers_post_init_all>
1000d918:	6beb      	ldr	r3, [r5, #60]	; 0x3c
1000d91a:	b16b      	cbz	r3, 1000d938 <ai_platform_network_post_init+0x84>
1000d91c:	6b6c      	ldr	r4, [r5, #52]	; 0x34
1000d91e:	e007      	b.n	1000d930 <ai_platform_network_post_init+0x7c>
1000d920:	e9d5 320f 	ldrd	r3, r2, [r5, #60]	; 0x3c
1000d924:	4798      	blx	r3
1000d926:	6923      	ldr	r3, [r4, #16]
1000d928:	42a3      	cmp	r3, r4
1000d92a:	d005      	beq.n	1000d938 <ai_platform_network_post_init+0x84>
1000d92c:	b123      	cbz	r3, 1000d938 <ai_platform_network_post_init+0x84>
1000d92e:	461c      	mov	r4, r3
1000d930:	4621      	mov	r1, r4
1000d932:	2000      	movs	r0, #0
1000d934:	2c00      	cmp	r4, #0
1000d936:	d1f3      	bne.n	1000d920 <ai_platform_network_post_init+0x6c>
1000d938:	2001      	movs	r0, #1
1000d93a:	bd38      	pop	{r3, r4, r5, pc}
1000d93c:	2210      	movs	r2, #16
1000d93e:	2111      	movs	r1, #17
1000d940:	18a8      	adds	r0, r5, r2
1000d942:	f000 fa75 	bl	1000de30 <core_set_error>
1000d946:	4620      	mov	r0, r4
1000d948:	bd38      	pop	{r3, r4, r5, pc}
1000d94a:	bf00      	nop
1000d94c:	a1c00100 	.word	0xa1c00100
1000d950:	4c004000 	.word	0x4c004000
1000d954:	f407a5c2 	.word	0xf407a5c2
1000d958:	b5e8b5cd 	.word	0xb5e8b5cd

1000d95c <ai_platform_network_process>:
1000d95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000d960:	460f      	mov	r7, r1
1000d962:	b083      	sub	sp, #12
1000d964:	4690      	mov	r8, r2
1000d966:	4605      	mov	r5, r0
1000d968:	b120      	cbz	r0, 1000d974 <ai_platform_network_process+0x18>
1000d96a:	4bb4      	ldr	r3, [pc, #720]	; (1000dc3c <ai_platform_network_process+0x2e0>)
1000d96c:	6802      	ldr	r2, [r0, #0]
1000d96e:	429a      	cmp	r2, r3
1000d970:	bf18      	it	ne
1000d972:	2500      	movne	r5, #0
1000d974:	f7ff fc20 	bl	1000d1b8 <_ai_platform_acquire_crc>
1000d978:	4bb1      	ldr	r3, [pc, #708]	; (1000dc40 <ai_platform_network_process+0x2e4>)
1000d97a:	2201      	movs	r2, #1
1000d97c:	609a      	str	r2, [r3, #8]
1000d97e:	689c      	ldr	r4, [r3, #8]
1000d980:	2c00      	cmp	r4, #0
1000d982:	d1fc      	bne.n	1000d97e <ai_platform_network_process+0x22>
1000d984:	4aaf      	ldr	r2, [pc, #700]	; (1000dc44 <ai_platform_network_process+0x2e8>)
1000d986:	601a      	str	r2, [r3, #0]
1000d988:	681a      	ldr	r2, [r3, #0]
1000d98a:	4baf      	ldr	r3, [pc, #700]	; (1000dc48 <ai_platform_network_process+0x2ec>)
1000d98c:	429a      	cmp	r2, r3
1000d98e:	d000      	beq.n	1000d992 <ai_platform_network_process+0x36>
1000d990:	e7fe      	b.n	1000d990 <ai_platform_network_process+0x34>
1000d992:	f7ff fc13 	bl	1000d1bc <_ai_platform_release_crc>
1000d996:	2d00      	cmp	r5, #0
1000d998:	f000 8145 	beq.w	1000dc26 <ai_platform_network_process+0x2ca>
1000d99c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
1000d99e:	b98b      	cbnz	r3, 1000d9c4 <ai_platform_network_process+0x68>
1000d9a0:	68ea      	ldr	r2, [r5, #12]
1000d9a2:	616b      	str	r3, [r5, #20]
1000d9a4:	f002 0203 	and.w	r2, r2, #3
1000d9a8:	2a03      	cmp	r2, #3
1000d9aa:	f040 8134 	bne.w	1000dc16 <ai_platform_network_process+0x2ba>
1000d9ae:	2217      	movs	r2, #23
1000d9b0:	2112      	movs	r1, #18
1000d9b2:	f105 0010 	add.w	r0, r5, #16
1000d9b6:	f000 fa3b 	bl	1000de30 <core_set_error>
1000d9ba:	2600      	movs	r6, #0
1000d9bc:	4630      	mov	r0, r6
1000d9be:	b003      	add	sp, #12
1000d9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000d9c4:	68eb      	ldr	r3, [r5, #12]
1000d9c6:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
1000d9ca:	616c      	str	r4, [r5, #20]
1000d9cc:	f003 0303 	and.w	r3, r3, #3
1000d9d0:	2b03      	cmp	r3, #3
1000d9d2:	f040 8120 	bne.w	1000dc16 <ai_platform_network_process+0x2ba>
1000d9d6:	2f00      	cmp	r7, #0
1000d9d8:	d0e9      	beq.n	1000d9ae <ai_platform_network_process+0x52>
1000d9da:	f1ba 0f00 	cmp.w	sl, #0
1000d9de:	d0e6      	beq.n	1000d9ae <ai_platform_network_process+0x52>
1000d9e0:	f8ba 3000 	ldrh.w	r3, [sl]
1000d9e4:	2b00      	cmp	r3, #0
1000d9e6:	d0e2      	beq.n	1000d9ae <ai_platform_network_process+0x52>
1000d9e8:	69bb      	ldr	r3, [r7, #24]
1000d9ea:	681b      	ldr	r3, [r3, #0]
1000d9ec:	9300      	str	r3, [sp, #0]
1000d9ee:	f8da 3004 	ldr.w	r3, [sl, #4]
1000d9f2:	2b00      	cmp	r3, #0
1000d9f4:	d075      	beq.n	1000dae2 <ai_platform_network_process+0x186>
1000d9f6:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
1000d9fa:	2e00      	cmp	r6, #0
1000d9fc:	d071      	beq.n	1000dae2 <ai_platform_network_process+0x186>
1000d9fe:	f8da 3008 	ldr.w	r3, [sl, #8]
1000da02:	f8d3 b000 	ldr.w	fp, [r3]
1000da06:	0123      	lsls	r3, r4, #4
1000da08:	eb1b 1904 	adds.w	r9, fp, r4, lsl #4
1000da0c:	9301      	str	r3, [sp, #4]
1000da0e:	d0ce      	beq.n	1000d9ae <ai_platform_network_process+0x52>
1000da10:	69b3      	ldr	r3, [r6, #24]
1000da12:	2101      	movs	r1, #1
1000da14:	685b      	ldr	r3, [r3, #4]
1000da16:	9301      	str	r3, [sp, #4]
1000da18:	4638      	mov	r0, r7
1000da1a:	f7ff fb7f 	bl	1000d11c <ai_buffer_get_size>
1000da1e:	9b01      	ldr	r3, [sp, #4]
1000da20:	4283      	cmp	r3, r0
1000da22:	f0c0 8102 	bcc.w	1000dc2a <ai_platform_network_process+0x2ce>
1000da26:	68f0      	ldr	r0, [r6, #12]
1000da28:	69b9      	ldr	r1, [r7, #24]
1000da2a:	68c2      	ldr	r2, [r0, #12]
1000da2c:	68cb      	ldr	r3, [r1, #12]
1000da2e:	429a      	cmp	r2, r3
1000da30:	f040 80fb 	bne.w	1000dc2a <ai_platform_network_process+0x2ce>
1000da34:	6882      	ldr	r2, [r0, #8]
1000da36:	688b      	ldr	r3, [r1, #8]
1000da38:	429a      	cmp	r2, r3
1000da3a:	f040 80f6 	bne.w	1000dc2a <ai_platform_network_process+0x2ce>
1000da3e:	6842      	ldr	r2, [r0, #4]
1000da40:	684b      	ldr	r3, [r1, #4]
1000da42:	429a      	cmp	r2, r3
1000da44:	f040 80f1 	bne.w	1000dc2a <ai_platform_network_process+0x2ce>
1000da48:	69b3      	ldr	r3, [r6, #24]
1000da4a:	e9d3 0100 	ldrd	r0, r1, [r3]
1000da4e:	f001 f8f3 	bl	1000ec38 <ai_array_get_data_byte_size>
1000da52:	9001      	str	r0, [sp, #4]
1000da54:	4630      	mov	r0, r6
1000da56:	f001 f907 	bl	1000ec68 <get_tensor_byte_size>
1000da5a:	9b01      	ldr	r3, [sp, #4]
1000da5c:	4283      	cmp	r3, r0
1000da5e:	f0c0 80e4 	bcc.w	1000dc2a <ai_platform_network_process+0x2ce>
1000da62:	69b3      	ldr	r3, [r6, #24]
1000da64:	6818      	ldr	r0, [r3, #0]
1000da66:	f001 f853 	bl	1000eb10 <ai_array_to_buffer_fmt>
1000da6a:	683b      	ldr	r3, [r7, #0]
1000da6c:	4058      	eors	r0, r3
1000da6e:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
1000da72:	f040 81a5 	bne.w	1000ddc0 <ai_platform_network_process+0x464>
1000da76:	687b      	ldr	r3, [r7, #4]
1000da78:	2b00      	cmp	r3, #0
1000da7a:	f000 8199 	beq.w	1000ddb0 <ai_platform_network_process+0x454>
1000da7e:	69bb      	ldr	r3, [r7, #24]
1000da80:	681b      	ldr	r3, [r3, #0]
1000da82:	2b00      	cmp	r3, #0
1000da84:	f000 818c 	beq.w	1000dda0 <ai_platform_network_process+0x444>
1000da88:	9a00      	ldr	r2, [sp, #0]
1000da8a:	429a      	cmp	r2, r3
1000da8c:	bf38      	it	cc
1000da8e:	461a      	movcc	r2, r3
1000da90:	4630      	mov	r0, r6
1000da92:	9200      	str	r2, [sp, #0]
1000da94:	f001 f8e8 	bl	1000ec68 <get_tensor_byte_size>
1000da98:	f8c9 0008 	str.w	r0, [r9, #8]
1000da9c:	69bb      	ldr	r3, [r7, #24]
1000da9e:	681b      	ldr	r3, [r3, #0]
1000daa0:	fb00 f303 	mul.w	r3, r0, r3
1000daa4:	f8c9 300c 	str.w	r3, [r9, #12]
1000daa8:	6879      	ldr	r1, [r7, #4]
1000daaa:	f8c9 1004 	str.w	r1, [r9, #4]
1000daae:	0122      	lsls	r2, r4, #4
1000dab0:	440b      	add	r3, r1
1000dab2:	f84b 3002 	str.w	r3, [fp, r2]
1000dab6:	69b0      	ldr	r0, [r6, #24]
1000dab8:	6803      	ldr	r3, [r0, #0]
1000daba:	009a      	lsls	r2, r3, #2
1000dabc:	f104 0401 	add.w	r4, r4, #1
1000dac0:	f107 071c 	add.w	r7, r7, #28
1000dac4:	f100 80a1 	bmi.w	1000dc0a <ai_platform_network_process+0x2ae>
1000dac8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
1000dacc:	1a9b      	subs	r3, r3, r2
1000dace:	4419      	add	r1, r3
1000dad0:	6081      	str	r1, [r0, #8]
1000dad2:	69b3      	ldr	r3, [r6, #24]
1000dad4:	f8d9 2004 	ldr.w	r2, [r9, #4]
1000dad8:	60da      	str	r2, [r3, #12]
1000dada:	f8ba 3000 	ldrh.w	r3, [sl]
1000dade:	42a3      	cmp	r3, r4
1000dae0:	d885      	bhi.n	1000d9ee <ai_platform_network_process+0x92>
1000dae2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
1000dae4:	f1b8 0f00 	cmp.w	r8, #0
1000dae8:	f000 8172 	beq.w	1000ddd0 <ai_platform_network_process+0x474>
1000daec:	2b01      	cmp	r3, #1
1000daee:	f240 814f 	bls.w	1000dd90 <ai_platform_network_process+0x434>
1000daf2:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
1000daf6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
1000dafa:	2b00      	cmp	r3, #0
1000dafc:	f000 8148 	beq.w	1000dd90 <ai_platform_network_process+0x434>
1000db00:	2400      	movs	r4, #0
1000db02:	462e      	mov	r6, r5
1000db04:	f8da 3010 	ldr.w	r3, [sl, #16]
1000db08:	2b00      	cmp	r3, #0
1000db0a:	f000 80a4 	beq.w	1000dc56 <ai_platform_network_process+0x2fa>
1000db0e:	f853 7024 	ldr.w	r7, [r3, r4, lsl #2]
1000db12:	2f00      	cmp	r7, #0
1000db14:	f000 809f 	beq.w	1000dc56 <ai_platform_network_process+0x2fa>
1000db18:	f8da 3014 	ldr.w	r3, [sl, #20]
1000db1c:	f8d3 b000 	ldr.w	fp, [r3]
1000db20:	eb1b 1904 	adds.w	r9, fp, r4, lsl #4
1000db24:	ea4f 1504 	mov.w	r5, r4, lsl #4
1000db28:	f000 8172 	beq.w	1000de10 <ai_platform_network_process+0x4b4>
1000db2c:	69bb      	ldr	r3, [r7, #24]
1000db2e:	2101      	movs	r1, #1
1000db30:	685b      	ldr	r3, [r3, #4]
1000db32:	9301      	str	r3, [sp, #4]
1000db34:	4640      	mov	r0, r8
1000db36:	f7ff faf1 	bl	1000d11c <ai_buffer_get_size>
1000db3a:	9b01      	ldr	r3, [sp, #4]
1000db3c:	4283      	cmp	r3, r0
1000db3e:	f0c0 8126 	bcc.w	1000dd8e <ai_platform_network_process+0x432>
1000db42:	68f8      	ldr	r0, [r7, #12]
1000db44:	f8d8 1018 	ldr.w	r1, [r8, #24]
1000db48:	68c2      	ldr	r2, [r0, #12]
1000db4a:	68cb      	ldr	r3, [r1, #12]
1000db4c:	429a      	cmp	r2, r3
1000db4e:	f040 811e 	bne.w	1000dd8e <ai_platform_network_process+0x432>
1000db52:	6882      	ldr	r2, [r0, #8]
1000db54:	688b      	ldr	r3, [r1, #8]
1000db56:	429a      	cmp	r2, r3
1000db58:	f040 8119 	bne.w	1000dd8e <ai_platform_network_process+0x432>
1000db5c:	6842      	ldr	r2, [r0, #4]
1000db5e:	684b      	ldr	r3, [r1, #4]
1000db60:	429a      	cmp	r2, r3
1000db62:	f040 8114 	bne.w	1000dd8e <ai_platform_network_process+0x432>
1000db66:	69bb      	ldr	r3, [r7, #24]
1000db68:	e9d3 0100 	ldrd	r0, r1, [r3]
1000db6c:	f001 f864 	bl	1000ec38 <ai_array_get_data_byte_size>
1000db70:	9001      	str	r0, [sp, #4]
1000db72:	4638      	mov	r0, r7
1000db74:	f001 f878 	bl	1000ec68 <get_tensor_byte_size>
1000db78:	9b01      	ldr	r3, [sp, #4]
1000db7a:	4283      	cmp	r3, r0
1000db7c:	f0c0 8107 	bcc.w	1000dd8e <ai_platform_network_process+0x432>
1000db80:	69bb      	ldr	r3, [r7, #24]
1000db82:	6818      	ldr	r0, [r3, #0]
1000db84:	f000 ffc4 	bl	1000eb10 <ai_array_to_buffer_fmt>
1000db88:	f8d8 3000 	ldr.w	r3, [r8]
1000db8c:	4058      	eors	r0, r3
1000db8e:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
1000db92:	f040 812a 	bne.w	1000ddea <ai_platform_network_process+0x48e>
1000db96:	f8d8 3004 	ldr.w	r3, [r8, #4]
1000db9a:	2b00      	cmp	r3, #0
1000db9c:	f000 811c 	beq.w	1000ddd8 <ai_platform_network_process+0x47c>
1000dba0:	f8d8 3018 	ldr.w	r3, [r8, #24]
1000dba4:	681b      	ldr	r3, [r3, #0]
1000dba6:	2b00      	cmp	r3, #0
1000dba8:	f000 8127 	beq.w	1000ddfa <ai_platform_network_process+0x49e>
1000dbac:	9a00      	ldr	r2, [sp, #0]
1000dbae:	429a      	cmp	r2, r3
1000dbb0:	bf38      	it	cc
1000dbb2:	461a      	movcc	r2, r3
1000dbb4:	4638      	mov	r0, r7
1000dbb6:	9200      	str	r2, [sp, #0]
1000dbb8:	f001 f856 	bl	1000ec68 <get_tensor_byte_size>
1000dbbc:	f8c9 0008 	str.w	r0, [r9, #8]
1000dbc0:	f8d8 3018 	ldr.w	r3, [r8, #24]
1000dbc4:	681b      	ldr	r3, [r3, #0]
1000dbc6:	fb00 f303 	mul.w	r3, r0, r3
1000dbca:	f8c9 300c 	str.w	r3, [r9, #12]
1000dbce:	f8d8 1004 	ldr.w	r1, [r8, #4]
1000dbd2:	f8c9 1004 	str.w	r1, [r9, #4]
1000dbd6:	440b      	add	r3, r1
1000dbd8:	f84b 3005 	str.w	r3, [fp, r5]
1000dbdc:	69b8      	ldr	r0, [r7, #24]
1000dbde:	6803      	ldr	r3, [r0, #0]
1000dbe0:	009b      	lsls	r3, r3, #2
1000dbe2:	f104 0401 	add.w	r4, r4, #1
1000dbe6:	f108 081c 	add.w	r8, r8, #28
1000dbea:	d42f      	bmi.n	1000dc4c <ai_platform_network_process+0x2f0>
1000dbec:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
1000dbf0:	1a9b      	subs	r3, r3, r2
1000dbf2:	4419      	add	r1, r3
1000dbf4:	6081      	str	r1, [r0, #8]
1000dbf6:	69bb      	ldr	r3, [r7, #24]
1000dbf8:	f8d9 2004 	ldr.w	r2, [r9, #4]
1000dbfc:	60da      	str	r2, [r3, #12]
1000dbfe:	f8ba 300c 	ldrh.w	r3, [sl, #12]
1000dc02:	429c      	cmp	r4, r3
1000dc04:	f4ff af7e 	bcc.w	1000db04 <ai_platform_network_process+0x1a8>
1000dc08:	e025      	b.n	1000dc56 <ai_platform_network_process+0x2fa>
1000dc0a:	f8ba 3000 	ldrh.w	r3, [sl]
1000dc0e:	429c      	cmp	r4, r3
1000dc10:	f4ff aeed 	bcc.w	1000d9ee <ai_platform_network_process+0x92>
1000dc14:	e765      	b.n	1000dae2 <ai_platform_network_process+0x186>
1000dc16:	2230      	movs	r2, #48	; 0x30
1000dc18:	2111      	movs	r1, #17
1000dc1a:	f105 0010 	add.w	r0, r5, #16
1000dc1e:	f000 f907 	bl	1000de30 <core_set_error>
1000dc22:	2600      	movs	r6, #0
1000dc24:	e6ca      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000dc26:	462e      	mov	r6, r5
1000dc28:	e6c8      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000dc2a:	2218      	movs	r2, #24
1000dc2c:	2112      	movs	r1, #18
1000dc2e:	f105 0010 	add.w	r0, r5, #16
1000dc32:	f000 f8fd 	bl	1000de30 <core_set_error>
1000dc36:	2600      	movs	r6, #0
1000dc38:	e6c0      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000dc3a:	bf00      	nop
1000dc3c:	a1c00100 	.word	0xa1c00100
1000dc40:	4c004000 	.word	0x4c004000
1000dc44:	f407a5c2 	.word	0xf407a5c2
1000dc48:	b5e8b5cd 	.word	0xb5e8b5cd
1000dc4c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
1000dc50:	429c      	cmp	r4, r3
1000dc52:	f4ff af57 	bcc.w	1000db04 <ai_platform_network_process+0x1a8>
1000dc56:	f8bd 2000 	ldrh.w	r2, [sp]
1000dc5a:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
1000dc5c:	82b2      	strh	r2, [r6, #20]
1000dc5e:	4635      	mov	r5, r6
1000dc60:	2b00      	cmp	r3, #0
1000dc62:	f040 808e 	bne.w	1000dd82 <ai_platform_network_process+0x426>
1000dc66:	461f      	mov	r7, r3
1000dc68:	461e      	mov	r6, r3
1000dc6a:	8aeb      	ldrh	r3, [r5, #22]
1000dc6c:	4293      	cmp	r3, r2
1000dc6e:	bf38      	it	cc
1000dc70:	46ab      	movcc	fp, r5
1000dc72:	d23c      	bcs.n	1000dcee <ai_platform_network_process+0x392>
1000dc74:	2f00      	cmp	r7, #0
1000dc76:	d03f      	beq.n	1000dcf8 <ai_platform_network_process+0x39c>
1000dc78:	f04f 0800 	mov.w	r8, #0
1000dc7c:	e014      	b.n	1000dca8 <ai_platform_network_process+0x34c>
1000dc7e:	6882      	ldr	r2, [r0, #8]
1000dc80:	68c5      	ldr	r5, [r0, #12]
1000dc82:	6863      	ldr	r3, [r4, #4]
1000dc84:	1b52      	subs	r2, r2, r5
1000dc86:	4413      	add	r3, r2
1000dc88:	6083      	str	r3, [r0, #8]
1000dc8a:	698b      	ldr	r3, [r1, #24]
1000dc8c:	6862      	ldr	r2, [r4, #4]
1000dc8e:	60da      	str	r2, [r3, #12]
1000dc90:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
1000dc94:	f859 200a 	ldr.w	r2, [r9, sl]
1000dc98:	440b      	add	r3, r1
1000dc9a:	4293      	cmp	r3, r2
1000dc9c:	bf24      	itt	cs
1000dc9e:	68e3      	ldrcs	r3, [r4, #12]
1000dca0:	1ad3      	subcs	r3, r2, r3
1000dca2:	6063      	str	r3, [r4, #4]
1000dca4:	f108 0801 	add.w	r8, r8, #1
1000dca8:	883b      	ldrh	r3, [r7, #0]
1000dcaa:	4543      	cmp	r3, r8
1000dcac:	ea4f 1a08 	mov.w	sl, r8, lsl #4
1000dcb0:	d922      	bls.n	1000dcf8 <ai_platform_network_process+0x39c>
1000dcb2:	687b      	ldr	r3, [r7, #4]
1000dcb4:	b303      	cbz	r3, 1000dcf8 <ai_platform_network_process+0x39c>
1000dcb6:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
1000dcba:	b1e9      	cbz	r1, 1000dcf8 <ai_platform_network_process+0x39c>
1000dcbc:	6988      	ldr	r0, [r1, #24]
1000dcbe:	68ba      	ldr	r2, [r7, #8]
1000dcc0:	6803      	ldr	r3, [r0, #0]
1000dcc2:	f8d2 9000 	ldr.w	r9, [r2]
1000dcc6:	009d      	lsls	r5, r3, #2
1000dcc8:	eb09 1408 	add.w	r4, r9, r8, lsl #4
1000dccc:	d5d7      	bpl.n	1000dc7e <ai_platform_network_process+0x322>
1000dcce:	6881      	ldr	r1, [r0, #8]
1000dcd0:	68a2      	ldr	r2, [r4, #8]
1000dcd2:	6860      	ldr	r0, [r4, #4]
1000dcd4:	f000 fe96 	bl	1000ea04 <st_int8_copy>
1000dcd8:	e7da      	b.n	1000dc90 <ai_platform_network_process+0x334>
1000dcda:	f8bb 3016 	ldrh.w	r3, [fp, #22]
1000dcde:	f8bb 2014 	ldrh.w	r2, [fp, #20]
1000dce2:	3301      	adds	r3, #1
1000dce4:	b29b      	uxth	r3, r3
1000dce6:	429a      	cmp	r2, r3
1000dce8:	f8ab 3016 	strh.w	r3, [fp, #22]
1000dcec:	d8c2      	bhi.n	1000dc74 <ai_platform_network_process+0x318>
1000dcee:	461e      	mov	r6, r3
1000dcf0:	4630      	mov	r0, r6
1000dcf2:	b003      	add	sp, #12
1000dcf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000dcf8:	4658      	mov	r0, fp
1000dcfa:	f000 f8f1 	bl	1000dee0 <ai_layers_forward_all>
1000dcfe:	2e00      	cmp	r6, #0
1000dd00:	d0eb      	beq.n	1000dcda <ai_platform_network_process+0x37e>
1000dd02:	2400      	movs	r4, #0
1000dd04:	e016      	b.n	1000dd34 <ai_platform_network_process+0x3d8>
1000dd06:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
1000dd0a:	f859 100a 	ldr.w	r1, [r9, sl]
1000dd0e:	4413      	add	r3, r2
1000dd10:	428b      	cmp	r3, r1
1000dd12:	bf24      	itt	cs
1000dd14:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
1000dd18:	1acb      	subcs	r3, r1, r3
1000dd1a:	f8c8 3004 	str.w	r3, [r8, #4]
1000dd1e:	6981      	ldr	r1, [r0, #24]
1000dd20:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
1000dd24:	1b52      	subs	r2, r2, r5
1000dd26:	4413      	add	r3, r2
1000dd28:	608b      	str	r3, [r1, #8]
1000dd2a:	6983      	ldr	r3, [r0, #24]
1000dd2c:	f8d8 2004 	ldr.w	r2, [r8, #4]
1000dd30:	60da      	str	r2, [r3, #12]
1000dd32:	3401      	adds	r4, #1
1000dd34:	8833      	ldrh	r3, [r6, #0]
1000dd36:	42a3      	cmp	r3, r4
1000dd38:	d9cf      	bls.n	1000dcda <ai_platform_network_process+0x37e>
1000dd3a:	6873      	ldr	r3, [r6, #4]
1000dd3c:	2b00      	cmp	r3, #0
1000dd3e:	d0cc      	beq.n	1000dcda <ai_platform_network_process+0x37e>
1000dd40:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
1000dd44:	2800      	cmp	r0, #0
1000dd46:	d0c8      	beq.n	1000dcda <ai_platform_network_process+0x37e>
1000dd48:	68b2      	ldr	r2, [r6, #8]
1000dd4a:	6983      	ldr	r3, [r0, #24]
1000dd4c:	f8d2 9000 	ldr.w	r9, [r2]
1000dd50:	681a      	ldr	r2, [r3, #0]
1000dd52:	0092      	lsls	r2, r2, #2
1000dd54:	ea4f 1a04 	mov.w	sl, r4, lsl #4
1000dd58:	eb09 1804 	add.w	r8, r9, r4, lsl #4
1000dd5c:	d5d3      	bpl.n	1000dd06 <ai_platform_network_process+0x3aa>
1000dd5e:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
1000dd62:	6898      	ldr	r0, [r3, #8]
1000dd64:	f000 fe4e 	bl	1000ea04 <st_int8_copy>
1000dd68:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
1000dd6c:	f859 200a 	ldr.w	r2, [r9, sl]
1000dd70:	440b      	add	r3, r1
1000dd72:	4293      	cmp	r3, r2
1000dd74:	bf24      	itt	cs
1000dd76:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
1000dd7a:	1ad3      	subcs	r3, r2, r3
1000dd7c:	f8c8 3004 	str.w	r3, [r8, #4]
1000dd80:	e7d7      	b.n	1000dd32 <ai_platform_network_process+0x3d6>
1000dd82:	2b01      	cmp	r3, #1
1000dd84:	6b2f      	ldr	r7, [r5, #48]	; 0x30
1000dd86:	d041      	beq.n	1000de0c <ai_platform_network_process+0x4b0>
1000dd88:	f107 060c 	add.w	r6, r7, #12
1000dd8c:	e76d      	b.n	1000dc6a <ai_platform_network_process+0x30e>
1000dd8e:	4635      	mov	r5, r6
1000dd90:	2218      	movs	r2, #24
1000dd92:	2113      	movs	r1, #19
1000dd94:	f105 0010 	add.w	r0, r5, #16
1000dd98:	f000 f84a 	bl	1000de30 <core_set_error>
1000dd9c:	2600      	movs	r6, #0
1000dd9e:	e60d      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000dda0:	4606      	mov	r6, r0
1000dda2:	2221      	movs	r2, #33	; 0x21
1000dda4:	2112      	movs	r1, #18
1000dda6:	f105 0010 	add.w	r0, r5, #16
1000ddaa:	f000 f841 	bl	1000de30 <core_set_error>
1000ddae:	e605      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000ddb0:	4606      	mov	r6, r0
1000ddb2:	2217      	movs	r2, #23
1000ddb4:	2112      	movs	r1, #18
1000ddb6:	f105 0010 	add.w	r0, r5, #16
1000ddba:	f000 f839 	bl	1000de30 <core_set_error>
1000ddbe:	e5fd      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000ddc0:	2219      	movs	r2, #25
1000ddc2:	2112      	movs	r1, #18
1000ddc4:	f105 0010 	add.w	r0, r5, #16
1000ddc8:	f000 f832 	bl	1000de30 <core_set_error>
1000ddcc:	2600      	movs	r6, #0
1000ddce:	e5f5      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000ddd0:	f8bd 2000 	ldrh.w	r2, [sp]
1000ddd4:	82aa      	strh	r2, [r5, #20]
1000ddd6:	e743      	b.n	1000dc60 <ai_platform_network_process+0x304>
1000ddd8:	4635      	mov	r5, r6
1000ddda:	2217      	movs	r2, #23
1000dddc:	4606      	mov	r6, r0
1000ddde:	2113      	movs	r1, #19
1000dde0:	f105 0010 	add.w	r0, r5, #16
1000dde4:	f000 f824 	bl	1000de30 <core_set_error>
1000dde8:	e5e8      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000ddea:	f106 0010 	add.w	r0, r6, #16
1000ddee:	2219      	movs	r2, #25
1000ddf0:	2113      	movs	r1, #19
1000ddf2:	f000 f81d 	bl	1000de30 <core_set_error>
1000ddf6:	2600      	movs	r6, #0
1000ddf8:	e5e0      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000ddfa:	4635      	mov	r5, r6
1000ddfc:	2221      	movs	r2, #33	; 0x21
1000ddfe:	4606      	mov	r6, r0
1000de00:	2113      	movs	r1, #19
1000de02:	f105 0010 	add.w	r0, r5, #16
1000de06:	f000 f813 	bl	1000de30 <core_set_error>
1000de0a:	e5d7      	b.n	1000d9bc <ai_platform_network_process+0x60>
1000de0c:	2600      	movs	r6, #0
1000de0e:	e72c      	b.n	1000dc6a <ai_platform_network_process+0x30e>
1000de10:	f106 0010 	add.w	r0, r6, #16
1000de14:	2217      	movs	r2, #23
1000de16:	2113      	movs	r1, #19
1000de18:	f000 f80a 	bl	1000de30 <core_set_error>
1000de1c:	464e      	mov	r6, r9
1000de1e:	e5cd      	b.n	1000d9bc <ai_platform_network_process+0x60>

1000de20 <core_init>:
1000de20:	2001      	movs	r0, #1
1000de22:	4770      	bx	lr

1000de24 <core_get_error>:
1000de24:	4603      	mov	r3, r0
1000de26:	2200      	movs	r2, #0
1000de28:	6800      	ldr	r0, [r0, #0]
1000de2a:	601a      	str	r2, [r3, #0]
1000de2c:	4770      	bx	lr
1000de2e:	bf00      	nop

1000de30 <core_set_error>:
1000de30:	4603      	mov	r3, r0
1000de32:	7800      	ldrb	r0, [r0, #0]
1000de34:	b108      	cbz	r0, 1000de3a <core_set_error+0xa>
1000de36:	2000      	movs	r0, #0
1000de38:	4770      	bx	lr
1000de3a:	7019      	strb	r1, [r3, #0]
1000de3c:	6819      	ldr	r1, [r3, #0]
1000de3e:	f362 211f 	bfi	r1, r2, #8, #24
1000de42:	2001      	movs	r0, #1
1000de44:	6019      	str	r1, [r3, #0]
1000de46:	4770      	bx	lr

1000de48 <ai_check_custom_types>:
1000de48:	b082      	sub	sp, #8
1000de4a:	4b13      	ldr	r3, [pc, #76]	; (1000de98 <ai_check_custom_types+0x50>)
1000de4c:	9301      	str	r3, [sp, #4]
1000de4e:	b118      	cbz	r0, 1000de58 <ai_check_custom_types+0x10>
1000de50:	7803      	ldrb	r3, [r0, #0]
1000de52:	2b03      	cmp	r3, #3
1000de54:	d002      	beq.n	1000de5c <ai_check_custom_types+0x14>
1000de56:	2000      	movs	r0, #0
1000de58:	b002      	add	sp, #8
1000de5a:	4770      	bx	lr
1000de5c:	f89d 2004 	ldrb.w	r2, [sp, #4]
1000de60:	4293      	cmp	r3, r2
1000de62:	d004      	beq.n	1000de6e <ai_check_custom_types+0x26>
1000de64:	2001      	movs	r0, #1
1000de66:	f080 0001 	eor.w	r0, r0, #1
1000de6a:	b002      	add	sp, #8
1000de6c:	4770      	bx	lr
1000de6e:	7842      	ldrb	r2, [r0, #1]
1000de70:	f89d 3005 	ldrb.w	r3, [sp, #5]
1000de74:	429a      	cmp	r2, r3
1000de76:	f100 0001 	add.w	r0, r0, #1
1000de7a:	d1f3      	bne.n	1000de64 <ai_check_custom_types+0x1c>
1000de7c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
1000de80:	f89d 3006 	ldrb.w	r3, [sp, #6]
1000de84:	429a      	cmp	r2, r3
1000de86:	d1ed      	bne.n	1000de64 <ai_check_custom_types+0x1c>
1000de88:	7842      	ldrb	r2, [r0, #1]
1000de8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
1000de8e:	429a      	cmp	r2, r3
1000de90:	d1e8      	bne.n	1000de64 <ai_check_custom_types+0x1c>
1000de92:	2000      	movs	r0, #0
1000de94:	e7e7      	b.n	1000de66 <ai_check_custom_types+0x1e>
1000de96:	bf00      	nop
1000de98:	84048403 	.word	0x84048403

1000de9c <ai_layers_init_all>:
1000de9c:	4601      	mov	r1, r0
1000de9e:	2000      	movs	r0, #0
1000dea0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
1000dea2:	b143      	cbz	r3, 1000deb6 <ai_layers_init_all+0x1a>
1000dea4:	691a      	ldr	r2, [r3, #16]
1000dea6:	60d9      	str	r1, [r3, #12]
1000dea8:	429a      	cmp	r2, r3
1000deaa:	f100 0001 	add.w	r0, r0, #1
1000deae:	d002      	beq.n	1000deb6 <ai_layers_init_all+0x1a>
1000deb0:	b10a      	cbz	r2, 1000deb6 <ai_layers_init_all+0x1a>
1000deb2:	4613      	mov	r3, r2
1000deb4:	e7f5      	b.n	1000dea2 <ai_layers_init_all+0x6>
1000deb6:	4770      	bx	lr

1000deb8 <ai_layers_post_init_all>:
1000deb8:	b538      	push	{r3, r4, r5, lr}
1000deba:	6b44      	ldr	r4, [r0, #52]	; 0x34
1000debc:	2500      	movs	r5, #0
1000debe:	b16c      	cbz	r4, 1000dedc <ai_layers_post_init_all+0x24>
1000dec0:	6863      	ldr	r3, [r4, #4]
1000dec2:	07db      	lsls	r3, r3, #31
1000dec4:	d504      	bpl.n	1000ded0 <ai_layers_post_init_all+0x18>
1000dec6:	6a23      	ldr	r3, [r4, #32]
1000dec8:	4620      	mov	r0, r4
1000deca:	b10b      	cbz	r3, 1000ded0 <ai_layers_post_init_all+0x18>
1000decc:	4798      	blx	r3
1000dece:	3501      	adds	r5, #1
1000ded0:	6923      	ldr	r3, [r4, #16]
1000ded2:	42a3      	cmp	r3, r4
1000ded4:	d002      	beq.n	1000dedc <ai_layers_post_init_all+0x24>
1000ded6:	b10b      	cbz	r3, 1000dedc <ai_layers_post_init_all+0x24>
1000ded8:	461c      	mov	r4, r3
1000deda:	e7f0      	b.n	1000debe <ai_layers_post_init_all+0x6>
1000dedc:	4628      	mov	r0, r5
1000dede:	bd38      	pop	{r3, r4, r5, pc}

1000dee0 <ai_layers_forward_all>:
1000dee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000dee4:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
1000dee8:	4604      	mov	r4, r0
1000deea:	f1b8 0f00 	cmp.w	r8, #0
1000deee:	d02b      	beq.n	1000df48 <ai_layers_forward_all+0x68>
1000def0:	6b41      	ldr	r1, [r0, #52]	; 0x34
1000def2:	6381      	str	r1, [r0, #56]	; 0x38
1000def4:	b321      	cbz	r1, 1000df40 <ai_layers_forward_all+0x60>
1000def6:	6c02      	ldr	r2, [r0, #64]	; 0x40
1000def8:	2001      	movs	r0, #1
1000defa:	47c0      	blx	r8
1000defc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
1000defe:	b1fe      	cbz	r6, 1000df40 <ai_layers_forward_all+0x60>
1000df00:	2700      	movs	r7, #0
1000df02:	4631      	mov	r1, r6
1000df04:	6c22      	ldr	r2, [r4, #64]	; 0x40
1000df06:	2002      	movs	r0, #2
1000df08:	47c0      	blx	r8
1000df0a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
1000df0c:	4628      	mov	r0, r5
1000df0e:	696b      	ldr	r3, [r5, #20]
1000df10:	4798      	blx	r3
1000df12:	692e      	ldr	r6, [r5, #16]
1000df14:	6c22      	ldr	r2, [r4, #64]	; 0x40
1000df16:	6ba1      	ldr	r1, [r4, #56]	; 0x38
1000df18:	42b5      	cmp	r5, r6
1000df1a:	f04f 0003 	mov.w	r0, #3
1000df1e:	d007      	beq.n	1000df30 <ai_layers_forward_all+0x50>
1000df20:	47c0      	blx	r8
1000df22:	3701      	adds	r7, #1
1000df24:	63a6      	str	r6, [r4, #56]	; 0x38
1000df26:	2e00      	cmp	r6, #0
1000df28:	d1eb      	bne.n	1000df02 <ai_layers_forward_all+0x22>
1000df2a:	4638      	mov	r0, r7
1000df2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000df30:	2003      	movs	r0, #3
1000df32:	47c0      	blx	r8
1000df34:	2300      	movs	r3, #0
1000df36:	3701      	adds	r7, #1
1000df38:	63a3      	str	r3, [r4, #56]	; 0x38
1000df3a:	4638      	mov	r0, r7
1000df3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000df40:	2700      	movs	r7, #0
1000df42:	4638      	mov	r0, r7
1000df44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000df48:	6b45      	ldr	r5, [r0, #52]	; 0x34
1000df4a:	6385      	str	r5, [r0, #56]	; 0x38
1000df4c:	2d00      	cmp	r5, #0
1000df4e:	d0f7      	beq.n	1000df40 <ai_layers_forward_all+0x60>
1000df50:	4647      	mov	r7, r8
1000df52:	696b      	ldr	r3, [r5, #20]
1000df54:	4628      	mov	r0, r5
1000df56:	4798      	blx	r3
1000df58:	462b      	mov	r3, r5
1000df5a:	692d      	ldr	r5, [r5, #16]
1000df5c:	429d      	cmp	r5, r3
1000df5e:	d004      	beq.n	1000df6a <ai_layers_forward_all+0x8a>
1000df60:	63a5      	str	r5, [r4, #56]	; 0x38
1000df62:	3701      	adds	r7, #1
1000df64:	2d00      	cmp	r5, #0
1000df66:	d1f4      	bne.n	1000df52 <ai_layers_forward_all+0x72>
1000df68:	e7df      	b.n	1000df2a <ai_layers_forward_all+0x4a>
1000df6a:	2300      	movs	r3, #0
1000df6c:	63a3      	str	r3, [r4, #56]	; 0x38
1000df6e:	3701      	adds	r7, #1
1000df70:	e7db      	b.n	1000df2a <ai_layers_forward_all+0x4a>
1000df72:	bf00      	nop

1000df74 <forward_dense>:
1000df74:	6983      	ldr	r3, [r0, #24]
1000df76:	881a      	ldrh	r2, [r3, #0]
1000df78:	2a00      	cmp	r2, #0
1000df7a:	f000 8181 	beq.w	1000e280 <forward_dense+0x30c>
1000df7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000df82:	ed2d 8b02 	vpush	{d8}
1000df86:	f8d3 c004 	ldr.w	ip, [r3, #4]
1000df8a:	f8dc 5004 	ldr.w	r5, [ip, #4]
1000df8e:	b095      	sub	sp, #84	; 0x54
1000df90:	b105      	cbz	r5, 1000df94 <forward_dense+0x20>
1000df92:	682d      	ldr	r5, [r5, #0]
1000df94:	2a01      	cmp	r2, #1
1000df96:	f000 828f 	beq.w	1000e4b8 <forward_dense+0x544>
1000df9a:	f8dc 6010 	ldr.w	r6, [ip, #16]
1000df9e:	b106      	cbz	r6, 1000dfa2 <forward_dense+0x2e>
1000dfa0:	6836      	ldr	r6, [r6, #0]
1000dfa2:	2a02      	cmp	r2, #2
1000dfa4:	f000 816e 	beq.w	1000e284 <forward_dense+0x310>
1000dfa8:	f8dc 301c 	ldr.w	r3, [ip, #28]
1000dfac:	930b      	str	r3, [sp, #44]	; 0x2c
1000dfae:	2b00      	cmp	r3, #0
1000dfb0:	f000 8274 	beq.w	1000e49c <forward_dense+0x528>
1000dfb4:	4619      	mov	r1, r3
1000dfb6:	f8bc 3018 	ldrh.w	r3, [ip, #24]
1000dfba:	6809      	ldr	r1, [r1, #0]
1000dfbc:	910d      	str	r1, [sp, #52]	; 0x34
1000dfbe:	2b01      	cmp	r3, #1
1000dfc0:	f240 826e 	bls.w	1000e4a0 <forward_dense+0x52c>
1000dfc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000dfc6:	685b      	ldr	r3, [r3, #4]
1000dfc8:	930b      	str	r3, [sp, #44]	; 0x2c
1000dfca:	460b      	mov	r3, r1
1000dfcc:	68e8      	ldr	r0, [r5, #12]
1000dfce:	68f7      	ldr	r7, [r6, #12]
1000dfd0:	6840      	ldr	r0, [r0, #4]
1000dfd2:	6999      	ldr	r1, [r3, #24]
1000dfd4:	9013      	str	r0, [sp, #76]	; 0x4c
1000dfd6:	6878      	ldr	r0, [r7, #4]
1000dfd8:	680b      	ldr	r3, [r1, #0]
1000dfda:	9012      	str	r0, [sp, #72]	; 0x48
1000dfdc:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
1000dfe0:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
1000dfe4:	fb00 f404 	mul.w	r4, r0, r4
1000dfe8:	f3c3 5041 	ubfx	r0, r3, #21, #2
1000dfec:	fa4e f000 	asr.w	r0, lr, r0
1000dff0:	2a03      	cmp	r2, #3
1000dff2:	9010      	str	r0, [sp, #64]	; 0x40
1000dff4:	f000 825d 	beq.w	1000e4b2 <forward_dense+0x53e>
1000dff8:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
1000dffc:	f3c3 4343 	ubfx	r3, r3, #17, #4
1000e000:	2a00      	cmp	r2, #0
1000e002:	f000 8246 	beq.w	1000e492 <forward_dense+0x51e>
1000e006:	6812      	ldr	r2, [r2, #0]
1000e008:	2a00      	cmp	r2, #0
1000e00a:	f000 8242 	beq.w	1000e492 <forward_dense+0x51e>
1000e00e:	2b04      	cmp	r3, #4
1000e010:	f8d2 9018 	ldr.w	r9, [r2, #24]
1000e014:	f000 822c 	beq.w	1000e470 <forward_dense+0x4fc>
1000e018:	2b08      	cmp	r3, #8
1000e01a:	f000 8229 	beq.w	1000e470 <forward_dense+0x4fc>
1000e01e:	f04f 0b00 	mov.w	fp, #0
1000e022:	69b2      	ldr	r2, [r6, #24]
1000e024:	69ab      	ldr	r3, [r5, #24]
1000e026:	6891      	ldr	r1, [r2, #8]
1000e028:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1000e02a:	689b      	ldr	r3, [r3, #8]
1000e02c:	6952      	ldr	r2, [r2, #20]
1000e02e:	9106      	str	r1, [sp, #24]
1000e030:	fb07 f404 	mul.w	r4, r7, r4
1000e034:	f8d2 9004 	ldr.w	r9, [r2, #4]
1000e038:	9a12      	ldr	r2, [sp, #72]	; 0x48
1000e03a:	eb01 0084 	add.w	r0, r1, r4, lsl #2
1000e03e:	4281      	cmp	r1, r0
1000e040:	ea4f 0482 	mov.w	r4, r2, lsl #2
1000e044:	900e      	str	r0, [sp, #56]	; 0x38
1000e046:	940c      	str	r4, [sp, #48]	; 0x30
1000e048:	eb01 0882 	add.w	r8, r1, r2, lsl #2
1000e04c:	f080 8113 	bcs.w	1000e276 <forward_dense+0x302>
1000e050:	9913      	ldr	r1, [sp, #76]	; 0x4c
1000e052:	ed9f 8a93 	vldr	s16, [pc, #588]	; 1000e2a0 <forward_dense+0x32c>
1000e056:	f021 0201 	bic.w	r2, r1, #1
1000e05a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
1000e05e:	9204      	str	r2, [sp, #16]
1000e060:	f001 0201 	and.w	r2, r1, #1
1000e064:	08c8      	lsrs	r0, r1, #3
1000e066:	9208      	str	r2, [sp, #32]
1000e068:	008a      	lsls	r2, r1, #2
1000e06a:	f001 0a07 	and.w	sl, r1, #7
1000e06e:	920f      	str	r2, [sp, #60]	; 0x3c
1000e070:	eb03 1240 	add.w	r2, r3, r0, lsl #5
1000e074:	3320      	adds	r3, #32
1000e076:	465c      	mov	r4, fp
1000e078:	9007      	str	r0, [sp, #28]
1000e07a:	46cb      	mov	fp, r9
1000e07c:	9205      	str	r2, [sp, #20]
1000e07e:	9302      	str	r3, [sp, #8]
1000e080:	46c1      	mov	r9, r8
1000e082:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
1000e086:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000e088:	699b      	ldr	r3, [r3, #24]
1000e08a:	689a      	ldr	r2, [r3, #8]
1000e08c:	9b02      	ldr	r3, [sp, #8]
1000e08e:	3b20      	subs	r3, #32
1000e090:	930a      	str	r3, [sp, #40]	; 0x28
1000e092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000e094:	b10b      	cbz	r3, 1000e09a <forward_dense+0x126>
1000e096:	699b      	ldr	r3, [r3, #24]
1000e098:	689b      	ldr	r3, [r3, #8]
1000e09a:	2c00      	cmp	r4, #0
1000e09c:	f000 81da 	beq.w	1000e454 <forward_dense+0x4e0>
1000e0a0:	9910      	ldr	r1, [sp, #64]	; 0x40
1000e0a2:	2904      	cmp	r1, #4
1000e0a4:	9906      	ldr	r1, [sp, #24]
1000e0a6:	f000 80fd 	beq.w	1000e2a4 <forward_dense+0x330>
1000e0aa:	4549      	cmp	r1, r9
1000e0ac:	f080 80d2 	bcs.w	1000e254 <forward_dense+0x2e0>
1000e0b0:	460f      	mov	r7, r1
1000e0b2:	9907      	ldr	r1, [sp, #28]
1000e0b4:	f8dd 8008 	ldr.w	r8, [sp, #8]
1000e0b8:	f8dd a014 	ldr.w	sl, [sp, #20]
1000e0bc:	1c4e      	adds	r6, r1, #1
1000e0be:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
1000e0c2:	4694      	mov	ip, r2
1000e0c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
1000e0c6:	468e      	mov	lr, r1
1000e0c8:	2b00      	cmp	r3, #0
1000e0ca:	f000 80de 	beq.w	1000e28a <forward_dense+0x316>
1000e0ce:	ecf3 2a01 	vldmia	r3!, {s5}
1000e0d2:	ed9f 7a73 	vldr	s14, [pc, #460]	; 1000e2a0 <forward_dense+0x32c>
1000e0d6:	f1be 0f00 	cmp.w	lr, #0
1000e0da:	f000 80de 	beq.w	1000e29a <forward_dense+0x326>
1000e0de:	f10c 0108 	add.w	r1, ip, #8
1000e0e2:	4640      	mov	r0, r8
1000e0e4:	f811 5c07 	ldrb.w	r5, [r1, #-7]
1000e0e8:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
1000e0ec:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
1000e0f0:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
1000e0f4:	ed50 4a05 	vldr	s9, [r0, #-20]	; 0xffffffec
1000e0f8:	ed10 5a04 	vldr	s10, [r0, #-16]
1000e0fc:	ed50 5a03 	vldr	s11, [r0, #-12]
1000e100:	ed10 6a02 	vldr	s12, [r0, #-8]
1000e104:	ed50 6a01 	vldr	s13, [r0, #-4]
1000e108:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e10c:	edd5 7a00 	vldr	s15, [r5]
1000e110:	f811 5c08 	ldrb.w	r5, [r1, #-8]
1000e114:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e118:	ee67 7a83 	vmul.f32	s15, s15, s6
1000e11c:	ed95 3a00 	vldr	s6, [r5]
1000e120:	f811 5c06 	ldrb.w	r5, [r1, #-6]
1000e124:	eee3 7a23 	vfma.f32	s15, s6, s7
1000e128:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e12c:	3108      	adds	r1, #8
1000e12e:	edd5 3a00 	vldr	s7, [r5]
1000e132:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
1000e136:	eee3 7a84 	vfma.f32	s15, s7, s8
1000e13a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e13e:	3020      	adds	r0, #32
1000e140:	ed95 4a00 	vldr	s8, [r5]
1000e144:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
1000e148:	eee4 7a24 	vfma.f32	s15, s8, s9
1000e14c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e150:	edd5 4a00 	vldr	s9, [r5]
1000e154:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
1000e158:	eee4 7a85 	vfma.f32	s15, s9, s10
1000e15c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e160:	ed95 5a00 	vldr	s10, [r5]
1000e164:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
1000e168:	eee5 7a25 	vfma.f32	s15, s10, s11
1000e16c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e170:	edd5 5a00 	vldr	s11, [r5]
1000e174:	f811 5c09 	ldrb.w	r5, [r1, #-9]
1000e178:	eee5 7a86 	vfma.f32	s15, s11, s12
1000e17c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e180:	428e      	cmp	r6, r1
1000e182:	ed95 6a00 	vldr	s12, [r5]
1000e186:	eee6 7a26 	vfma.f32	s15, s12, s13
1000e18a:	ee37 7a27 	vadd.f32	s14, s14, s15
1000e18e:	d1a9      	bne.n	1000e0e4 <forward_dense+0x170>
1000e190:	f1a6 0108 	sub.w	r1, r6, #8
1000e194:	4650      	mov	r0, sl
1000e196:	2a00      	cmp	r2, #0
1000e198:	d04a      	beq.n	1000e230 <forward_dense+0x2bc>
1000e19a:	780d      	ldrb	r5, [r1, #0]
1000e19c:	edd0 6a00 	vldr	s13, [r0]
1000e1a0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e1a4:	edd5 7a00 	vldr	s15, [r5]
1000e1a8:	2a01      	cmp	r2, #1
1000e1aa:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e1ae:	d03f      	beq.n	1000e230 <forward_dense+0x2bc>
1000e1b0:	784d      	ldrb	r5, [r1, #1]
1000e1b2:	edd0 6a01 	vldr	s13, [r0, #4]
1000e1b6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e1ba:	edd5 7a00 	vldr	s15, [r5]
1000e1be:	2a02      	cmp	r2, #2
1000e1c0:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e1c4:	d034      	beq.n	1000e230 <forward_dense+0x2bc>
1000e1c6:	788d      	ldrb	r5, [r1, #2]
1000e1c8:	edd0 6a02 	vldr	s13, [r0, #8]
1000e1cc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e1d0:	edd5 7a00 	vldr	s15, [r5]
1000e1d4:	2a03      	cmp	r2, #3
1000e1d6:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e1da:	d029      	beq.n	1000e230 <forward_dense+0x2bc>
1000e1dc:	78cd      	ldrb	r5, [r1, #3]
1000e1de:	edd0 6a03 	vldr	s13, [r0, #12]
1000e1e2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e1e6:	edd5 7a00 	vldr	s15, [r5]
1000e1ea:	2a04      	cmp	r2, #4
1000e1ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e1f0:	d01e      	beq.n	1000e230 <forward_dense+0x2bc>
1000e1f2:	790d      	ldrb	r5, [r1, #4]
1000e1f4:	edd0 6a04 	vldr	s13, [r0, #16]
1000e1f8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e1fc:	edd5 7a00 	vldr	s15, [r5]
1000e200:	2a05      	cmp	r2, #5
1000e202:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e206:	d013      	beq.n	1000e230 <forward_dense+0x2bc>
1000e208:	794d      	ldrb	r5, [r1, #5]
1000e20a:	edd0 6a05 	vldr	s13, [r0, #20]
1000e20e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e212:	edd5 7a00 	vldr	s15, [r5]
1000e216:	2a06      	cmp	r2, #6
1000e218:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e21c:	d008      	beq.n	1000e230 <forward_dense+0x2bc>
1000e21e:	7989      	ldrb	r1, [r1, #6]
1000e220:	edd0 7a06 	vldr	s15, [r0, #24]
1000e224:	eb04 0181 	add.w	r1, r4, r1, lsl #2
1000e228:	edd1 6a00 	vldr	s13, [r1]
1000e22c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e230:	44dc      	add	ip, fp
1000e232:	445e      	add	r6, fp
1000e234:	ee32 7a87 	vadd.f32	s14, s5, s14
1000e238:	eca7 7a01 	vstmia	r7!, {s14}
1000e23c:	454f      	cmp	r7, r9
1000e23e:	f4ff af43 	bcc.w	1000e0c8 <forward_dense+0x154>
1000e242:	9a06      	ldr	r2, [sp, #24]
1000e244:	eba9 0302 	sub.w	r3, r9, r2
1000e248:	3b01      	subs	r3, #1
1000e24a:	f023 0303 	bic.w	r3, r3, #3
1000e24e:	3304      	adds	r3, #4
1000e250:	18d3      	adds	r3, r2, r3
1000e252:	9306      	str	r3, [sp, #24]
1000e254:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000e256:	9a05      	ldr	r2, [sp, #20]
1000e258:	4499      	add	r9, r3
1000e25a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000e25c:	441a      	add	r2, r3
1000e25e:	9205      	str	r2, [sp, #20]
1000e260:	9a02      	ldr	r2, [sp, #8]
1000e262:	441a      	add	r2, r3
1000e264:	9202      	str	r2, [sp, #8]
1000e266:	9a04      	ldr	r2, [sp, #16]
1000e268:	441a      	add	r2, r3
1000e26a:	9204      	str	r2, [sp, #16]
1000e26c:	9b06      	ldr	r3, [sp, #24]
1000e26e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000e270:	4293      	cmp	r3, r2
1000e272:	f4ff af08 	bcc.w	1000e086 <forward_dense+0x112>
1000e276:	b015      	add	sp, #84	; 0x54
1000e278:	ecbd 8b02 	vpop	{d8}
1000e27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000e280:	6853      	ldr	r3, [r2, #4]
1000e282:	deff      	udf	#255	; 0xff
1000e284:	2300      	movs	r3, #0
1000e286:	685b      	ldr	r3, [r3, #4]
1000e288:	deff      	udf	#255	; 0xff
1000e28a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 1000e2a0 <forward_dense+0x32c>
1000e28e:	eef0 2a48 	vmov.f32	s5, s16
1000e292:	f1be 0f00 	cmp.w	lr, #0
1000e296:	f47f af22 	bne.w	1000e0de <forward_dense+0x16a>
1000e29a:	980a      	ldr	r0, [sp, #40]	; 0x28
1000e29c:	4661      	mov	r1, ip
1000e29e:	e77a      	b.n	1000e196 <forward_dense+0x222>
1000e2a0:	00000000 	.word	0x00000000
1000e2a4:	4549      	cmp	r1, r9
1000e2a6:	d2d5      	bcs.n	1000e254 <forward_dense+0x2e0>
1000e2a8:	9807      	ldr	r0, [sp, #28]
1000e2aa:	9103      	str	r1, [sp, #12]
1000e2ac:	9904      	ldr	r1, [sp, #16]
1000e2ae:	f100 0c01 	add.w	ip, r0, #1
1000e2b2:	3901      	subs	r1, #1
1000e2b4:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
1000e2b8:	9109      	str	r1, [sp, #36]	; 0x24
1000e2ba:	2b00      	cmp	r3, #0
1000e2bc:	f000 80b2 	beq.w	1000e424 <forward_dense+0x4b0>
1000e2c0:	9907      	ldr	r1, [sp, #28]
1000e2c2:	ecf3 2a01 	vldmia	r3!, {s5}
1000e2c6:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 1000e2a0 <forward_dense+0x32c>
1000e2ca:	2900      	cmp	r1, #0
1000e2cc:	f000 80b2 	beq.w	1000e434 <forward_dense+0x4c0>
1000e2d0:	9902      	ldr	r1, [sp, #8]
1000e2d2:	1d10      	adds	r0, r2, #4
1000e2d4:	f810 6c04 	ldrb.w	r6, [r0, #-4]
1000e2d8:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
1000e2dc:	f810 5c03 	ldrb.w	r5, [r0, #-3]
1000e2e0:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
1000e2e4:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
1000e2e8:	ed51 4a05 	vldr	s9, [r1, #-20]	; 0xffffffec
1000e2ec:	ed11 5a04 	vldr	s10, [r1, #-16]
1000e2f0:	ed51 5a03 	vldr	s11, [r1, #-12]
1000e2f4:	ed11 6a02 	vldr	s12, [r1, #-8]
1000e2f8:	ed51 6a01 	vldr	s13, [r1, #-4]
1000e2fc:	f006 070f 	and.w	r7, r6, #15
1000e300:	eb04 0787 	add.w	r7, r4, r7, lsl #2
1000e304:	edd7 7a00 	vldr	s15, [r7]
1000e308:	0936      	lsrs	r6, r6, #4
1000e30a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
1000e30e:	ed96 3a00 	vldr	s6, [r6]
1000e312:	ee67 7a82 	vmul.f32	s15, s15, s4
1000e316:	092e      	lsrs	r6, r5, #4
1000e318:	eee3 7a23 	vfma.f32	s15, s6, s7
1000e31c:	eb04 0686 	add.w	r6, r4, r6, lsl #2
1000e320:	f005 050f 	and.w	r5, r5, #15
1000e324:	edd6 3a00 	vldr	s7, [r6]
1000e328:	f810 6c02 	ldrb.w	r6, [r0, #-2]
1000e32c:	eee3 7a84 	vfma.f32	s15, s7, s8
1000e330:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e334:	0937      	lsrs	r7, r6, #4
1000e336:	ed95 4a00 	vldr	s8, [r5]
1000e33a:	f810 5c01 	ldrb.w	r5, [r0, #-1]
1000e33e:	eee4 7a24 	vfma.f32	s15, s8, s9
1000e342:	eb04 0787 	add.w	r7, r4, r7, lsl #2
1000e346:	f006 060f 	and.w	r6, r6, #15
1000e34a:	edd7 4a00 	vldr	s9, [r7]
1000e34e:	eee4 7a85 	vfma.f32	s15, s9, s10
1000e352:	eb04 0686 	add.w	r6, r4, r6, lsl #2
1000e356:	3004      	adds	r0, #4
1000e358:	ed96 5a00 	vldr	s10, [r6]
1000e35c:	092e      	lsrs	r6, r5, #4
1000e35e:	eee5 7a25 	vfma.f32	s15, s10, s11
1000e362:	eb04 0686 	add.w	r6, r4, r6, lsl #2
1000e366:	f005 050f 	and.w	r5, r5, #15
1000e36a:	edd6 5a00 	vldr	s11, [r6]
1000e36e:	eee5 7a86 	vfma.f32	s15, s11, s12
1000e372:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e376:	4584      	cmp	ip, r0
1000e378:	ed95 6a00 	vldr	s12, [r5]
1000e37c:	eee6 7a26 	vfma.f32	s15, s12, s13
1000e380:	f101 0120 	add.w	r1, r1, #32
1000e384:	ee37 7a27 	vadd.f32	s14, s14, s15
1000e388:	d1a4      	bne.n	1000e2d4 <forward_dense+0x360>
1000e38a:	f8dd e014 	ldr.w	lr, [sp, #20]
1000e38e:	f1ac 0804 	sub.w	r8, ip, #4
1000e392:	9904      	ldr	r1, [sp, #16]
1000e394:	458e      	cmp	lr, r1
1000e396:	d22a      	bcs.n	1000e3ee <forward_dense+0x47a>
1000e398:	9909      	ldr	r1, [sp, #36]	; 0x24
1000e39a:	eba1 070e 	sub.w	r7, r1, lr
1000e39e:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
1000e3a2:	f10e 0008 	add.w	r0, lr, #8
1000e3a6:	f108 36ff 	add.w	r6, r8, #4294967295
1000e3aa:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
1000e3ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1000e3b2:	ed50 5a01 	vldr	s11, [r0, #-4]
1000e3b6:	ed50 6a02 	vldr	s13, [r0, #-8]
1000e3ba:	f001 050f 	and.w	r5, r1, #15
1000e3be:	eb04 0585 	add.w	r5, r4, r5, lsl #2
1000e3c2:	edd5 7a00 	vldr	s15, [r5]
1000e3c6:	0909      	lsrs	r1, r1, #4
1000e3c8:	eb04 0181 	add.w	r1, r4, r1, lsl #2
1000e3cc:	ed91 6a00 	vldr	s12, [r1]
1000e3d0:	ee67 7aa5 	vmul.f32	s15, s15, s11
1000e3d4:	42b7      	cmp	r7, r6
1000e3d6:	eee6 7a26 	vfma.f32	s15, s12, s13
1000e3da:	f100 0008 	add.w	r0, r0, #8
1000e3de:	ee37 7a27 	vadd.f32	s14, s14, s15
1000e3e2:	d1e4      	bne.n	1000e3ae <forward_dense+0x43a>
1000e3e4:	f10a 0a01 	add.w	sl, sl, #1
1000e3e8:	44d0      	add	r8, sl
1000e3ea:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
1000e3ee:	9908      	ldr	r1, [sp, #32]
1000e3f0:	b321      	cbz	r1, 1000e43c <forward_dense+0x4c8>
1000e3f2:	f898 1000 	ldrb.w	r1, [r8]
1000e3f6:	edde 7a00 	vldr	s15, [lr]
1000e3fa:	0909      	lsrs	r1, r1, #4
1000e3fc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
1000e400:	edd1 6a00 	vldr	s13, [r1]
1000e404:	9903      	ldr	r1, [sp, #12]
1000e406:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e40a:	445a      	add	r2, fp
1000e40c:	44dc      	add	ip, fp
1000e40e:	ee72 2a87 	vadd.f32	s5, s5, s14
1000e412:	ece1 2a01 	vstmia	r1!, {s5}
1000e416:	4589      	cmp	r9, r1
1000e418:	9103      	str	r1, [sp, #12]
1000e41a:	f67f af12 	bls.w	1000e242 <forward_dense+0x2ce>
1000e41e:	2b00      	cmp	r3, #0
1000e420:	f47f af4e 	bne.w	1000e2c0 <forward_dense+0x34c>
1000e424:	9907      	ldr	r1, [sp, #28]
1000e426:	ed1f 7a62 	vldr	s14, [pc, #-392]	; 1000e2a0 <forward_dense+0x32c>
1000e42a:	eef0 2a48 	vmov.f32	s5, s16
1000e42e:	2900      	cmp	r1, #0
1000e430:	f47f af4e 	bne.w	1000e2d0 <forward_dense+0x35c>
1000e434:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
1000e438:	4690      	mov	r8, r2
1000e43a:	e7aa      	b.n	1000e392 <forward_dense+0x41e>
1000e43c:	9903      	ldr	r1, [sp, #12]
1000e43e:	ee32 7a87 	vadd.f32	s14, s5, s14
1000e442:	445a      	add	r2, fp
1000e444:	eca1 7a01 	vstmia	r1!, {s14}
1000e448:	4549      	cmp	r1, r9
1000e44a:	9103      	str	r1, [sp, #12]
1000e44c:	44dc      	add	ip, fp
1000e44e:	f4ff af34 	bcc.w	1000e2ba <forward_dense+0x346>
1000e452:	e6f6      	b.n	1000e242 <forward_dense+0x2ce>
1000e454:	9912      	ldr	r1, [sp, #72]	; 0x48
1000e456:	9d06      	ldr	r5, [sp, #24]
1000e458:	9101      	str	r1, [sp, #4]
1000e45a:	9913      	ldr	r1, [sp, #76]	; 0x4c
1000e45c:	9100      	str	r1, [sp, #0]
1000e45e:	4628      	mov	r0, r5
1000e460:	990a      	ldr	r1, [sp, #40]	; 0x28
1000e462:	f000 f9ab 	bl	1000e7bc <forward_lite_dense_if32of32wf32>
1000e466:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000e468:	462b      	mov	r3, r5
1000e46a:	4413      	add	r3, r2
1000e46c:	9306      	str	r3, [sp, #24]
1000e46e:	e6f1      	b.n	1000e254 <forward_dense+0x2e0>
1000e470:	f8d1 800c 	ldr.w	r8, [r1, #12]
1000e474:	f1b9 0f00 	cmp.w	r9, #0
1000e478:	d016      	beq.n	1000e4a8 <forward_dense+0x534>
1000e47a:	e9d9 0100 	ldrd	r0, r1, [r9]
1000e47e:	f000 fbb3 	bl	1000ebe8 <ai_array_get_byte_size>
1000e482:	f8d9 b00c 	ldr.w	fp, [r9, #12]
1000e486:	4602      	mov	r2, r0
1000e488:	4659      	mov	r1, fp
1000e48a:	4640      	mov	r0, r8
1000e48c:	f000 faba 	bl	1000ea04 <st_int8_copy>
1000e490:	e5c7      	b.n	1000e022 <forward_dense+0xae>
1000e492:	2b04      	cmp	r3, #4
1000e494:	d00a      	beq.n	1000e4ac <forward_dense+0x538>
1000e496:	f04f 0900 	mov.w	r9, #0
1000e49a:	e5bd      	b.n	1000e018 <forward_dense+0xa4>
1000e49c:	930d      	str	r3, [sp, #52]	; 0x34
1000e49e:	e595      	b.n	1000dfcc <forward_dense+0x58>
1000e4a0:	2300      	movs	r3, #0
1000e4a2:	930b      	str	r3, [sp, #44]	; 0x2c
1000e4a4:	460b      	mov	r3, r1
1000e4a6:	e591      	b.n	1000dfcc <forward_dense+0x58>
1000e4a8:	46c3      	mov	fp, r8
1000e4aa:	e5ba      	b.n	1000e022 <forward_dense+0xae>
1000e4ac:	f8d1 b00c 	ldr.w	fp, [r1, #12]
1000e4b0:	e5b7      	b.n	1000e022 <forward_dense+0xae>
1000e4b2:	2300      	movs	r3, #0
1000e4b4:	685b      	ldr	r3, [r3, #4]
1000e4b6:	deff      	udf	#255	; 0xff
1000e4b8:	2300      	movs	r3, #0
1000e4ba:	685b      	ldr	r3, [r3, #4]
1000e4bc:	deff      	udf	#255	; 0xff
1000e4be:	bf00      	nop

1000e4c0 <forward_sigmoid>:
1000e4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000e4c2:	ed2d 8b02 	vpush	{d8}
1000e4c6:	6982      	ldr	r2, [r0, #24]
1000e4c8:	8813      	ldrh	r3, [r2, #0]
1000e4ca:	2b00      	cmp	r3, #0
1000e4cc:	d03b      	beq.n	1000e546 <forward_sigmoid+0x86>
1000e4ce:	6852      	ldr	r2, [r2, #4]
1000e4d0:	6854      	ldr	r4, [r2, #4]
1000e4d2:	b104      	cbz	r4, 1000e4d6 <forward_sigmoid+0x16>
1000e4d4:	6824      	ldr	r4, [r4, #0]
1000e4d6:	2b01      	cmp	r3, #1
1000e4d8:	d034      	beq.n	1000e544 <forward_sigmoid+0x84>
1000e4da:	6915      	ldr	r5, [r2, #16]
1000e4dc:	b105      	cbz	r5, 1000e4e0 <forward_sigmoid+0x20>
1000e4de:	682d      	ldr	r5, [r5, #0]
1000e4e0:	68a3      	ldr	r3, [r4, #8]
1000e4e2:	0a1b      	lsrs	r3, r3, #8
1000e4e4:	d031      	beq.n	1000e54a <forward_sigmoid+0x8a>
1000e4e6:	68e0      	ldr	r0, [r4, #12]
1000e4e8:	2201      	movs	r2, #1
1000e4ea:	eb00 0383 	add.w	r3, r0, r3, lsl #2
1000e4ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
1000e4f2:	4298      	cmp	r0, r3
1000e4f4:	fb01 f202 	mul.w	r2, r1, r2
1000e4f8:	d1f9      	bne.n	1000e4ee <forward_sigmoid+0x2e>
1000e4fa:	69a7      	ldr	r7, [r4, #24]
1000e4fc:	69a9      	ldr	r1, [r5, #24]
1000e4fe:	68bb      	ldr	r3, [r7, #8]
1000e500:	688e      	ldr	r6, [r1, #8]
1000e502:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
1000e506:	3a01      	subs	r2, #1
1000e508:	eb03 0582 	add.w	r5, r3, r2, lsl #2
1000e50c:	42ab      	cmp	r3, r5
1000e50e:	eb06 0682 	add.w	r6, r6, r2, lsl #2
1000e512:	d814      	bhi.n	1000e53e <forward_sigmoid+0x7e>
1000e514:	3504      	adds	r5, #4
1000e516:	3604      	adds	r6, #4
1000e518:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
1000e51c:	462c      	mov	r4, r5
1000e51e:	ed35 0a01 	vldmdb	r5!, {s0}
1000e522:	eeb1 0a40 	vneg.f32	s0, s0
1000e526:	f003 fa69 	bl	100119fc <expf>
1000e52a:	ee30 0a08 	vadd.f32	s0, s0, s16
1000e52e:	3c08      	subs	r4, #8
1000e530:	eec8 7a00 	vdiv.f32	s15, s16, s0
1000e534:	ed66 7a01 	vstmdb	r6!, {s15}
1000e538:	68bb      	ldr	r3, [r7, #8]
1000e53a:	42a3      	cmp	r3, r4
1000e53c:	d9ee      	bls.n	1000e51c <forward_sigmoid+0x5c>
1000e53e:	ecbd 8b02 	vpop	{d8}
1000e542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000e544:	2300      	movs	r3, #0
1000e546:	685b      	ldr	r3, [r3, #4]
1000e548:	deff      	udf	#255	; 0xff
1000e54a:	69ab      	ldr	r3, [r5, #24]
1000e54c:	69a7      	ldr	r7, [r4, #24]
1000e54e:	689e      	ldr	r6, [r3, #8]
1000e550:	68bd      	ldr	r5, [r7, #8]
1000e552:	e7df      	b.n	1000e514 <forward_sigmoid+0x54>

1000e554 <forward_relu>:
1000e554:	6982      	ldr	r2, [r0, #24]
1000e556:	8813      	ldrh	r3, [r2, #0]
1000e558:	2b00      	cmp	r3, #0
1000e55a:	d05b      	beq.n	1000e614 <forward_relu+0xc0>
1000e55c:	6851      	ldr	r1, [r2, #4]
1000e55e:	684a      	ldr	r2, [r1, #4]
1000e560:	b102      	cbz	r2, 1000e564 <forward_relu+0x10>
1000e562:	6812      	ldr	r2, [r2, #0]
1000e564:	2b01      	cmp	r3, #1
1000e566:	f000 8123 	beq.w	1000e7b0 <forward_relu+0x25c>
1000e56a:	b470      	push	{r4, r5, r6}
1000e56c:	6909      	ldr	r1, [r1, #16]
1000e56e:	b101      	cbz	r1, 1000e572 <forward_relu+0x1e>
1000e570:	6809      	ldr	r1, [r1, #0]
1000e572:	69c6      	ldr	r6, [r0, #28]
1000e574:	2e00      	cmp	r6, #0
1000e576:	f000 8097 	beq.w	1000e6a8 <forward_relu+0x154>
1000e57a:	6873      	ldr	r3, [r6, #4]
1000e57c:	6988      	ldr	r0, [r1, #24]
1000e57e:	6991      	ldr	r1, [r2, #24]
1000e580:	2b01      	cmp	r3, #1
1000e582:	f000 80c1 	beq.w	1000e708 <forward_relu+0x1b4>
1000e586:	6893      	ldr	r3, [r2, #8]
1000e588:	6880      	ldr	r0, [r0, #8]
1000e58a:	688c      	ldr	r4, [r1, #8]
1000e58c:	0a1b      	lsrs	r3, r3, #8
1000e58e:	f000 80f2 	beq.w	1000e776 <forward_relu+0x222>
1000e592:	68d5      	ldr	r5, [r2, #12]
1000e594:	2201      	movs	r2, #1
1000e596:	eb05 0383 	add.w	r3, r5, r3, lsl #2
1000e59a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
1000e59e:	42ab      	cmp	r3, r5
1000e5a0:	fb01 f202 	mul.w	r2, r1, r2
1000e5a4:	d1f9      	bne.n	1000e59a <forward_relu+0x46>
1000e5a6:	68b3      	ldr	r3, [r6, #8]
1000e5a8:	ed93 7a02 	vldr	s14, [r3, #8]
1000e5ac:	edd3 6a00 	vldr	s13, [r3]
1000e5b0:	ed93 6a01 	vldr	s12, [r3, #4]
1000e5b4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
1000e5b8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
1000e5bc:	3a01      	subs	r2, #1
1000e5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e5c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
1000e5c6:	eb00 0082 	add.w	r0, r0, r2, lsl #2
1000e5ca:	d425      	bmi.n	1000e618 <forward_relu+0xc4>
1000e5cc:	429c      	cmp	r4, r3
1000e5ce:	d81f      	bhi.n	1000e610 <forward_relu+0xbc>
1000e5d0:	1d1a      	adds	r2, r3, #4
1000e5d2:	1d01      	adds	r1, r0, #4
1000e5d4:	e00d      	b.n	1000e5f2 <forward_relu+0x9e>
1000e5d6:	eef4 6ae7 	vcmpe.f32	s13, s15
1000e5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e5de:	db03      	blt.n	1000e5e8 <forward_relu+0x94>
1000e5e0:	ee77 7ae6 	vsub.f32	s15, s15, s13
1000e5e4:	ee67 7a86 	vmul.f32	s15, s15, s12
1000e5e8:	3b08      	subs	r3, #8
1000e5ea:	429c      	cmp	r4, r3
1000e5ec:	ed61 7a01 	vstmdb	r1!, {s15}
1000e5f0:	d80e      	bhi.n	1000e610 <forward_relu+0xbc>
1000e5f2:	4613      	mov	r3, r2
1000e5f4:	ed72 7a01 	vldmdb	r2!, {s15}
1000e5f8:	eef4 7ac7 	vcmpe.f32	s15, s14
1000e5fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e600:	d9e9      	bls.n	1000e5d6 <forward_relu+0x82>
1000e602:	3b08      	subs	r3, #8
1000e604:	eef0 7a47 	vmov.f32	s15, s14
1000e608:	429c      	cmp	r4, r3
1000e60a:	ed61 7a01 	vstmdb	r1!, {s15}
1000e60e:	d9f0      	bls.n	1000e5f2 <forward_relu+0x9e>
1000e610:	bc70      	pop	{r4, r5, r6}
1000e612:	4770      	bx	lr
1000e614:	685b      	ldr	r3, [r3, #4]
1000e616:	deff      	udf	#255	; 0xff
1000e618:	eeb5 6a40 	vcmp.f32	s12, #0.0
1000e61c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e620:	d11f      	bne.n	1000e662 <forward_relu+0x10e>
1000e622:	429c      	cmp	r4, r3
1000e624:	d8f4      	bhi.n	1000e610 <forward_relu+0xbc>
1000e626:	1b1c      	subs	r4, r3, r4
1000e628:	f024 0403 	bic.w	r4, r4, #3
1000e62c:	1d1a      	adds	r2, r3, #4
1000e62e:	2500      	movs	r5, #0
1000e630:	1b1b      	subs	r3, r3, r4
1000e632:	1d01      	adds	r1, r0, #4
1000e634:	ed72 7a01 	vldmdb	r2!, {s15}
1000e638:	eef4 7ae6 	vcmpe.f32	s15, s13
1000e63c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e640:	dc0a      	bgt.n	1000e658 <forward_relu+0x104>
1000e642:	429a      	cmp	r2, r3
1000e644:	f841 5d04 	str.w	r5, [r1, #-4]!
1000e648:	d0e2      	beq.n	1000e610 <forward_relu+0xbc>
1000e64a:	ed72 7a01 	vldmdb	r2!, {s15}
1000e64e:	eef4 7ae6 	vcmpe.f32	s15, s13
1000e652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e656:	ddf4      	ble.n	1000e642 <forward_relu+0xee>
1000e658:	429a      	cmp	r2, r3
1000e65a:	ed61 7a01 	vstmdb	r1!, {s15}
1000e65e:	d1e9      	bne.n	1000e634 <forward_relu+0xe0>
1000e660:	e7d6      	b.n	1000e610 <forward_relu+0xbc>
1000e662:	429c      	cmp	r4, r3
1000e664:	d8d4      	bhi.n	1000e610 <forward_relu+0xbc>
1000e666:	1b1c      	subs	r4, r3, r4
1000e668:	f024 0403 	bic.w	r4, r4, #3
1000e66c:	1d1a      	adds	r2, r3, #4
1000e66e:	1d01      	adds	r1, r0, #4
1000e670:	1b1b      	subs	r3, r3, r4
1000e672:	ed72 7a01 	vldmdb	r2!, {s15}
1000e676:	eef4 6ae7 	vcmpe.f32	s13, s15
1000e67a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e67e:	db0e      	blt.n	1000e69e <forward_relu+0x14a>
1000e680:	ee77 7ae6 	vsub.f32	s15, s15, s13
1000e684:	4293      	cmp	r3, r2
1000e686:	ee67 7a86 	vmul.f32	s15, s15, s12
1000e68a:	ed61 7a01 	vstmdb	r1!, {s15}
1000e68e:	d0bf      	beq.n	1000e610 <forward_relu+0xbc>
1000e690:	ed72 7a01 	vldmdb	r2!, {s15}
1000e694:	eef4 6ae7 	vcmpe.f32	s13, s15
1000e698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e69c:	daf0      	bge.n	1000e680 <forward_relu+0x12c>
1000e69e:	4293      	cmp	r3, r2
1000e6a0:	ed61 7a01 	vstmdb	r1!, {s15}
1000e6a4:	d1e5      	bne.n	1000e672 <forward_relu+0x11e>
1000e6a6:	e7b3      	b.n	1000e610 <forward_relu+0xbc>
1000e6a8:	6893      	ldr	r3, [r2, #8]
1000e6aa:	6989      	ldr	r1, [r1, #24]
1000e6ac:	6990      	ldr	r0, [r2, #24]
1000e6ae:	6889      	ldr	r1, [r1, #8]
1000e6b0:	6884      	ldr	r4, [r0, #8]
1000e6b2:	0a1b      	lsrs	r3, r3, #8
1000e6b4:	d075      	beq.n	1000e7a2 <forward_relu+0x24e>
1000e6b6:	68d5      	ldr	r5, [r2, #12]
1000e6b8:	2201      	movs	r2, #1
1000e6ba:	eb05 0383 	add.w	r3, r5, r3, lsl #2
1000e6be:	f853 0d04 	ldr.w	r0, [r3, #-4]!
1000e6c2:	429d      	cmp	r5, r3
1000e6c4:	fb00 f202 	mul.w	r2, r0, r2
1000e6c8:	d1f9      	bne.n	1000e6be <forward_relu+0x16a>
1000e6ca:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
1000e6ce:	3b01      	subs	r3, #1
1000e6d0:	eb04 0283 	add.w	r2, r4, r3, lsl #2
1000e6d4:	4294      	cmp	r4, r2
1000e6d6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
1000e6da:	d899      	bhi.n	1000e610 <forward_relu+0xbc>
1000e6dc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 1000e7b8 <forward_relu+0x264>
1000e6e0:	3204      	adds	r2, #4
1000e6e2:	3104      	adds	r1, #4
1000e6e4:	4613      	mov	r3, r2
1000e6e6:	ed72 7a01 	vldmdb	r2!, {s15}
1000e6ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
1000e6ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e6f2:	f1a3 0308 	sub.w	r3, r3, #8
1000e6f6:	bfb8      	it	lt
1000e6f8:	eef0 7a47 	vmovlt.f32	s15, s14
1000e6fc:	429c      	cmp	r4, r3
1000e6fe:	ed61 7a01 	vstmdb	r1!, {s15}
1000e702:	d9ef      	bls.n	1000e6e4 <forward_relu+0x190>
1000e704:	bc70      	pop	{r4, r5, r6}
1000e706:	4770      	bx	lr
1000e708:	688c      	ldr	r4, [r1, #8]
1000e70a:	6891      	ldr	r1, [r2, #8]
1000e70c:	6880      	ldr	r0, [r0, #8]
1000e70e:	0a09      	lsrs	r1, r1, #8
1000e710:	d049      	beq.n	1000e7a6 <forward_relu+0x252>
1000e712:	68d5      	ldr	r5, [r2, #12]
1000e714:	eb05 0281 	add.w	r2, r5, r1, lsl #2
1000e718:	f852 1d04 	ldr.w	r1, [r2, #-4]!
1000e71c:	42aa      	cmp	r2, r5
1000e71e:	fb01 f303 	mul.w	r3, r1, r3
1000e722:	d1f9      	bne.n	1000e718 <forward_relu+0x1c4>
1000e724:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
1000e728:	3a01      	subs	r2, #1
1000e72a:	68b1      	ldr	r1, [r6, #8]
1000e72c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
1000e730:	429c      	cmp	r4, r3
1000e732:	ed91 7a00 	vldr	s14, [r1]
1000e736:	eb00 0082 	add.w	r0, r0, r2, lsl #2
1000e73a:	f63f af69 	bhi.w	1000e610 <forward_relu+0xbc>
1000e73e:	2500      	movs	r5, #0
1000e740:	3304      	adds	r3, #4
1000e742:	1d02      	adds	r2, r0, #4
1000e744:	ed53 7a01 	vldr	s15, [r3, #-4]
1000e748:	eeb4 7ae7 	vcmpe.f32	s14, s15
1000e74c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e750:	f1a3 0104 	sub.w	r1, r3, #4
1000e754:	f1a3 0308 	sub.w	r3, r3, #8
1000e758:	d406      	bmi.n	1000e768 <forward_relu+0x214>
1000e75a:	429c      	cmp	r4, r3
1000e75c:	f842 5d04 	str.w	r5, [r2, #-4]!
1000e760:	f63f af56 	bhi.w	1000e610 <forward_relu+0xbc>
1000e764:	460b      	mov	r3, r1
1000e766:	e7ed      	b.n	1000e744 <forward_relu+0x1f0>
1000e768:	429c      	cmp	r4, r3
1000e76a:	ed62 7a01 	vstmdb	r2!, {s15}
1000e76e:	f63f af4f 	bhi.w	1000e610 <forward_relu+0xbc>
1000e772:	460b      	mov	r3, r1
1000e774:	e7e6      	b.n	1000e744 <forward_relu+0x1f0>
1000e776:	68b3      	ldr	r3, [r6, #8]
1000e778:	ed93 7a02 	vldr	s14, [r3, #8]
1000e77c:	edd3 6a00 	vldr	s13, [r3]
1000e780:	ed93 6a01 	vldr	s12, [r3, #4]
1000e784:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
1000e788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e78c:	d401      	bmi.n	1000e792 <forward_relu+0x23e>
1000e78e:	4623      	mov	r3, r4
1000e790:	e71e      	b.n	1000e5d0 <forward_relu+0x7c>
1000e792:	eeb5 6a40 	vcmp.f32	s12, #0.0
1000e796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000e79a:	4623      	mov	r3, r4
1000e79c:	f47f af63 	bne.w	1000e666 <forward_relu+0x112>
1000e7a0:	e741      	b.n	1000e626 <forward_relu+0xd2>
1000e7a2:	4622      	mov	r2, r4
1000e7a4:	e79a      	b.n	1000e6dc <forward_relu+0x188>
1000e7a6:	68b2      	ldr	r2, [r6, #8]
1000e7a8:	4623      	mov	r3, r4
1000e7aa:	ed92 7a00 	vldr	s14, [r2]
1000e7ae:	e7c6      	b.n	1000e73e <forward_relu+0x1ea>
1000e7b0:	2300      	movs	r3, #0
1000e7b2:	685b      	ldr	r3, [r3, #4]
1000e7b4:	deff      	udf	#255	; 0xff
1000e7b6:	bf00      	nop
1000e7b8:	00000000 	.word	0x00000000

1000e7bc <forward_lite_dense_if32of32wf32>:
1000e7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000e7c0:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
1000e7c4:	eb00 0784 	add.w	r7, r0, r4, lsl #2
1000e7c8:	4287      	cmp	r7, r0
1000e7ca:	f240 8106 	bls.w	1000e9da <forward_lite_dense_if32of32wf32+0x21e>
1000e7ce:	f1a6 0810 	sub.w	r8, r6, #16
1000e7d2:	ea4f 1818 	mov.w	r8, r8, lsr #4
1000e7d6:	f108 0801 	add.w	r8, r8, #1
1000e7da:	ea4f 1b88 	mov.w	fp, r8, lsl #6
1000e7de:	ea4f 0986 	mov.w	r9, r6, lsl #2
1000e7e2:	eb01 1888 	add.w	r8, r1, r8, lsl #6
1000e7e6:	4605      	mov	r5, r0
1000e7e8:	f006 0a0f 	and.w	sl, r6, #15
1000e7ec:	2e0f      	cmp	r6, #15
1000e7ee:	ed9f 7a84 	vldr	s14, [pc, #528]	; 1000ea00 <forward_lite_dense_if32of32wf32+0x244>
1000e7f2:	f240 8101 	bls.w	1000e9f8 <forward_lite_dense_if32of32wf32+0x23c>
1000e7f6:	f101 0c40 	add.w	ip, r1, #64	; 0x40
1000e7fa:	f102 0440 	add.w	r4, r2, #64	; 0x40
1000e7fe:	46b6      	mov	lr, r6
1000e800:	ed54 5a0f 	vldr	s11, [r4, #-60]	; 0xffffffc4
1000e804:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
1000e808:	ed1c 6a10 	vldr	s12, [ip, #-64]	; 0xffffffc0
1000e80c:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
1000e810:	ed5c 4a0d 	vldr	s9, [ip, #-52]	; 0xffffffcc
1000e814:	ed1c 5a0c 	vldr	s10, [ip, #-48]	; 0xffffffd0
1000e818:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
1000e81c:	ed54 3a0a 	vldr	s7, [r4, #-40]	; 0xffffffd8
1000e820:	ed1c 4a09 	vldr	s8, [ip, #-36]	; 0xffffffdc
1000e824:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
1000e828:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
1000e82c:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
1000e830:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
1000e834:	ee67 7aa5 	vmul.f32	s15, s15, s11
1000e838:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
1000e83c:	eee6 7a26 	vfma.f32	s15, s12, s13
1000e840:	f1ae 0e10 	sub.w	lr, lr, #16
1000e844:	f1be 0f0f 	cmp.w	lr, #15
1000e848:	ed14 6a0e 	vldr	s12, [r4, #-56]	; 0xffffffc8
1000e84c:	ed54 6a0d 	vldr	s13, [r4, #-52]	; 0xffffffcc
1000e850:	eee5 7a86 	vfma.f32	s15, s11, s12
1000e854:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
1000e858:	f104 0440 	add.w	r4, r4, #64	; 0x40
1000e85c:	ed54 5a1c 	vldr	s11, [r4, #-112]	; 0xffffff90
1000e860:	ed1c 6a1b 	vldr	s12, [ip, #-108]	; 0xffffff94
1000e864:	eee4 7aa6 	vfma.f32	s15, s9, s13
1000e868:	ed54 6a1b 	vldr	s13, [r4, #-108]	; 0xffffff94
1000e86c:	ed54 4a19 	vldr	s9, [r4, #-100]	; 0xffffff9c
1000e870:	eee5 7a25 	vfma.f32	s15, s10, s11
1000e874:	ed1c 5a18 	vldr	s10, [ip, #-96]	; 0xffffffa0
1000e878:	ed54 5a18 	vldr	s11, [r4, #-96]	; 0xffffffa0
1000e87c:	eee6 7a26 	vfma.f32	s15, s12, s13
1000e880:	ed1c 6a17 	vldr	s12, [ip, #-92]	; 0xffffffa4
1000e884:	ed54 6a17 	vldr	s13, [r4, #-92]	; 0xffffffa4
1000e888:	eee3 7a23 	vfma.f32	s15, s6, s7
1000e88c:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
1000e890:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
1000e894:	eee4 7a24 	vfma.f32	s15, s8, s9
1000e898:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
1000e89c:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
1000e8a0:	eee5 7a25 	vfma.f32	s15, s10, s11
1000e8a4:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
1000e8a8:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
1000e8ac:	eee6 7a26 	vfma.f32	s15, s12, s13
1000e8b0:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
1000e8b4:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
1000e8b8:	eee1 7a21 	vfma.f32	s15, s2, s3
1000e8bc:	eee2 7a22 	vfma.f32	s15, s4, s5
1000e8c0:	eee3 7a23 	vfma.f32	s15, s6, s7
1000e8c4:	eee4 7a24 	vfma.f32	s15, s8, s9
1000e8c8:	eee5 7a25 	vfma.f32	s15, s10, s11
1000e8cc:	eee6 7a26 	vfma.f32	s15, s12, s13
1000e8d0:	ee37 7a27 	vadd.f32	s14, s14, s15
1000e8d4:	d894      	bhi.n	1000e800 <forward_lite_dense_if32of32wf32+0x44>
1000e8d6:	eb02 0e0b 	add.w	lr, r2, fp
1000e8da:	4654      	mov	r4, sl
1000e8dc:	46c4      	mov	ip, r8
1000e8de:	2c00      	cmp	r4, #0
1000e8e0:	d075      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e8e2:	eddc 6a00 	vldr	s13, [ip]
1000e8e6:	edde 7a00 	vldr	s15, [lr]
1000e8ea:	2c01      	cmp	r4, #1
1000e8ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e8f0:	d06d      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e8f2:	eddc 6a01 	vldr	s13, [ip, #4]
1000e8f6:	edde 7a01 	vldr	s15, [lr, #4]
1000e8fa:	2c02      	cmp	r4, #2
1000e8fc:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e900:	d065      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e902:	eddc 6a02 	vldr	s13, [ip, #8]
1000e906:	edde 7a02 	vldr	s15, [lr, #8]
1000e90a:	2c03      	cmp	r4, #3
1000e90c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e910:	d05d      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e912:	eddc 6a03 	vldr	s13, [ip, #12]
1000e916:	edde 7a03 	vldr	s15, [lr, #12]
1000e91a:	2c04      	cmp	r4, #4
1000e91c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e920:	d055      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e922:	eddc 6a04 	vldr	s13, [ip, #16]
1000e926:	edde 7a04 	vldr	s15, [lr, #16]
1000e92a:	2c05      	cmp	r4, #5
1000e92c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e930:	d04d      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e932:	eddc 6a05 	vldr	s13, [ip, #20]
1000e936:	edde 7a05 	vldr	s15, [lr, #20]
1000e93a:	2c06      	cmp	r4, #6
1000e93c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e940:	d045      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e942:	eddc 6a06 	vldr	s13, [ip, #24]
1000e946:	edde 7a06 	vldr	s15, [lr, #24]
1000e94a:	2c07      	cmp	r4, #7
1000e94c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e950:	d03d      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e952:	eddc 6a07 	vldr	s13, [ip, #28]
1000e956:	edde 7a07 	vldr	s15, [lr, #28]
1000e95a:	2c08      	cmp	r4, #8
1000e95c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e960:	d035      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e962:	eddc 6a08 	vldr	s13, [ip, #32]
1000e966:	edde 7a08 	vldr	s15, [lr, #32]
1000e96a:	2c09      	cmp	r4, #9
1000e96c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e970:	d02d      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e972:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
1000e976:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
1000e97a:	2c0a      	cmp	r4, #10
1000e97c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e980:	d025      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e982:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
1000e986:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
1000e98a:	2c0b      	cmp	r4, #11
1000e98c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e990:	d01d      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e992:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
1000e996:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
1000e99a:	2c0c      	cmp	r4, #12
1000e99c:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e9a0:	d015      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e9a2:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
1000e9a6:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
1000e9aa:	3c0d      	subs	r4, #13
1000e9ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e9b0:	d00d      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e9b2:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
1000e9b6:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
1000e9ba:	2c01      	cmp	r4, #1
1000e9bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e9c0:	d005      	beq.n	1000e9ce <forward_lite_dense_if32of32wf32+0x212>
1000e9c2:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
1000e9c6:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
1000e9ca:	eea6 7aa7 	vfma.f32	s14, s13, s15
1000e9ce:	444a      	add	r2, r9
1000e9d0:	eca5 7a01 	vstmia	r5!, {s14}
1000e9d4:	42af      	cmp	r7, r5
1000e9d6:	f63f af09 	bhi.w	1000e7ec <forward_lite_dense_if32of32wf32+0x30>
1000e9da:	b15b      	cbz	r3, 1000e9f4 <forward_lite_dense_if32of32wf32+0x238>
1000e9dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000e9de:	b14a      	cbz	r2, 1000e9f4 <forward_lite_dense_if32of32wf32+0x238>
1000e9e0:	edd0 7a00 	vldr	s15, [r0]
1000e9e4:	ecb3 7a01 	vldmia	r3!, {s14}
1000e9e8:	ee77 7a87 	vadd.f32	s15, s15, s14
1000e9ec:	ece0 7a01 	vstmia	r0!, {s15}
1000e9f0:	4287      	cmp	r7, r0
1000e9f2:	d1f5      	bne.n	1000e9e0 <forward_lite_dense_if32of32wf32+0x224>
1000e9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000e9f8:	4634      	mov	r4, r6
1000e9fa:	4696      	mov	lr, r2
1000e9fc:	468c      	mov	ip, r1
1000e9fe:	e76e      	b.n	1000e8de <forward_lite_dense_if32of32wf32+0x122>
1000ea00:	00000000 	.word	0x00000000

1000ea04 <st_int8_copy>:
1000ea04:	4288      	cmp	r0, r1
1000ea06:	d057      	beq.n	1000eab8 <st_int8_copy+0xb4>
1000ea08:	2a00      	cmp	r2, #0
1000ea0a:	d055      	beq.n	1000eab8 <st_int8_copy+0xb4>
1000ea0c:	4288      	cmp	r0, r1
1000ea0e:	d354      	bcc.n	1000eaba <st_int8_copy+0xb6>
1000ea10:	078b      	lsls	r3, r1, #30
1000ea12:	d102      	bne.n	1000ea1a <st_int8_copy+0x16>
1000ea14:	e009      	b.n	1000ea2a <st_int8_copy+0x26>
1000ea16:	2a00      	cmp	r2, #0
1000ea18:	d05c      	beq.n	1000ead4 <st_int8_copy+0xd0>
1000ea1a:	f910 3b01 	ldrsb.w	r3, [r0], #1
1000ea1e:	f801 3b01 	strb.w	r3, [r1], #1
1000ea22:	078b      	lsls	r3, r1, #30
1000ea24:	f102 32ff 	add.w	r2, r2, #4294967295
1000ea28:	d1f5      	bne.n	1000ea16 <st_int8_copy+0x12>
1000ea2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000ea2e:	ea5f 1e12 	movs.w	lr, r2, lsr #4
1000ea32:	d069      	beq.n	1000eb08 <st_int8_copy+0x104>
1000ea34:	ea41 0300 	orr.w	r3, r1, r0
1000ea38:	075b      	lsls	r3, r3, #29
1000ea3a:	d14c      	bne.n	1000ead6 <st_int8_copy+0xd2>
1000ea3c:	f10e 33ff 	add.w	r3, lr, #4294967295
1000ea40:	2b01      	cmp	r3, #1
1000ea42:	d948      	bls.n	1000ead6 <st_int8_copy+0xd2>
1000ea44:	f100 0310 	add.w	r3, r0, #16
1000ea48:	ea4f 140e 	mov.w	r4, lr, lsl #4
1000ea4c:	f101 0c10 	add.w	ip, r1, #16
1000ea50:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
1000ea54:	ed13 6b04 	vldr	d6, [r3, #-16]
1000ea58:	ed13 7b02 	vldr	d7, [r3, #-8]
1000ea5c:	3310      	adds	r3, #16
1000ea5e:	4573      	cmp	r3, lr
1000ea60:	ed0c 6b04 	vstr	d6, [ip, #-16]
1000ea64:	ed0c 7b02 	vstr	d7, [ip, #-8]
1000ea68:	f10c 0c10 	add.w	ip, ip, #16
1000ea6c:	d1f2      	bne.n	1000ea54 <st_int8_copy+0x50>
1000ea6e:	f3c2 0381 	ubfx	r3, r2, #2, #2
1000ea72:	4421      	add	r1, r4
1000ea74:	4420      	add	r0, r4
1000ea76:	f002 0203 	and.w	r2, r2, #3
1000ea7a:	b16b      	cbz	r3, 1000ea98 <st_int8_copy+0x94>
1000ea7c:	6804      	ldr	r4, [r0, #0]
1000ea7e:	600c      	str	r4, [r1, #0]
1000ea80:	1e5c      	subs	r4, r3, #1
1000ea82:	d005      	beq.n	1000ea90 <st_int8_copy+0x8c>
1000ea84:	6845      	ldr	r5, [r0, #4]
1000ea86:	604d      	str	r5, [r1, #4]
1000ea88:	2c01      	cmp	r4, #1
1000ea8a:	bf1c      	itt	ne
1000ea8c:	6884      	ldrne	r4, [r0, #8]
1000ea8e:	608c      	strne	r4, [r1, #8]
1000ea90:	eb00 0083 	add.w	r0, r0, r3, lsl #2
1000ea94:	eb01 0183 	add.w	r1, r1, r3, lsl #2
1000ea98:	b162      	cbz	r2, 1000eab4 <st_int8_copy+0xb0>
1000ea9a:	f990 3000 	ldrsb.w	r3, [r0]
1000ea9e:	700b      	strb	r3, [r1, #0]
1000eaa0:	3a01      	subs	r2, #1
1000eaa2:	d007      	beq.n	1000eab4 <st_int8_copy+0xb0>
1000eaa4:	f990 3001 	ldrsb.w	r3, [r0, #1]
1000eaa8:	704b      	strb	r3, [r1, #1]
1000eaaa:	2a01      	cmp	r2, #1
1000eaac:	bf1c      	itt	ne
1000eaae:	f990 3002 	ldrsbne.w	r3, [r0, #2]
1000eab2:	708b      	strbne	r3, [r1, #2]
1000eab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000eab8:	4770      	bx	lr
1000eaba:	1883      	adds	r3, r0, r2
1000eabc:	428b      	cmp	r3, r1
1000eabe:	d9a7      	bls.n	1000ea10 <st_int8_copy+0xc>
1000eac0:	4283      	cmp	r3, r0
1000eac2:	440a      	add	r2, r1
1000eac4:	d9f8      	bls.n	1000eab8 <st_int8_copy+0xb4>
1000eac6:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
1000eaca:	f802 1d01 	strb.w	r1, [r2, #-1]!
1000eace:	4283      	cmp	r3, r0
1000ead0:	d1f9      	bne.n	1000eac6 <st_int8_copy+0xc2>
1000ead2:	4770      	bx	lr
1000ead4:	4770      	bx	lr
1000ead6:	ea4f 140e 	mov.w	r4, lr, lsl #4
1000eada:	460b      	mov	r3, r1
1000eadc:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
1000eae0:	4684      	mov	ip, r0
1000eae2:	f8dc 7000 	ldr.w	r7, [ip]
1000eae6:	f8dc 6004 	ldr.w	r6, [ip, #4]
1000eaea:	f8dc 5008 	ldr.w	r5, [ip, #8]
1000eaee:	f8dc 800c 	ldr.w	r8, [ip, #12]
1000eaf2:	f8c3 800c 	str.w	r8, [r3, #12]
1000eaf6:	601f      	str	r7, [r3, #0]
1000eaf8:	605e      	str	r6, [r3, #4]
1000eafa:	609d      	str	r5, [r3, #8]
1000eafc:	3310      	adds	r3, #16
1000eafe:	459e      	cmp	lr, r3
1000eb00:	f10c 0c10 	add.w	ip, ip, #16
1000eb04:	d1ed      	bne.n	1000eae2 <st_int8_copy+0xde>
1000eb06:	e7b2      	b.n	1000ea6e <st_int8_copy+0x6a>
1000eb08:	0893      	lsrs	r3, r2, #2
1000eb0a:	f002 0203 	and.w	r2, r2, #3
1000eb0e:	e7b4      	b.n	1000ea7a <st_int8_copy+0x76>

1000eb10 <ai_array_to_buffer_fmt>:
1000eb10:	f3c0 4343 	ubfx	r3, r0, #17, #4
1000eb14:	2b02      	cmp	r3, #2
1000eb16:	d050      	beq.n	1000ebba <ai_array_to_buffer_fmt+0xaa>
1000eb18:	4b2a      	ldr	r3, [pc, #168]	; (1000ebc4 <ai_array_to_buffer_fmt+0xb4>)
1000eb1a:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
1000eb1e:	429a      	cmp	r2, r3
1000eb20:	d00b      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb22:	dc1c      	bgt.n	1000eb5e <ai_array_to_buffer_fmt+0x4e>
1000eb24:	4b28      	ldr	r3, [pc, #160]	; (1000ebc8 <ai_array_to_buffer_fmt+0xb8>)
1000eb26:	429a      	cmp	r2, r3
1000eb28:	d007      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb2a:	dd0b      	ble.n	1000eb44 <ai_array_to_buffer_fmt+0x34>
1000eb2c:	4b27      	ldr	r3, [pc, #156]	; (1000ebcc <ai_array_to_buffer_fmt+0xbc>)
1000eb2e:	429a      	cmp	r2, r3
1000eb30:	d003      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb32:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
1000eb36:	429a      	cmp	r2, r3
1000eb38:	d131      	bne.n	1000eb9e <ai_array_to_buffer_fmt+0x8e>
1000eb3a:	4613      	mov	r3, r2
1000eb3c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
1000eb40:	4318      	orrs	r0, r3
1000eb42:	4770      	bx	lr
1000eb44:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
1000eb48:	429a      	cmp	r2, r3
1000eb4a:	d0f6      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb4c:	dd2c      	ble.n	1000eba8 <ai_array_to_buffer_fmt+0x98>
1000eb4e:	4b20      	ldr	r3, [pc, #128]	; (1000ebd0 <ai_array_to_buffer_fmt+0xc0>)
1000eb50:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
1000eb54:	429a      	cmp	r2, r3
1000eb56:	bf18      	it	ne
1000eb58:	2340      	movne	r3, #64	; 0x40
1000eb5a:	4318      	orrs	r0, r3
1000eb5c:	4770      	bx	lr
1000eb5e:	4b1d      	ldr	r3, [pc, #116]	; (1000ebd4 <ai_array_to_buffer_fmt+0xc4>)
1000eb60:	429a      	cmp	r2, r3
1000eb62:	d0ea      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb64:	dd0e      	ble.n	1000eb84 <ai_array_to_buffer_fmt+0x74>
1000eb66:	4b1c      	ldr	r3, [pc, #112]	; (1000ebd8 <ai_array_to_buffer_fmt+0xc8>)
1000eb68:	429a      	cmp	r2, r3
1000eb6a:	d0e6      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb6c:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
1000eb70:	429a      	cmp	r2, r3
1000eb72:	d0e2      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb74:	4b19      	ldr	r3, [pc, #100]	; (1000ebdc <ai_array_to_buffer_fmt+0xcc>)
1000eb76:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
1000eb7a:	429a      	cmp	r2, r3
1000eb7c:	bf18      	it	ne
1000eb7e:	2340      	movne	r3, #64	; 0x40
1000eb80:	4318      	orrs	r0, r3
1000eb82:	4770      	bx	lr
1000eb84:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
1000eb88:	429a      	cmp	r2, r3
1000eb8a:	d0d6      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb8c:	3307      	adds	r3, #7
1000eb8e:	429a      	cmp	r2, r3
1000eb90:	d0d3      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000eb92:	f2a3 3387 	subw	r3, r3, #903	; 0x387
1000eb96:	429a      	cmp	r2, r3
1000eb98:	bf18      	it	ne
1000eb9a:	2340      	movne	r3, #64	; 0x40
1000eb9c:	e7ce      	b.n	1000eb3c <ai_array_to_buffer_fmt+0x2c>
1000eb9e:	4b10      	ldr	r3, [pc, #64]	; (1000ebe0 <ai_array_to_buffer_fmt+0xd0>)
1000eba0:	429a      	cmp	r2, r3
1000eba2:	bf18      	it	ne
1000eba4:	2340      	movne	r3, #64	; 0x40
1000eba6:	e7c9      	b.n	1000eb3c <ai_array_to_buffer_fmt+0x2c>
1000eba8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
1000ebac:	429a      	cmp	r2, r3
1000ebae:	d0c4      	beq.n	1000eb3a <ai_array_to_buffer_fmt+0x2a>
1000ebb0:	3380      	adds	r3, #128	; 0x80
1000ebb2:	429a      	cmp	r2, r3
1000ebb4:	bf18      	it	ne
1000ebb6:	2340      	movne	r3, #64	; 0x40
1000ebb8:	e7c0      	b.n	1000eb3c <ai_array_to_buffer_fmt+0x2c>
1000ebba:	4b0a      	ldr	r3, [pc, #40]	; (1000ebe4 <ai_array_to_buffer_fmt+0xd4>)
1000ebbc:	4003      	ands	r3, r0
1000ebbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
1000ebc2:	e7bb      	b.n	1000eb3c <ai_array_to_buffer_fmt+0x2c>
1000ebc4:	00840040 	.word	0x00840040
1000ebc8:	00040840 	.word	0x00040840
1000ebcc:	00041040 	.word	0x00041040
1000ebd0:	00040447 	.word	0x00040447
1000ebd4:	00840840 	.word	0x00840840
1000ebd8:	00841040 	.word	0x00841040
1000ebdc:	0084084f 	.word	0x0084084f
1000ebe0:	0004084f 	.word	0x0004084f
1000ebe4:	00803fff 	.word	0x00803fff

1000ebe8 <ai_array_get_byte_size>:
1000ebe8:	b319      	cbz	r1, 1000ec32 <ai_array_get_byte_size+0x4a>
1000ebea:	f3c0 13c6 	ubfx	r3, r0, #7, #7
1000ebee:	fb03 f101 	mul.w	r1, r3, r1
1000ebf2:	3107      	adds	r1, #7
1000ebf4:	f3c0 4243 	ubfx	r2, r0, #17, #4
1000ebf8:	f021 0307 	bic.w	r3, r1, #7
1000ebfc:	2a04      	cmp	r2, #4
1000ebfe:	f3c0 5141 	ubfx	r1, r0, #21, #2
1000ec02:	fa23 f101 	lsr.w	r1, r3, r1
1000ec06:	ea4f 10e0 	mov.w	r0, r0, asr #7
1000ec0a:	d00b      	beq.n	1000ec24 <ai_array_get_byte_size+0x3c>
1000ec0c:	2a08      	cmp	r2, #8
1000ec0e:	d002      	beq.n	1000ec16 <ai_array_get_byte_size+0x2e>
1000ec10:	3107      	adds	r1, #7
1000ec12:	08c8      	lsrs	r0, r1, #3
1000ec14:	4770      	bx	lr
1000ec16:	f000 007f 	and.w	r0, r0, #127	; 0x7f
1000ec1a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
1000ec1e:	3107      	adds	r1, #7
1000ec20:	08c8      	lsrs	r0, r1, #3
1000ec22:	4770      	bx	lr
1000ec24:	f000 007f 	and.w	r0, r0, #127	; 0x7f
1000ec28:	eb01 1100 	add.w	r1, r1, r0, lsl #4
1000ec2c:	3107      	adds	r1, #7
1000ec2e:	08c8      	lsrs	r0, r1, #3
1000ec30:	4770      	bx	lr
1000ec32:	4608      	mov	r0, r1
1000ec34:	4770      	bx	lr
1000ec36:	bf00      	nop

1000ec38 <ai_array_get_data_byte_size>:
1000ec38:	b169      	cbz	r1, 1000ec56 <ai_array_get_data_byte_size+0x1e>
1000ec3a:	f3c0 12c6 	ubfx	r2, r0, #7, #7
1000ec3e:	fb02 f101 	mul.w	r1, r2, r1
1000ec42:	1dcb      	adds	r3, r1, #7
1000ec44:	f023 0307 	bic.w	r3, r3, #7
1000ec48:	f3c0 5041 	ubfx	r0, r0, #21, #2
1000ec4c:	fa23 f000 	lsr.w	r0, r3, r0
1000ec50:	3007      	adds	r0, #7
1000ec52:	08c0      	lsrs	r0, r0, #3
1000ec54:	4770      	bx	lr
1000ec56:	4608      	mov	r0, r1
1000ec58:	4770      	bx	lr
1000ec5a:	bf00      	nop

1000ec5c <ai_version_get>:
1000ec5c:	0212      	lsls	r2, r2, #8
1000ec5e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
1000ec62:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
1000ec66:	4770      	bx	lr

1000ec68 <get_tensor_byte_size>:
1000ec68:	b410      	push	{r4}
1000ec6a:	6983      	ldr	r3, [r0, #24]
1000ec6c:	68c4      	ldr	r4, [r0, #12]
1000ec6e:	6941      	ldr	r1, [r0, #20]
1000ec70:	681b      	ldr	r3, [r3, #0]
1000ec72:	68e0      	ldr	r0, [r4, #12]
1000ec74:	4a07      	ldr	r2, [pc, #28]	; (1000ec94 <get_tensor_byte_size+0x2c>)
1000ec76:	68c9      	ldr	r1, [r1, #12]
1000ec78:	f85d 4b04 	ldr.w	r4, [sp], #4
1000ec7c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
1000ec80:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
1000ec84:	fb01 f000 	mul.w	r0, r1, r0
1000ec88:	4293      	cmp	r3, r2
1000ec8a:	bf04      	itt	eq
1000ec8c:	3007      	addeq	r0, #7
1000ec8e:	08c0      	lsreq	r0, r0, #3
1000ec90:	4770      	bx	lr
1000ec92:	bf00      	nop
1000ec94:	000400c0 	.word	0x000400c0

1000ec98 <__assert_func>:
1000ec98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
1000ec9a:	4614      	mov	r4, r2
1000ec9c:	461a      	mov	r2, r3
1000ec9e:	4b09      	ldr	r3, [pc, #36]	; (1000ecc4 <__assert_func+0x2c>)
1000eca0:	681b      	ldr	r3, [r3, #0]
1000eca2:	4605      	mov	r5, r0
1000eca4:	68d8      	ldr	r0, [r3, #12]
1000eca6:	b14c      	cbz	r4, 1000ecbc <__assert_func+0x24>
1000eca8:	4b07      	ldr	r3, [pc, #28]	; (1000ecc8 <__assert_func+0x30>)
1000ecaa:	9100      	str	r1, [sp, #0]
1000ecac:	e9cd 3401 	strd	r3, r4, [sp, #4]
1000ecb0:	4906      	ldr	r1, [pc, #24]	; (1000eccc <__assert_func+0x34>)
1000ecb2:	462b      	mov	r3, r5
1000ecb4:	f000 fe04 	bl	1000f8c0 <fiprintf>
1000ecb8:	f000 ff57 	bl	1000fb6a <abort>
1000ecbc:	4b04      	ldr	r3, [pc, #16]	; (1000ecd0 <__assert_func+0x38>)
1000ecbe:	461c      	mov	r4, r3
1000ecc0:	e7f3      	b.n	1000ecaa <__assert_func+0x12>
1000ecc2:	bf00      	nop
1000ecc4:	10020b24 	.word	0x10020b24
1000ecc8:	10018bd8 	.word	0x10018bd8
1000eccc:	10018be5 	.word	0x10018be5
1000ecd0:	10018c13 	.word	0x10018c13

1000ecd4 <malloc>:
1000ecd4:	4b02      	ldr	r3, [pc, #8]	; (1000ece0 <malloc+0xc>)
1000ecd6:	4601      	mov	r1, r0
1000ecd8:	6818      	ldr	r0, [r3, #0]
1000ecda:	f000 b82b 	b.w	1000ed34 <_malloc_r>
1000ecde:	bf00      	nop
1000ece0:	10020b24 	.word	0x10020b24

1000ece4 <free>:
1000ece4:	4b02      	ldr	r3, [pc, #8]	; (1000ecf0 <free+0xc>)
1000ece6:	4601      	mov	r1, r0
1000ece8:	6818      	ldr	r0, [r3, #0]
1000ecea:	f001 bdbf 	b.w	1001086c <_free_r>
1000ecee:	bf00      	nop
1000ecf0:	10020b24 	.word	0x10020b24

1000ecf4 <sbrk_aligned>:
1000ecf4:	b570      	push	{r4, r5, r6, lr}
1000ecf6:	4e0e      	ldr	r6, [pc, #56]	; (1000ed30 <sbrk_aligned+0x3c>)
1000ecf8:	460c      	mov	r4, r1
1000ecfa:	6831      	ldr	r1, [r6, #0]
1000ecfc:	4605      	mov	r5, r0
1000ecfe:	b911      	cbnz	r1, 1000ed06 <sbrk_aligned+0x12>
1000ed00:	f000 fed6 	bl	1000fab0 <_sbrk_r>
1000ed04:	6030      	str	r0, [r6, #0]
1000ed06:	4621      	mov	r1, r4
1000ed08:	4628      	mov	r0, r5
1000ed0a:	f000 fed1 	bl	1000fab0 <_sbrk_r>
1000ed0e:	1c43      	adds	r3, r0, #1
1000ed10:	d00a      	beq.n	1000ed28 <sbrk_aligned+0x34>
1000ed12:	1cc4      	adds	r4, r0, #3
1000ed14:	f024 0403 	bic.w	r4, r4, #3
1000ed18:	42a0      	cmp	r0, r4
1000ed1a:	d007      	beq.n	1000ed2c <sbrk_aligned+0x38>
1000ed1c:	1a21      	subs	r1, r4, r0
1000ed1e:	4628      	mov	r0, r5
1000ed20:	f000 fec6 	bl	1000fab0 <_sbrk_r>
1000ed24:	3001      	adds	r0, #1
1000ed26:	d101      	bne.n	1000ed2c <sbrk_aligned+0x38>
1000ed28:	f04f 34ff 	mov.w	r4, #4294967295
1000ed2c:	4620      	mov	r0, r4
1000ed2e:	bd70      	pop	{r4, r5, r6, pc}
1000ed30:	10023fc8 	.word	0x10023fc8

1000ed34 <_malloc_r>:
1000ed34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1000ed38:	1ccd      	adds	r5, r1, #3
1000ed3a:	f025 0503 	bic.w	r5, r5, #3
1000ed3e:	3508      	adds	r5, #8
1000ed40:	2d0c      	cmp	r5, #12
1000ed42:	bf38      	it	cc
1000ed44:	250c      	movcc	r5, #12
1000ed46:	2d00      	cmp	r5, #0
1000ed48:	4607      	mov	r7, r0
1000ed4a:	db01      	blt.n	1000ed50 <_malloc_r+0x1c>
1000ed4c:	42a9      	cmp	r1, r5
1000ed4e:	d905      	bls.n	1000ed5c <_malloc_r+0x28>
1000ed50:	230c      	movs	r3, #12
1000ed52:	603b      	str	r3, [r7, #0]
1000ed54:	2600      	movs	r6, #0
1000ed56:	4630      	mov	r0, r6
1000ed58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1000ed5c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 1000ee30 <_malloc_r+0xfc>
1000ed60:	f000 f868 	bl	1000ee34 <__malloc_lock>
1000ed64:	f8d8 3000 	ldr.w	r3, [r8]
1000ed68:	461c      	mov	r4, r3
1000ed6a:	bb5c      	cbnz	r4, 1000edc4 <_malloc_r+0x90>
1000ed6c:	4629      	mov	r1, r5
1000ed6e:	4638      	mov	r0, r7
1000ed70:	f7ff ffc0 	bl	1000ecf4 <sbrk_aligned>
1000ed74:	1c43      	adds	r3, r0, #1
1000ed76:	4604      	mov	r4, r0
1000ed78:	d155      	bne.n	1000ee26 <_malloc_r+0xf2>
1000ed7a:	f8d8 4000 	ldr.w	r4, [r8]
1000ed7e:	4626      	mov	r6, r4
1000ed80:	2e00      	cmp	r6, #0
1000ed82:	d145      	bne.n	1000ee10 <_malloc_r+0xdc>
1000ed84:	2c00      	cmp	r4, #0
1000ed86:	d048      	beq.n	1000ee1a <_malloc_r+0xe6>
1000ed88:	6823      	ldr	r3, [r4, #0]
1000ed8a:	4631      	mov	r1, r6
1000ed8c:	4638      	mov	r0, r7
1000ed8e:	eb04 0903 	add.w	r9, r4, r3
1000ed92:	f000 fe8d 	bl	1000fab0 <_sbrk_r>
1000ed96:	4581      	cmp	r9, r0
1000ed98:	d13f      	bne.n	1000ee1a <_malloc_r+0xe6>
1000ed9a:	6821      	ldr	r1, [r4, #0]
1000ed9c:	1a6d      	subs	r5, r5, r1
1000ed9e:	4629      	mov	r1, r5
1000eda0:	4638      	mov	r0, r7
1000eda2:	f7ff ffa7 	bl	1000ecf4 <sbrk_aligned>
1000eda6:	3001      	adds	r0, #1
1000eda8:	d037      	beq.n	1000ee1a <_malloc_r+0xe6>
1000edaa:	6823      	ldr	r3, [r4, #0]
1000edac:	442b      	add	r3, r5
1000edae:	6023      	str	r3, [r4, #0]
1000edb0:	f8d8 3000 	ldr.w	r3, [r8]
1000edb4:	2b00      	cmp	r3, #0
1000edb6:	d038      	beq.n	1000ee2a <_malloc_r+0xf6>
1000edb8:	685a      	ldr	r2, [r3, #4]
1000edba:	42a2      	cmp	r2, r4
1000edbc:	d12b      	bne.n	1000ee16 <_malloc_r+0xe2>
1000edbe:	2200      	movs	r2, #0
1000edc0:	605a      	str	r2, [r3, #4]
1000edc2:	e00f      	b.n	1000ede4 <_malloc_r+0xb0>
1000edc4:	6822      	ldr	r2, [r4, #0]
1000edc6:	1b52      	subs	r2, r2, r5
1000edc8:	d41f      	bmi.n	1000ee0a <_malloc_r+0xd6>
1000edca:	2a0b      	cmp	r2, #11
1000edcc:	d917      	bls.n	1000edfe <_malloc_r+0xca>
1000edce:	1961      	adds	r1, r4, r5
1000edd0:	42a3      	cmp	r3, r4
1000edd2:	6025      	str	r5, [r4, #0]
1000edd4:	bf18      	it	ne
1000edd6:	6059      	strne	r1, [r3, #4]
1000edd8:	6863      	ldr	r3, [r4, #4]
1000edda:	bf08      	it	eq
1000eddc:	f8c8 1000 	streq.w	r1, [r8]
1000ede0:	5162      	str	r2, [r4, r5]
1000ede2:	604b      	str	r3, [r1, #4]
1000ede4:	4638      	mov	r0, r7
1000ede6:	f104 060b 	add.w	r6, r4, #11
1000edea:	f000 f829 	bl	1000ee40 <__malloc_unlock>
1000edee:	f026 0607 	bic.w	r6, r6, #7
1000edf2:	1d23      	adds	r3, r4, #4
1000edf4:	1af2      	subs	r2, r6, r3
1000edf6:	d0ae      	beq.n	1000ed56 <_malloc_r+0x22>
1000edf8:	1b9b      	subs	r3, r3, r6
1000edfa:	50a3      	str	r3, [r4, r2]
1000edfc:	e7ab      	b.n	1000ed56 <_malloc_r+0x22>
1000edfe:	42a3      	cmp	r3, r4
1000ee00:	6862      	ldr	r2, [r4, #4]
1000ee02:	d1dd      	bne.n	1000edc0 <_malloc_r+0x8c>
1000ee04:	f8c8 2000 	str.w	r2, [r8]
1000ee08:	e7ec      	b.n	1000ede4 <_malloc_r+0xb0>
1000ee0a:	4623      	mov	r3, r4
1000ee0c:	6864      	ldr	r4, [r4, #4]
1000ee0e:	e7ac      	b.n	1000ed6a <_malloc_r+0x36>
1000ee10:	4634      	mov	r4, r6
1000ee12:	6876      	ldr	r6, [r6, #4]
1000ee14:	e7b4      	b.n	1000ed80 <_malloc_r+0x4c>
1000ee16:	4613      	mov	r3, r2
1000ee18:	e7cc      	b.n	1000edb4 <_malloc_r+0x80>
1000ee1a:	230c      	movs	r3, #12
1000ee1c:	603b      	str	r3, [r7, #0]
1000ee1e:	4638      	mov	r0, r7
1000ee20:	f000 f80e 	bl	1000ee40 <__malloc_unlock>
1000ee24:	e797      	b.n	1000ed56 <_malloc_r+0x22>
1000ee26:	6025      	str	r5, [r4, #0]
1000ee28:	e7dc      	b.n	1000ede4 <_malloc_r+0xb0>
1000ee2a:	605b      	str	r3, [r3, #4]
1000ee2c:	deff      	udf	#255	; 0xff
1000ee2e:	bf00      	nop
1000ee30:	10023fc4 	.word	0x10023fc4

1000ee34 <__malloc_lock>:
1000ee34:	4801      	ldr	r0, [pc, #4]	; (1000ee3c <__malloc_lock+0x8>)
1000ee36:	f000 be88 	b.w	1000fb4a <__retarget_lock_acquire_recursive>
1000ee3a:	bf00      	nop
1000ee3c:	1002410c 	.word	0x1002410c

1000ee40 <__malloc_unlock>:
1000ee40:	4801      	ldr	r0, [pc, #4]	; (1000ee48 <__malloc_unlock+0x8>)
1000ee42:	f000 be83 	b.w	1000fb4c <__retarget_lock_release_recursive>
1000ee46:	bf00      	nop
1000ee48:	1002410c 	.word	0x1002410c

1000ee4c <_realloc_r>:
1000ee4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000ee50:	4680      	mov	r8, r0
1000ee52:	4614      	mov	r4, r2
1000ee54:	460e      	mov	r6, r1
1000ee56:	b921      	cbnz	r1, 1000ee62 <_realloc_r+0x16>
1000ee58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1000ee5c:	4611      	mov	r1, r2
1000ee5e:	f7ff bf69 	b.w	1000ed34 <_malloc_r>
1000ee62:	b92a      	cbnz	r2, 1000ee70 <_realloc_r+0x24>
1000ee64:	f001 fd02 	bl	1001086c <_free_r>
1000ee68:	4625      	mov	r5, r4
1000ee6a:	4628      	mov	r0, r5
1000ee6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000ee70:	f002 f8c4 	bl	10010ffc <_malloc_usable_size_r>
1000ee74:	4284      	cmp	r4, r0
1000ee76:	4607      	mov	r7, r0
1000ee78:	d802      	bhi.n	1000ee80 <_realloc_r+0x34>
1000ee7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
1000ee7e:	d812      	bhi.n	1000eea6 <_realloc_r+0x5a>
1000ee80:	4621      	mov	r1, r4
1000ee82:	4640      	mov	r0, r8
1000ee84:	f7ff ff56 	bl	1000ed34 <_malloc_r>
1000ee88:	4605      	mov	r5, r0
1000ee8a:	2800      	cmp	r0, #0
1000ee8c:	d0ed      	beq.n	1000ee6a <_realloc_r+0x1e>
1000ee8e:	42bc      	cmp	r4, r7
1000ee90:	4622      	mov	r2, r4
1000ee92:	4631      	mov	r1, r6
1000ee94:	bf28      	it	cs
1000ee96:	463a      	movcs	r2, r7
1000ee98:	f000 fe59 	bl	1000fb4e <memcpy>
1000ee9c:	4631      	mov	r1, r6
1000ee9e:	4640      	mov	r0, r8
1000eea0:	f001 fce4 	bl	1001086c <_free_r>
1000eea4:	e7e1      	b.n	1000ee6a <_realloc_r+0x1e>
1000eea6:	4635      	mov	r5, r6
1000eea8:	e7df      	b.n	1000ee6a <_realloc_r+0x1e>

1000eeaa <__cvt>:
1000eeaa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
1000eeae:	ec55 4b10 	vmov	r4, r5, d0
1000eeb2:	2d00      	cmp	r5, #0
1000eeb4:	460e      	mov	r6, r1
1000eeb6:	4619      	mov	r1, r3
1000eeb8:	462b      	mov	r3, r5
1000eeba:	bfbb      	ittet	lt
1000eebc:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
1000eec0:	461d      	movlt	r5, r3
1000eec2:	2300      	movge	r3, #0
1000eec4:	232d      	movlt	r3, #45	; 0x2d
1000eec6:	700b      	strb	r3, [r1, #0]
1000eec8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000eeca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
1000eece:	4691      	mov	r9, r2
1000eed0:	f023 0820 	bic.w	r8, r3, #32
1000eed4:	bfbc      	itt	lt
1000eed6:	4622      	movlt	r2, r4
1000eed8:	4614      	movlt	r4, r2
1000eeda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
1000eede:	d005      	beq.n	1000eeec <__cvt+0x42>
1000eee0:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
1000eee4:	d100      	bne.n	1000eee8 <__cvt+0x3e>
1000eee6:	3601      	adds	r6, #1
1000eee8:	2102      	movs	r1, #2
1000eeea:	e000      	b.n	1000eeee <__cvt+0x44>
1000eeec:	2103      	movs	r1, #3
1000eeee:	ab03      	add	r3, sp, #12
1000eef0:	9301      	str	r3, [sp, #4]
1000eef2:	ab02      	add	r3, sp, #8
1000eef4:	9300      	str	r3, [sp, #0]
1000eef6:	ec45 4b10 	vmov	d0, r4, r5
1000eefa:	4653      	mov	r3, sl
1000eefc:	4632      	mov	r2, r6
1000eefe:	f000 fec3 	bl	1000fc88 <_dtoa_r>
1000ef02:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
1000ef06:	4607      	mov	r7, r0
1000ef08:	d102      	bne.n	1000ef10 <__cvt+0x66>
1000ef0a:	f019 0f01 	tst.w	r9, #1
1000ef0e:	d022      	beq.n	1000ef56 <__cvt+0xac>
1000ef10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
1000ef14:	eb07 0906 	add.w	r9, r7, r6
1000ef18:	d110      	bne.n	1000ef3c <__cvt+0x92>
1000ef1a:	783b      	ldrb	r3, [r7, #0]
1000ef1c:	2b30      	cmp	r3, #48	; 0x30
1000ef1e:	d10a      	bne.n	1000ef36 <__cvt+0x8c>
1000ef20:	2200      	movs	r2, #0
1000ef22:	2300      	movs	r3, #0
1000ef24:	4620      	mov	r0, r4
1000ef26:	4629      	mov	r1, r5
1000ef28:	f7f1 fd16 	bl	10000958 <__aeabi_dcmpeq>
1000ef2c:	b918      	cbnz	r0, 1000ef36 <__cvt+0x8c>
1000ef2e:	f1c6 0601 	rsb	r6, r6, #1
1000ef32:	f8ca 6000 	str.w	r6, [sl]
1000ef36:	f8da 3000 	ldr.w	r3, [sl]
1000ef3a:	4499      	add	r9, r3
1000ef3c:	2200      	movs	r2, #0
1000ef3e:	2300      	movs	r3, #0
1000ef40:	4620      	mov	r0, r4
1000ef42:	4629      	mov	r1, r5
1000ef44:	f7f1 fd08 	bl	10000958 <__aeabi_dcmpeq>
1000ef48:	b108      	cbz	r0, 1000ef4e <__cvt+0xa4>
1000ef4a:	f8cd 900c 	str.w	r9, [sp, #12]
1000ef4e:	2230      	movs	r2, #48	; 0x30
1000ef50:	9b03      	ldr	r3, [sp, #12]
1000ef52:	454b      	cmp	r3, r9
1000ef54:	d307      	bcc.n	1000ef66 <__cvt+0xbc>
1000ef56:	9b03      	ldr	r3, [sp, #12]
1000ef58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000ef5a:	1bdb      	subs	r3, r3, r7
1000ef5c:	4638      	mov	r0, r7
1000ef5e:	6013      	str	r3, [r2, #0]
1000ef60:	b004      	add	sp, #16
1000ef62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000ef66:	1c59      	adds	r1, r3, #1
1000ef68:	9103      	str	r1, [sp, #12]
1000ef6a:	701a      	strb	r2, [r3, #0]
1000ef6c:	e7f0      	b.n	1000ef50 <__cvt+0xa6>

1000ef6e <__exponent>:
1000ef6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000ef70:	4603      	mov	r3, r0
1000ef72:	2900      	cmp	r1, #0
1000ef74:	bfb8      	it	lt
1000ef76:	4249      	neglt	r1, r1
1000ef78:	f803 2b02 	strb.w	r2, [r3], #2
1000ef7c:	bfb4      	ite	lt
1000ef7e:	222d      	movlt	r2, #45	; 0x2d
1000ef80:	222b      	movge	r2, #43	; 0x2b
1000ef82:	2909      	cmp	r1, #9
1000ef84:	7042      	strb	r2, [r0, #1]
1000ef86:	dd2a      	ble.n	1000efde <__exponent+0x70>
1000ef88:	f10d 0207 	add.w	r2, sp, #7
1000ef8c:	4617      	mov	r7, r2
1000ef8e:	260a      	movs	r6, #10
1000ef90:	4694      	mov	ip, r2
1000ef92:	fb91 f5f6 	sdiv	r5, r1, r6
1000ef96:	fb06 1415 	mls	r4, r6, r5, r1
1000ef9a:	3430      	adds	r4, #48	; 0x30
1000ef9c:	f80c 4c01 	strb.w	r4, [ip, #-1]
1000efa0:	460c      	mov	r4, r1
1000efa2:	2c63      	cmp	r4, #99	; 0x63
1000efa4:	f102 32ff 	add.w	r2, r2, #4294967295
1000efa8:	4629      	mov	r1, r5
1000efaa:	dcf1      	bgt.n	1000ef90 <__exponent+0x22>
1000efac:	3130      	adds	r1, #48	; 0x30
1000efae:	f1ac 0402 	sub.w	r4, ip, #2
1000efb2:	f802 1c01 	strb.w	r1, [r2, #-1]
1000efb6:	1c41      	adds	r1, r0, #1
1000efb8:	4622      	mov	r2, r4
1000efba:	42ba      	cmp	r2, r7
1000efbc:	d30a      	bcc.n	1000efd4 <__exponent+0x66>
1000efbe:	f10d 0209 	add.w	r2, sp, #9
1000efc2:	eba2 020c 	sub.w	r2, r2, ip
1000efc6:	42bc      	cmp	r4, r7
1000efc8:	bf88      	it	hi
1000efca:	2200      	movhi	r2, #0
1000efcc:	4413      	add	r3, r2
1000efce:	1a18      	subs	r0, r3, r0
1000efd0:	b003      	add	sp, #12
1000efd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000efd4:	f812 5b01 	ldrb.w	r5, [r2], #1
1000efd8:	f801 5f01 	strb.w	r5, [r1, #1]!
1000efdc:	e7ed      	b.n	1000efba <__exponent+0x4c>
1000efde:	2330      	movs	r3, #48	; 0x30
1000efe0:	3130      	adds	r1, #48	; 0x30
1000efe2:	7083      	strb	r3, [r0, #2]
1000efe4:	70c1      	strb	r1, [r0, #3]
1000efe6:	1d03      	adds	r3, r0, #4
1000efe8:	e7f1      	b.n	1000efce <__exponent+0x60>
	...

1000efec <_printf_float>:
1000efec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000eff0:	ed2d 8b02 	vpush	{d8}
1000eff4:	b08d      	sub	sp, #52	; 0x34
1000eff6:	460c      	mov	r4, r1
1000eff8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
1000effc:	4616      	mov	r6, r2
1000effe:	461f      	mov	r7, r3
1000f000:	4605      	mov	r5, r0
1000f002:	f000 fd1d 	bl	1000fa40 <_localeconv_r>
1000f006:	f8d0 a000 	ldr.w	sl, [r0]
1000f00a:	4650      	mov	r0, sl
1000f00c:	f7f1 f878 	bl	10000100 <strlen>
1000f010:	2300      	movs	r3, #0
1000f012:	930a      	str	r3, [sp, #40]	; 0x28
1000f014:	6823      	ldr	r3, [r4, #0]
1000f016:	9305      	str	r3, [sp, #20]
1000f018:	f8d8 3000 	ldr.w	r3, [r8]
1000f01c:	f894 b018 	ldrb.w	fp, [r4, #24]
1000f020:	3307      	adds	r3, #7
1000f022:	f023 0307 	bic.w	r3, r3, #7
1000f026:	f103 0208 	add.w	r2, r3, #8
1000f02a:	f8c8 2000 	str.w	r2, [r8]
1000f02e:	e9d3 8900 	ldrd	r8, r9, [r3]
1000f032:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
1000f036:	9307      	str	r3, [sp, #28]
1000f038:	f8cd 8018 	str.w	r8, [sp, #24]
1000f03c:	ee08 0a10 	vmov	s16, r0
1000f040:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
1000f044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
1000f048:	4b9e      	ldr	r3, [pc, #632]	; (1000f2c4 <_printf_float+0x2d8>)
1000f04a:	f04f 32ff 	mov.w	r2, #4294967295
1000f04e:	f7f1 fcb5 	bl	100009bc <__aeabi_dcmpun>
1000f052:	bb88      	cbnz	r0, 1000f0b8 <_printf_float+0xcc>
1000f054:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
1000f058:	4b9a      	ldr	r3, [pc, #616]	; (1000f2c4 <_printf_float+0x2d8>)
1000f05a:	f04f 32ff 	mov.w	r2, #4294967295
1000f05e:	f7f1 fc8f 	bl	10000980 <__aeabi_dcmple>
1000f062:	bb48      	cbnz	r0, 1000f0b8 <_printf_float+0xcc>
1000f064:	2200      	movs	r2, #0
1000f066:	2300      	movs	r3, #0
1000f068:	4640      	mov	r0, r8
1000f06a:	4649      	mov	r1, r9
1000f06c:	f7f1 fc7e 	bl	1000096c <__aeabi_dcmplt>
1000f070:	b110      	cbz	r0, 1000f078 <_printf_float+0x8c>
1000f072:	232d      	movs	r3, #45	; 0x2d
1000f074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1000f078:	4a93      	ldr	r2, [pc, #588]	; (1000f2c8 <_printf_float+0x2dc>)
1000f07a:	4b94      	ldr	r3, [pc, #592]	; (1000f2cc <_printf_float+0x2e0>)
1000f07c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
1000f080:	bf94      	ite	ls
1000f082:	4690      	movls	r8, r2
1000f084:	4698      	movhi	r8, r3
1000f086:	2303      	movs	r3, #3
1000f088:	6123      	str	r3, [r4, #16]
1000f08a:	9b05      	ldr	r3, [sp, #20]
1000f08c:	f023 0304 	bic.w	r3, r3, #4
1000f090:	6023      	str	r3, [r4, #0]
1000f092:	f04f 0900 	mov.w	r9, #0
1000f096:	9700      	str	r7, [sp, #0]
1000f098:	4633      	mov	r3, r6
1000f09a:	aa0b      	add	r2, sp, #44	; 0x2c
1000f09c:	4621      	mov	r1, r4
1000f09e:	4628      	mov	r0, r5
1000f0a0:	f000 f9da 	bl	1000f458 <_printf_common>
1000f0a4:	3001      	adds	r0, #1
1000f0a6:	f040 8090 	bne.w	1000f1ca <_printf_float+0x1de>
1000f0aa:	f04f 30ff 	mov.w	r0, #4294967295
1000f0ae:	b00d      	add	sp, #52	; 0x34
1000f0b0:	ecbd 8b02 	vpop	{d8}
1000f0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000f0b8:	4642      	mov	r2, r8
1000f0ba:	464b      	mov	r3, r9
1000f0bc:	4640      	mov	r0, r8
1000f0be:	4649      	mov	r1, r9
1000f0c0:	f7f1 fc7c 	bl	100009bc <__aeabi_dcmpun>
1000f0c4:	b140      	cbz	r0, 1000f0d8 <_printf_float+0xec>
1000f0c6:	464b      	mov	r3, r9
1000f0c8:	2b00      	cmp	r3, #0
1000f0ca:	bfbc      	itt	lt
1000f0cc:	232d      	movlt	r3, #45	; 0x2d
1000f0ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
1000f0d2:	4a7f      	ldr	r2, [pc, #508]	; (1000f2d0 <_printf_float+0x2e4>)
1000f0d4:	4b7f      	ldr	r3, [pc, #508]	; (1000f2d4 <_printf_float+0x2e8>)
1000f0d6:	e7d1      	b.n	1000f07c <_printf_float+0x90>
1000f0d8:	6863      	ldr	r3, [r4, #4]
1000f0da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
1000f0de:	9206      	str	r2, [sp, #24]
1000f0e0:	1c5a      	adds	r2, r3, #1
1000f0e2:	d13f      	bne.n	1000f164 <_printf_float+0x178>
1000f0e4:	2306      	movs	r3, #6
1000f0e6:	6063      	str	r3, [r4, #4]
1000f0e8:	9b05      	ldr	r3, [sp, #20]
1000f0ea:	6861      	ldr	r1, [r4, #4]
1000f0ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
1000f0f0:	2300      	movs	r3, #0
1000f0f2:	9303      	str	r3, [sp, #12]
1000f0f4:	ab0a      	add	r3, sp, #40	; 0x28
1000f0f6:	e9cd b301 	strd	fp, r3, [sp, #4]
1000f0fa:	ab09      	add	r3, sp, #36	; 0x24
1000f0fc:	ec49 8b10 	vmov	d0, r8, r9
1000f100:	9300      	str	r3, [sp, #0]
1000f102:	6022      	str	r2, [r4, #0]
1000f104:	f10d 0323 	add.w	r3, sp, #35	; 0x23
1000f108:	4628      	mov	r0, r5
1000f10a:	f7ff fece 	bl	1000eeaa <__cvt>
1000f10e:	9b06      	ldr	r3, [sp, #24]
1000f110:	9909      	ldr	r1, [sp, #36]	; 0x24
1000f112:	2b47      	cmp	r3, #71	; 0x47
1000f114:	4680      	mov	r8, r0
1000f116:	d108      	bne.n	1000f12a <_printf_float+0x13e>
1000f118:	1cc8      	adds	r0, r1, #3
1000f11a:	db02      	blt.n	1000f122 <_printf_float+0x136>
1000f11c:	6863      	ldr	r3, [r4, #4]
1000f11e:	4299      	cmp	r1, r3
1000f120:	dd41      	ble.n	1000f1a6 <_printf_float+0x1ba>
1000f122:	f1ab 0302 	sub.w	r3, fp, #2
1000f126:	fa5f fb83 	uxtb.w	fp, r3
1000f12a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
1000f12e:	d820      	bhi.n	1000f172 <_printf_float+0x186>
1000f130:	3901      	subs	r1, #1
1000f132:	465a      	mov	r2, fp
1000f134:	f104 0050 	add.w	r0, r4, #80	; 0x50
1000f138:	9109      	str	r1, [sp, #36]	; 0x24
1000f13a:	f7ff ff18 	bl	1000ef6e <__exponent>
1000f13e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000f140:	1813      	adds	r3, r2, r0
1000f142:	2a01      	cmp	r2, #1
1000f144:	4681      	mov	r9, r0
1000f146:	6123      	str	r3, [r4, #16]
1000f148:	dc02      	bgt.n	1000f150 <_printf_float+0x164>
1000f14a:	6822      	ldr	r2, [r4, #0]
1000f14c:	07d2      	lsls	r2, r2, #31
1000f14e:	d501      	bpl.n	1000f154 <_printf_float+0x168>
1000f150:	3301      	adds	r3, #1
1000f152:	6123      	str	r3, [r4, #16]
1000f154:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
1000f158:	2b00      	cmp	r3, #0
1000f15a:	d09c      	beq.n	1000f096 <_printf_float+0xaa>
1000f15c:	232d      	movs	r3, #45	; 0x2d
1000f15e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1000f162:	e798      	b.n	1000f096 <_printf_float+0xaa>
1000f164:	9a06      	ldr	r2, [sp, #24]
1000f166:	2a47      	cmp	r2, #71	; 0x47
1000f168:	d1be      	bne.n	1000f0e8 <_printf_float+0xfc>
1000f16a:	2b00      	cmp	r3, #0
1000f16c:	d1bc      	bne.n	1000f0e8 <_printf_float+0xfc>
1000f16e:	2301      	movs	r3, #1
1000f170:	e7b9      	b.n	1000f0e6 <_printf_float+0xfa>
1000f172:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
1000f176:	d118      	bne.n	1000f1aa <_printf_float+0x1be>
1000f178:	2900      	cmp	r1, #0
1000f17a:	6863      	ldr	r3, [r4, #4]
1000f17c:	dd0b      	ble.n	1000f196 <_printf_float+0x1aa>
1000f17e:	6121      	str	r1, [r4, #16]
1000f180:	b913      	cbnz	r3, 1000f188 <_printf_float+0x19c>
1000f182:	6822      	ldr	r2, [r4, #0]
1000f184:	07d0      	lsls	r0, r2, #31
1000f186:	d502      	bpl.n	1000f18e <_printf_float+0x1a2>
1000f188:	3301      	adds	r3, #1
1000f18a:	440b      	add	r3, r1
1000f18c:	6123      	str	r3, [r4, #16]
1000f18e:	65a1      	str	r1, [r4, #88]	; 0x58
1000f190:	f04f 0900 	mov.w	r9, #0
1000f194:	e7de      	b.n	1000f154 <_printf_float+0x168>
1000f196:	b913      	cbnz	r3, 1000f19e <_printf_float+0x1b2>
1000f198:	6822      	ldr	r2, [r4, #0]
1000f19a:	07d2      	lsls	r2, r2, #31
1000f19c:	d501      	bpl.n	1000f1a2 <_printf_float+0x1b6>
1000f19e:	3302      	adds	r3, #2
1000f1a0:	e7f4      	b.n	1000f18c <_printf_float+0x1a0>
1000f1a2:	2301      	movs	r3, #1
1000f1a4:	e7f2      	b.n	1000f18c <_printf_float+0x1a0>
1000f1a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
1000f1aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000f1ac:	4299      	cmp	r1, r3
1000f1ae:	db05      	blt.n	1000f1bc <_printf_float+0x1d0>
1000f1b0:	6823      	ldr	r3, [r4, #0]
1000f1b2:	6121      	str	r1, [r4, #16]
1000f1b4:	07d8      	lsls	r0, r3, #31
1000f1b6:	d5ea      	bpl.n	1000f18e <_printf_float+0x1a2>
1000f1b8:	1c4b      	adds	r3, r1, #1
1000f1ba:	e7e7      	b.n	1000f18c <_printf_float+0x1a0>
1000f1bc:	2900      	cmp	r1, #0
1000f1be:	bfd4      	ite	le
1000f1c0:	f1c1 0202 	rsble	r2, r1, #2
1000f1c4:	2201      	movgt	r2, #1
1000f1c6:	4413      	add	r3, r2
1000f1c8:	e7e0      	b.n	1000f18c <_printf_float+0x1a0>
1000f1ca:	6823      	ldr	r3, [r4, #0]
1000f1cc:	055a      	lsls	r2, r3, #21
1000f1ce:	d407      	bmi.n	1000f1e0 <_printf_float+0x1f4>
1000f1d0:	6923      	ldr	r3, [r4, #16]
1000f1d2:	4642      	mov	r2, r8
1000f1d4:	4631      	mov	r1, r6
1000f1d6:	4628      	mov	r0, r5
1000f1d8:	47b8      	blx	r7
1000f1da:	3001      	adds	r0, #1
1000f1dc:	d12c      	bne.n	1000f238 <_printf_float+0x24c>
1000f1de:	e764      	b.n	1000f0aa <_printf_float+0xbe>
1000f1e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
1000f1e4:	f240 80e0 	bls.w	1000f3a8 <_printf_float+0x3bc>
1000f1e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
1000f1ec:	2200      	movs	r2, #0
1000f1ee:	2300      	movs	r3, #0
1000f1f0:	f7f1 fbb2 	bl	10000958 <__aeabi_dcmpeq>
1000f1f4:	2800      	cmp	r0, #0
1000f1f6:	d034      	beq.n	1000f262 <_printf_float+0x276>
1000f1f8:	4a37      	ldr	r2, [pc, #220]	; (1000f2d8 <_printf_float+0x2ec>)
1000f1fa:	2301      	movs	r3, #1
1000f1fc:	4631      	mov	r1, r6
1000f1fe:	4628      	mov	r0, r5
1000f200:	47b8      	blx	r7
1000f202:	3001      	adds	r0, #1
1000f204:	f43f af51 	beq.w	1000f0aa <_printf_float+0xbe>
1000f208:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
1000f20c:	429a      	cmp	r2, r3
1000f20e:	db02      	blt.n	1000f216 <_printf_float+0x22a>
1000f210:	6823      	ldr	r3, [r4, #0]
1000f212:	07d8      	lsls	r0, r3, #31
1000f214:	d510      	bpl.n	1000f238 <_printf_float+0x24c>
1000f216:	ee18 3a10 	vmov	r3, s16
1000f21a:	4652      	mov	r2, sl
1000f21c:	4631      	mov	r1, r6
1000f21e:	4628      	mov	r0, r5
1000f220:	47b8      	blx	r7
1000f222:	3001      	adds	r0, #1
1000f224:	f43f af41 	beq.w	1000f0aa <_printf_float+0xbe>
1000f228:	f04f 0800 	mov.w	r8, #0
1000f22c:	f104 091a 	add.w	r9, r4, #26
1000f230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000f232:	3b01      	subs	r3, #1
1000f234:	4543      	cmp	r3, r8
1000f236:	dc09      	bgt.n	1000f24c <_printf_float+0x260>
1000f238:	6823      	ldr	r3, [r4, #0]
1000f23a:	079b      	lsls	r3, r3, #30
1000f23c:	f100 8107 	bmi.w	1000f44e <_printf_float+0x462>
1000f240:	68e0      	ldr	r0, [r4, #12]
1000f242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000f244:	4298      	cmp	r0, r3
1000f246:	bfb8      	it	lt
1000f248:	4618      	movlt	r0, r3
1000f24a:	e730      	b.n	1000f0ae <_printf_float+0xc2>
1000f24c:	2301      	movs	r3, #1
1000f24e:	464a      	mov	r2, r9
1000f250:	4631      	mov	r1, r6
1000f252:	4628      	mov	r0, r5
1000f254:	47b8      	blx	r7
1000f256:	3001      	adds	r0, #1
1000f258:	f43f af27 	beq.w	1000f0aa <_printf_float+0xbe>
1000f25c:	f108 0801 	add.w	r8, r8, #1
1000f260:	e7e6      	b.n	1000f230 <_printf_float+0x244>
1000f262:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f264:	2b00      	cmp	r3, #0
1000f266:	dc39      	bgt.n	1000f2dc <_printf_float+0x2f0>
1000f268:	4a1b      	ldr	r2, [pc, #108]	; (1000f2d8 <_printf_float+0x2ec>)
1000f26a:	2301      	movs	r3, #1
1000f26c:	4631      	mov	r1, r6
1000f26e:	4628      	mov	r0, r5
1000f270:	47b8      	blx	r7
1000f272:	3001      	adds	r0, #1
1000f274:	f43f af19 	beq.w	1000f0aa <_printf_float+0xbe>
1000f278:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
1000f27c:	4313      	orrs	r3, r2
1000f27e:	d102      	bne.n	1000f286 <_printf_float+0x29a>
1000f280:	6823      	ldr	r3, [r4, #0]
1000f282:	07d9      	lsls	r1, r3, #31
1000f284:	d5d8      	bpl.n	1000f238 <_printf_float+0x24c>
1000f286:	ee18 3a10 	vmov	r3, s16
1000f28a:	4652      	mov	r2, sl
1000f28c:	4631      	mov	r1, r6
1000f28e:	4628      	mov	r0, r5
1000f290:	47b8      	blx	r7
1000f292:	3001      	adds	r0, #1
1000f294:	f43f af09 	beq.w	1000f0aa <_printf_float+0xbe>
1000f298:	f04f 0900 	mov.w	r9, #0
1000f29c:	f104 0a1a 	add.w	sl, r4, #26
1000f2a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f2a2:	425b      	negs	r3, r3
1000f2a4:	454b      	cmp	r3, r9
1000f2a6:	dc01      	bgt.n	1000f2ac <_printf_float+0x2c0>
1000f2a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000f2aa:	e792      	b.n	1000f1d2 <_printf_float+0x1e6>
1000f2ac:	2301      	movs	r3, #1
1000f2ae:	4652      	mov	r2, sl
1000f2b0:	4631      	mov	r1, r6
1000f2b2:	4628      	mov	r0, r5
1000f2b4:	47b8      	blx	r7
1000f2b6:	3001      	adds	r0, #1
1000f2b8:	f43f aef7 	beq.w	1000f0aa <_printf_float+0xbe>
1000f2bc:	f109 0901 	add.w	r9, r9, #1
1000f2c0:	e7ee      	b.n	1000f2a0 <_printf_float+0x2b4>
1000f2c2:	bf00      	nop
1000f2c4:	7fefffff 	.word	0x7fefffff
1000f2c8:	10018c14 	.word	0x10018c14
1000f2cc:	10018c18 	.word	0x10018c18
1000f2d0:	10018c1c 	.word	0x10018c1c
1000f2d4:	10018c20 	.word	0x10018c20
1000f2d8:	10018c24 	.word	0x10018c24
1000f2dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000f2de:	6da3      	ldr	r3, [r4, #88]	; 0x58
1000f2e0:	429a      	cmp	r2, r3
1000f2e2:	bfa8      	it	ge
1000f2e4:	461a      	movge	r2, r3
1000f2e6:	2a00      	cmp	r2, #0
1000f2e8:	4691      	mov	r9, r2
1000f2ea:	dc37      	bgt.n	1000f35c <_printf_float+0x370>
1000f2ec:	f04f 0b00 	mov.w	fp, #0
1000f2f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
1000f2f4:	f104 021a 	add.w	r2, r4, #26
1000f2f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
1000f2fa:	9305      	str	r3, [sp, #20]
1000f2fc:	eba3 0309 	sub.w	r3, r3, r9
1000f300:	455b      	cmp	r3, fp
1000f302:	dc33      	bgt.n	1000f36c <_printf_float+0x380>
1000f304:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
1000f308:	429a      	cmp	r2, r3
1000f30a:	db3b      	blt.n	1000f384 <_printf_float+0x398>
1000f30c:	6823      	ldr	r3, [r4, #0]
1000f30e:	07da      	lsls	r2, r3, #31
1000f310:	d438      	bmi.n	1000f384 <_printf_float+0x398>
1000f312:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
1000f316:	eba2 0903 	sub.w	r9, r2, r3
1000f31a:	9b05      	ldr	r3, [sp, #20]
1000f31c:	1ad2      	subs	r2, r2, r3
1000f31e:	4591      	cmp	r9, r2
1000f320:	bfa8      	it	ge
1000f322:	4691      	movge	r9, r2
1000f324:	f1b9 0f00 	cmp.w	r9, #0
1000f328:	dc35      	bgt.n	1000f396 <_printf_float+0x3aa>
1000f32a:	f04f 0800 	mov.w	r8, #0
1000f32e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
1000f332:	f104 0a1a 	add.w	sl, r4, #26
1000f336:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
1000f33a:	1a9b      	subs	r3, r3, r2
1000f33c:	eba3 0309 	sub.w	r3, r3, r9
1000f340:	4543      	cmp	r3, r8
1000f342:	f77f af79 	ble.w	1000f238 <_printf_float+0x24c>
1000f346:	2301      	movs	r3, #1
1000f348:	4652      	mov	r2, sl
1000f34a:	4631      	mov	r1, r6
1000f34c:	4628      	mov	r0, r5
1000f34e:	47b8      	blx	r7
1000f350:	3001      	adds	r0, #1
1000f352:	f43f aeaa 	beq.w	1000f0aa <_printf_float+0xbe>
1000f356:	f108 0801 	add.w	r8, r8, #1
1000f35a:	e7ec      	b.n	1000f336 <_printf_float+0x34a>
1000f35c:	4613      	mov	r3, r2
1000f35e:	4631      	mov	r1, r6
1000f360:	4642      	mov	r2, r8
1000f362:	4628      	mov	r0, r5
1000f364:	47b8      	blx	r7
1000f366:	3001      	adds	r0, #1
1000f368:	d1c0      	bne.n	1000f2ec <_printf_float+0x300>
1000f36a:	e69e      	b.n	1000f0aa <_printf_float+0xbe>
1000f36c:	2301      	movs	r3, #1
1000f36e:	4631      	mov	r1, r6
1000f370:	4628      	mov	r0, r5
1000f372:	9205      	str	r2, [sp, #20]
1000f374:	47b8      	blx	r7
1000f376:	3001      	adds	r0, #1
1000f378:	f43f ae97 	beq.w	1000f0aa <_printf_float+0xbe>
1000f37c:	9a05      	ldr	r2, [sp, #20]
1000f37e:	f10b 0b01 	add.w	fp, fp, #1
1000f382:	e7b9      	b.n	1000f2f8 <_printf_float+0x30c>
1000f384:	ee18 3a10 	vmov	r3, s16
1000f388:	4652      	mov	r2, sl
1000f38a:	4631      	mov	r1, r6
1000f38c:	4628      	mov	r0, r5
1000f38e:	47b8      	blx	r7
1000f390:	3001      	adds	r0, #1
1000f392:	d1be      	bne.n	1000f312 <_printf_float+0x326>
1000f394:	e689      	b.n	1000f0aa <_printf_float+0xbe>
1000f396:	9a05      	ldr	r2, [sp, #20]
1000f398:	464b      	mov	r3, r9
1000f39a:	4442      	add	r2, r8
1000f39c:	4631      	mov	r1, r6
1000f39e:	4628      	mov	r0, r5
1000f3a0:	47b8      	blx	r7
1000f3a2:	3001      	adds	r0, #1
1000f3a4:	d1c1      	bne.n	1000f32a <_printf_float+0x33e>
1000f3a6:	e680      	b.n	1000f0aa <_printf_float+0xbe>
1000f3a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000f3aa:	2a01      	cmp	r2, #1
1000f3ac:	dc01      	bgt.n	1000f3b2 <_printf_float+0x3c6>
1000f3ae:	07db      	lsls	r3, r3, #31
1000f3b0:	d53a      	bpl.n	1000f428 <_printf_float+0x43c>
1000f3b2:	2301      	movs	r3, #1
1000f3b4:	4642      	mov	r2, r8
1000f3b6:	4631      	mov	r1, r6
1000f3b8:	4628      	mov	r0, r5
1000f3ba:	47b8      	blx	r7
1000f3bc:	3001      	adds	r0, #1
1000f3be:	f43f ae74 	beq.w	1000f0aa <_printf_float+0xbe>
1000f3c2:	ee18 3a10 	vmov	r3, s16
1000f3c6:	4652      	mov	r2, sl
1000f3c8:	4631      	mov	r1, r6
1000f3ca:	4628      	mov	r0, r5
1000f3cc:	47b8      	blx	r7
1000f3ce:	3001      	adds	r0, #1
1000f3d0:	f43f ae6b 	beq.w	1000f0aa <_printf_float+0xbe>
1000f3d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
1000f3d8:	2200      	movs	r2, #0
1000f3da:	2300      	movs	r3, #0
1000f3dc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
1000f3e0:	f7f1 faba 	bl	10000958 <__aeabi_dcmpeq>
1000f3e4:	b9d8      	cbnz	r0, 1000f41e <_printf_float+0x432>
1000f3e6:	f10a 33ff 	add.w	r3, sl, #4294967295
1000f3ea:	f108 0201 	add.w	r2, r8, #1
1000f3ee:	4631      	mov	r1, r6
1000f3f0:	4628      	mov	r0, r5
1000f3f2:	47b8      	blx	r7
1000f3f4:	3001      	adds	r0, #1
1000f3f6:	d10e      	bne.n	1000f416 <_printf_float+0x42a>
1000f3f8:	e657      	b.n	1000f0aa <_printf_float+0xbe>
1000f3fa:	2301      	movs	r3, #1
1000f3fc:	4652      	mov	r2, sl
1000f3fe:	4631      	mov	r1, r6
1000f400:	4628      	mov	r0, r5
1000f402:	47b8      	blx	r7
1000f404:	3001      	adds	r0, #1
1000f406:	f43f ae50 	beq.w	1000f0aa <_printf_float+0xbe>
1000f40a:	f108 0801 	add.w	r8, r8, #1
1000f40e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000f410:	3b01      	subs	r3, #1
1000f412:	4543      	cmp	r3, r8
1000f414:	dcf1      	bgt.n	1000f3fa <_printf_float+0x40e>
1000f416:	464b      	mov	r3, r9
1000f418:	f104 0250 	add.w	r2, r4, #80	; 0x50
1000f41c:	e6da      	b.n	1000f1d4 <_printf_float+0x1e8>
1000f41e:	f04f 0800 	mov.w	r8, #0
1000f422:	f104 0a1a 	add.w	sl, r4, #26
1000f426:	e7f2      	b.n	1000f40e <_printf_float+0x422>
1000f428:	2301      	movs	r3, #1
1000f42a:	4642      	mov	r2, r8
1000f42c:	e7df      	b.n	1000f3ee <_printf_float+0x402>
1000f42e:	2301      	movs	r3, #1
1000f430:	464a      	mov	r2, r9
1000f432:	4631      	mov	r1, r6
1000f434:	4628      	mov	r0, r5
1000f436:	47b8      	blx	r7
1000f438:	3001      	adds	r0, #1
1000f43a:	f43f ae36 	beq.w	1000f0aa <_printf_float+0xbe>
1000f43e:	f108 0801 	add.w	r8, r8, #1
1000f442:	68e3      	ldr	r3, [r4, #12]
1000f444:	990b      	ldr	r1, [sp, #44]	; 0x2c
1000f446:	1a5b      	subs	r3, r3, r1
1000f448:	4543      	cmp	r3, r8
1000f44a:	dcf0      	bgt.n	1000f42e <_printf_float+0x442>
1000f44c:	e6f8      	b.n	1000f240 <_printf_float+0x254>
1000f44e:	f04f 0800 	mov.w	r8, #0
1000f452:	f104 0919 	add.w	r9, r4, #25
1000f456:	e7f4      	b.n	1000f442 <_printf_float+0x456>

1000f458 <_printf_common>:
1000f458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1000f45c:	4616      	mov	r6, r2
1000f45e:	4699      	mov	r9, r3
1000f460:	688a      	ldr	r2, [r1, #8]
1000f462:	690b      	ldr	r3, [r1, #16]
1000f464:	f8dd 8020 	ldr.w	r8, [sp, #32]
1000f468:	4293      	cmp	r3, r2
1000f46a:	bfb8      	it	lt
1000f46c:	4613      	movlt	r3, r2
1000f46e:	6033      	str	r3, [r6, #0]
1000f470:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1000f474:	4607      	mov	r7, r0
1000f476:	460c      	mov	r4, r1
1000f478:	b10a      	cbz	r2, 1000f47e <_printf_common+0x26>
1000f47a:	3301      	adds	r3, #1
1000f47c:	6033      	str	r3, [r6, #0]
1000f47e:	6823      	ldr	r3, [r4, #0]
1000f480:	0699      	lsls	r1, r3, #26
1000f482:	bf42      	ittt	mi
1000f484:	6833      	ldrmi	r3, [r6, #0]
1000f486:	3302      	addmi	r3, #2
1000f488:	6033      	strmi	r3, [r6, #0]
1000f48a:	6825      	ldr	r5, [r4, #0]
1000f48c:	f015 0506 	ands.w	r5, r5, #6
1000f490:	d106      	bne.n	1000f4a0 <_printf_common+0x48>
1000f492:	f104 0a19 	add.w	sl, r4, #25
1000f496:	68e3      	ldr	r3, [r4, #12]
1000f498:	6832      	ldr	r2, [r6, #0]
1000f49a:	1a9b      	subs	r3, r3, r2
1000f49c:	42ab      	cmp	r3, r5
1000f49e:	dc26      	bgt.n	1000f4ee <_printf_common+0x96>
1000f4a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
1000f4a4:	1e13      	subs	r3, r2, #0
1000f4a6:	6822      	ldr	r2, [r4, #0]
1000f4a8:	bf18      	it	ne
1000f4aa:	2301      	movne	r3, #1
1000f4ac:	0692      	lsls	r2, r2, #26
1000f4ae:	d42b      	bmi.n	1000f508 <_printf_common+0xb0>
1000f4b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
1000f4b4:	4649      	mov	r1, r9
1000f4b6:	4638      	mov	r0, r7
1000f4b8:	47c0      	blx	r8
1000f4ba:	3001      	adds	r0, #1
1000f4bc:	d01e      	beq.n	1000f4fc <_printf_common+0xa4>
1000f4be:	6823      	ldr	r3, [r4, #0]
1000f4c0:	6922      	ldr	r2, [r4, #16]
1000f4c2:	f003 0306 	and.w	r3, r3, #6
1000f4c6:	2b04      	cmp	r3, #4
1000f4c8:	bf02      	ittt	eq
1000f4ca:	68e5      	ldreq	r5, [r4, #12]
1000f4cc:	6833      	ldreq	r3, [r6, #0]
1000f4ce:	1aed      	subeq	r5, r5, r3
1000f4d0:	68a3      	ldr	r3, [r4, #8]
1000f4d2:	bf0c      	ite	eq
1000f4d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1000f4d8:	2500      	movne	r5, #0
1000f4da:	4293      	cmp	r3, r2
1000f4dc:	bfc4      	itt	gt
1000f4de:	1a9b      	subgt	r3, r3, r2
1000f4e0:	18ed      	addgt	r5, r5, r3
1000f4e2:	2600      	movs	r6, #0
1000f4e4:	341a      	adds	r4, #26
1000f4e6:	42b5      	cmp	r5, r6
1000f4e8:	d11a      	bne.n	1000f520 <_printf_common+0xc8>
1000f4ea:	2000      	movs	r0, #0
1000f4ec:	e008      	b.n	1000f500 <_printf_common+0xa8>
1000f4ee:	2301      	movs	r3, #1
1000f4f0:	4652      	mov	r2, sl
1000f4f2:	4649      	mov	r1, r9
1000f4f4:	4638      	mov	r0, r7
1000f4f6:	47c0      	blx	r8
1000f4f8:	3001      	adds	r0, #1
1000f4fa:	d103      	bne.n	1000f504 <_printf_common+0xac>
1000f4fc:	f04f 30ff 	mov.w	r0, #4294967295
1000f500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000f504:	3501      	adds	r5, #1
1000f506:	e7c6      	b.n	1000f496 <_printf_common+0x3e>
1000f508:	18e1      	adds	r1, r4, r3
1000f50a:	1c5a      	adds	r2, r3, #1
1000f50c:	2030      	movs	r0, #48	; 0x30
1000f50e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1000f512:	4422      	add	r2, r4
1000f514:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1000f518:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1000f51c:	3302      	adds	r3, #2
1000f51e:	e7c7      	b.n	1000f4b0 <_printf_common+0x58>
1000f520:	2301      	movs	r3, #1
1000f522:	4622      	mov	r2, r4
1000f524:	4649      	mov	r1, r9
1000f526:	4638      	mov	r0, r7
1000f528:	47c0      	blx	r8
1000f52a:	3001      	adds	r0, #1
1000f52c:	d0e6      	beq.n	1000f4fc <_printf_common+0xa4>
1000f52e:	3601      	adds	r6, #1
1000f530:	e7d9      	b.n	1000f4e6 <_printf_common+0x8e>
	...

1000f534 <_printf_i>:
1000f534:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
1000f538:	7e0f      	ldrb	r7, [r1, #24]
1000f53a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
1000f53c:	2f78      	cmp	r7, #120	; 0x78
1000f53e:	4691      	mov	r9, r2
1000f540:	4680      	mov	r8, r0
1000f542:	460c      	mov	r4, r1
1000f544:	469a      	mov	sl, r3
1000f546:	f101 0243 	add.w	r2, r1, #67	; 0x43
1000f54a:	d807      	bhi.n	1000f55c <_printf_i+0x28>
1000f54c:	2f62      	cmp	r7, #98	; 0x62
1000f54e:	d80a      	bhi.n	1000f566 <_printf_i+0x32>
1000f550:	2f00      	cmp	r7, #0
1000f552:	f000 80d4 	beq.w	1000f6fe <_printf_i+0x1ca>
1000f556:	2f58      	cmp	r7, #88	; 0x58
1000f558:	f000 80c0 	beq.w	1000f6dc <_printf_i+0x1a8>
1000f55c:	f104 0542 	add.w	r5, r4, #66	; 0x42
1000f560:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
1000f564:	e03a      	b.n	1000f5dc <_printf_i+0xa8>
1000f566:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
1000f56a:	2b15      	cmp	r3, #21
1000f56c:	d8f6      	bhi.n	1000f55c <_printf_i+0x28>
1000f56e:	a101      	add	r1, pc, #4	; (adr r1, 1000f574 <_printf_i+0x40>)
1000f570:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
1000f574:	1000f5cd 	.word	0x1000f5cd
1000f578:	1000f5e1 	.word	0x1000f5e1
1000f57c:	1000f55d 	.word	0x1000f55d
1000f580:	1000f55d 	.word	0x1000f55d
1000f584:	1000f55d 	.word	0x1000f55d
1000f588:	1000f55d 	.word	0x1000f55d
1000f58c:	1000f5e1 	.word	0x1000f5e1
1000f590:	1000f55d 	.word	0x1000f55d
1000f594:	1000f55d 	.word	0x1000f55d
1000f598:	1000f55d 	.word	0x1000f55d
1000f59c:	1000f55d 	.word	0x1000f55d
1000f5a0:	1000f6e5 	.word	0x1000f6e5
1000f5a4:	1000f60d 	.word	0x1000f60d
1000f5a8:	1000f69f 	.word	0x1000f69f
1000f5ac:	1000f55d 	.word	0x1000f55d
1000f5b0:	1000f55d 	.word	0x1000f55d
1000f5b4:	1000f707 	.word	0x1000f707
1000f5b8:	1000f55d 	.word	0x1000f55d
1000f5bc:	1000f60d 	.word	0x1000f60d
1000f5c0:	1000f55d 	.word	0x1000f55d
1000f5c4:	1000f55d 	.word	0x1000f55d
1000f5c8:	1000f6a7 	.word	0x1000f6a7
1000f5cc:	682b      	ldr	r3, [r5, #0]
1000f5ce:	1d1a      	adds	r2, r3, #4
1000f5d0:	681b      	ldr	r3, [r3, #0]
1000f5d2:	602a      	str	r2, [r5, #0]
1000f5d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
1000f5d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1000f5dc:	2301      	movs	r3, #1
1000f5de:	e09f      	b.n	1000f720 <_printf_i+0x1ec>
1000f5e0:	6820      	ldr	r0, [r4, #0]
1000f5e2:	682b      	ldr	r3, [r5, #0]
1000f5e4:	0607      	lsls	r7, r0, #24
1000f5e6:	f103 0104 	add.w	r1, r3, #4
1000f5ea:	6029      	str	r1, [r5, #0]
1000f5ec:	d501      	bpl.n	1000f5f2 <_printf_i+0xbe>
1000f5ee:	681e      	ldr	r6, [r3, #0]
1000f5f0:	e003      	b.n	1000f5fa <_printf_i+0xc6>
1000f5f2:	0646      	lsls	r6, r0, #25
1000f5f4:	d5fb      	bpl.n	1000f5ee <_printf_i+0xba>
1000f5f6:	f9b3 6000 	ldrsh.w	r6, [r3]
1000f5fa:	2e00      	cmp	r6, #0
1000f5fc:	da03      	bge.n	1000f606 <_printf_i+0xd2>
1000f5fe:	232d      	movs	r3, #45	; 0x2d
1000f600:	4276      	negs	r6, r6
1000f602:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1000f606:	485a      	ldr	r0, [pc, #360]	; (1000f770 <_printf_i+0x23c>)
1000f608:	230a      	movs	r3, #10
1000f60a:	e012      	b.n	1000f632 <_printf_i+0xfe>
1000f60c:	682b      	ldr	r3, [r5, #0]
1000f60e:	6820      	ldr	r0, [r4, #0]
1000f610:	1d19      	adds	r1, r3, #4
1000f612:	6029      	str	r1, [r5, #0]
1000f614:	0605      	lsls	r5, r0, #24
1000f616:	d501      	bpl.n	1000f61c <_printf_i+0xe8>
1000f618:	681e      	ldr	r6, [r3, #0]
1000f61a:	e002      	b.n	1000f622 <_printf_i+0xee>
1000f61c:	0641      	lsls	r1, r0, #25
1000f61e:	d5fb      	bpl.n	1000f618 <_printf_i+0xe4>
1000f620:	881e      	ldrh	r6, [r3, #0]
1000f622:	4853      	ldr	r0, [pc, #332]	; (1000f770 <_printf_i+0x23c>)
1000f624:	2f6f      	cmp	r7, #111	; 0x6f
1000f626:	bf0c      	ite	eq
1000f628:	2308      	moveq	r3, #8
1000f62a:	230a      	movne	r3, #10
1000f62c:	2100      	movs	r1, #0
1000f62e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1000f632:	6865      	ldr	r5, [r4, #4]
1000f634:	60a5      	str	r5, [r4, #8]
1000f636:	2d00      	cmp	r5, #0
1000f638:	bfa2      	ittt	ge
1000f63a:	6821      	ldrge	r1, [r4, #0]
1000f63c:	f021 0104 	bicge.w	r1, r1, #4
1000f640:	6021      	strge	r1, [r4, #0]
1000f642:	b90e      	cbnz	r6, 1000f648 <_printf_i+0x114>
1000f644:	2d00      	cmp	r5, #0
1000f646:	d04b      	beq.n	1000f6e0 <_printf_i+0x1ac>
1000f648:	4615      	mov	r5, r2
1000f64a:	fbb6 f1f3 	udiv	r1, r6, r3
1000f64e:	fb03 6711 	mls	r7, r3, r1, r6
1000f652:	5dc7      	ldrb	r7, [r0, r7]
1000f654:	f805 7d01 	strb.w	r7, [r5, #-1]!
1000f658:	4637      	mov	r7, r6
1000f65a:	42bb      	cmp	r3, r7
1000f65c:	460e      	mov	r6, r1
1000f65e:	d9f4      	bls.n	1000f64a <_printf_i+0x116>
1000f660:	2b08      	cmp	r3, #8
1000f662:	d10b      	bne.n	1000f67c <_printf_i+0x148>
1000f664:	6823      	ldr	r3, [r4, #0]
1000f666:	07de      	lsls	r6, r3, #31
1000f668:	d508      	bpl.n	1000f67c <_printf_i+0x148>
1000f66a:	6923      	ldr	r3, [r4, #16]
1000f66c:	6861      	ldr	r1, [r4, #4]
1000f66e:	4299      	cmp	r1, r3
1000f670:	bfde      	ittt	le
1000f672:	2330      	movle	r3, #48	; 0x30
1000f674:	f805 3c01 	strble.w	r3, [r5, #-1]
1000f678:	f105 35ff 	addle.w	r5, r5, #4294967295
1000f67c:	1b52      	subs	r2, r2, r5
1000f67e:	6122      	str	r2, [r4, #16]
1000f680:	f8cd a000 	str.w	sl, [sp]
1000f684:	464b      	mov	r3, r9
1000f686:	aa03      	add	r2, sp, #12
1000f688:	4621      	mov	r1, r4
1000f68a:	4640      	mov	r0, r8
1000f68c:	f7ff fee4 	bl	1000f458 <_printf_common>
1000f690:	3001      	adds	r0, #1
1000f692:	d14a      	bne.n	1000f72a <_printf_i+0x1f6>
1000f694:	f04f 30ff 	mov.w	r0, #4294967295
1000f698:	b004      	add	sp, #16
1000f69a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000f69e:	6823      	ldr	r3, [r4, #0]
1000f6a0:	f043 0320 	orr.w	r3, r3, #32
1000f6a4:	6023      	str	r3, [r4, #0]
1000f6a6:	4833      	ldr	r0, [pc, #204]	; (1000f774 <_printf_i+0x240>)
1000f6a8:	2778      	movs	r7, #120	; 0x78
1000f6aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
1000f6ae:	6823      	ldr	r3, [r4, #0]
1000f6b0:	6829      	ldr	r1, [r5, #0]
1000f6b2:	061f      	lsls	r7, r3, #24
1000f6b4:	f851 6b04 	ldr.w	r6, [r1], #4
1000f6b8:	d402      	bmi.n	1000f6c0 <_printf_i+0x18c>
1000f6ba:	065f      	lsls	r7, r3, #25
1000f6bc:	bf48      	it	mi
1000f6be:	b2b6      	uxthmi	r6, r6
1000f6c0:	07df      	lsls	r7, r3, #31
1000f6c2:	bf48      	it	mi
1000f6c4:	f043 0320 	orrmi.w	r3, r3, #32
1000f6c8:	6029      	str	r1, [r5, #0]
1000f6ca:	bf48      	it	mi
1000f6cc:	6023      	strmi	r3, [r4, #0]
1000f6ce:	b91e      	cbnz	r6, 1000f6d8 <_printf_i+0x1a4>
1000f6d0:	6823      	ldr	r3, [r4, #0]
1000f6d2:	f023 0320 	bic.w	r3, r3, #32
1000f6d6:	6023      	str	r3, [r4, #0]
1000f6d8:	2310      	movs	r3, #16
1000f6da:	e7a7      	b.n	1000f62c <_printf_i+0xf8>
1000f6dc:	4824      	ldr	r0, [pc, #144]	; (1000f770 <_printf_i+0x23c>)
1000f6de:	e7e4      	b.n	1000f6aa <_printf_i+0x176>
1000f6e0:	4615      	mov	r5, r2
1000f6e2:	e7bd      	b.n	1000f660 <_printf_i+0x12c>
1000f6e4:	682b      	ldr	r3, [r5, #0]
1000f6e6:	6826      	ldr	r6, [r4, #0]
1000f6e8:	6961      	ldr	r1, [r4, #20]
1000f6ea:	1d18      	adds	r0, r3, #4
1000f6ec:	6028      	str	r0, [r5, #0]
1000f6ee:	0635      	lsls	r5, r6, #24
1000f6f0:	681b      	ldr	r3, [r3, #0]
1000f6f2:	d501      	bpl.n	1000f6f8 <_printf_i+0x1c4>
1000f6f4:	6019      	str	r1, [r3, #0]
1000f6f6:	e002      	b.n	1000f6fe <_printf_i+0x1ca>
1000f6f8:	0670      	lsls	r0, r6, #25
1000f6fa:	d5fb      	bpl.n	1000f6f4 <_printf_i+0x1c0>
1000f6fc:	8019      	strh	r1, [r3, #0]
1000f6fe:	2300      	movs	r3, #0
1000f700:	6123      	str	r3, [r4, #16]
1000f702:	4615      	mov	r5, r2
1000f704:	e7bc      	b.n	1000f680 <_printf_i+0x14c>
1000f706:	682b      	ldr	r3, [r5, #0]
1000f708:	1d1a      	adds	r2, r3, #4
1000f70a:	602a      	str	r2, [r5, #0]
1000f70c:	681d      	ldr	r5, [r3, #0]
1000f70e:	6862      	ldr	r2, [r4, #4]
1000f710:	2100      	movs	r1, #0
1000f712:	4628      	mov	r0, r5
1000f714:	f7f0 fca4 	bl	10000060 <memchr>
1000f718:	b108      	cbz	r0, 1000f71e <_printf_i+0x1ea>
1000f71a:	1b40      	subs	r0, r0, r5
1000f71c:	6060      	str	r0, [r4, #4]
1000f71e:	6863      	ldr	r3, [r4, #4]
1000f720:	6123      	str	r3, [r4, #16]
1000f722:	2300      	movs	r3, #0
1000f724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1000f728:	e7aa      	b.n	1000f680 <_printf_i+0x14c>
1000f72a:	6923      	ldr	r3, [r4, #16]
1000f72c:	462a      	mov	r2, r5
1000f72e:	4649      	mov	r1, r9
1000f730:	4640      	mov	r0, r8
1000f732:	47d0      	blx	sl
1000f734:	3001      	adds	r0, #1
1000f736:	d0ad      	beq.n	1000f694 <_printf_i+0x160>
1000f738:	6823      	ldr	r3, [r4, #0]
1000f73a:	079b      	lsls	r3, r3, #30
1000f73c:	d413      	bmi.n	1000f766 <_printf_i+0x232>
1000f73e:	68e0      	ldr	r0, [r4, #12]
1000f740:	9b03      	ldr	r3, [sp, #12]
1000f742:	4298      	cmp	r0, r3
1000f744:	bfb8      	it	lt
1000f746:	4618      	movlt	r0, r3
1000f748:	e7a6      	b.n	1000f698 <_printf_i+0x164>
1000f74a:	2301      	movs	r3, #1
1000f74c:	4632      	mov	r2, r6
1000f74e:	4649      	mov	r1, r9
1000f750:	4640      	mov	r0, r8
1000f752:	47d0      	blx	sl
1000f754:	3001      	adds	r0, #1
1000f756:	d09d      	beq.n	1000f694 <_printf_i+0x160>
1000f758:	3501      	adds	r5, #1
1000f75a:	68e3      	ldr	r3, [r4, #12]
1000f75c:	9903      	ldr	r1, [sp, #12]
1000f75e:	1a5b      	subs	r3, r3, r1
1000f760:	42ab      	cmp	r3, r5
1000f762:	dcf2      	bgt.n	1000f74a <_printf_i+0x216>
1000f764:	e7eb      	b.n	1000f73e <_printf_i+0x20a>
1000f766:	2500      	movs	r5, #0
1000f768:	f104 0619 	add.w	r6, r4, #25
1000f76c:	e7f5      	b.n	1000f75a <_printf_i+0x226>
1000f76e:	bf00      	nop
1000f770:	10018c26 	.word	0x10018c26
1000f774:	10018c37 	.word	0x10018c37

1000f778 <std>:
1000f778:	2300      	movs	r3, #0
1000f77a:	b510      	push	{r4, lr}
1000f77c:	4604      	mov	r4, r0
1000f77e:	e9c0 3300 	strd	r3, r3, [r0]
1000f782:	e9c0 3304 	strd	r3, r3, [r0, #16]
1000f786:	6083      	str	r3, [r0, #8]
1000f788:	8181      	strh	r1, [r0, #12]
1000f78a:	6643      	str	r3, [r0, #100]	; 0x64
1000f78c:	81c2      	strh	r2, [r0, #14]
1000f78e:	6183      	str	r3, [r0, #24]
1000f790:	4619      	mov	r1, r3
1000f792:	2208      	movs	r2, #8
1000f794:	305c      	adds	r0, #92	; 0x5c
1000f796:	f000 f926 	bl	1000f9e6 <memset>
1000f79a:	4b0d      	ldr	r3, [pc, #52]	; (1000f7d0 <std+0x58>)
1000f79c:	6263      	str	r3, [r4, #36]	; 0x24
1000f79e:	4b0d      	ldr	r3, [pc, #52]	; (1000f7d4 <std+0x5c>)
1000f7a0:	62a3      	str	r3, [r4, #40]	; 0x28
1000f7a2:	4b0d      	ldr	r3, [pc, #52]	; (1000f7d8 <std+0x60>)
1000f7a4:	62e3      	str	r3, [r4, #44]	; 0x2c
1000f7a6:	4b0d      	ldr	r3, [pc, #52]	; (1000f7dc <std+0x64>)
1000f7a8:	6323      	str	r3, [r4, #48]	; 0x30
1000f7aa:	4b0d      	ldr	r3, [pc, #52]	; (1000f7e0 <std+0x68>)
1000f7ac:	6224      	str	r4, [r4, #32]
1000f7ae:	429c      	cmp	r4, r3
1000f7b0:	d006      	beq.n	1000f7c0 <std+0x48>
1000f7b2:	f103 0268 	add.w	r2, r3, #104	; 0x68
1000f7b6:	4294      	cmp	r4, r2
1000f7b8:	d002      	beq.n	1000f7c0 <std+0x48>
1000f7ba:	33d0      	adds	r3, #208	; 0xd0
1000f7bc:	429c      	cmp	r4, r3
1000f7be:	d105      	bne.n	1000f7cc <std+0x54>
1000f7c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
1000f7c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000f7c8:	f000 b9be 	b.w	1000fb48 <__retarget_lock_init_recursive>
1000f7cc:	bd10      	pop	{r4, pc}
1000f7ce:	bf00      	nop
1000f7d0:	1000f961 	.word	0x1000f961
1000f7d4:	1000f983 	.word	0x1000f983
1000f7d8:	1000f9bb 	.word	0x1000f9bb
1000f7dc:	1000f9df 	.word	0x1000f9df
1000f7e0:	10023fcc 	.word	0x10023fcc

1000f7e4 <stdio_exit_handler>:
1000f7e4:	4a02      	ldr	r2, [pc, #8]	; (1000f7f0 <stdio_exit_handler+0xc>)
1000f7e6:	4903      	ldr	r1, [pc, #12]	; (1000f7f4 <stdio_exit_handler+0x10>)
1000f7e8:	4803      	ldr	r0, [pc, #12]	; (1000f7f8 <stdio_exit_handler+0x14>)
1000f7ea:	f000 b87b 	b.w	1000f8e4 <_fwalk_sglue>
1000f7ee:	bf00      	nop
1000f7f0:	10020acc 	.word	0x10020acc
1000f7f4:	10011651 	.word	0x10011651
1000f7f8:	10020ad8 	.word	0x10020ad8

1000f7fc <cleanup_stdio>:
1000f7fc:	6841      	ldr	r1, [r0, #4]
1000f7fe:	4b0c      	ldr	r3, [pc, #48]	; (1000f830 <cleanup_stdio+0x34>)
1000f800:	4299      	cmp	r1, r3
1000f802:	b510      	push	{r4, lr}
1000f804:	4604      	mov	r4, r0
1000f806:	d001      	beq.n	1000f80c <cleanup_stdio+0x10>
1000f808:	f001 ff22 	bl	10011650 <_fflush_r>
1000f80c:	68a1      	ldr	r1, [r4, #8]
1000f80e:	4b09      	ldr	r3, [pc, #36]	; (1000f834 <cleanup_stdio+0x38>)
1000f810:	4299      	cmp	r1, r3
1000f812:	d002      	beq.n	1000f81a <cleanup_stdio+0x1e>
1000f814:	4620      	mov	r0, r4
1000f816:	f001 ff1b 	bl	10011650 <_fflush_r>
1000f81a:	68e1      	ldr	r1, [r4, #12]
1000f81c:	4b06      	ldr	r3, [pc, #24]	; (1000f838 <cleanup_stdio+0x3c>)
1000f81e:	4299      	cmp	r1, r3
1000f820:	d004      	beq.n	1000f82c <cleanup_stdio+0x30>
1000f822:	4620      	mov	r0, r4
1000f824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000f828:	f001 bf12 	b.w	10011650 <_fflush_r>
1000f82c:	bd10      	pop	{r4, pc}
1000f82e:	bf00      	nop
1000f830:	10023fcc 	.word	0x10023fcc
1000f834:	10024034 	.word	0x10024034
1000f838:	1002409c 	.word	0x1002409c

1000f83c <global_stdio_init.part.0>:
1000f83c:	b510      	push	{r4, lr}
1000f83e:	4b0b      	ldr	r3, [pc, #44]	; (1000f86c <global_stdio_init.part.0+0x30>)
1000f840:	4c0b      	ldr	r4, [pc, #44]	; (1000f870 <global_stdio_init.part.0+0x34>)
1000f842:	4a0c      	ldr	r2, [pc, #48]	; (1000f874 <global_stdio_init.part.0+0x38>)
1000f844:	601a      	str	r2, [r3, #0]
1000f846:	4620      	mov	r0, r4
1000f848:	2200      	movs	r2, #0
1000f84a:	2104      	movs	r1, #4
1000f84c:	f7ff ff94 	bl	1000f778 <std>
1000f850:	f104 0068 	add.w	r0, r4, #104	; 0x68
1000f854:	2201      	movs	r2, #1
1000f856:	2109      	movs	r1, #9
1000f858:	f7ff ff8e 	bl	1000f778 <std>
1000f85c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
1000f860:	2202      	movs	r2, #2
1000f862:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000f866:	2112      	movs	r1, #18
1000f868:	f7ff bf86 	b.w	1000f778 <std>
1000f86c:	10024104 	.word	0x10024104
1000f870:	10023fcc 	.word	0x10023fcc
1000f874:	1000f7e5 	.word	0x1000f7e5

1000f878 <__sfp_lock_acquire>:
1000f878:	4801      	ldr	r0, [pc, #4]	; (1000f880 <__sfp_lock_acquire+0x8>)
1000f87a:	f000 b966 	b.w	1000fb4a <__retarget_lock_acquire_recursive>
1000f87e:	bf00      	nop
1000f880:	1002410d 	.word	0x1002410d

1000f884 <__sfp_lock_release>:
1000f884:	4801      	ldr	r0, [pc, #4]	; (1000f88c <__sfp_lock_release+0x8>)
1000f886:	f000 b961 	b.w	1000fb4c <__retarget_lock_release_recursive>
1000f88a:	bf00      	nop
1000f88c:	1002410d 	.word	0x1002410d

1000f890 <__sinit>:
1000f890:	b510      	push	{r4, lr}
1000f892:	4604      	mov	r4, r0
1000f894:	f7ff fff0 	bl	1000f878 <__sfp_lock_acquire>
1000f898:	6a23      	ldr	r3, [r4, #32]
1000f89a:	b11b      	cbz	r3, 1000f8a4 <__sinit+0x14>
1000f89c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000f8a0:	f7ff bff0 	b.w	1000f884 <__sfp_lock_release>
1000f8a4:	4b04      	ldr	r3, [pc, #16]	; (1000f8b8 <__sinit+0x28>)
1000f8a6:	6223      	str	r3, [r4, #32]
1000f8a8:	4b04      	ldr	r3, [pc, #16]	; (1000f8bc <__sinit+0x2c>)
1000f8aa:	681b      	ldr	r3, [r3, #0]
1000f8ac:	2b00      	cmp	r3, #0
1000f8ae:	d1f5      	bne.n	1000f89c <__sinit+0xc>
1000f8b0:	f7ff ffc4 	bl	1000f83c <global_stdio_init.part.0>
1000f8b4:	e7f2      	b.n	1000f89c <__sinit+0xc>
1000f8b6:	bf00      	nop
1000f8b8:	1000f7fd 	.word	0x1000f7fd
1000f8bc:	10024104 	.word	0x10024104

1000f8c0 <fiprintf>:
1000f8c0:	b40e      	push	{r1, r2, r3}
1000f8c2:	b503      	push	{r0, r1, lr}
1000f8c4:	4601      	mov	r1, r0
1000f8c6:	ab03      	add	r3, sp, #12
1000f8c8:	4805      	ldr	r0, [pc, #20]	; (1000f8e0 <fiprintf+0x20>)
1000f8ca:	f853 2b04 	ldr.w	r2, [r3], #4
1000f8ce:	6800      	ldr	r0, [r0, #0]
1000f8d0:	9301      	str	r3, [sp, #4]
1000f8d2:	f001 fd1d 	bl	10011310 <_vfiprintf_r>
1000f8d6:	b002      	add	sp, #8
1000f8d8:	f85d eb04 	ldr.w	lr, [sp], #4
1000f8dc:	b003      	add	sp, #12
1000f8de:	4770      	bx	lr
1000f8e0:	10020b24 	.word	0x10020b24

1000f8e4 <_fwalk_sglue>:
1000f8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1000f8e8:	4607      	mov	r7, r0
1000f8ea:	4688      	mov	r8, r1
1000f8ec:	4614      	mov	r4, r2
1000f8ee:	2600      	movs	r6, #0
1000f8f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
1000f8f4:	f1b9 0901 	subs.w	r9, r9, #1
1000f8f8:	d505      	bpl.n	1000f906 <_fwalk_sglue+0x22>
1000f8fa:	6824      	ldr	r4, [r4, #0]
1000f8fc:	2c00      	cmp	r4, #0
1000f8fe:	d1f7      	bne.n	1000f8f0 <_fwalk_sglue+0xc>
1000f900:	4630      	mov	r0, r6
1000f902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1000f906:	89ab      	ldrh	r3, [r5, #12]
1000f908:	2b01      	cmp	r3, #1
1000f90a:	d907      	bls.n	1000f91c <_fwalk_sglue+0x38>
1000f90c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1000f910:	3301      	adds	r3, #1
1000f912:	d003      	beq.n	1000f91c <_fwalk_sglue+0x38>
1000f914:	4629      	mov	r1, r5
1000f916:	4638      	mov	r0, r7
1000f918:	47c0      	blx	r8
1000f91a:	4306      	orrs	r6, r0
1000f91c:	3568      	adds	r5, #104	; 0x68
1000f91e:	e7e9      	b.n	1000f8f4 <_fwalk_sglue+0x10>

1000f920 <siprintf>:
1000f920:	b40e      	push	{r1, r2, r3}
1000f922:	b500      	push	{lr}
1000f924:	b09c      	sub	sp, #112	; 0x70
1000f926:	ab1d      	add	r3, sp, #116	; 0x74
1000f928:	9002      	str	r0, [sp, #8]
1000f92a:	9006      	str	r0, [sp, #24]
1000f92c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1000f930:	4809      	ldr	r0, [pc, #36]	; (1000f958 <siprintf+0x38>)
1000f932:	9107      	str	r1, [sp, #28]
1000f934:	9104      	str	r1, [sp, #16]
1000f936:	4909      	ldr	r1, [pc, #36]	; (1000f95c <siprintf+0x3c>)
1000f938:	f853 2b04 	ldr.w	r2, [r3], #4
1000f93c:	9105      	str	r1, [sp, #20]
1000f93e:	6800      	ldr	r0, [r0, #0]
1000f940:	9301      	str	r3, [sp, #4]
1000f942:	a902      	add	r1, sp, #8
1000f944:	f001 fbbc 	bl	100110c0 <_svfiprintf_r>
1000f948:	9b02      	ldr	r3, [sp, #8]
1000f94a:	2200      	movs	r2, #0
1000f94c:	701a      	strb	r2, [r3, #0]
1000f94e:	b01c      	add	sp, #112	; 0x70
1000f950:	f85d eb04 	ldr.w	lr, [sp], #4
1000f954:	b003      	add	sp, #12
1000f956:	4770      	bx	lr
1000f958:	10020b24 	.word	0x10020b24
1000f95c:	ffff0208 	.word	0xffff0208

1000f960 <__sread>:
1000f960:	b510      	push	{r4, lr}
1000f962:	460c      	mov	r4, r1
1000f964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000f968:	f000 f890 	bl	1000fa8c <_read_r>
1000f96c:	2800      	cmp	r0, #0
1000f96e:	bfab      	itete	ge
1000f970:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1000f972:	89a3      	ldrhlt	r3, [r4, #12]
1000f974:	181b      	addge	r3, r3, r0
1000f976:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1000f97a:	bfac      	ite	ge
1000f97c:	6563      	strge	r3, [r4, #84]	; 0x54
1000f97e:	81a3      	strhlt	r3, [r4, #12]
1000f980:	bd10      	pop	{r4, pc}

1000f982 <__swrite>:
1000f982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000f986:	461f      	mov	r7, r3
1000f988:	898b      	ldrh	r3, [r1, #12]
1000f98a:	05db      	lsls	r3, r3, #23
1000f98c:	4605      	mov	r5, r0
1000f98e:	460c      	mov	r4, r1
1000f990:	4616      	mov	r6, r2
1000f992:	d505      	bpl.n	1000f9a0 <__swrite+0x1e>
1000f994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000f998:	2302      	movs	r3, #2
1000f99a:	2200      	movs	r2, #0
1000f99c:	f000 f864 	bl	1000fa68 <_lseek_r>
1000f9a0:	89a3      	ldrh	r3, [r4, #12]
1000f9a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1000f9a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1000f9aa:	81a3      	strh	r3, [r4, #12]
1000f9ac:	4632      	mov	r2, r6
1000f9ae:	463b      	mov	r3, r7
1000f9b0:	4628      	mov	r0, r5
1000f9b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1000f9b6:	f000 b88b 	b.w	1000fad0 <_write_r>

1000f9ba <__sseek>:
1000f9ba:	b510      	push	{r4, lr}
1000f9bc:	460c      	mov	r4, r1
1000f9be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000f9c2:	f000 f851 	bl	1000fa68 <_lseek_r>
1000f9c6:	1c43      	adds	r3, r0, #1
1000f9c8:	89a3      	ldrh	r3, [r4, #12]
1000f9ca:	bf15      	itete	ne
1000f9cc:	6560      	strne	r0, [r4, #84]	; 0x54
1000f9ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1000f9d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1000f9d6:	81a3      	strheq	r3, [r4, #12]
1000f9d8:	bf18      	it	ne
1000f9da:	81a3      	strhne	r3, [r4, #12]
1000f9dc:	bd10      	pop	{r4, pc}

1000f9de <__sclose>:
1000f9de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000f9e2:	f000 b831 	b.w	1000fa48 <_close_r>

1000f9e6 <memset>:
1000f9e6:	4402      	add	r2, r0
1000f9e8:	4603      	mov	r3, r0
1000f9ea:	4293      	cmp	r3, r2
1000f9ec:	d100      	bne.n	1000f9f0 <memset+0xa>
1000f9ee:	4770      	bx	lr
1000f9f0:	f803 1b01 	strb.w	r1, [r3], #1
1000f9f4:	e7f9      	b.n	1000f9ea <memset+0x4>

1000f9f6 <strncmp>:
1000f9f6:	b510      	push	{r4, lr}
1000f9f8:	b16a      	cbz	r2, 1000fa16 <strncmp+0x20>
1000f9fa:	3901      	subs	r1, #1
1000f9fc:	1884      	adds	r4, r0, r2
1000f9fe:	f810 2b01 	ldrb.w	r2, [r0], #1
1000fa02:	f811 3f01 	ldrb.w	r3, [r1, #1]!
1000fa06:	429a      	cmp	r2, r3
1000fa08:	d103      	bne.n	1000fa12 <strncmp+0x1c>
1000fa0a:	42a0      	cmp	r0, r4
1000fa0c:	d001      	beq.n	1000fa12 <strncmp+0x1c>
1000fa0e:	2a00      	cmp	r2, #0
1000fa10:	d1f5      	bne.n	1000f9fe <strncmp+0x8>
1000fa12:	1ad0      	subs	r0, r2, r3
1000fa14:	bd10      	pop	{r4, pc}
1000fa16:	4610      	mov	r0, r2
1000fa18:	e7fc      	b.n	1000fa14 <strncmp+0x1e>

1000fa1a <strncpy>:
1000fa1a:	b510      	push	{r4, lr}
1000fa1c:	3901      	subs	r1, #1
1000fa1e:	4603      	mov	r3, r0
1000fa20:	b132      	cbz	r2, 1000fa30 <strncpy+0x16>
1000fa22:	f811 4f01 	ldrb.w	r4, [r1, #1]!
1000fa26:	f803 4b01 	strb.w	r4, [r3], #1
1000fa2a:	3a01      	subs	r2, #1
1000fa2c:	2c00      	cmp	r4, #0
1000fa2e:	d1f7      	bne.n	1000fa20 <strncpy+0x6>
1000fa30:	441a      	add	r2, r3
1000fa32:	2100      	movs	r1, #0
1000fa34:	4293      	cmp	r3, r2
1000fa36:	d100      	bne.n	1000fa3a <strncpy+0x20>
1000fa38:	bd10      	pop	{r4, pc}
1000fa3a:	f803 1b01 	strb.w	r1, [r3], #1
1000fa3e:	e7f9      	b.n	1000fa34 <strncpy+0x1a>

1000fa40 <_localeconv_r>:
1000fa40:	4800      	ldr	r0, [pc, #0]	; (1000fa44 <_localeconv_r+0x4>)
1000fa42:	4770      	bx	lr
1000fa44:	10020c18 	.word	0x10020c18

1000fa48 <_close_r>:
1000fa48:	b538      	push	{r3, r4, r5, lr}
1000fa4a:	4d06      	ldr	r5, [pc, #24]	; (1000fa64 <_close_r+0x1c>)
1000fa4c:	2300      	movs	r3, #0
1000fa4e:	4604      	mov	r4, r0
1000fa50:	4608      	mov	r0, r1
1000fa52:	602b      	str	r3, [r5, #0]
1000fa54:	f002 f906 	bl	10011c64 <_close>
1000fa58:	1c43      	adds	r3, r0, #1
1000fa5a:	d102      	bne.n	1000fa62 <_close_r+0x1a>
1000fa5c:	682b      	ldr	r3, [r5, #0]
1000fa5e:	b103      	cbz	r3, 1000fa62 <_close_r+0x1a>
1000fa60:	6023      	str	r3, [r4, #0]
1000fa62:	bd38      	pop	{r3, r4, r5, pc}
1000fa64:	10024108 	.word	0x10024108

1000fa68 <_lseek_r>:
1000fa68:	b538      	push	{r3, r4, r5, lr}
1000fa6a:	4d07      	ldr	r5, [pc, #28]	; (1000fa88 <_lseek_r+0x20>)
1000fa6c:	4604      	mov	r4, r0
1000fa6e:	4608      	mov	r0, r1
1000fa70:	4611      	mov	r1, r2
1000fa72:	2200      	movs	r2, #0
1000fa74:	602a      	str	r2, [r5, #0]
1000fa76:	461a      	mov	r2, r3
1000fa78:	f002 f91c 	bl	10011cb4 <_lseek>
1000fa7c:	1c43      	adds	r3, r0, #1
1000fa7e:	d102      	bne.n	1000fa86 <_lseek_r+0x1e>
1000fa80:	682b      	ldr	r3, [r5, #0]
1000fa82:	b103      	cbz	r3, 1000fa86 <_lseek_r+0x1e>
1000fa84:	6023      	str	r3, [r4, #0]
1000fa86:	bd38      	pop	{r3, r4, r5, pc}
1000fa88:	10024108 	.word	0x10024108

1000fa8c <_read_r>:
1000fa8c:	b538      	push	{r3, r4, r5, lr}
1000fa8e:	4d07      	ldr	r5, [pc, #28]	; (1000faac <_read_r+0x20>)
1000fa90:	4604      	mov	r4, r0
1000fa92:	4608      	mov	r0, r1
1000fa94:	4611      	mov	r1, r2
1000fa96:	2200      	movs	r2, #0
1000fa98:	602a      	str	r2, [r5, #0]
1000fa9a:	461a      	mov	r2, r3
1000fa9c:	f002 f912 	bl	10011cc4 <_read>
1000faa0:	1c43      	adds	r3, r0, #1
1000faa2:	d102      	bne.n	1000faaa <_read_r+0x1e>
1000faa4:	682b      	ldr	r3, [r5, #0]
1000faa6:	b103      	cbz	r3, 1000faaa <_read_r+0x1e>
1000faa8:	6023      	str	r3, [r4, #0]
1000faaa:	bd38      	pop	{r3, r4, r5, pc}
1000faac:	10024108 	.word	0x10024108

1000fab0 <_sbrk_r>:
1000fab0:	b538      	push	{r3, r4, r5, lr}
1000fab2:	4d06      	ldr	r5, [pc, #24]	; (1000facc <_sbrk_r+0x1c>)
1000fab4:	2300      	movs	r3, #0
1000fab6:	4604      	mov	r4, r0
1000fab8:	4608      	mov	r0, r1
1000faba:	602b      	str	r3, [r5, #0]
1000fabc:	f7f1 feb2 	bl	10001824 <_sbrk>
1000fac0:	1c43      	adds	r3, r0, #1
1000fac2:	d102      	bne.n	1000faca <_sbrk_r+0x1a>
1000fac4:	682b      	ldr	r3, [r5, #0]
1000fac6:	b103      	cbz	r3, 1000faca <_sbrk_r+0x1a>
1000fac8:	6023      	str	r3, [r4, #0]
1000faca:	bd38      	pop	{r3, r4, r5, pc}
1000facc:	10024108 	.word	0x10024108

1000fad0 <_write_r>:
1000fad0:	b538      	push	{r3, r4, r5, lr}
1000fad2:	4d07      	ldr	r5, [pc, #28]	; (1000faf0 <_write_r+0x20>)
1000fad4:	4604      	mov	r4, r0
1000fad6:	4608      	mov	r0, r1
1000fad8:	4611      	mov	r1, r2
1000fada:	2200      	movs	r2, #0
1000fadc:	602a      	str	r2, [r5, #0]
1000fade:	461a      	mov	r2, r3
1000fae0:	f002 f8f8 	bl	10011cd4 <_write>
1000fae4:	1c43      	adds	r3, r0, #1
1000fae6:	d102      	bne.n	1000faee <_write_r+0x1e>
1000fae8:	682b      	ldr	r3, [r5, #0]
1000faea:	b103      	cbz	r3, 1000faee <_write_r+0x1e>
1000faec:	6023      	str	r3, [r4, #0]
1000faee:	bd38      	pop	{r3, r4, r5, pc}
1000faf0:	10024108 	.word	0x10024108

1000faf4 <__errno>:
1000faf4:	4b01      	ldr	r3, [pc, #4]	; (1000fafc <__errno+0x8>)
1000faf6:	6818      	ldr	r0, [r3, #0]
1000faf8:	4770      	bx	lr
1000fafa:	bf00      	nop
1000fafc:	10020b24 	.word	0x10020b24

1000fb00 <__libc_init_array>:
1000fb00:	b570      	push	{r4, r5, r6, lr}
1000fb02:	4d0d      	ldr	r5, [pc, #52]	; (1000fb38 <__libc_init_array+0x38>)
1000fb04:	4c0d      	ldr	r4, [pc, #52]	; (1000fb3c <__libc_init_array+0x3c>)
1000fb06:	1b64      	subs	r4, r4, r5
1000fb08:	10a4      	asrs	r4, r4, #2
1000fb0a:	2600      	movs	r6, #0
1000fb0c:	42a6      	cmp	r6, r4
1000fb0e:	d109      	bne.n	1000fb24 <__libc_init_array+0x24>
1000fb10:	4d0b      	ldr	r5, [pc, #44]	; (1000fb40 <__libc_init_array+0x40>)
1000fb12:	4c0c      	ldr	r4, [pc, #48]	; (1000fb44 <__libc_init_array+0x44>)
1000fb14:	f002 f8e8 	bl	10011ce8 <_init>
1000fb18:	1b64      	subs	r4, r4, r5
1000fb1a:	10a4      	asrs	r4, r4, #2
1000fb1c:	2600      	movs	r6, #0
1000fb1e:	42a6      	cmp	r6, r4
1000fb20:	d105      	bne.n	1000fb2e <__libc_init_array+0x2e>
1000fb22:	bd70      	pop	{r4, r5, r6, pc}
1000fb24:	f855 3b04 	ldr.w	r3, [r5], #4
1000fb28:	4798      	blx	r3
1000fb2a:	3601      	adds	r6, #1
1000fb2c:	e7ee      	b.n	1000fb0c <__libc_init_array+0xc>
1000fb2e:	f855 3b04 	ldr.w	r3, [r5], #4
1000fb32:	4798      	blx	r3
1000fb34:	3601      	adds	r6, #1
1000fb36:	e7f2      	b.n	1000fb1e <__libc_init_array+0x1e>
1000fb38:	10018f60 	.word	0x10018f60
1000fb3c:	10018f60 	.word	0x10018f60
1000fb40:	10018f60 	.word	0x10018f60
1000fb44:	10018f64 	.word	0x10018f64

1000fb48 <__retarget_lock_init_recursive>:
1000fb48:	4770      	bx	lr

1000fb4a <__retarget_lock_acquire_recursive>:
1000fb4a:	4770      	bx	lr

1000fb4c <__retarget_lock_release_recursive>:
1000fb4c:	4770      	bx	lr

1000fb4e <memcpy>:
1000fb4e:	440a      	add	r2, r1
1000fb50:	4291      	cmp	r1, r2
1000fb52:	f100 33ff 	add.w	r3, r0, #4294967295
1000fb56:	d100      	bne.n	1000fb5a <memcpy+0xc>
1000fb58:	4770      	bx	lr
1000fb5a:	b510      	push	{r4, lr}
1000fb5c:	f811 4b01 	ldrb.w	r4, [r1], #1
1000fb60:	f803 4f01 	strb.w	r4, [r3, #1]!
1000fb64:	4291      	cmp	r1, r2
1000fb66:	d1f9      	bne.n	1000fb5c <memcpy+0xe>
1000fb68:	bd10      	pop	{r4, pc}

1000fb6a <abort>:
1000fb6a:	b508      	push	{r3, lr}
1000fb6c:	2006      	movs	r0, #6
1000fb6e:	f001 fe6f 	bl	10011850 <raise>
1000fb72:	2001      	movs	r0, #1
1000fb74:	f002 f8b6 	bl	10011ce4 <_exit>

1000fb78 <quorem>:
1000fb78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000fb7c:	6903      	ldr	r3, [r0, #16]
1000fb7e:	690c      	ldr	r4, [r1, #16]
1000fb80:	42a3      	cmp	r3, r4
1000fb82:	4607      	mov	r7, r0
1000fb84:	db7e      	blt.n	1000fc84 <quorem+0x10c>
1000fb86:	3c01      	subs	r4, #1
1000fb88:	f101 0814 	add.w	r8, r1, #20
1000fb8c:	f100 0514 	add.w	r5, r0, #20
1000fb90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
1000fb94:	9301      	str	r3, [sp, #4]
1000fb96:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
1000fb9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
1000fb9e:	3301      	adds	r3, #1
1000fba0:	429a      	cmp	r2, r3
1000fba2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
1000fba6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
1000fbaa:	fbb2 f6f3 	udiv	r6, r2, r3
1000fbae:	d331      	bcc.n	1000fc14 <quorem+0x9c>
1000fbb0:	f04f 0e00 	mov.w	lr, #0
1000fbb4:	4640      	mov	r0, r8
1000fbb6:	46ac      	mov	ip, r5
1000fbb8:	46f2      	mov	sl, lr
1000fbba:	f850 2b04 	ldr.w	r2, [r0], #4
1000fbbe:	b293      	uxth	r3, r2
1000fbc0:	fb06 e303 	mla	r3, r6, r3, lr
1000fbc4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
1000fbc8:	0c1a      	lsrs	r2, r3, #16
1000fbca:	b29b      	uxth	r3, r3
1000fbcc:	ebaa 0303 	sub.w	r3, sl, r3
1000fbd0:	f8dc a000 	ldr.w	sl, [ip]
1000fbd4:	fa13 f38a 	uxtah	r3, r3, sl
1000fbd8:	fb06 220e 	mla	r2, r6, lr, r2
1000fbdc:	9300      	str	r3, [sp, #0]
1000fbde:	9b00      	ldr	r3, [sp, #0]
1000fbe0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
1000fbe4:	b292      	uxth	r2, r2
1000fbe6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
1000fbea:	eb02 4223 	add.w	r2, r2, r3, asr #16
1000fbee:	f8bd 3000 	ldrh.w	r3, [sp]
1000fbf2:	4581      	cmp	r9, r0
1000fbf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1000fbf8:	f84c 3b04 	str.w	r3, [ip], #4
1000fbfc:	ea4f 4a22 	mov.w	sl, r2, asr #16
1000fc00:	d2db      	bcs.n	1000fbba <quorem+0x42>
1000fc02:	f855 300b 	ldr.w	r3, [r5, fp]
1000fc06:	b92b      	cbnz	r3, 1000fc14 <quorem+0x9c>
1000fc08:	9b01      	ldr	r3, [sp, #4]
1000fc0a:	3b04      	subs	r3, #4
1000fc0c:	429d      	cmp	r5, r3
1000fc0e:	461a      	mov	r2, r3
1000fc10:	d32c      	bcc.n	1000fc6c <quorem+0xf4>
1000fc12:	613c      	str	r4, [r7, #16]
1000fc14:	4638      	mov	r0, r7
1000fc16:	f001 f8f1 	bl	10010dfc <__mcmp>
1000fc1a:	2800      	cmp	r0, #0
1000fc1c:	db22      	blt.n	1000fc64 <quorem+0xec>
1000fc1e:	3601      	adds	r6, #1
1000fc20:	4629      	mov	r1, r5
1000fc22:	2000      	movs	r0, #0
1000fc24:	f858 2b04 	ldr.w	r2, [r8], #4
1000fc28:	f8d1 c000 	ldr.w	ip, [r1]
1000fc2c:	b293      	uxth	r3, r2
1000fc2e:	1ac3      	subs	r3, r0, r3
1000fc30:	0c12      	lsrs	r2, r2, #16
1000fc32:	fa13 f38c 	uxtah	r3, r3, ip
1000fc36:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
1000fc3a:	eb02 4223 	add.w	r2, r2, r3, asr #16
1000fc3e:	b29b      	uxth	r3, r3
1000fc40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1000fc44:	45c1      	cmp	r9, r8
1000fc46:	f841 3b04 	str.w	r3, [r1], #4
1000fc4a:	ea4f 4022 	mov.w	r0, r2, asr #16
1000fc4e:	d2e9      	bcs.n	1000fc24 <quorem+0xac>
1000fc50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
1000fc54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
1000fc58:	b922      	cbnz	r2, 1000fc64 <quorem+0xec>
1000fc5a:	3b04      	subs	r3, #4
1000fc5c:	429d      	cmp	r5, r3
1000fc5e:	461a      	mov	r2, r3
1000fc60:	d30a      	bcc.n	1000fc78 <quorem+0x100>
1000fc62:	613c      	str	r4, [r7, #16]
1000fc64:	4630      	mov	r0, r6
1000fc66:	b003      	add	sp, #12
1000fc68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000fc6c:	6812      	ldr	r2, [r2, #0]
1000fc6e:	3b04      	subs	r3, #4
1000fc70:	2a00      	cmp	r2, #0
1000fc72:	d1ce      	bne.n	1000fc12 <quorem+0x9a>
1000fc74:	3c01      	subs	r4, #1
1000fc76:	e7c9      	b.n	1000fc0c <quorem+0x94>
1000fc78:	6812      	ldr	r2, [r2, #0]
1000fc7a:	3b04      	subs	r3, #4
1000fc7c:	2a00      	cmp	r2, #0
1000fc7e:	d1f0      	bne.n	1000fc62 <quorem+0xea>
1000fc80:	3c01      	subs	r4, #1
1000fc82:	e7eb      	b.n	1000fc5c <quorem+0xe4>
1000fc84:	2000      	movs	r0, #0
1000fc86:	e7ee      	b.n	1000fc66 <quorem+0xee>

1000fc88 <_dtoa_r>:
1000fc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000fc8c:	ed2d 8b04 	vpush	{d8-d9}
1000fc90:	69c5      	ldr	r5, [r0, #28]
1000fc92:	b093      	sub	sp, #76	; 0x4c
1000fc94:	ed8d 0b02 	vstr	d0, [sp, #8]
1000fc98:	ec57 6b10 	vmov	r6, r7, d0
1000fc9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
1000fca0:	9107      	str	r1, [sp, #28]
1000fca2:	4604      	mov	r4, r0
1000fca4:	920a      	str	r2, [sp, #40]	; 0x28
1000fca6:	930d      	str	r3, [sp, #52]	; 0x34
1000fca8:	b975      	cbnz	r5, 1000fcc8 <_dtoa_r+0x40>
1000fcaa:	2010      	movs	r0, #16
1000fcac:	f7ff f812 	bl	1000ecd4 <malloc>
1000fcb0:	4602      	mov	r2, r0
1000fcb2:	61e0      	str	r0, [r4, #28]
1000fcb4:	b920      	cbnz	r0, 1000fcc0 <_dtoa_r+0x38>
1000fcb6:	4bae      	ldr	r3, [pc, #696]	; (1000ff70 <_dtoa_r+0x2e8>)
1000fcb8:	21ef      	movs	r1, #239	; 0xef
1000fcba:	48ae      	ldr	r0, [pc, #696]	; (1000ff74 <_dtoa_r+0x2ec>)
1000fcbc:	f7fe ffec 	bl	1000ec98 <__assert_func>
1000fcc0:	e9c0 5501 	strd	r5, r5, [r0, #4]
1000fcc4:	6005      	str	r5, [r0, #0]
1000fcc6:	60c5      	str	r5, [r0, #12]
1000fcc8:	69e3      	ldr	r3, [r4, #28]
1000fcca:	6819      	ldr	r1, [r3, #0]
1000fccc:	b151      	cbz	r1, 1000fce4 <_dtoa_r+0x5c>
1000fcce:	685a      	ldr	r2, [r3, #4]
1000fcd0:	604a      	str	r2, [r1, #4]
1000fcd2:	2301      	movs	r3, #1
1000fcd4:	4093      	lsls	r3, r2
1000fcd6:	608b      	str	r3, [r1, #8]
1000fcd8:	4620      	mov	r0, r4
1000fcda:	f000 fe53 	bl	10010984 <_Bfree>
1000fcde:	69e3      	ldr	r3, [r4, #28]
1000fce0:	2200      	movs	r2, #0
1000fce2:	601a      	str	r2, [r3, #0]
1000fce4:	1e3b      	subs	r3, r7, #0
1000fce6:	bfbb      	ittet	lt
1000fce8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
1000fcec:	9303      	strlt	r3, [sp, #12]
1000fcee:	2300      	movge	r3, #0
1000fcf0:	2201      	movlt	r2, #1
1000fcf2:	bfac      	ite	ge
1000fcf4:	f8c8 3000 	strge.w	r3, [r8]
1000fcf8:	f8c8 2000 	strlt.w	r2, [r8]
1000fcfc:	4b9e      	ldr	r3, [pc, #632]	; (1000ff78 <_dtoa_r+0x2f0>)
1000fcfe:	f8dd 800c 	ldr.w	r8, [sp, #12]
1000fd02:	ea33 0308 	bics.w	r3, r3, r8
1000fd06:	d11b      	bne.n	1000fd40 <_dtoa_r+0xb8>
1000fd08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1000fd0a:	f242 730f 	movw	r3, #9999	; 0x270f
1000fd0e:	6013      	str	r3, [r2, #0]
1000fd10:	f3c8 0313 	ubfx	r3, r8, #0, #20
1000fd14:	4333      	orrs	r3, r6
1000fd16:	f000 8593 	beq.w	10010840 <_dtoa_r+0xbb8>
1000fd1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000fd1c:	b963      	cbnz	r3, 1000fd38 <_dtoa_r+0xb0>
1000fd1e:	4b97      	ldr	r3, [pc, #604]	; (1000ff7c <_dtoa_r+0x2f4>)
1000fd20:	e027      	b.n	1000fd72 <_dtoa_r+0xea>
1000fd22:	4b97      	ldr	r3, [pc, #604]	; (1000ff80 <_dtoa_r+0x2f8>)
1000fd24:	9300      	str	r3, [sp, #0]
1000fd26:	3308      	adds	r3, #8
1000fd28:	9a21      	ldr	r2, [sp, #132]	; 0x84
1000fd2a:	6013      	str	r3, [r2, #0]
1000fd2c:	9800      	ldr	r0, [sp, #0]
1000fd2e:	b013      	add	sp, #76	; 0x4c
1000fd30:	ecbd 8b04 	vpop	{d8-d9}
1000fd34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000fd38:	4b90      	ldr	r3, [pc, #576]	; (1000ff7c <_dtoa_r+0x2f4>)
1000fd3a:	9300      	str	r3, [sp, #0]
1000fd3c:	3303      	adds	r3, #3
1000fd3e:	e7f3      	b.n	1000fd28 <_dtoa_r+0xa0>
1000fd40:	ed9d 7b02 	vldr	d7, [sp, #8]
1000fd44:	2200      	movs	r2, #0
1000fd46:	ec51 0b17 	vmov	r0, r1, d7
1000fd4a:	eeb0 8a47 	vmov.f32	s16, s14
1000fd4e:	eef0 8a67 	vmov.f32	s17, s15
1000fd52:	2300      	movs	r3, #0
1000fd54:	f7f0 fe00 	bl	10000958 <__aeabi_dcmpeq>
1000fd58:	4681      	mov	r9, r0
1000fd5a:	b160      	cbz	r0, 1000fd76 <_dtoa_r+0xee>
1000fd5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1000fd5e:	2301      	movs	r3, #1
1000fd60:	6013      	str	r3, [r2, #0]
1000fd62:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000fd64:	2b00      	cmp	r3, #0
1000fd66:	f000 8568 	beq.w	1001083a <_dtoa_r+0xbb2>
1000fd6a:	4b86      	ldr	r3, [pc, #536]	; (1000ff84 <_dtoa_r+0x2fc>)
1000fd6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
1000fd6e:	6013      	str	r3, [r2, #0]
1000fd70:	3b01      	subs	r3, #1
1000fd72:	9300      	str	r3, [sp, #0]
1000fd74:	e7da      	b.n	1000fd2c <_dtoa_r+0xa4>
1000fd76:	aa10      	add	r2, sp, #64	; 0x40
1000fd78:	a911      	add	r1, sp, #68	; 0x44
1000fd7a:	4620      	mov	r0, r4
1000fd7c:	eeb0 0a48 	vmov.f32	s0, s16
1000fd80:	eef0 0a68 	vmov.f32	s1, s17
1000fd84:	f001 f8e0 	bl	10010f48 <__d2b>
1000fd88:	f3c8 550a 	ubfx	r5, r8, #20, #11
1000fd8c:	4682      	mov	sl, r0
1000fd8e:	2d00      	cmp	r5, #0
1000fd90:	d07f      	beq.n	1000fe92 <_dtoa_r+0x20a>
1000fd92:	ee18 3a90 	vmov	r3, s17
1000fd96:	f3c3 0313 	ubfx	r3, r3, #0, #20
1000fd9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
1000fd9e:	ec51 0b18 	vmov	r0, r1, d8
1000fda2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
1000fda6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
1000fdaa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
1000fdae:	4619      	mov	r1, r3
1000fdb0:	2200      	movs	r2, #0
1000fdb2:	4b75      	ldr	r3, [pc, #468]	; (1000ff88 <_dtoa_r+0x300>)
1000fdb4:	f7f0 f9b0 	bl	10000118 <__aeabi_dsub>
1000fdb8:	a367      	add	r3, pc, #412	; (adr r3, 1000ff58 <_dtoa_r+0x2d0>)
1000fdba:	e9d3 2300 	ldrd	r2, r3, [r3]
1000fdbe:	f7f0 fb63 	bl	10000488 <__aeabi_dmul>
1000fdc2:	a367      	add	r3, pc, #412	; (adr r3, 1000ff60 <_dtoa_r+0x2d8>)
1000fdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
1000fdc8:	f7f0 f9a8 	bl	1000011c <__adddf3>
1000fdcc:	4606      	mov	r6, r0
1000fdce:	4628      	mov	r0, r5
1000fdd0:	460f      	mov	r7, r1
1000fdd2:	f7f0 faef 	bl	100003b4 <__aeabi_i2d>
1000fdd6:	a364      	add	r3, pc, #400	; (adr r3, 1000ff68 <_dtoa_r+0x2e0>)
1000fdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
1000fddc:	f7f0 fb54 	bl	10000488 <__aeabi_dmul>
1000fde0:	4602      	mov	r2, r0
1000fde2:	460b      	mov	r3, r1
1000fde4:	4630      	mov	r0, r6
1000fde6:	4639      	mov	r1, r7
1000fde8:	f7f0 f998 	bl	1000011c <__adddf3>
1000fdec:	4606      	mov	r6, r0
1000fdee:	460f      	mov	r7, r1
1000fdf0:	f7f0 fdfa 	bl	100009e8 <__aeabi_d2iz>
1000fdf4:	2200      	movs	r2, #0
1000fdf6:	4683      	mov	fp, r0
1000fdf8:	2300      	movs	r3, #0
1000fdfa:	4630      	mov	r0, r6
1000fdfc:	4639      	mov	r1, r7
1000fdfe:	f7f0 fdb5 	bl	1000096c <__aeabi_dcmplt>
1000fe02:	b148      	cbz	r0, 1000fe18 <_dtoa_r+0x190>
1000fe04:	4658      	mov	r0, fp
1000fe06:	f7f0 fad5 	bl	100003b4 <__aeabi_i2d>
1000fe0a:	4632      	mov	r2, r6
1000fe0c:	463b      	mov	r3, r7
1000fe0e:	f7f0 fda3 	bl	10000958 <__aeabi_dcmpeq>
1000fe12:	b908      	cbnz	r0, 1000fe18 <_dtoa_r+0x190>
1000fe14:	f10b 3bff 	add.w	fp, fp, #4294967295
1000fe18:	f1bb 0f16 	cmp.w	fp, #22
1000fe1c:	d857      	bhi.n	1000fece <_dtoa_r+0x246>
1000fe1e:	4b5b      	ldr	r3, [pc, #364]	; (1000ff8c <_dtoa_r+0x304>)
1000fe20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
1000fe24:	e9d3 2300 	ldrd	r2, r3, [r3]
1000fe28:	ec51 0b18 	vmov	r0, r1, d8
1000fe2c:	f7f0 fd9e 	bl	1000096c <__aeabi_dcmplt>
1000fe30:	2800      	cmp	r0, #0
1000fe32:	d04e      	beq.n	1000fed2 <_dtoa_r+0x24a>
1000fe34:	f10b 3bff 	add.w	fp, fp, #4294967295
1000fe38:	2300      	movs	r3, #0
1000fe3a:	930c      	str	r3, [sp, #48]	; 0x30
1000fe3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000fe3e:	1b5b      	subs	r3, r3, r5
1000fe40:	1e5a      	subs	r2, r3, #1
1000fe42:	bf45      	ittet	mi
1000fe44:	f1c3 0301 	rsbmi	r3, r3, #1
1000fe48:	9305      	strmi	r3, [sp, #20]
1000fe4a:	2300      	movpl	r3, #0
1000fe4c:	2300      	movmi	r3, #0
1000fe4e:	9206      	str	r2, [sp, #24]
1000fe50:	bf54      	ite	pl
1000fe52:	9305      	strpl	r3, [sp, #20]
1000fe54:	9306      	strmi	r3, [sp, #24]
1000fe56:	f1bb 0f00 	cmp.w	fp, #0
1000fe5a:	db3c      	blt.n	1000fed6 <_dtoa_r+0x24e>
1000fe5c:	9b06      	ldr	r3, [sp, #24]
1000fe5e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
1000fe62:	445b      	add	r3, fp
1000fe64:	9306      	str	r3, [sp, #24]
1000fe66:	2300      	movs	r3, #0
1000fe68:	9308      	str	r3, [sp, #32]
1000fe6a:	9b07      	ldr	r3, [sp, #28]
1000fe6c:	2b09      	cmp	r3, #9
1000fe6e:	d868      	bhi.n	1000ff42 <_dtoa_r+0x2ba>
1000fe70:	2b05      	cmp	r3, #5
1000fe72:	bfc4      	itt	gt
1000fe74:	3b04      	subgt	r3, #4
1000fe76:	9307      	strgt	r3, [sp, #28]
1000fe78:	9b07      	ldr	r3, [sp, #28]
1000fe7a:	f1a3 0302 	sub.w	r3, r3, #2
1000fe7e:	bfcc      	ite	gt
1000fe80:	2500      	movgt	r5, #0
1000fe82:	2501      	movle	r5, #1
1000fe84:	2b03      	cmp	r3, #3
1000fe86:	f200 8085 	bhi.w	1000ff94 <_dtoa_r+0x30c>
1000fe8a:	e8df f003 	tbb	[pc, r3]
1000fe8e:	3b2e      	.short	0x3b2e
1000fe90:	5839      	.short	0x5839
1000fe92:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
1000fe96:	441d      	add	r5, r3
1000fe98:	f205 4332 	addw	r3, r5, #1074	; 0x432
1000fe9c:	2b20      	cmp	r3, #32
1000fe9e:	bfc1      	itttt	gt
1000fea0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
1000fea4:	fa08 f803 	lslgt.w	r8, r8, r3
1000fea8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
1000feac:	fa26 f303 	lsrgt.w	r3, r6, r3
1000feb0:	bfd6      	itet	le
1000feb2:	f1c3 0320 	rsble	r3, r3, #32
1000feb6:	ea48 0003 	orrgt.w	r0, r8, r3
1000feba:	fa06 f003 	lslle.w	r0, r6, r3
1000febe:	f7f0 fa69 	bl	10000394 <__aeabi_ui2d>
1000fec2:	2201      	movs	r2, #1
1000fec4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
1000fec8:	3d01      	subs	r5, #1
1000feca:	920e      	str	r2, [sp, #56]	; 0x38
1000fecc:	e76f      	b.n	1000fdae <_dtoa_r+0x126>
1000fece:	2301      	movs	r3, #1
1000fed0:	e7b3      	b.n	1000fe3a <_dtoa_r+0x1b2>
1000fed2:	900c      	str	r0, [sp, #48]	; 0x30
1000fed4:	e7b2      	b.n	1000fe3c <_dtoa_r+0x1b4>
1000fed6:	9b05      	ldr	r3, [sp, #20]
1000fed8:	eba3 030b 	sub.w	r3, r3, fp
1000fedc:	9305      	str	r3, [sp, #20]
1000fede:	f1cb 0300 	rsb	r3, fp, #0
1000fee2:	9308      	str	r3, [sp, #32]
1000fee4:	2300      	movs	r3, #0
1000fee6:	930b      	str	r3, [sp, #44]	; 0x2c
1000fee8:	e7bf      	b.n	1000fe6a <_dtoa_r+0x1e2>
1000feea:	2300      	movs	r3, #0
1000feec:	9309      	str	r3, [sp, #36]	; 0x24
1000feee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000fef0:	2b00      	cmp	r3, #0
1000fef2:	dc52      	bgt.n	1000ff9a <_dtoa_r+0x312>
1000fef4:	2301      	movs	r3, #1
1000fef6:	9301      	str	r3, [sp, #4]
1000fef8:	9304      	str	r3, [sp, #16]
1000fefa:	461a      	mov	r2, r3
1000fefc:	920a      	str	r2, [sp, #40]	; 0x28
1000fefe:	e00b      	b.n	1000ff18 <_dtoa_r+0x290>
1000ff00:	2301      	movs	r3, #1
1000ff02:	e7f3      	b.n	1000feec <_dtoa_r+0x264>
1000ff04:	2300      	movs	r3, #0
1000ff06:	9309      	str	r3, [sp, #36]	; 0x24
1000ff08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000ff0a:	445b      	add	r3, fp
1000ff0c:	9301      	str	r3, [sp, #4]
1000ff0e:	3301      	adds	r3, #1
1000ff10:	2b01      	cmp	r3, #1
1000ff12:	9304      	str	r3, [sp, #16]
1000ff14:	bfb8      	it	lt
1000ff16:	2301      	movlt	r3, #1
1000ff18:	69e0      	ldr	r0, [r4, #28]
1000ff1a:	2100      	movs	r1, #0
1000ff1c:	2204      	movs	r2, #4
1000ff1e:	f102 0614 	add.w	r6, r2, #20
1000ff22:	429e      	cmp	r6, r3
1000ff24:	d93d      	bls.n	1000ffa2 <_dtoa_r+0x31a>
1000ff26:	6041      	str	r1, [r0, #4]
1000ff28:	4620      	mov	r0, r4
1000ff2a:	f000 fceb 	bl	10010904 <_Balloc>
1000ff2e:	9000      	str	r0, [sp, #0]
1000ff30:	2800      	cmp	r0, #0
1000ff32:	d139      	bne.n	1000ffa8 <_dtoa_r+0x320>
1000ff34:	4b16      	ldr	r3, [pc, #88]	; (1000ff90 <_dtoa_r+0x308>)
1000ff36:	4602      	mov	r2, r0
1000ff38:	f240 11af 	movw	r1, #431	; 0x1af
1000ff3c:	e6bd      	b.n	1000fcba <_dtoa_r+0x32>
1000ff3e:	2301      	movs	r3, #1
1000ff40:	e7e1      	b.n	1000ff06 <_dtoa_r+0x27e>
1000ff42:	2501      	movs	r5, #1
1000ff44:	2300      	movs	r3, #0
1000ff46:	9307      	str	r3, [sp, #28]
1000ff48:	9509      	str	r5, [sp, #36]	; 0x24
1000ff4a:	f04f 33ff 	mov.w	r3, #4294967295
1000ff4e:	9301      	str	r3, [sp, #4]
1000ff50:	9304      	str	r3, [sp, #16]
1000ff52:	2200      	movs	r2, #0
1000ff54:	2312      	movs	r3, #18
1000ff56:	e7d1      	b.n	1000fefc <_dtoa_r+0x274>
1000ff58:	636f4361 	.word	0x636f4361
1000ff5c:	3fd287a7 	.word	0x3fd287a7
1000ff60:	8b60c8b3 	.word	0x8b60c8b3
1000ff64:	3fc68a28 	.word	0x3fc68a28
1000ff68:	509f79fb 	.word	0x509f79fb
1000ff6c:	3fd34413 	.word	0x3fd34413
1000ff70:	10018c55 	.word	0x10018c55
1000ff74:	10018c6c 	.word	0x10018c6c
1000ff78:	7ff00000 	.word	0x7ff00000
1000ff7c:	10018c51 	.word	0x10018c51
1000ff80:	10018c48 	.word	0x10018c48
1000ff84:	10018c25 	.word	0x10018c25
1000ff88:	3ff80000 	.word	0x3ff80000
1000ff8c:	10018d58 	.word	0x10018d58
1000ff90:	10018cc4 	.word	0x10018cc4
1000ff94:	2301      	movs	r3, #1
1000ff96:	9309      	str	r3, [sp, #36]	; 0x24
1000ff98:	e7d7      	b.n	1000ff4a <_dtoa_r+0x2c2>
1000ff9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000ff9c:	9301      	str	r3, [sp, #4]
1000ff9e:	9304      	str	r3, [sp, #16]
1000ffa0:	e7ba      	b.n	1000ff18 <_dtoa_r+0x290>
1000ffa2:	3101      	adds	r1, #1
1000ffa4:	0052      	lsls	r2, r2, #1
1000ffa6:	e7ba      	b.n	1000ff1e <_dtoa_r+0x296>
1000ffa8:	69e3      	ldr	r3, [r4, #28]
1000ffaa:	9a00      	ldr	r2, [sp, #0]
1000ffac:	601a      	str	r2, [r3, #0]
1000ffae:	9b04      	ldr	r3, [sp, #16]
1000ffb0:	2b0e      	cmp	r3, #14
1000ffb2:	f200 80a8 	bhi.w	10010106 <_dtoa_r+0x47e>
1000ffb6:	2d00      	cmp	r5, #0
1000ffb8:	f000 80a5 	beq.w	10010106 <_dtoa_r+0x47e>
1000ffbc:	f1bb 0f00 	cmp.w	fp, #0
1000ffc0:	dd38      	ble.n	10010034 <_dtoa_r+0x3ac>
1000ffc2:	4bc0      	ldr	r3, [pc, #768]	; (100102c4 <_dtoa_r+0x63c>)
1000ffc4:	f00b 020f 	and.w	r2, fp, #15
1000ffc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1000ffcc:	f41b 7f80 	tst.w	fp, #256	; 0x100
1000ffd0:	e9d3 6700 	ldrd	r6, r7, [r3]
1000ffd4:	ea4f 182b 	mov.w	r8, fp, asr #4
1000ffd8:	d019      	beq.n	1001000e <_dtoa_r+0x386>
1000ffda:	4bbb      	ldr	r3, [pc, #748]	; (100102c8 <_dtoa_r+0x640>)
1000ffdc:	ec51 0b18 	vmov	r0, r1, d8
1000ffe0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
1000ffe4:	f7f0 fb7a 	bl	100006dc <__aeabi_ddiv>
1000ffe8:	e9cd 0102 	strd	r0, r1, [sp, #8]
1000ffec:	f008 080f 	and.w	r8, r8, #15
1000fff0:	2503      	movs	r5, #3
1000fff2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 100102c8 <_dtoa_r+0x640>
1000fff6:	f1b8 0f00 	cmp.w	r8, #0
1000fffa:	d10a      	bne.n	10010012 <_dtoa_r+0x38a>
1000fffc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
10010000:	4632      	mov	r2, r6
10010002:	463b      	mov	r3, r7
10010004:	f7f0 fb6a 	bl	100006dc <__aeabi_ddiv>
10010008:	e9cd 0102 	strd	r0, r1, [sp, #8]
1001000c:	e02b      	b.n	10010066 <_dtoa_r+0x3de>
1001000e:	2502      	movs	r5, #2
10010010:	e7ef      	b.n	1000fff2 <_dtoa_r+0x36a>
10010012:	f018 0f01 	tst.w	r8, #1
10010016:	d008      	beq.n	1001002a <_dtoa_r+0x3a2>
10010018:	4630      	mov	r0, r6
1001001a:	4639      	mov	r1, r7
1001001c:	e9d9 2300 	ldrd	r2, r3, [r9]
10010020:	f7f0 fa32 	bl	10000488 <__aeabi_dmul>
10010024:	3501      	adds	r5, #1
10010026:	4606      	mov	r6, r0
10010028:	460f      	mov	r7, r1
1001002a:	ea4f 0868 	mov.w	r8, r8, asr #1
1001002e:	f109 0908 	add.w	r9, r9, #8
10010032:	e7e0      	b.n	1000fff6 <_dtoa_r+0x36e>
10010034:	f000 809f 	beq.w	10010176 <_dtoa_r+0x4ee>
10010038:	f1cb 0600 	rsb	r6, fp, #0
1001003c:	4ba1      	ldr	r3, [pc, #644]	; (100102c4 <_dtoa_r+0x63c>)
1001003e:	4fa2      	ldr	r7, [pc, #648]	; (100102c8 <_dtoa_r+0x640>)
10010040:	f006 020f 	and.w	r2, r6, #15
10010044:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
10010048:	e9d3 2300 	ldrd	r2, r3, [r3]
1001004c:	ec51 0b18 	vmov	r0, r1, d8
10010050:	f7f0 fa1a 	bl	10000488 <__aeabi_dmul>
10010054:	e9cd 0102 	strd	r0, r1, [sp, #8]
10010058:	1136      	asrs	r6, r6, #4
1001005a:	2300      	movs	r3, #0
1001005c:	2502      	movs	r5, #2
1001005e:	2e00      	cmp	r6, #0
10010060:	d17e      	bne.n	10010160 <_dtoa_r+0x4d8>
10010062:	2b00      	cmp	r3, #0
10010064:	d1d0      	bne.n	10010008 <_dtoa_r+0x380>
10010066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10010068:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
1001006c:	2b00      	cmp	r3, #0
1001006e:	f000 8084 	beq.w	1001017a <_dtoa_r+0x4f2>
10010072:	4b96      	ldr	r3, [pc, #600]	; (100102cc <_dtoa_r+0x644>)
10010074:	2200      	movs	r2, #0
10010076:	4640      	mov	r0, r8
10010078:	4649      	mov	r1, r9
1001007a:	f7f0 fc77 	bl	1000096c <__aeabi_dcmplt>
1001007e:	2800      	cmp	r0, #0
10010080:	d07b      	beq.n	1001017a <_dtoa_r+0x4f2>
10010082:	9b04      	ldr	r3, [sp, #16]
10010084:	2b00      	cmp	r3, #0
10010086:	d078      	beq.n	1001017a <_dtoa_r+0x4f2>
10010088:	9b01      	ldr	r3, [sp, #4]
1001008a:	2b00      	cmp	r3, #0
1001008c:	dd39      	ble.n	10010102 <_dtoa_r+0x47a>
1001008e:	4b90      	ldr	r3, [pc, #576]	; (100102d0 <_dtoa_r+0x648>)
10010090:	2200      	movs	r2, #0
10010092:	4640      	mov	r0, r8
10010094:	4649      	mov	r1, r9
10010096:	f7f0 f9f7 	bl	10000488 <__aeabi_dmul>
1001009a:	e9cd 0102 	strd	r0, r1, [sp, #8]
1001009e:	9e01      	ldr	r6, [sp, #4]
100100a0:	f10b 37ff 	add.w	r7, fp, #4294967295
100100a4:	3501      	adds	r5, #1
100100a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
100100aa:	4628      	mov	r0, r5
100100ac:	f7f0 f982 	bl	100003b4 <__aeabi_i2d>
100100b0:	4642      	mov	r2, r8
100100b2:	464b      	mov	r3, r9
100100b4:	f7f0 f9e8 	bl	10000488 <__aeabi_dmul>
100100b8:	4b86      	ldr	r3, [pc, #536]	; (100102d4 <_dtoa_r+0x64c>)
100100ba:	2200      	movs	r2, #0
100100bc:	f7f0 f82e 	bl	1000011c <__adddf3>
100100c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
100100c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
100100c8:	9303      	str	r3, [sp, #12]
100100ca:	2e00      	cmp	r6, #0
100100cc:	d158      	bne.n	10010180 <_dtoa_r+0x4f8>
100100ce:	4b82      	ldr	r3, [pc, #520]	; (100102d8 <_dtoa_r+0x650>)
100100d0:	2200      	movs	r2, #0
100100d2:	4640      	mov	r0, r8
100100d4:	4649      	mov	r1, r9
100100d6:	f7f0 f81f 	bl	10000118 <__aeabi_dsub>
100100da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
100100de:	4680      	mov	r8, r0
100100e0:	4689      	mov	r9, r1
100100e2:	f7f0 fc61 	bl	100009a8 <__aeabi_dcmpgt>
100100e6:	2800      	cmp	r0, #0
100100e8:	f040 8296 	bne.w	10010618 <_dtoa_r+0x990>
100100ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
100100f0:	4640      	mov	r0, r8
100100f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
100100f6:	4649      	mov	r1, r9
100100f8:	f7f0 fc38 	bl	1000096c <__aeabi_dcmplt>
100100fc:	2800      	cmp	r0, #0
100100fe:	f040 8289 	bne.w	10010614 <_dtoa_r+0x98c>
10010102:	ed8d 8b02 	vstr	d8, [sp, #8]
10010106:	9b11      	ldr	r3, [sp, #68]	; 0x44
10010108:	2b00      	cmp	r3, #0
1001010a:	f2c0 814e 	blt.w	100103aa <_dtoa_r+0x722>
1001010e:	f1bb 0f0e 	cmp.w	fp, #14
10010112:	f300 814a 	bgt.w	100103aa <_dtoa_r+0x722>
10010116:	4b6b      	ldr	r3, [pc, #428]	; (100102c4 <_dtoa_r+0x63c>)
10010118:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
1001011c:	e9d3 8900 	ldrd	r8, r9, [r3]
10010120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10010122:	2b00      	cmp	r3, #0
10010124:	f280 80dc 	bge.w	100102e0 <_dtoa_r+0x658>
10010128:	9b04      	ldr	r3, [sp, #16]
1001012a:	2b00      	cmp	r3, #0
1001012c:	f300 80d8 	bgt.w	100102e0 <_dtoa_r+0x658>
10010130:	f040 826f 	bne.w	10010612 <_dtoa_r+0x98a>
10010134:	4b68      	ldr	r3, [pc, #416]	; (100102d8 <_dtoa_r+0x650>)
10010136:	2200      	movs	r2, #0
10010138:	4640      	mov	r0, r8
1001013a:	4649      	mov	r1, r9
1001013c:	f7f0 f9a4 	bl	10000488 <__aeabi_dmul>
10010140:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
10010144:	f7f0 fc26 	bl	10000994 <__aeabi_dcmpge>
10010148:	9e04      	ldr	r6, [sp, #16]
1001014a:	4637      	mov	r7, r6
1001014c:	2800      	cmp	r0, #0
1001014e:	f040 8245 	bne.w	100105dc <_dtoa_r+0x954>
10010152:	9d00      	ldr	r5, [sp, #0]
10010154:	2331      	movs	r3, #49	; 0x31
10010156:	f805 3b01 	strb.w	r3, [r5], #1
1001015a:	f10b 0b01 	add.w	fp, fp, #1
1001015e:	e241      	b.n	100105e4 <_dtoa_r+0x95c>
10010160:	07f2      	lsls	r2, r6, #31
10010162:	d505      	bpl.n	10010170 <_dtoa_r+0x4e8>
10010164:	e9d7 2300 	ldrd	r2, r3, [r7]
10010168:	f7f0 f98e 	bl	10000488 <__aeabi_dmul>
1001016c:	3501      	adds	r5, #1
1001016e:	2301      	movs	r3, #1
10010170:	1076      	asrs	r6, r6, #1
10010172:	3708      	adds	r7, #8
10010174:	e773      	b.n	1001005e <_dtoa_r+0x3d6>
10010176:	2502      	movs	r5, #2
10010178:	e775      	b.n	10010066 <_dtoa_r+0x3de>
1001017a:	9e04      	ldr	r6, [sp, #16]
1001017c:	465f      	mov	r7, fp
1001017e:	e792      	b.n	100100a6 <_dtoa_r+0x41e>
10010180:	9900      	ldr	r1, [sp, #0]
10010182:	4b50      	ldr	r3, [pc, #320]	; (100102c4 <_dtoa_r+0x63c>)
10010184:	ed9d 7b02 	vldr	d7, [sp, #8]
10010188:	4431      	add	r1, r6
1001018a:	9102      	str	r1, [sp, #8]
1001018c:	9909      	ldr	r1, [sp, #36]	; 0x24
1001018e:	eeb0 9a47 	vmov.f32	s18, s14
10010192:	eef0 9a67 	vmov.f32	s19, s15
10010196:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
1001019a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
1001019e:	2900      	cmp	r1, #0
100101a0:	d044      	beq.n	1001022c <_dtoa_r+0x5a4>
100101a2:	494e      	ldr	r1, [pc, #312]	; (100102dc <_dtoa_r+0x654>)
100101a4:	2000      	movs	r0, #0
100101a6:	f7f0 fa99 	bl	100006dc <__aeabi_ddiv>
100101aa:	ec53 2b19 	vmov	r2, r3, d9
100101ae:	f7ef ffb3 	bl	10000118 <__aeabi_dsub>
100101b2:	9d00      	ldr	r5, [sp, #0]
100101b4:	ec41 0b19 	vmov	d9, r0, r1
100101b8:	4649      	mov	r1, r9
100101ba:	4640      	mov	r0, r8
100101bc:	f7f0 fc14 	bl	100009e8 <__aeabi_d2iz>
100101c0:	4606      	mov	r6, r0
100101c2:	f7f0 f8f7 	bl	100003b4 <__aeabi_i2d>
100101c6:	4602      	mov	r2, r0
100101c8:	460b      	mov	r3, r1
100101ca:	4640      	mov	r0, r8
100101cc:	4649      	mov	r1, r9
100101ce:	f7ef ffa3 	bl	10000118 <__aeabi_dsub>
100101d2:	3630      	adds	r6, #48	; 0x30
100101d4:	f805 6b01 	strb.w	r6, [r5], #1
100101d8:	ec53 2b19 	vmov	r2, r3, d9
100101dc:	4680      	mov	r8, r0
100101de:	4689      	mov	r9, r1
100101e0:	f7f0 fbc4 	bl	1000096c <__aeabi_dcmplt>
100101e4:	2800      	cmp	r0, #0
100101e6:	d164      	bne.n	100102b2 <_dtoa_r+0x62a>
100101e8:	4642      	mov	r2, r8
100101ea:	464b      	mov	r3, r9
100101ec:	4937      	ldr	r1, [pc, #220]	; (100102cc <_dtoa_r+0x644>)
100101ee:	2000      	movs	r0, #0
100101f0:	f7ef ff92 	bl	10000118 <__aeabi_dsub>
100101f4:	ec53 2b19 	vmov	r2, r3, d9
100101f8:	f7f0 fbb8 	bl	1000096c <__aeabi_dcmplt>
100101fc:	2800      	cmp	r0, #0
100101fe:	f040 80b6 	bne.w	1001036e <_dtoa_r+0x6e6>
10010202:	9b02      	ldr	r3, [sp, #8]
10010204:	429d      	cmp	r5, r3
10010206:	f43f af7c 	beq.w	10010102 <_dtoa_r+0x47a>
1001020a:	4b31      	ldr	r3, [pc, #196]	; (100102d0 <_dtoa_r+0x648>)
1001020c:	ec51 0b19 	vmov	r0, r1, d9
10010210:	2200      	movs	r2, #0
10010212:	f7f0 f939 	bl	10000488 <__aeabi_dmul>
10010216:	4b2e      	ldr	r3, [pc, #184]	; (100102d0 <_dtoa_r+0x648>)
10010218:	ec41 0b19 	vmov	d9, r0, r1
1001021c:	2200      	movs	r2, #0
1001021e:	4640      	mov	r0, r8
10010220:	4649      	mov	r1, r9
10010222:	f7f0 f931 	bl	10000488 <__aeabi_dmul>
10010226:	4680      	mov	r8, r0
10010228:	4689      	mov	r9, r1
1001022a:	e7c5      	b.n	100101b8 <_dtoa_r+0x530>
1001022c:	ec51 0b17 	vmov	r0, r1, d7
10010230:	f7f0 f92a 	bl	10000488 <__aeabi_dmul>
10010234:	9b02      	ldr	r3, [sp, #8]
10010236:	9d00      	ldr	r5, [sp, #0]
10010238:	930f      	str	r3, [sp, #60]	; 0x3c
1001023a:	ec41 0b19 	vmov	d9, r0, r1
1001023e:	4649      	mov	r1, r9
10010240:	4640      	mov	r0, r8
10010242:	f7f0 fbd1 	bl	100009e8 <__aeabi_d2iz>
10010246:	4606      	mov	r6, r0
10010248:	f7f0 f8b4 	bl	100003b4 <__aeabi_i2d>
1001024c:	3630      	adds	r6, #48	; 0x30
1001024e:	4602      	mov	r2, r0
10010250:	460b      	mov	r3, r1
10010252:	4640      	mov	r0, r8
10010254:	4649      	mov	r1, r9
10010256:	f7ef ff5f 	bl	10000118 <__aeabi_dsub>
1001025a:	f805 6b01 	strb.w	r6, [r5], #1
1001025e:	9b02      	ldr	r3, [sp, #8]
10010260:	429d      	cmp	r5, r3
10010262:	4680      	mov	r8, r0
10010264:	4689      	mov	r9, r1
10010266:	f04f 0200 	mov.w	r2, #0
1001026a:	d124      	bne.n	100102b6 <_dtoa_r+0x62e>
1001026c:	4b1b      	ldr	r3, [pc, #108]	; (100102dc <_dtoa_r+0x654>)
1001026e:	ec51 0b19 	vmov	r0, r1, d9
10010272:	f7ef ff53 	bl	1000011c <__adddf3>
10010276:	4602      	mov	r2, r0
10010278:	460b      	mov	r3, r1
1001027a:	4640      	mov	r0, r8
1001027c:	4649      	mov	r1, r9
1001027e:	f7f0 fb93 	bl	100009a8 <__aeabi_dcmpgt>
10010282:	2800      	cmp	r0, #0
10010284:	d173      	bne.n	1001036e <_dtoa_r+0x6e6>
10010286:	ec53 2b19 	vmov	r2, r3, d9
1001028a:	4914      	ldr	r1, [pc, #80]	; (100102dc <_dtoa_r+0x654>)
1001028c:	2000      	movs	r0, #0
1001028e:	f7ef ff43 	bl	10000118 <__aeabi_dsub>
10010292:	4602      	mov	r2, r0
10010294:	460b      	mov	r3, r1
10010296:	4640      	mov	r0, r8
10010298:	4649      	mov	r1, r9
1001029a:	f7f0 fb67 	bl	1000096c <__aeabi_dcmplt>
1001029e:	2800      	cmp	r0, #0
100102a0:	f43f af2f 	beq.w	10010102 <_dtoa_r+0x47a>
100102a4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
100102a6:	1e6b      	subs	r3, r5, #1
100102a8:	930f      	str	r3, [sp, #60]	; 0x3c
100102aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
100102ae:	2b30      	cmp	r3, #48	; 0x30
100102b0:	d0f8      	beq.n	100102a4 <_dtoa_r+0x61c>
100102b2:	46bb      	mov	fp, r7
100102b4:	e04a      	b.n	1001034c <_dtoa_r+0x6c4>
100102b6:	4b06      	ldr	r3, [pc, #24]	; (100102d0 <_dtoa_r+0x648>)
100102b8:	f7f0 f8e6 	bl	10000488 <__aeabi_dmul>
100102bc:	4680      	mov	r8, r0
100102be:	4689      	mov	r9, r1
100102c0:	e7bd      	b.n	1001023e <_dtoa_r+0x5b6>
100102c2:	bf00      	nop
100102c4:	10018d58 	.word	0x10018d58
100102c8:	10018d30 	.word	0x10018d30
100102cc:	3ff00000 	.word	0x3ff00000
100102d0:	40240000 	.word	0x40240000
100102d4:	401c0000 	.word	0x401c0000
100102d8:	40140000 	.word	0x40140000
100102dc:	3fe00000 	.word	0x3fe00000
100102e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
100102e4:	9d00      	ldr	r5, [sp, #0]
100102e6:	4642      	mov	r2, r8
100102e8:	464b      	mov	r3, r9
100102ea:	4630      	mov	r0, r6
100102ec:	4639      	mov	r1, r7
100102ee:	f7f0 f9f5 	bl	100006dc <__aeabi_ddiv>
100102f2:	f7f0 fb79 	bl	100009e8 <__aeabi_d2iz>
100102f6:	9001      	str	r0, [sp, #4]
100102f8:	f7f0 f85c 	bl	100003b4 <__aeabi_i2d>
100102fc:	4642      	mov	r2, r8
100102fe:	464b      	mov	r3, r9
10010300:	f7f0 f8c2 	bl	10000488 <__aeabi_dmul>
10010304:	4602      	mov	r2, r0
10010306:	460b      	mov	r3, r1
10010308:	4630      	mov	r0, r6
1001030a:	4639      	mov	r1, r7
1001030c:	f7ef ff04 	bl	10000118 <__aeabi_dsub>
10010310:	9e01      	ldr	r6, [sp, #4]
10010312:	9f04      	ldr	r7, [sp, #16]
10010314:	3630      	adds	r6, #48	; 0x30
10010316:	f805 6b01 	strb.w	r6, [r5], #1
1001031a:	9e00      	ldr	r6, [sp, #0]
1001031c:	1bae      	subs	r6, r5, r6
1001031e:	42b7      	cmp	r7, r6
10010320:	4602      	mov	r2, r0
10010322:	460b      	mov	r3, r1
10010324:	d134      	bne.n	10010390 <_dtoa_r+0x708>
10010326:	f7ef fef9 	bl	1000011c <__adddf3>
1001032a:	4642      	mov	r2, r8
1001032c:	464b      	mov	r3, r9
1001032e:	4606      	mov	r6, r0
10010330:	460f      	mov	r7, r1
10010332:	f7f0 fb39 	bl	100009a8 <__aeabi_dcmpgt>
10010336:	b9c8      	cbnz	r0, 1001036c <_dtoa_r+0x6e4>
10010338:	4642      	mov	r2, r8
1001033a:	464b      	mov	r3, r9
1001033c:	4630      	mov	r0, r6
1001033e:	4639      	mov	r1, r7
10010340:	f7f0 fb0a 	bl	10000958 <__aeabi_dcmpeq>
10010344:	b110      	cbz	r0, 1001034c <_dtoa_r+0x6c4>
10010346:	9b01      	ldr	r3, [sp, #4]
10010348:	07db      	lsls	r3, r3, #31
1001034a:	d40f      	bmi.n	1001036c <_dtoa_r+0x6e4>
1001034c:	4651      	mov	r1, sl
1001034e:	4620      	mov	r0, r4
10010350:	f000 fb18 	bl	10010984 <_Bfree>
10010354:	2300      	movs	r3, #0
10010356:	9a0d      	ldr	r2, [sp, #52]	; 0x34
10010358:	702b      	strb	r3, [r5, #0]
1001035a:	f10b 0301 	add.w	r3, fp, #1
1001035e:	6013      	str	r3, [r2, #0]
10010360:	9b21      	ldr	r3, [sp, #132]	; 0x84
10010362:	2b00      	cmp	r3, #0
10010364:	f43f ace2 	beq.w	1000fd2c <_dtoa_r+0xa4>
10010368:	601d      	str	r5, [r3, #0]
1001036a:	e4df      	b.n	1000fd2c <_dtoa_r+0xa4>
1001036c:	465f      	mov	r7, fp
1001036e:	462b      	mov	r3, r5
10010370:	461d      	mov	r5, r3
10010372:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
10010376:	2a39      	cmp	r2, #57	; 0x39
10010378:	d106      	bne.n	10010388 <_dtoa_r+0x700>
1001037a:	9a00      	ldr	r2, [sp, #0]
1001037c:	429a      	cmp	r2, r3
1001037e:	d1f7      	bne.n	10010370 <_dtoa_r+0x6e8>
10010380:	9900      	ldr	r1, [sp, #0]
10010382:	2230      	movs	r2, #48	; 0x30
10010384:	3701      	adds	r7, #1
10010386:	700a      	strb	r2, [r1, #0]
10010388:	781a      	ldrb	r2, [r3, #0]
1001038a:	3201      	adds	r2, #1
1001038c:	701a      	strb	r2, [r3, #0]
1001038e:	e790      	b.n	100102b2 <_dtoa_r+0x62a>
10010390:	4ba3      	ldr	r3, [pc, #652]	; (10010620 <_dtoa_r+0x998>)
10010392:	2200      	movs	r2, #0
10010394:	f7f0 f878 	bl	10000488 <__aeabi_dmul>
10010398:	2200      	movs	r2, #0
1001039a:	2300      	movs	r3, #0
1001039c:	4606      	mov	r6, r0
1001039e:	460f      	mov	r7, r1
100103a0:	f7f0 fada 	bl	10000958 <__aeabi_dcmpeq>
100103a4:	2800      	cmp	r0, #0
100103a6:	d09e      	beq.n	100102e6 <_dtoa_r+0x65e>
100103a8:	e7d0      	b.n	1001034c <_dtoa_r+0x6c4>
100103aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
100103ac:	2a00      	cmp	r2, #0
100103ae:	f000 80ca 	beq.w	10010546 <_dtoa_r+0x8be>
100103b2:	9a07      	ldr	r2, [sp, #28]
100103b4:	2a01      	cmp	r2, #1
100103b6:	f300 80ad 	bgt.w	10010514 <_dtoa_r+0x88c>
100103ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
100103bc:	2a00      	cmp	r2, #0
100103be:	f000 80a5 	beq.w	1001050c <_dtoa_r+0x884>
100103c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
100103c6:	9e08      	ldr	r6, [sp, #32]
100103c8:	9d05      	ldr	r5, [sp, #20]
100103ca:	9a05      	ldr	r2, [sp, #20]
100103cc:	441a      	add	r2, r3
100103ce:	9205      	str	r2, [sp, #20]
100103d0:	9a06      	ldr	r2, [sp, #24]
100103d2:	2101      	movs	r1, #1
100103d4:	441a      	add	r2, r3
100103d6:	4620      	mov	r0, r4
100103d8:	9206      	str	r2, [sp, #24]
100103da:	f000 fb89 	bl	10010af0 <__i2b>
100103de:	4607      	mov	r7, r0
100103e0:	b165      	cbz	r5, 100103fc <_dtoa_r+0x774>
100103e2:	9b06      	ldr	r3, [sp, #24]
100103e4:	2b00      	cmp	r3, #0
100103e6:	dd09      	ble.n	100103fc <_dtoa_r+0x774>
100103e8:	42ab      	cmp	r3, r5
100103ea:	9a05      	ldr	r2, [sp, #20]
100103ec:	bfa8      	it	ge
100103ee:	462b      	movge	r3, r5
100103f0:	1ad2      	subs	r2, r2, r3
100103f2:	9205      	str	r2, [sp, #20]
100103f4:	9a06      	ldr	r2, [sp, #24]
100103f6:	1aed      	subs	r5, r5, r3
100103f8:	1ad3      	subs	r3, r2, r3
100103fa:	9306      	str	r3, [sp, #24]
100103fc:	9b08      	ldr	r3, [sp, #32]
100103fe:	b1f3      	cbz	r3, 1001043e <_dtoa_r+0x7b6>
10010400:	9b09      	ldr	r3, [sp, #36]	; 0x24
10010402:	2b00      	cmp	r3, #0
10010404:	f000 80a3 	beq.w	1001054e <_dtoa_r+0x8c6>
10010408:	2e00      	cmp	r6, #0
1001040a:	dd10      	ble.n	1001042e <_dtoa_r+0x7a6>
1001040c:	4639      	mov	r1, r7
1001040e:	4632      	mov	r2, r6
10010410:	4620      	mov	r0, r4
10010412:	f000 fc2d 	bl	10010c70 <__pow5mult>
10010416:	4652      	mov	r2, sl
10010418:	4601      	mov	r1, r0
1001041a:	4607      	mov	r7, r0
1001041c:	4620      	mov	r0, r4
1001041e:	f000 fb7d 	bl	10010b1c <__multiply>
10010422:	4651      	mov	r1, sl
10010424:	4680      	mov	r8, r0
10010426:	4620      	mov	r0, r4
10010428:	f000 faac 	bl	10010984 <_Bfree>
1001042c:	46c2      	mov	sl, r8
1001042e:	9b08      	ldr	r3, [sp, #32]
10010430:	1b9a      	subs	r2, r3, r6
10010432:	d004      	beq.n	1001043e <_dtoa_r+0x7b6>
10010434:	4651      	mov	r1, sl
10010436:	4620      	mov	r0, r4
10010438:	f000 fc1a 	bl	10010c70 <__pow5mult>
1001043c:	4682      	mov	sl, r0
1001043e:	2101      	movs	r1, #1
10010440:	4620      	mov	r0, r4
10010442:	f000 fb55 	bl	10010af0 <__i2b>
10010446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10010448:	2b00      	cmp	r3, #0
1001044a:	4606      	mov	r6, r0
1001044c:	f340 8081 	ble.w	10010552 <_dtoa_r+0x8ca>
10010450:	461a      	mov	r2, r3
10010452:	4601      	mov	r1, r0
10010454:	4620      	mov	r0, r4
10010456:	f000 fc0b 	bl	10010c70 <__pow5mult>
1001045a:	9b07      	ldr	r3, [sp, #28]
1001045c:	2b01      	cmp	r3, #1
1001045e:	4606      	mov	r6, r0
10010460:	dd7a      	ble.n	10010558 <_dtoa_r+0x8d0>
10010462:	f04f 0800 	mov.w	r8, #0
10010466:	6933      	ldr	r3, [r6, #16]
10010468:	eb06 0383 	add.w	r3, r6, r3, lsl #2
1001046c:	6918      	ldr	r0, [r3, #16]
1001046e:	f000 faf1 	bl	10010a54 <__hi0bits>
10010472:	f1c0 0020 	rsb	r0, r0, #32
10010476:	9b06      	ldr	r3, [sp, #24]
10010478:	4418      	add	r0, r3
1001047a:	f010 001f 	ands.w	r0, r0, #31
1001047e:	f000 8094 	beq.w	100105aa <_dtoa_r+0x922>
10010482:	f1c0 0320 	rsb	r3, r0, #32
10010486:	2b04      	cmp	r3, #4
10010488:	f340 8085 	ble.w	10010596 <_dtoa_r+0x90e>
1001048c:	9b05      	ldr	r3, [sp, #20]
1001048e:	f1c0 001c 	rsb	r0, r0, #28
10010492:	4403      	add	r3, r0
10010494:	9305      	str	r3, [sp, #20]
10010496:	9b06      	ldr	r3, [sp, #24]
10010498:	4403      	add	r3, r0
1001049a:	4405      	add	r5, r0
1001049c:	9306      	str	r3, [sp, #24]
1001049e:	9b05      	ldr	r3, [sp, #20]
100104a0:	2b00      	cmp	r3, #0
100104a2:	dd05      	ble.n	100104b0 <_dtoa_r+0x828>
100104a4:	4651      	mov	r1, sl
100104a6:	461a      	mov	r2, r3
100104a8:	4620      	mov	r0, r4
100104aa:	f000 fc3b 	bl	10010d24 <__lshift>
100104ae:	4682      	mov	sl, r0
100104b0:	9b06      	ldr	r3, [sp, #24]
100104b2:	2b00      	cmp	r3, #0
100104b4:	dd05      	ble.n	100104c2 <_dtoa_r+0x83a>
100104b6:	4631      	mov	r1, r6
100104b8:	461a      	mov	r2, r3
100104ba:	4620      	mov	r0, r4
100104bc:	f000 fc32 	bl	10010d24 <__lshift>
100104c0:	4606      	mov	r6, r0
100104c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
100104c4:	2b00      	cmp	r3, #0
100104c6:	d072      	beq.n	100105ae <_dtoa_r+0x926>
100104c8:	4631      	mov	r1, r6
100104ca:	4650      	mov	r0, sl
100104cc:	f000 fc96 	bl	10010dfc <__mcmp>
100104d0:	2800      	cmp	r0, #0
100104d2:	da6c      	bge.n	100105ae <_dtoa_r+0x926>
100104d4:	2300      	movs	r3, #0
100104d6:	4651      	mov	r1, sl
100104d8:	220a      	movs	r2, #10
100104da:	4620      	mov	r0, r4
100104dc:	f000 fa74 	bl	100109c8 <__multadd>
100104e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
100104e2:	f10b 3bff 	add.w	fp, fp, #4294967295
100104e6:	4682      	mov	sl, r0
100104e8:	2b00      	cmp	r3, #0
100104ea:	f000 81b0 	beq.w	1001084e <_dtoa_r+0xbc6>
100104ee:	2300      	movs	r3, #0
100104f0:	4639      	mov	r1, r7
100104f2:	220a      	movs	r2, #10
100104f4:	4620      	mov	r0, r4
100104f6:	f000 fa67 	bl	100109c8 <__multadd>
100104fa:	9b01      	ldr	r3, [sp, #4]
100104fc:	2b00      	cmp	r3, #0
100104fe:	4607      	mov	r7, r0
10010500:	f300 8096 	bgt.w	10010630 <_dtoa_r+0x9a8>
10010504:	9b07      	ldr	r3, [sp, #28]
10010506:	2b02      	cmp	r3, #2
10010508:	dc59      	bgt.n	100105be <_dtoa_r+0x936>
1001050a:	e091      	b.n	10010630 <_dtoa_r+0x9a8>
1001050c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1001050e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
10010512:	e758      	b.n	100103c6 <_dtoa_r+0x73e>
10010514:	9b04      	ldr	r3, [sp, #16]
10010516:	1e5e      	subs	r6, r3, #1
10010518:	9b08      	ldr	r3, [sp, #32]
1001051a:	42b3      	cmp	r3, r6
1001051c:	bfbf      	itttt	lt
1001051e:	9b08      	ldrlt	r3, [sp, #32]
10010520:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
10010522:	9608      	strlt	r6, [sp, #32]
10010524:	1af3      	sublt	r3, r6, r3
10010526:	bfb4      	ite	lt
10010528:	18d2      	addlt	r2, r2, r3
1001052a:	1b9e      	subge	r6, r3, r6
1001052c:	9b04      	ldr	r3, [sp, #16]
1001052e:	bfbc      	itt	lt
10010530:	920b      	strlt	r2, [sp, #44]	; 0x2c
10010532:	2600      	movlt	r6, #0
10010534:	2b00      	cmp	r3, #0
10010536:	bfb7      	itett	lt
10010538:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
1001053c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
10010540:	1a9d      	sublt	r5, r3, r2
10010542:	2300      	movlt	r3, #0
10010544:	e741      	b.n	100103ca <_dtoa_r+0x742>
10010546:	9e08      	ldr	r6, [sp, #32]
10010548:	9d05      	ldr	r5, [sp, #20]
1001054a:	9f09      	ldr	r7, [sp, #36]	; 0x24
1001054c:	e748      	b.n	100103e0 <_dtoa_r+0x758>
1001054e:	9a08      	ldr	r2, [sp, #32]
10010550:	e770      	b.n	10010434 <_dtoa_r+0x7ac>
10010552:	9b07      	ldr	r3, [sp, #28]
10010554:	2b01      	cmp	r3, #1
10010556:	dc19      	bgt.n	1001058c <_dtoa_r+0x904>
10010558:	9b02      	ldr	r3, [sp, #8]
1001055a:	b9bb      	cbnz	r3, 1001058c <_dtoa_r+0x904>
1001055c:	9b03      	ldr	r3, [sp, #12]
1001055e:	f3c3 0313 	ubfx	r3, r3, #0, #20
10010562:	b99b      	cbnz	r3, 1001058c <_dtoa_r+0x904>
10010564:	9b03      	ldr	r3, [sp, #12]
10010566:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
1001056a:	0d1b      	lsrs	r3, r3, #20
1001056c:	051b      	lsls	r3, r3, #20
1001056e:	b183      	cbz	r3, 10010592 <_dtoa_r+0x90a>
10010570:	9b05      	ldr	r3, [sp, #20]
10010572:	3301      	adds	r3, #1
10010574:	9305      	str	r3, [sp, #20]
10010576:	9b06      	ldr	r3, [sp, #24]
10010578:	3301      	adds	r3, #1
1001057a:	9306      	str	r3, [sp, #24]
1001057c:	f04f 0801 	mov.w	r8, #1
10010580:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10010582:	2b00      	cmp	r3, #0
10010584:	f47f af6f 	bne.w	10010466 <_dtoa_r+0x7de>
10010588:	2001      	movs	r0, #1
1001058a:	e774      	b.n	10010476 <_dtoa_r+0x7ee>
1001058c:	f04f 0800 	mov.w	r8, #0
10010590:	e7f6      	b.n	10010580 <_dtoa_r+0x8f8>
10010592:	4698      	mov	r8, r3
10010594:	e7f4      	b.n	10010580 <_dtoa_r+0x8f8>
10010596:	d082      	beq.n	1001049e <_dtoa_r+0x816>
10010598:	9a05      	ldr	r2, [sp, #20]
1001059a:	331c      	adds	r3, #28
1001059c:	441a      	add	r2, r3
1001059e:	9205      	str	r2, [sp, #20]
100105a0:	9a06      	ldr	r2, [sp, #24]
100105a2:	441a      	add	r2, r3
100105a4:	441d      	add	r5, r3
100105a6:	9206      	str	r2, [sp, #24]
100105a8:	e779      	b.n	1001049e <_dtoa_r+0x816>
100105aa:	4603      	mov	r3, r0
100105ac:	e7f4      	b.n	10010598 <_dtoa_r+0x910>
100105ae:	9b04      	ldr	r3, [sp, #16]
100105b0:	2b00      	cmp	r3, #0
100105b2:	dc37      	bgt.n	10010624 <_dtoa_r+0x99c>
100105b4:	9b07      	ldr	r3, [sp, #28]
100105b6:	2b02      	cmp	r3, #2
100105b8:	dd34      	ble.n	10010624 <_dtoa_r+0x99c>
100105ba:	9b04      	ldr	r3, [sp, #16]
100105bc:	9301      	str	r3, [sp, #4]
100105be:	9b01      	ldr	r3, [sp, #4]
100105c0:	b963      	cbnz	r3, 100105dc <_dtoa_r+0x954>
100105c2:	4631      	mov	r1, r6
100105c4:	2205      	movs	r2, #5
100105c6:	4620      	mov	r0, r4
100105c8:	f000 f9fe 	bl	100109c8 <__multadd>
100105cc:	4601      	mov	r1, r0
100105ce:	4606      	mov	r6, r0
100105d0:	4650      	mov	r0, sl
100105d2:	f000 fc13 	bl	10010dfc <__mcmp>
100105d6:	2800      	cmp	r0, #0
100105d8:	f73f adbb 	bgt.w	10010152 <_dtoa_r+0x4ca>
100105dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
100105de:	9d00      	ldr	r5, [sp, #0]
100105e0:	ea6f 0b03 	mvn.w	fp, r3
100105e4:	f04f 0800 	mov.w	r8, #0
100105e8:	4631      	mov	r1, r6
100105ea:	4620      	mov	r0, r4
100105ec:	f000 f9ca 	bl	10010984 <_Bfree>
100105f0:	2f00      	cmp	r7, #0
100105f2:	f43f aeab 	beq.w	1001034c <_dtoa_r+0x6c4>
100105f6:	f1b8 0f00 	cmp.w	r8, #0
100105fa:	d005      	beq.n	10010608 <_dtoa_r+0x980>
100105fc:	45b8      	cmp	r8, r7
100105fe:	d003      	beq.n	10010608 <_dtoa_r+0x980>
10010600:	4641      	mov	r1, r8
10010602:	4620      	mov	r0, r4
10010604:	f000 f9be 	bl	10010984 <_Bfree>
10010608:	4639      	mov	r1, r7
1001060a:	4620      	mov	r0, r4
1001060c:	f000 f9ba 	bl	10010984 <_Bfree>
10010610:	e69c      	b.n	1001034c <_dtoa_r+0x6c4>
10010612:	2600      	movs	r6, #0
10010614:	4637      	mov	r7, r6
10010616:	e7e1      	b.n	100105dc <_dtoa_r+0x954>
10010618:	46bb      	mov	fp, r7
1001061a:	4637      	mov	r7, r6
1001061c:	e599      	b.n	10010152 <_dtoa_r+0x4ca>
1001061e:	bf00      	nop
10010620:	40240000 	.word	0x40240000
10010624:	9b09      	ldr	r3, [sp, #36]	; 0x24
10010626:	2b00      	cmp	r3, #0
10010628:	f000 80c8 	beq.w	100107bc <_dtoa_r+0xb34>
1001062c:	9b04      	ldr	r3, [sp, #16]
1001062e:	9301      	str	r3, [sp, #4]
10010630:	2d00      	cmp	r5, #0
10010632:	dd05      	ble.n	10010640 <_dtoa_r+0x9b8>
10010634:	4639      	mov	r1, r7
10010636:	462a      	mov	r2, r5
10010638:	4620      	mov	r0, r4
1001063a:	f000 fb73 	bl	10010d24 <__lshift>
1001063e:	4607      	mov	r7, r0
10010640:	f1b8 0f00 	cmp.w	r8, #0
10010644:	d05b      	beq.n	100106fe <_dtoa_r+0xa76>
10010646:	6879      	ldr	r1, [r7, #4]
10010648:	4620      	mov	r0, r4
1001064a:	f000 f95b 	bl	10010904 <_Balloc>
1001064e:	4605      	mov	r5, r0
10010650:	b928      	cbnz	r0, 1001065e <_dtoa_r+0x9d6>
10010652:	4b83      	ldr	r3, [pc, #524]	; (10010860 <_dtoa_r+0xbd8>)
10010654:	4602      	mov	r2, r0
10010656:	f240 21ef 	movw	r1, #751	; 0x2ef
1001065a:	f7ff bb2e 	b.w	1000fcba <_dtoa_r+0x32>
1001065e:	693a      	ldr	r2, [r7, #16]
10010660:	3202      	adds	r2, #2
10010662:	0092      	lsls	r2, r2, #2
10010664:	f107 010c 	add.w	r1, r7, #12
10010668:	300c      	adds	r0, #12
1001066a:	f7ff fa70 	bl	1000fb4e <memcpy>
1001066e:	2201      	movs	r2, #1
10010670:	4629      	mov	r1, r5
10010672:	4620      	mov	r0, r4
10010674:	f000 fb56 	bl	10010d24 <__lshift>
10010678:	9b00      	ldr	r3, [sp, #0]
1001067a:	3301      	adds	r3, #1
1001067c:	9304      	str	r3, [sp, #16]
1001067e:	e9dd 2300 	ldrd	r2, r3, [sp]
10010682:	4413      	add	r3, r2
10010684:	9308      	str	r3, [sp, #32]
10010686:	9b02      	ldr	r3, [sp, #8]
10010688:	f003 0301 	and.w	r3, r3, #1
1001068c:	46b8      	mov	r8, r7
1001068e:	9306      	str	r3, [sp, #24]
10010690:	4607      	mov	r7, r0
10010692:	9b04      	ldr	r3, [sp, #16]
10010694:	4631      	mov	r1, r6
10010696:	3b01      	subs	r3, #1
10010698:	4650      	mov	r0, sl
1001069a:	9301      	str	r3, [sp, #4]
1001069c:	f7ff fa6c 	bl	1000fb78 <quorem>
100106a0:	4641      	mov	r1, r8
100106a2:	9002      	str	r0, [sp, #8]
100106a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
100106a8:	4650      	mov	r0, sl
100106aa:	f000 fba7 	bl	10010dfc <__mcmp>
100106ae:	463a      	mov	r2, r7
100106b0:	9005      	str	r0, [sp, #20]
100106b2:	4631      	mov	r1, r6
100106b4:	4620      	mov	r0, r4
100106b6:	f000 fbbd 	bl	10010e34 <__mdiff>
100106ba:	68c2      	ldr	r2, [r0, #12]
100106bc:	4605      	mov	r5, r0
100106be:	bb02      	cbnz	r2, 10010702 <_dtoa_r+0xa7a>
100106c0:	4601      	mov	r1, r0
100106c2:	4650      	mov	r0, sl
100106c4:	f000 fb9a 	bl	10010dfc <__mcmp>
100106c8:	4602      	mov	r2, r0
100106ca:	4629      	mov	r1, r5
100106cc:	4620      	mov	r0, r4
100106ce:	9209      	str	r2, [sp, #36]	; 0x24
100106d0:	f000 f958 	bl	10010984 <_Bfree>
100106d4:	9b07      	ldr	r3, [sp, #28]
100106d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
100106d8:	9d04      	ldr	r5, [sp, #16]
100106da:	ea43 0102 	orr.w	r1, r3, r2
100106de:	9b06      	ldr	r3, [sp, #24]
100106e0:	4319      	orrs	r1, r3
100106e2:	d110      	bne.n	10010706 <_dtoa_r+0xa7e>
100106e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
100106e8:	d029      	beq.n	1001073e <_dtoa_r+0xab6>
100106ea:	9b05      	ldr	r3, [sp, #20]
100106ec:	2b00      	cmp	r3, #0
100106ee:	dd02      	ble.n	100106f6 <_dtoa_r+0xa6e>
100106f0:	9b02      	ldr	r3, [sp, #8]
100106f2:	f103 0931 	add.w	r9, r3, #49	; 0x31
100106f6:	9b01      	ldr	r3, [sp, #4]
100106f8:	f883 9000 	strb.w	r9, [r3]
100106fc:	e774      	b.n	100105e8 <_dtoa_r+0x960>
100106fe:	4638      	mov	r0, r7
10010700:	e7ba      	b.n	10010678 <_dtoa_r+0x9f0>
10010702:	2201      	movs	r2, #1
10010704:	e7e1      	b.n	100106ca <_dtoa_r+0xa42>
10010706:	9b05      	ldr	r3, [sp, #20]
10010708:	2b00      	cmp	r3, #0
1001070a:	db04      	blt.n	10010716 <_dtoa_r+0xa8e>
1001070c:	9907      	ldr	r1, [sp, #28]
1001070e:	430b      	orrs	r3, r1
10010710:	9906      	ldr	r1, [sp, #24]
10010712:	430b      	orrs	r3, r1
10010714:	d120      	bne.n	10010758 <_dtoa_r+0xad0>
10010716:	2a00      	cmp	r2, #0
10010718:	dded      	ble.n	100106f6 <_dtoa_r+0xa6e>
1001071a:	4651      	mov	r1, sl
1001071c:	2201      	movs	r2, #1
1001071e:	4620      	mov	r0, r4
10010720:	f000 fb00 	bl	10010d24 <__lshift>
10010724:	4631      	mov	r1, r6
10010726:	4682      	mov	sl, r0
10010728:	f000 fb68 	bl	10010dfc <__mcmp>
1001072c:	2800      	cmp	r0, #0
1001072e:	dc03      	bgt.n	10010738 <_dtoa_r+0xab0>
10010730:	d1e1      	bne.n	100106f6 <_dtoa_r+0xa6e>
10010732:	f019 0f01 	tst.w	r9, #1
10010736:	d0de      	beq.n	100106f6 <_dtoa_r+0xa6e>
10010738:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
1001073c:	d1d8      	bne.n	100106f0 <_dtoa_r+0xa68>
1001073e:	9a01      	ldr	r2, [sp, #4]
10010740:	2339      	movs	r3, #57	; 0x39
10010742:	7013      	strb	r3, [r2, #0]
10010744:	462b      	mov	r3, r5
10010746:	461d      	mov	r5, r3
10010748:	3b01      	subs	r3, #1
1001074a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
1001074e:	2a39      	cmp	r2, #57	; 0x39
10010750:	d06c      	beq.n	1001082c <_dtoa_r+0xba4>
10010752:	3201      	adds	r2, #1
10010754:	701a      	strb	r2, [r3, #0]
10010756:	e747      	b.n	100105e8 <_dtoa_r+0x960>
10010758:	2a00      	cmp	r2, #0
1001075a:	dd07      	ble.n	1001076c <_dtoa_r+0xae4>
1001075c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
10010760:	d0ed      	beq.n	1001073e <_dtoa_r+0xab6>
10010762:	9a01      	ldr	r2, [sp, #4]
10010764:	f109 0301 	add.w	r3, r9, #1
10010768:	7013      	strb	r3, [r2, #0]
1001076a:	e73d      	b.n	100105e8 <_dtoa_r+0x960>
1001076c:	9b04      	ldr	r3, [sp, #16]
1001076e:	9a08      	ldr	r2, [sp, #32]
10010770:	f803 9c01 	strb.w	r9, [r3, #-1]
10010774:	4293      	cmp	r3, r2
10010776:	d043      	beq.n	10010800 <_dtoa_r+0xb78>
10010778:	4651      	mov	r1, sl
1001077a:	2300      	movs	r3, #0
1001077c:	220a      	movs	r2, #10
1001077e:	4620      	mov	r0, r4
10010780:	f000 f922 	bl	100109c8 <__multadd>
10010784:	45b8      	cmp	r8, r7
10010786:	4682      	mov	sl, r0
10010788:	f04f 0300 	mov.w	r3, #0
1001078c:	f04f 020a 	mov.w	r2, #10
10010790:	4641      	mov	r1, r8
10010792:	4620      	mov	r0, r4
10010794:	d107      	bne.n	100107a6 <_dtoa_r+0xb1e>
10010796:	f000 f917 	bl	100109c8 <__multadd>
1001079a:	4680      	mov	r8, r0
1001079c:	4607      	mov	r7, r0
1001079e:	9b04      	ldr	r3, [sp, #16]
100107a0:	3301      	adds	r3, #1
100107a2:	9304      	str	r3, [sp, #16]
100107a4:	e775      	b.n	10010692 <_dtoa_r+0xa0a>
100107a6:	f000 f90f 	bl	100109c8 <__multadd>
100107aa:	4639      	mov	r1, r7
100107ac:	4680      	mov	r8, r0
100107ae:	2300      	movs	r3, #0
100107b0:	220a      	movs	r2, #10
100107b2:	4620      	mov	r0, r4
100107b4:	f000 f908 	bl	100109c8 <__multadd>
100107b8:	4607      	mov	r7, r0
100107ba:	e7f0      	b.n	1001079e <_dtoa_r+0xb16>
100107bc:	9b04      	ldr	r3, [sp, #16]
100107be:	9301      	str	r3, [sp, #4]
100107c0:	9d00      	ldr	r5, [sp, #0]
100107c2:	4631      	mov	r1, r6
100107c4:	4650      	mov	r0, sl
100107c6:	f7ff f9d7 	bl	1000fb78 <quorem>
100107ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
100107ce:	9b00      	ldr	r3, [sp, #0]
100107d0:	f805 9b01 	strb.w	r9, [r5], #1
100107d4:	1aea      	subs	r2, r5, r3
100107d6:	9b01      	ldr	r3, [sp, #4]
100107d8:	4293      	cmp	r3, r2
100107da:	dd07      	ble.n	100107ec <_dtoa_r+0xb64>
100107dc:	4651      	mov	r1, sl
100107de:	2300      	movs	r3, #0
100107e0:	220a      	movs	r2, #10
100107e2:	4620      	mov	r0, r4
100107e4:	f000 f8f0 	bl	100109c8 <__multadd>
100107e8:	4682      	mov	sl, r0
100107ea:	e7ea      	b.n	100107c2 <_dtoa_r+0xb3a>
100107ec:	9b01      	ldr	r3, [sp, #4]
100107ee:	2b00      	cmp	r3, #0
100107f0:	bfc8      	it	gt
100107f2:	461d      	movgt	r5, r3
100107f4:	9b00      	ldr	r3, [sp, #0]
100107f6:	bfd8      	it	le
100107f8:	2501      	movle	r5, #1
100107fa:	441d      	add	r5, r3
100107fc:	f04f 0800 	mov.w	r8, #0
10010800:	4651      	mov	r1, sl
10010802:	2201      	movs	r2, #1
10010804:	4620      	mov	r0, r4
10010806:	f000 fa8d 	bl	10010d24 <__lshift>
1001080a:	4631      	mov	r1, r6
1001080c:	4682      	mov	sl, r0
1001080e:	f000 faf5 	bl	10010dfc <__mcmp>
10010812:	2800      	cmp	r0, #0
10010814:	dc96      	bgt.n	10010744 <_dtoa_r+0xabc>
10010816:	d102      	bne.n	1001081e <_dtoa_r+0xb96>
10010818:	f019 0f01 	tst.w	r9, #1
1001081c:	d192      	bne.n	10010744 <_dtoa_r+0xabc>
1001081e:	462b      	mov	r3, r5
10010820:	461d      	mov	r5, r3
10010822:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
10010826:	2a30      	cmp	r2, #48	; 0x30
10010828:	d0fa      	beq.n	10010820 <_dtoa_r+0xb98>
1001082a:	e6dd      	b.n	100105e8 <_dtoa_r+0x960>
1001082c:	9a00      	ldr	r2, [sp, #0]
1001082e:	429a      	cmp	r2, r3
10010830:	d189      	bne.n	10010746 <_dtoa_r+0xabe>
10010832:	f10b 0b01 	add.w	fp, fp, #1
10010836:	2331      	movs	r3, #49	; 0x31
10010838:	e796      	b.n	10010768 <_dtoa_r+0xae0>
1001083a:	4b0a      	ldr	r3, [pc, #40]	; (10010864 <_dtoa_r+0xbdc>)
1001083c:	f7ff ba99 	b.w	1000fd72 <_dtoa_r+0xea>
10010840:	9b21      	ldr	r3, [sp, #132]	; 0x84
10010842:	2b00      	cmp	r3, #0
10010844:	f47f aa6d 	bne.w	1000fd22 <_dtoa_r+0x9a>
10010848:	4b07      	ldr	r3, [pc, #28]	; (10010868 <_dtoa_r+0xbe0>)
1001084a:	f7ff ba92 	b.w	1000fd72 <_dtoa_r+0xea>
1001084e:	9b01      	ldr	r3, [sp, #4]
10010850:	2b00      	cmp	r3, #0
10010852:	dcb5      	bgt.n	100107c0 <_dtoa_r+0xb38>
10010854:	9b07      	ldr	r3, [sp, #28]
10010856:	2b02      	cmp	r3, #2
10010858:	f73f aeb1 	bgt.w	100105be <_dtoa_r+0x936>
1001085c:	e7b0      	b.n	100107c0 <_dtoa_r+0xb38>
1001085e:	bf00      	nop
10010860:	10018cc4 	.word	0x10018cc4
10010864:	10018c24 	.word	0x10018c24
10010868:	10018c48 	.word	0x10018c48

1001086c <_free_r>:
1001086c:	b537      	push	{r0, r1, r2, r4, r5, lr}
1001086e:	2900      	cmp	r1, #0
10010870:	d044      	beq.n	100108fc <_free_r+0x90>
10010872:	f851 3c04 	ldr.w	r3, [r1, #-4]
10010876:	9001      	str	r0, [sp, #4]
10010878:	2b00      	cmp	r3, #0
1001087a:	f1a1 0404 	sub.w	r4, r1, #4
1001087e:	bfb8      	it	lt
10010880:	18e4      	addlt	r4, r4, r3
10010882:	f7fe fad7 	bl	1000ee34 <__malloc_lock>
10010886:	4a1e      	ldr	r2, [pc, #120]	; (10010900 <_free_r+0x94>)
10010888:	9801      	ldr	r0, [sp, #4]
1001088a:	6813      	ldr	r3, [r2, #0]
1001088c:	b933      	cbnz	r3, 1001089c <_free_r+0x30>
1001088e:	6063      	str	r3, [r4, #4]
10010890:	6014      	str	r4, [r2, #0]
10010892:	b003      	add	sp, #12
10010894:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
10010898:	f7fe bad2 	b.w	1000ee40 <__malloc_unlock>
1001089c:	42a3      	cmp	r3, r4
1001089e:	d908      	bls.n	100108b2 <_free_r+0x46>
100108a0:	6825      	ldr	r5, [r4, #0]
100108a2:	1961      	adds	r1, r4, r5
100108a4:	428b      	cmp	r3, r1
100108a6:	bf01      	itttt	eq
100108a8:	6819      	ldreq	r1, [r3, #0]
100108aa:	685b      	ldreq	r3, [r3, #4]
100108ac:	1949      	addeq	r1, r1, r5
100108ae:	6021      	streq	r1, [r4, #0]
100108b0:	e7ed      	b.n	1001088e <_free_r+0x22>
100108b2:	461a      	mov	r2, r3
100108b4:	685b      	ldr	r3, [r3, #4]
100108b6:	b10b      	cbz	r3, 100108bc <_free_r+0x50>
100108b8:	42a3      	cmp	r3, r4
100108ba:	d9fa      	bls.n	100108b2 <_free_r+0x46>
100108bc:	6811      	ldr	r1, [r2, #0]
100108be:	1855      	adds	r5, r2, r1
100108c0:	42a5      	cmp	r5, r4
100108c2:	d10b      	bne.n	100108dc <_free_r+0x70>
100108c4:	6824      	ldr	r4, [r4, #0]
100108c6:	4421      	add	r1, r4
100108c8:	1854      	adds	r4, r2, r1
100108ca:	42a3      	cmp	r3, r4
100108cc:	6011      	str	r1, [r2, #0]
100108ce:	d1e0      	bne.n	10010892 <_free_r+0x26>
100108d0:	681c      	ldr	r4, [r3, #0]
100108d2:	685b      	ldr	r3, [r3, #4]
100108d4:	6053      	str	r3, [r2, #4]
100108d6:	440c      	add	r4, r1
100108d8:	6014      	str	r4, [r2, #0]
100108da:	e7da      	b.n	10010892 <_free_r+0x26>
100108dc:	d902      	bls.n	100108e4 <_free_r+0x78>
100108de:	230c      	movs	r3, #12
100108e0:	6003      	str	r3, [r0, #0]
100108e2:	e7d6      	b.n	10010892 <_free_r+0x26>
100108e4:	6825      	ldr	r5, [r4, #0]
100108e6:	1961      	adds	r1, r4, r5
100108e8:	428b      	cmp	r3, r1
100108ea:	bf04      	itt	eq
100108ec:	6819      	ldreq	r1, [r3, #0]
100108ee:	685b      	ldreq	r3, [r3, #4]
100108f0:	6063      	str	r3, [r4, #4]
100108f2:	bf04      	itt	eq
100108f4:	1949      	addeq	r1, r1, r5
100108f6:	6021      	streq	r1, [r4, #0]
100108f8:	6054      	str	r4, [r2, #4]
100108fa:	e7ca      	b.n	10010892 <_free_r+0x26>
100108fc:	b003      	add	sp, #12
100108fe:	bd30      	pop	{r4, r5, pc}
10010900:	10023fc4 	.word	0x10023fc4

10010904 <_Balloc>:
10010904:	b570      	push	{r4, r5, r6, lr}
10010906:	69c6      	ldr	r6, [r0, #28]
10010908:	4604      	mov	r4, r0
1001090a:	460d      	mov	r5, r1
1001090c:	b976      	cbnz	r6, 1001092c <_Balloc+0x28>
1001090e:	2010      	movs	r0, #16
10010910:	f7fe f9e0 	bl	1000ecd4 <malloc>
10010914:	4602      	mov	r2, r0
10010916:	61e0      	str	r0, [r4, #28]
10010918:	b920      	cbnz	r0, 10010924 <_Balloc+0x20>
1001091a:	4b18      	ldr	r3, [pc, #96]	; (1001097c <_Balloc+0x78>)
1001091c:	4818      	ldr	r0, [pc, #96]	; (10010980 <_Balloc+0x7c>)
1001091e:	216b      	movs	r1, #107	; 0x6b
10010920:	f7fe f9ba 	bl	1000ec98 <__assert_func>
10010924:	e9c0 6601 	strd	r6, r6, [r0, #4]
10010928:	6006      	str	r6, [r0, #0]
1001092a:	60c6      	str	r6, [r0, #12]
1001092c:	69e6      	ldr	r6, [r4, #28]
1001092e:	68f3      	ldr	r3, [r6, #12]
10010930:	b183      	cbz	r3, 10010954 <_Balloc+0x50>
10010932:	69e3      	ldr	r3, [r4, #28]
10010934:	68db      	ldr	r3, [r3, #12]
10010936:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
1001093a:	b9b8      	cbnz	r0, 1001096c <_Balloc+0x68>
1001093c:	2101      	movs	r1, #1
1001093e:	fa01 f605 	lsl.w	r6, r1, r5
10010942:	1d72      	adds	r2, r6, #5
10010944:	0092      	lsls	r2, r2, #2
10010946:	4620      	mov	r0, r4
10010948:	f000 ff9e 	bl	10011888 <_calloc_r>
1001094c:	b160      	cbz	r0, 10010968 <_Balloc+0x64>
1001094e:	e9c0 5601 	strd	r5, r6, [r0, #4]
10010952:	e00e      	b.n	10010972 <_Balloc+0x6e>
10010954:	2221      	movs	r2, #33	; 0x21
10010956:	2104      	movs	r1, #4
10010958:	4620      	mov	r0, r4
1001095a:	f000 ff95 	bl	10011888 <_calloc_r>
1001095e:	69e3      	ldr	r3, [r4, #28]
10010960:	60f0      	str	r0, [r6, #12]
10010962:	68db      	ldr	r3, [r3, #12]
10010964:	2b00      	cmp	r3, #0
10010966:	d1e4      	bne.n	10010932 <_Balloc+0x2e>
10010968:	2000      	movs	r0, #0
1001096a:	bd70      	pop	{r4, r5, r6, pc}
1001096c:	6802      	ldr	r2, [r0, #0]
1001096e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
10010972:	2300      	movs	r3, #0
10010974:	e9c0 3303 	strd	r3, r3, [r0, #12]
10010978:	e7f7      	b.n	1001096a <_Balloc+0x66>
1001097a:	bf00      	nop
1001097c:	10018c55 	.word	0x10018c55
10010980:	10018cd5 	.word	0x10018cd5

10010984 <_Bfree>:
10010984:	b570      	push	{r4, r5, r6, lr}
10010986:	69c6      	ldr	r6, [r0, #28]
10010988:	4605      	mov	r5, r0
1001098a:	460c      	mov	r4, r1
1001098c:	b976      	cbnz	r6, 100109ac <_Bfree+0x28>
1001098e:	2010      	movs	r0, #16
10010990:	f7fe f9a0 	bl	1000ecd4 <malloc>
10010994:	4602      	mov	r2, r0
10010996:	61e8      	str	r0, [r5, #28]
10010998:	b920      	cbnz	r0, 100109a4 <_Bfree+0x20>
1001099a:	4b09      	ldr	r3, [pc, #36]	; (100109c0 <_Bfree+0x3c>)
1001099c:	4809      	ldr	r0, [pc, #36]	; (100109c4 <_Bfree+0x40>)
1001099e:	218f      	movs	r1, #143	; 0x8f
100109a0:	f7fe f97a 	bl	1000ec98 <__assert_func>
100109a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
100109a8:	6006      	str	r6, [r0, #0]
100109aa:	60c6      	str	r6, [r0, #12]
100109ac:	b13c      	cbz	r4, 100109be <_Bfree+0x3a>
100109ae:	69eb      	ldr	r3, [r5, #28]
100109b0:	6862      	ldr	r2, [r4, #4]
100109b2:	68db      	ldr	r3, [r3, #12]
100109b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
100109b8:	6021      	str	r1, [r4, #0]
100109ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
100109be:	bd70      	pop	{r4, r5, r6, pc}
100109c0:	10018c55 	.word	0x10018c55
100109c4:	10018cd5 	.word	0x10018cd5

100109c8 <__multadd>:
100109c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
100109cc:	690d      	ldr	r5, [r1, #16]
100109ce:	4607      	mov	r7, r0
100109d0:	460c      	mov	r4, r1
100109d2:	461e      	mov	r6, r3
100109d4:	f101 0c14 	add.w	ip, r1, #20
100109d8:	2000      	movs	r0, #0
100109da:	f8dc 3000 	ldr.w	r3, [ip]
100109de:	b299      	uxth	r1, r3
100109e0:	fb02 6101 	mla	r1, r2, r1, r6
100109e4:	0c1e      	lsrs	r6, r3, #16
100109e6:	0c0b      	lsrs	r3, r1, #16
100109e8:	fb02 3306 	mla	r3, r2, r6, r3
100109ec:	b289      	uxth	r1, r1
100109ee:	3001      	adds	r0, #1
100109f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
100109f4:	4285      	cmp	r5, r0
100109f6:	f84c 1b04 	str.w	r1, [ip], #4
100109fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
100109fe:	dcec      	bgt.n	100109da <__multadd+0x12>
10010a00:	b30e      	cbz	r6, 10010a46 <__multadd+0x7e>
10010a02:	68a3      	ldr	r3, [r4, #8]
10010a04:	42ab      	cmp	r3, r5
10010a06:	dc19      	bgt.n	10010a3c <__multadd+0x74>
10010a08:	6861      	ldr	r1, [r4, #4]
10010a0a:	4638      	mov	r0, r7
10010a0c:	3101      	adds	r1, #1
10010a0e:	f7ff ff79 	bl	10010904 <_Balloc>
10010a12:	4680      	mov	r8, r0
10010a14:	b928      	cbnz	r0, 10010a22 <__multadd+0x5a>
10010a16:	4602      	mov	r2, r0
10010a18:	4b0c      	ldr	r3, [pc, #48]	; (10010a4c <__multadd+0x84>)
10010a1a:	480d      	ldr	r0, [pc, #52]	; (10010a50 <__multadd+0x88>)
10010a1c:	21ba      	movs	r1, #186	; 0xba
10010a1e:	f7fe f93b 	bl	1000ec98 <__assert_func>
10010a22:	6922      	ldr	r2, [r4, #16]
10010a24:	3202      	adds	r2, #2
10010a26:	f104 010c 	add.w	r1, r4, #12
10010a2a:	0092      	lsls	r2, r2, #2
10010a2c:	300c      	adds	r0, #12
10010a2e:	f7ff f88e 	bl	1000fb4e <memcpy>
10010a32:	4621      	mov	r1, r4
10010a34:	4638      	mov	r0, r7
10010a36:	f7ff ffa5 	bl	10010984 <_Bfree>
10010a3a:	4644      	mov	r4, r8
10010a3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
10010a40:	3501      	adds	r5, #1
10010a42:	615e      	str	r6, [r3, #20]
10010a44:	6125      	str	r5, [r4, #16]
10010a46:	4620      	mov	r0, r4
10010a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
10010a4c:	10018cc4 	.word	0x10018cc4
10010a50:	10018cd5 	.word	0x10018cd5

10010a54 <__hi0bits>:
10010a54:	0c03      	lsrs	r3, r0, #16
10010a56:	041b      	lsls	r3, r3, #16
10010a58:	b9d3      	cbnz	r3, 10010a90 <__hi0bits+0x3c>
10010a5a:	0400      	lsls	r0, r0, #16
10010a5c:	2310      	movs	r3, #16
10010a5e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
10010a62:	bf04      	itt	eq
10010a64:	0200      	lsleq	r0, r0, #8
10010a66:	3308      	addeq	r3, #8
10010a68:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
10010a6c:	bf04      	itt	eq
10010a6e:	0100      	lsleq	r0, r0, #4
10010a70:	3304      	addeq	r3, #4
10010a72:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
10010a76:	bf04      	itt	eq
10010a78:	0080      	lsleq	r0, r0, #2
10010a7a:	3302      	addeq	r3, #2
10010a7c:	2800      	cmp	r0, #0
10010a7e:	db05      	blt.n	10010a8c <__hi0bits+0x38>
10010a80:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
10010a84:	f103 0301 	add.w	r3, r3, #1
10010a88:	bf08      	it	eq
10010a8a:	2320      	moveq	r3, #32
10010a8c:	4618      	mov	r0, r3
10010a8e:	4770      	bx	lr
10010a90:	2300      	movs	r3, #0
10010a92:	e7e4      	b.n	10010a5e <__hi0bits+0xa>

10010a94 <__lo0bits>:
10010a94:	6803      	ldr	r3, [r0, #0]
10010a96:	f013 0207 	ands.w	r2, r3, #7
10010a9a:	d00c      	beq.n	10010ab6 <__lo0bits+0x22>
10010a9c:	07d9      	lsls	r1, r3, #31
10010a9e:	d422      	bmi.n	10010ae6 <__lo0bits+0x52>
10010aa0:	079a      	lsls	r2, r3, #30
10010aa2:	bf49      	itett	mi
10010aa4:	085b      	lsrmi	r3, r3, #1
10010aa6:	089b      	lsrpl	r3, r3, #2
10010aa8:	6003      	strmi	r3, [r0, #0]
10010aaa:	2201      	movmi	r2, #1
10010aac:	bf5c      	itt	pl
10010aae:	6003      	strpl	r3, [r0, #0]
10010ab0:	2202      	movpl	r2, #2
10010ab2:	4610      	mov	r0, r2
10010ab4:	4770      	bx	lr
10010ab6:	b299      	uxth	r1, r3
10010ab8:	b909      	cbnz	r1, 10010abe <__lo0bits+0x2a>
10010aba:	0c1b      	lsrs	r3, r3, #16
10010abc:	2210      	movs	r2, #16
10010abe:	b2d9      	uxtb	r1, r3
10010ac0:	b909      	cbnz	r1, 10010ac6 <__lo0bits+0x32>
10010ac2:	3208      	adds	r2, #8
10010ac4:	0a1b      	lsrs	r3, r3, #8
10010ac6:	0719      	lsls	r1, r3, #28
10010ac8:	bf04      	itt	eq
10010aca:	091b      	lsreq	r3, r3, #4
10010acc:	3204      	addeq	r2, #4
10010ace:	0799      	lsls	r1, r3, #30
10010ad0:	bf04      	itt	eq
10010ad2:	089b      	lsreq	r3, r3, #2
10010ad4:	3202      	addeq	r2, #2
10010ad6:	07d9      	lsls	r1, r3, #31
10010ad8:	d403      	bmi.n	10010ae2 <__lo0bits+0x4e>
10010ada:	085b      	lsrs	r3, r3, #1
10010adc:	f102 0201 	add.w	r2, r2, #1
10010ae0:	d003      	beq.n	10010aea <__lo0bits+0x56>
10010ae2:	6003      	str	r3, [r0, #0]
10010ae4:	e7e5      	b.n	10010ab2 <__lo0bits+0x1e>
10010ae6:	2200      	movs	r2, #0
10010ae8:	e7e3      	b.n	10010ab2 <__lo0bits+0x1e>
10010aea:	2220      	movs	r2, #32
10010aec:	e7e1      	b.n	10010ab2 <__lo0bits+0x1e>
	...

10010af0 <__i2b>:
10010af0:	b510      	push	{r4, lr}
10010af2:	460c      	mov	r4, r1
10010af4:	2101      	movs	r1, #1
10010af6:	f7ff ff05 	bl	10010904 <_Balloc>
10010afa:	4602      	mov	r2, r0
10010afc:	b928      	cbnz	r0, 10010b0a <__i2b+0x1a>
10010afe:	4b05      	ldr	r3, [pc, #20]	; (10010b14 <__i2b+0x24>)
10010b00:	4805      	ldr	r0, [pc, #20]	; (10010b18 <__i2b+0x28>)
10010b02:	f240 1145 	movw	r1, #325	; 0x145
10010b06:	f7fe f8c7 	bl	1000ec98 <__assert_func>
10010b0a:	2301      	movs	r3, #1
10010b0c:	6144      	str	r4, [r0, #20]
10010b0e:	6103      	str	r3, [r0, #16]
10010b10:	bd10      	pop	{r4, pc}
10010b12:	bf00      	nop
10010b14:	10018cc4 	.word	0x10018cc4
10010b18:	10018cd5 	.word	0x10018cd5

10010b1c <__multiply>:
10010b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10010b20:	4691      	mov	r9, r2
10010b22:	690a      	ldr	r2, [r1, #16]
10010b24:	f8d9 3010 	ldr.w	r3, [r9, #16]
10010b28:	429a      	cmp	r2, r3
10010b2a:	bfb8      	it	lt
10010b2c:	460b      	movlt	r3, r1
10010b2e:	460c      	mov	r4, r1
10010b30:	bfbc      	itt	lt
10010b32:	464c      	movlt	r4, r9
10010b34:	4699      	movlt	r9, r3
10010b36:	6927      	ldr	r7, [r4, #16]
10010b38:	f8d9 a010 	ldr.w	sl, [r9, #16]
10010b3c:	68a3      	ldr	r3, [r4, #8]
10010b3e:	6861      	ldr	r1, [r4, #4]
10010b40:	eb07 060a 	add.w	r6, r7, sl
10010b44:	42b3      	cmp	r3, r6
10010b46:	b085      	sub	sp, #20
10010b48:	bfb8      	it	lt
10010b4a:	3101      	addlt	r1, #1
10010b4c:	f7ff feda 	bl	10010904 <_Balloc>
10010b50:	b930      	cbnz	r0, 10010b60 <__multiply+0x44>
10010b52:	4602      	mov	r2, r0
10010b54:	4b44      	ldr	r3, [pc, #272]	; (10010c68 <__multiply+0x14c>)
10010b56:	4845      	ldr	r0, [pc, #276]	; (10010c6c <__multiply+0x150>)
10010b58:	f44f 71b1 	mov.w	r1, #354	; 0x162
10010b5c:	f7fe f89c 	bl	1000ec98 <__assert_func>
10010b60:	f100 0514 	add.w	r5, r0, #20
10010b64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
10010b68:	462b      	mov	r3, r5
10010b6a:	2200      	movs	r2, #0
10010b6c:	4543      	cmp	r3, r8
10010b6e:	d321      	bcc.n	10010bb4 <__multiply+0x98>
10010b70:	f104 0314 	add.w	r3, r4, #20
10010b74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
10010b78:	f109 0314 	add.w	r3, r9, #20
10010b7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
10010b80:	9202      	str	r2, [sp, #8]
10010b82:	1b3a      	subs	r2, r7, r4
10010b84:	3a15      	subs	r2, #21
10010b86:	f022 0203 	bic.w	r2, r2, #3
10010b8a:	3204      	adds	r2, #4
10010b8c:	f104 0115 	add.w	r1, r4, #21
10010b90:	428f      	cmp	r7, r1
10010b92:	bf38      	it	cc
10010b94:	2204      	movcc	r2, #4
10010b96:	9201      	str	r2, [sp, #4]
10010b98:	9a02      	ldr	r2, [sp, #8]
10010b9a:	9303      	str	r3, [sp, #12]
10010b9c:	429a      	cmp	r2, r3
10010b9e:	d80c      	bhi.n	10010bba <__multiply+0x9e>
10010ba0:	2e00      	cmp	r6, #0
10010ba2:	dd03      	ble.n	10010bac <__multiply+0x90>
10010ba4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
10010ba8:	2b00      	cmp	r3, #0
10010baa:	d05b      	beq.n	10010c64 <__multiply+0x148>
10010bac:	6106      	str	r6, [r0, #16]
10010bae:	b005      	add	sp, #20
10010bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10010bb4:	f843 2b04 	str.w	r2, [r3], #4
10010bb8:	e7d8      	b.n	10010b6c <__multiply+0x50>
10010bba:	f8b3 a000 	ldrh.w	sl, [r3]
10010bbe:	f1ba 0f00 	cmp.w	sl, #0
10010bc2:	d024      	beq.n	10010c0e <__multiply+0xf2>
10010bc4:	f104 0e14 	add.w	lr, r4, #20
10010bc8:	46a9      	mov	r9, r5
10010bca:	f04f 0c00 	mov.w	ip, #0
10010bce:	f85e 2b04 	ldr.w	r2, [lr], #4
10010bd2:	f8d9 1000 	ldr.w	r1, [r9]
10010bd6:	fa1f fb82 	uxth.w	fp, r2
10010bda:	b289      	uxth	r1, r1
10010bdc:	fb0a 110b 	mla	r1, sl, fp, r1
10010be0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
10010be4:	f8d9 2000 	ldr.w	r2, [r9]
10010be8:	4461      	add	r1, ip
10010bea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
10010bee:	fb0a c20b 	mla	r2, sl, fp, ip
10010bf2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
10010bf6:	b289      	uxth	r1, r1
10010bf8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
10010bfc:	4577      	cmp	r7, lr
10010bfe:	f849 1b04 	str.w	r1, [r9], #4
10010c02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
10010c06:	d8e2      	bhi.n	10010bce <__multiply+0xb2>
10010c08:	9a01      	ldr	r2, [sp, #4]
10010c0a:	f845 c002 	str.w	ip, [r5, r2]
10010c0e:	9a03      	ldr	r2, [sp, #12]
10010c10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
10010c14:	3304      	adds	r3, #4
10010c16:	f1b9 0f00 	cmp.w	r9, #0
10010c1a:	d021      	beq.n	10010c60 <__multiply+0x144>
10010c1c:	6829      	ldr	r1, [r5, #0]
10010c1e:	f104 0c14 	add.w	ip, r4, #20
10010c22:	46ae      	mov	lr, r5
10010c24:	f04f 0a00 	mov.w	sl, #0
10010c28:	f8bc b000 	ldrh.w	fp, [ip]
10010c2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
10010c30:	fb09 220b 	mla	r2, r9, fp, r2
10010c34:	4452      	add	r2, sl
10010c36:	b289      	uxth	r1, r1
10010c38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
10010c3c:	f84e 1b04 	str.w	r1, [lr], #4
10010c40:	f85c 1b04 	ldr.w	r1, [ip], #4
10010c44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
10010c48:	f8be 1000 	ldrh.w	r1, [lr]
10010c4c:	fb09 110a 	mla	r1, r9, sl, r1
10010c50:	eb01 4112 	add.w	r1, r1, r2, lsr #16
10010c54:	4567      	cmp	r7, ip
10010c56:	ea4f 4a11 	mov.w	sl, r1, lsr #16
10010c5a:	d8e5      	bhi.n	10010c28 <__multiply+0x10c>
10010c5c:	9a01      	ldr	r2, [sp, #4]
10010c5e:	50a9      	str	r1, [r5, r2]
10010c60:	3504      	adds	r5, #4
10010c62:	e799      	b.n	10010b98 <__multiply+0x7c>
10010c64:	3e01      	subs	r6, #1
10010c66:	e79b      	b.n	10010ba0 <__multiply+0x84>
10010c68:	10018cc4 	.word	0x10018cc4
10010c6c:	10018cd5 	.word	0x10018cd5

10010c70 <__pow5mult>:
10010c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
10010c74:	4615      	mov	r5, r2
10010c76:	f012 0203 	ands.w	r2, r2, #3
10010c7a:	4606      	mov	r6, r0
10010c7c:	460f      	mov	r7, r1
10010c7e:	d007      	beq.n	10010c90 <__pow5mult+0x20>
10010c80:	4c25      	ldr	r4, [pc, #148]	; (10010d18 <__pow5mult+0xa8>)
10010c82:	3a01      	subs	r2, #1
10010c84:	2300      	movs	r3, #0
10010c86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
10010c8a:	f7ff fe9d 	bl	100109c8 <__multadd>
10010c8e:	4607      	mov	r7, r0
10010c90:	10ad      	asrs	r5, r5, #2
10010c92:	d03d      	beq.n	10010d10 <__pow5mult+0xa0>
10010c94:	69f4      	ldr	r4, [r6, #28]
10010c96:	b97c      	cbnz	r4, 10010cb8 <__pow5mult+0x48>
10010c98:	2010      	movs	r0, #16
10010c9a:	f7fe f81b 	bl	1000ecd4 <malloc>
10010c9e:	4602      	mov	r2, r0
10010ca0:	61f0      	str	r0, [r6, #28]
10010ca2:	b928      	cbnz	r0, 10010cb0 <__pow5mult+0x40>
10010ca4:	4b1d      	ldr	r3, [pc, #116]	; (10010d1c <__pow5mult+0xac>)
10010ca6:	481e      	ldr	r0, [pc, #120]	; (10010d20 <__pow5mult+0xb0>)
10010ca8:	f240 11b3 	movw	r1, #435	; 0x1b3
10010cac:	f7fd fff4 	bl	1000ec98 <__assert_func>
10010cb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
10010cb4:	6004      	str	r4, [r0, #0]
10010cb6:	60c4      	str	r4, [r0, #12]
10010cb8:	f8d6 801c 	ldr.w	r8, [r6, #28]
10010cbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
10010cc0:	b94c      	cbnz	r4, 10010cd6 <__pow5mult+0x66>
10010cc2:	f240 2171 	movw	r1, #625	; 0x271
10010cc6:	4630      	mov	r0, r6
10010cc8:	f7ff ff12 	bl	10010af0 <__i2b>
10010ccc:	2300      	movs	r3, #0
10010cce:	f8c8 0008 	str.w	r0, [r8, #8]
10010cd2:	4604      	mov	r4, r0
10010cd4:	6003      	str	r3, [r0, #0]
10010cd6:	f04f 0900 	mov.w	r9, #0
10010cda:	07eb      	lsls	r3, r5, #31
10010cdc:	d50a      	bpl.n	10010cf4 <__pow5mult+0x84>
10010cde:	4639      	mov	r1, r7
10010ce0:	4622      	mov	r2, r4
10010ce2:	4630      	mov	r0, r6
10010ce4:	f7ff ff1a 	bl	10010b1c <__multiply>
10010ce8:	4639      	mov	r1, r7
10010cea:	4680      	mov	r8, r0
10010cec:	4630      	mov	r0, r6
10010cee:	f7ff fe49 	bl	10010984 <_Bfree>
10010cf2:	4647      	mov	r7, r8
10010cf4:	106d      	asrs	r5, r5, #1
10010cf6:	d00b      	beq.n	10010d10 <__pow5mult+0xa0>
10010cf8:	6820      	ldr	r0, [r4, #0]
10010cfa:	b938      	cbnz	r0, 10010d0c <__pow5mult+0x9c>
10010cfc:	4622      	mov	r2, r4
10010cfe:	4621      	mov	r1, r4
10010d00:	4630      	mov	r0, r6
10010d02:	f7ff ff0b 	bl	10010b1c <__multiply>
10010d06:	6020      	str	r0, [r4, #0]
10010d08:	f8c0 9000 	str.w	r9, [r0]
10010d0c:	4604      	mov	r4, r0
10010d0e:	e7e4      	b.n	10010cda <__pow5mult+0x6a>
10010d10:	4638      	mov	r0, r7
10010d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
10010d16:	bf00      	nop
10010d18:	10018e20 	.word	0x10018e20
10010d1c:	10018c55 	.word	0x10018c55
10010d20:	10018cd5 	.word	0x10018cd5

10010d24 <__lshift>:
10010d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10010d28:	460c      	mov	r4, r1
10010d2a:	6849      	ldr	r1, [r1, #4]
10010d2c:	6923      	ldr	r3, [r4, #16]
10010d2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
10010d32:	68a3      	ldr	r3, [r4, #8]
10010d34:	4607      	mov	r7, r0
10010d36:	4691      	mov	r9, r2
10010d38:	ea4f 1a62 	mov.w	sl, r2, asr #5
10010d3c:	f108 0601 	add.w	r6, r8, #1
10010d40:	42b3      	cmp	r3, r6
10010d42:	db0b      	blt.n	10010d5c <__lshift+0x38>
10010d44:	4638      	mov	r0, r7
10010d46:	f7ff fddd 	bl	10010904 <_Balloc>
10010d4a:	4605      	mov	r5, r0
10010d4c:	b948      	cbnz	r0, 10010d62 <__lshift+0x3e>
10010d4e:	4602      	mov	r2, r0
10010d50:	4b28      	ldr	r3, [pc, #160]	; (10010df4 <__lshift+0xd0>)
10010d52:	4829      	ldr	r0, [pc, #164]	; (10010df8 <__lshift+0xd4>)
10010d54:	f44f 71ef 	mov.w	r1, #478	; 0x1de
10010d58:	f7fd ff9e 	bl	1000ec98 <__assert_func>
10010d5c:	3101      	adds	r1, #1
10010d5e:	005b      	lsls	r3, r3, #1
10010d60:	e7ee      	b.n	10010d40 <__lshift+0x1c>
10010d62:	2300      	movs	r3, #0
10010d64:	f100 0114 	add.w	r1, r0, #20
10010d68:	f100 0210 	add.w	r2, r0, #16
10010d6c:	4618      	mov	r0, r3
10010d6e:	4553      	cmp	r3, sl
10010d70:	db33      	blt.n	10010dda <__lshift+0xb6>
10010d72:	6920      	ldr	r0, [r4, #16]
10010d74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
10010d78:	f104 0314 	add.w	r3, r4, #20
10010d7c:	f019 091f 	ands.w	r9, r9, #31
10010d80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
10010d84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
10010d88:	d02b      	beq.n	10010de2 <__lshift+0xbe>
10010d8a:	f1c9 0e20 	rsb	lr, r9, #32
10010d8e:	468a      	mov	sl, r1
10010d90:	2200      	movs	r2, #0
10010d92:	6818      	ldr	r0, [r3, #0]
10010d94:	fa00 f009 	lsl.w	r0, r0, r9
10010d98:	4310      	orrs	r0, r2
10010d9a:	f84a 0b04 	str.w	r0, [sl], #4
10010d9e:	f853 2b04 	ldr.w	r2, [r3], #4
10010da2:	459c      	cmp	ip, r3
10010da4:	fa22 f20e 	lsr.w	r2, r2, lr
10010da8:	d8f3      	bhi.n	10010d92 <__lshift+0x6e>
10010daa:	ebac 0304 	sub.w	r3, ip, r4
10010dae:	3b15      	subs	r3, #21
10010db0:	f023 0303 	bic.w	r3, r3, #3
10010db4:	3304      	adds	r3, #4
10010db6:	f104 0015 	add.w	r0, r4, #21
10010dba:	4584      	cmp	ip, r0
10010dbc:	bf38      	it	cc
10010dbe:	2304      	movcc	r3, #4
10010dc0:	50ca      	str	r2, [r1, r3]
10010dc2:	b10a      	cbz	r2, 10010dc8 <__lshift+0xa4>
10010dc4:	f108 0602 	add.w	r6, r8, #2
10010dc8:	3e01      	subs	r6, #1
10010dca:	4638      	mov	r0, r7
10010dcc:	612e      	str	r6, [r5, #16]
10010dce:	4621      	mov	r1, r4
10010dd0:	f7ff fdd8 	bl	10010984 <_Bfree>
10010dd4:	4628      	mov	r0, r5
10010dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10010dda:	f842 0f04 	str.w	r0, [r2, #4]!
10010dde:	3301      	adds	r3, #1
10010de0:	e7c5      	b.n	10010d6e <__lshift+0x4a>
10010de2:	3904      	subs	r1, #4
10010de4:	f853 2b04 	ldr.w	r2, [r3], #4
10010de8:	f841 2f04 	str.w	r2, [r1, #4]!
10010dec:	459c      	cmp	ip, r3
10010dee:	d8f9      	bhi.n	10010de4 <__lshift+0xc0>
10010df0:	e7ea      	b.n	10010dc8 <__lshift+0xa4>
10010df2:	bf00      	nop
10010df4:	10018cc4 	.word	0x10018cc4
10010df8:	10018cd5 	.word	0x10018cd5

10010dfc <__mcmp>:
10010dfc:	b530      	push	{r4, r5, lr}
10010dfe:	6902      	ldr	r2, [r0, #16]
10010e00:	690c      	ldr	r4, [r1, #16]
10010e02:	1b12      	subs	r2, r2, r4
10010e04:	d10e      	bne.n	10010e24 <__mcmp+0x28>
10010e06:	f100 0314 	add.w	r3, r0, #20
10010e0a:	3114      	adds	r1, #20
10010e0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
10010e10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
10010e14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
10010e18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
10010e1c:	42a5      	cmp	r5, r4
10010e1e:	d003      	beq.n	10010e28 <__mcmp+0x2c>
10010e20:	d305      	bcc.n	10010e2e <__mcmp+0x32>
10010e22:	2201      	movs	r2, #1
10010e24:	4610      	mov	r0, r2
10010e26:	bd30      	pop	{r4, r5, pc}
10010e28:	4283      	cmp	r3, r0
10010e2a:	d3f3      	bcc.n	10010e14 <__mcmp+0x18>
10010e2c:	e7fa      	b.n	10010e24 <__mcmp+0x28>
10010e2e:	f04f 32ff 	mov.w	r2, #4294967295
10010e32:	e7f7      	b.n	10010e24 <__mcmp+0x28>

10010e34 <__mdiff>:
10010e34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
10010e38:	460c      	mov	r4, r1
10010e3a:	4606      	mov	r6, r0
10010e3c:	4611      	mov	r1, r2
10010e3e:	4620      	mov	r0, r4
10010e40:	4690      	mov	r8, r2
10010e42:	f7ff ffdb 	bl	10010dfc <__mcmp>
10010e46:	1e05      	subs	r5, r0, #0
10010e48:	d110      	bne.n	10010e6c <__mdiff+0x38>
10010e4a:	4629      	mov	r1, r5
10010e4c:	4630      	mov	r0, r6
10010e4e:	f7ff fd59 	bl	10010904 <_Balloc>
10010e52:	b930      	cbnz	r0, 10010e62 <__mdiff+0x2e>
10010e54:	4b3a      	ldr	r3, [pc, #232]	; (10010f40 <__mdiff+0x10c>)
10010e56:	4602      	mov	r2, r0
10010e58:	f240 2137 	movw	r1, #567	; 0x237
10010e5c:	4839      	ldr	r0, [pc, #228]	; (10010f44 <__mdiff+0x110>)
10010e5e:	f7fd ff1b 	bl	1000ec98 <__assert_func>
10010e62:	2301      	movs	r3, #1
10010e64:	e9c0 3504 	strd	r3, r5, [r0, #16]
10010e68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
10010e6c:	bfa4      	itt	ge
10010e6e:	4643      	movge	r3, r8
10010e70:	46a0      	movge	r8, r4
10010e72:	4630      	mov	r0, r6
10010e74:	f8d8 1004 	ldr.w	r1, [r8, #4]
10010e78:	bfa6      	itte	ge
10010e7a:	461c      	movge	r4, r3
10010e7c:	2500      	movge	r5, #0
10010e7e:	2501      	movlt	r5, #1
10010e80:	f7ff fd40 	bl	10010904 <_Balloc>
10010e84:	b920      	cbnz	r0, 10010e90 <__mdiff+0x5c>
10010e86:	4b2e      	ldr	r3, [pc, #184]	; (10010f40 <__mdiff+0x10c>)
10010e88:	4602      	mov	r2, r0
10010e8a:	f240 2145 	movw	r1, #581	; 0x245
10010e8e:	e7e5      	b.n	10010e5c <__mdiff+0x28>
10010e90:	f8d8 7010 	ldr.w	r7, [r8, #16]
10010e94:	6926      	ldr	r6, [r4, #16]
10010e96:	60c5      	str	r5, [r0, #12]
10010e98:	f104 0914 	add.w	r9, r4, #20
10010e9c:	f108 0514 	add.w	r5, r8, #20
10010ea0:	f100 0e14 	add.w	lr, r0, #20
10010ea4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
10010ea8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
10010eac:	f108 0210 	add.w	r2, r8, #16
10010eb0:	46f2      	mov	sl, lr
10010eb2:	2100      	movs	r1, #0
10010eb4:	f859 3b04 	ldr.w	r3, [r9], #4
10010eb8:	f852 bf04 	ldr.w	fp, [r2, #4]!
10010ebc:	fa11 f88b 	uxtah	r8, r1, fp
10010ec0:	b299      	uxth	r1, r3
10010ec2:	0c1b      	lsrs	r3, r3, #16
10010ec4:	eba8 0801 	sub.w	r8, r8, r1
10010ec8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
10010ecc:	eb03 4328 	add.w	r3, r3, r8, asr #16
10010ed0:	fa1f f888 	uxth.w	r8, r8
10010ed4:	1419      	asrs	r1, r3, #16
10010ed6:	454e      	cmp	r6, r9
10010ed8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
10010edc:	f84a 3b04 	str.w	r3, [sl], #4
10010ee0:	d8e8      	bhi.n	10010eb4 <__mdiff+0x80>
10010ee2:	1b33      	subs	r3, r6, r4
10010ee4:	3b15      	subs	r3, #21
10010ee6:	f023 0303 	bic.w	r3, r3, #3
10010eea:	3304      	adds	r3, #4
10010eec:	3415      	adds	r4, #21
10010eee:	42a6      	cmp	r6, r4
10010ef0:	bf38      	it	cc
10010ef2:	2304      	movcc	r3, #4
10010ef4:	441d      	add	r5, r3
10010ef6:	4473      	add	r3, lr
10010ef8:	469e      	mov	lr, r3
10010efa:	462e      	mov	r6, r5
10010efc:	4566      	cmp	r6, ip
10010efe:	d30e      	bcc.n	10010f1e <__mdiff+0xea>
10010f00:	f10c 0203 	add.w	r2, ip, #3
10010f04:	1b52      	subs	r2, r2, r5
10010f06:	f022 0203 	bic.w	r2, r2, #3
10010f0a:	3d03      	subs	r5, #3
10010f0c:	45ac      	cmp	ip, r5
10010f0e:	bf38      	it	cc
10010f10:	2200      	movcc	r2, #0
10010f12:	4413      	add	r3, r2
10010f14:	f853 2d04 	ldr.w	r2, [r3, #-4]!
10010f18:	b17a      	cbz	r2, 10010f3a <__mdiff+0x106>
10010f1a:	6107      	str	r7, [r0, #16]
10010f1c:	e7a4      	b.n	10010e68 <__mdiff+0x34>
10010f1e:	f856 8b04 	ldr.w	r8, [r6], #4
10010f22:	fa11 f288 	uxtah	r2, r1, r8
10010f26:	1414      	asrs	r4, r2, #16
10010f28:	eb04 4418 	add.w	r4, r4, r8, lsr #16
10010f2c:	b292      	uxth	r2, r2
10010f2e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
10010f32:	f84e 2b04 	str.w	r2, [lr], #4
10010f36:	1421      	asrs	r1, r4, #16
10010f38:	e7e0      	b.n	10010efc <__mdiff+0xc8>
10010f3a:	3f01      	subs	r7, #1
10010f3c:	e7ea      	b.n	10010f14 <__mdiff+0xe0>
10010f3e:	bf00      	nop
10010f40:	10018cc4 	.word	0x10018cc4
10010f44:	10018cd5 	.word	0x10018cd5

10010f48 <__d2b>:
10010f48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
10010f4c:	460f      	mov	r7, r1
10010f4e:	2101      	movs	r1, #1
10010f50:	ec59 8b10 	vmov	r8, r9, d0
10010f54:	4616      	mov	r6, r2
10010f56:	f7ff fcd5 	bl	10010904 <_Balloc>
10010f5a:	4604      	mov	r4, r0
10010f5c:	b930      	cbnz	r0, 10010f6c <__d2b+0x24>
10010f5e:	4602      	mov	r2, r0
10010f60:	4b24      	ldr	r3, [pc, #144]	; (10010ff4 <__d2b+0xac>)
10010f62:	4825      	ldr	r0, [pc, #148]	; (10010ff8 <__d2b+0xb0>)
10010f64:	f240 310f 	movw	r1, #783	; 0x30f
10010f68:	f7fd fe96 	bl	1000ec98 <__assert_func>
10010f6c:	f3c9 550a 	ubfx	r5, r9, #20, #11
10010f70:	f3c9 0313 	ubfx	r3, r9, #0, #20
10010f74:	bb2d      	cbnz	r5, 10010fc2 <__d2b+0x7a>
10010f76:	9301      	str	r3, [sp, #4]
10010f78:	f1b8 0300 	subs.w	r3, r8, #0
10010f7c:	d026      	beq.n	10010fcc <__d2b+0x84>
10010f7e:	4668      	mov	r0, sp
10010f80:	9300      	str	r3, [sp, #0]
10010f82:	f7ff fd87 	bl	10010a94 <__lo0bits>
10010f86:	e9dd 1200 	ldrd	r1, r2, [sp]
10010f8a:	b1e8      	cbz	r0, 10010fc8 <__d2b+0x80>
10010f8c:	f1c0 0320 	rsb	r3, r0, #32
10010f90:	fa02 f303 	lsl.w	r3, r2, r3
10010f94:	430b      	orrs	r3, r1
10010f96:	40c2      	lsrs	r2, r0
10010f98:	6163      	str	r3, [r4, #20]
10010f9a:	9201      	str	r2, [sp, #4]
10010f9c:	9b01      	ldr	r3, [sp, #4]
10010f9e:	61a3      	str	r3, [r4, #24]
10010fa0:	2b00      	cmp	r3, #0
10010fa2:	bf14      	ite	ne
10010fa4:	2202      	movne	r2, #2
10010fa6:	2201      	moveq	r2, #1
10010fa8:	6122      	str	r2, [r4, #16]
10010faa:	b1bd      	cbz	r5, 10010fdc <__d2b+0x94>
10010fac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
10010fb0:	4405      	add	r5, r0
10010fb2:	603d      	str	r5, [r7, #0]
10010fb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
10010fb8:	6030      	str	r0, [r6, #0]
10010fba:	4620      	mov	r0, r4
10010fbc:	b003      	add	sp, #12
10010fbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
10010fc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
10010fc6:	e7d6      	b.n	10010f76 <__d2b+0x2e>
10010fc8:	6161      	str	r1, [r4, #20]
10010fca:	e7e7      	b.n	10010f9c <__d2b+0x54>
10010fcc:	a801      	add	r0, sp, #4
10010fce:	f7ff fd61 	bl	10010a94 <__lo0bits>
10010fd2:	9b01      	ldr	r3, [sp, #4]
10010fd4:	6163      	str	r3, [r4, #20]
10010fd6:	3020      	adds	r0, #32
10010fd8:	2201      	movs	r2, #1
10010fda:	e7e5      	b.n	10010fa8 <__d2b+0x60>
10010fdc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
10010fe0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
10010fe4:	6038      	str	r0, [r7, #0]
10010fe6:	6918      	ldr	r0, [r3, #16]
10010fe8:	f7ff fd34 	bl	10010a54 <__hi0bits>
10010fec:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
10010ff0:	e7e2      	b.n	10010fb8 <__d2b+0x70>
10010ff2:	bf00      	nop
10010ff4:	10018cc4 	.word	0x10018cc4
10010ff8:	10018cd5 	.word	0x10018cd5

10010ffc <_malloc_usable_size_r>:
10010ffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
10011000:	1f18      	subs	r0, r3, #4
10011002:	2b00      	cmp	r3, #0
10011004:	bfbc      	itt	lt
10011006:	580b      	ldrlt	r3, [r1, r0]
10011008:	18c0      	addlt	r0, r0, r3
1001100a:	4770      	bx	lr

1001100c <__ssputs_r>:
1001100c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10011010:	688e      	ldr	r6, [r1, #8]
10011012:	461f      	mov	r7, r3
10011014:	42be      	cmp	r6, r7
10011016:	680b      	ldr	r3, [r1, #0]
10011018:	4682      	mov	sl, r0
1001101a:	460c      	mov	r4, r1
1001101c:	4690      	mov	r8, r2
1001101e:	d82c      	bhi.n	1001107a <__ssputs_r+0x6e>
10011020:	898a      	ldrh	r2, [r1, #12]
10011022:	f412 6f90 	tst.w	r2, #1152	; 0x480
10011026:	d026      	beq.n	10011076 <__ssputs_r+0x6a>
10011028:	6965      	ldr	r5, [r4, #20]
1001102a:	6909      	ldr	r1, [r1, #16]
1001102c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
10011030:	eba3 0901 	sub.w	r9, r3, r1
10011034:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
10011038:	1c7b      	adds	r3, r7, #1
1001103a:	444b      	add	r3, r9
1001103c:	106d      	asrs	r5, r5, #1
1001103e:	429d      	cmp	r5, r3
10011040:	bf38      	it	cc
10011042:	461d      	movcc	r5, r3
10011044:	0553      	lsls	r3, r2, #21
10011046:	d527      	bpl.n	10011098 <__ssputs_r+0x8c>
10011048:	4629      	mov	r1, r5
1001104a:	f7fd fe73 	bl	1000ed34 <_malloc_r>
1001104e:	4606      	mov	r6, r0
10011050:	b360      	cbz	r0, 100110ac <__ssputs_r+0xa0>
10011052:	6921      	ldr	r1, [r4, #16]
10011054:	464a      	mov	r2, r9
10011056:	f7fe fd7a 	bl	1000fb4e <memcpy>
1001105a:	89a3      	ldrh	r3, [r4, #12]
1001105c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
10011060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
10011064:	81a3      	strh	r3, [r4, #12]
10011066:	6126      	str	r6, [r4, #16]
10011068:	6165      	str	r5, [r4, #20]
1001106a:	444e      	add	r6, r9
1001106c:	eba5 0509 	sub.w	r5, r5, r9
10011070:	6026      	str	r6, [r4, #0]
10011072:	60a5      	str	r5, [r4, #8]
10011074:	463e      	mov	r6, r7
10011076:	42be      	cmp	r6, r7
10011078:	d900      	bls.n	1001107c <__ssputs_r+0x70>
1001107a:	463e      	mov	r6, r7
1001107c:	6820      	ldr	r0, [r4, #0]
1001107e:	4632      	mov	r2, r6
10011080:	4641      	mov	r1, r8
10011082:	f000 fba3 	bl	100117cc <memmove>
10011086:	68a3      	ldr	r3, [r4, #8]
10011088:	1b9b      	subs	r3, r3, r6
1001108a:	60a3      	str	r3, [r4, #8]
1001108c:	6823      	ldr	r3, [r4, #0]
1001108e:	4433      	add	r3, r6
10011090:	6023      	str	r3, [r4, #0]
10011092:	2000      	movs	r0, #0
10011094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10011098:	462a      	mov	r2, r5
1001109a:	f7fd fed7 	bl	1000ee4c <_realloc_r>
1001109e:	4606      	mov	r6, r0
100110a0:	2800      	cmp	r0, #0
100110a2:	d1e0      	bne.n	10011066 <__ssputs_r+0x5a>
100110a4:	6921      	ldr	r1, [r4, #16]
100110a6:	4650      	mov	r0, sl
100110a8:	f7ff fbe0 	bl	1001086c <_free_r>
100110ac:	230c      	movs	r3, #12
100110ae:	f8ca 3000 	str.w	r3, [sl]
100110b2:	89a3      	ldrh	r3, [r4, #12]
100110b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100110b8:	81a3      	strh	r3, [r4, #12]
100110ba:	f04f 30ff 	mov.w	r0, #4294967295
100110be:	e7e9      	b.n	10011094 <__ssputs_r+0x88>

100110c0 <_svfiprintf_r>:
100110c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
100110c4:	4698      	mov	r8, r3
100110c6:	898b      	ldrh	r3, [r1, #12]
100110c8:	061b      	lsls	r3, r3, #24
100110ca:	b09d      	sub	sp, #116	; 0x74
100110cc:	4607      	mov	r7, r0
100110ce:	460d      	mov	r5, r1
100110d0:	4614      	mov	r4, r2
100110d2:	d50e      	bpl.n	100110f2 <_svfiprintf_r+0x32>
100110d4:	690b      	ldr	r3, [r1, #16]
100110d6:	b963      	cbnz	r3, 100110f2 <_svfiprintf_r+0x32>
100110d8:	2140      	movs	r1, #64	; 0x40
100110da:	f7fd fe2b 	bl	1000ed34 <_malloc_r>
100110de:	6028      	str	r0, [r5, #0]
100110e0:	6128      	str	r0, [r5, #16]
100110e2:	b920      	cbnz	r0, 100110ee <_svfiprintf_r+0x2e>
100110e4:	230c      	movs	r3, #12
100110e6:	603b      	str	r3, [r7, #0]
100110e8:	f04f 30ff 	mov.w	r0, #4294967295
100110ec:	e0d0      	b.n	10011290 <_svfiprintf_r+0x1d0>
100110ee:	2340      	movs	r3, #64	; 0x40
100110f0:	616b      	str	r3, [r5, #20]
100110f2:	2300      	movs	r3, #0
100110f4:	9309      	str	r3, [sp, #36]	; 0x24
100110f6:	2320      	movs	r3, #32
100110f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
100110fc:	f8cd 800c 	str.w	r8, [sp, #12]
10011100:	2330      	movs	r3, #48	; 0x30
10011102:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 100112a8 <_svfiprintf_r+0x1e8>
10011106:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1001110a:	f04f 0901 	mov.w	r9, #1
1001110e:	4623      	mov	r3, r4
10011110:	469a      	mov	sl, r3
10011112:	f813 2b01 	ldrb.w	r2, [r3], #1
10011116:	b10a      	cbz	r2, 1001111c <_svfiprintf_r+0x5c>
10011118:	2a25      	cmp	r2, #37	; 0x25
1001111a:	d1f9      	bne.n	10011110 <_svfiprintf_r+0x50>
1001111c:	ebba 0b04 	subs.w	fp, sl, r4
10011120:	d00b      	beq.n	1001113a <_svfiprintf_r+0x7a>
10011122:	465b      	mov	r3, fp
10011124:	4622      	mov	r2, r4
10011126:	4629      	mov	r1, r5
10011128:	4638      	mov	r0, r7
1001112a:	f7ff ff6f 	bl	1001100c <__ssputs_r>
1001112e:	3001      	adds	r0, #1
10011130:	f000 80a9 	beq.w	10011286 <_svfiprintf_r+0x1c6>
10011134:	9a09      	ldr	r2, [sp, #36]	; 0x24
10011136:	445a      	add	r2, fp
10011138:	9209      	str	r2, [sp, #36]	; 0x24
1001113a:	f89a 3000 	ldrb.w	r3, [sl]
1001113e:	2b00      	cmp	r3, #0
10011140:	f000 80a1 	beq.w	10011286 <_svfiprintf_r+0x1c6>
10011144:	2300      	movs	r3, #0
10011146:	f04f 32ff 	mov.w	r2, #4294967295
1001114a:	e9cd 2305 	strd	r2, r3, [sp, #20]
1001114e:	f10a 0a01 	add.w	sl, sl, #1
10011152:	9304      	str	r3, [sp, #16]
10011154:	9307      	str	r3, [sp, #28]
10011156:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1001115a:	931a      	str	r3, [sp, #104]	; 0x68
1001115c:	4654      	mov	r4, sl
1001115e:	2205      	movs	r2, #5
10011160:	f814 1b01 	ldrb.w	r1, [r4], #1
10011164:	4850      	ldr	r0, [pc, #320]	; (100112a8 <_svfiprintf_r+0x1e8>)
10011166:	f7ee ff7b 	bl	10000060 <memchr>
1001116a:	9a04      	ldr	r2, [sp, #16]
1001116c:	b9d8      	cbnz	r0, 100111a6 <_svfiprintf_r+0xe6>
1001116e:	06d0      	lsls	r0, r2, #27
10011170:	bf44      	itt	mi
10011172:	2320      	movmi	r3, #32
10011174:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
10011178:	0711      	lsls	r1, r2, #28
1001117a:	bf44      	itt	mi
1001117c:	232b      	movmi	r3, #43	; 0x2b
1001117e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
10011182:	f89a 3000 	ldrb.w	r3, [sl]
10011186:	2b2a      	cmp	r3, #42	; 0x2a
10011188:	d015      	beq.n	100111b6 <_svfiprintf_r+0xf6>
1001118a:	9a07      	ldr	r2, [sp, #28]
1001118c:	4654      	mov	r4, sl
1001118e:	2000      	movs	r0, #0
10011190:	f04f 0c0a 	mov.w	ip, #10
10011194:	4621      	mov	r1, r4
10011196:	f811 3b01 	ldrb.w	r3, [r1], #1
1001119a:	3b30      	subs	r3, #48	; 0x30
1001119c:	2b09      	cmp	r3, #9
1001119e:	d94d      	bls.n	1001123c <_svfiprintf_r+0x17c>
100111a0:	b1b0      	cbz	r0, 100111d0 <_svfiprintf_r+0x110>
100111a2:	9207      	str	r2, [sp, #28]
100111a4:	e014      	b.n	100111d0 <_svfiprintf_r+0x110>
100111a6:	eba0 0308 	sub.w	r3, r0, r8
100111aa:	fa09 f303 	lsl.w	r3, r9, r3
100111ae:	4313      	orrs	r3, r2
100111b0:	9304      	str	r3, [sp, #16]
100111b2:	46a2      	mov	sl, r4
100111b4:	e7d2      	b.n	1001115c <_svfiprintf_r+0x9c>
100111b6:	9b03      	ldr	r3, [sp, #12]
100111b8:	1d19      	adds	r1, r3, #4
100111ba:	681b      	ldr	r3, [r3, #0]
100111bc:	9103      	str	r1, [sp, #12]
100111be:	2b00      	cmp	r3, #0
100111c0:	bfbb      	ittet	lt
100111c2:	425b      	neglt	r3, r3
100111c4:	f042 0202 	orrlt.w	r2, r2, #2
100111c8:	9307      	strge	r3, [sp, #28]
100111ca:	9307      	strlt	r3, [sp, #28]
100111cc:	bfb8      	it	lt
100111ce:	9204      	strlt	r2, [sp, #16]
100111d0:	7823      	ldrb	r3, [r4, #0]
100111d2:	2b2e      	cmp	r3, #46	; 0x2e
100111d4:	d10c      	bne.n	100111f0 <_svfiprintf_r+0x130>
100111d6:	7863      	ldrb	r3, [r4, #1]
100111d8:	2b2a      	cmp	r3, #42	; 0x2a
100111da:	d134      	bne.n	10011246 <_svfiprintf_r+0x186>
100111dc:	9b03      	ldr	r3, [sp, #12]
100111de:	1d1a      	adds	r2, r3, #4
100111e0:	681b      	ldr	r3, [r3, #0]
100111e2:	9203      	str	r2, [sp, #12]
100111e4:	2b00      	cmp	r3, #0
100111e6:	bfb8      	it	lt
100111e8:	f04f 33ff 	movlt.w	r3, #4294967295
100111ec:	3402      	adds	r4, #2
100111ee:	9305      	str	r3, [sp, #20]
100111f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 100112b8 <_svfiprintf_r+0x1f8>
100111f4:	7821      	ldrb	r1, [r4, #0]
100111f6:	2203      	movs	r2, #3
100111f8:	4650      	mov	r0, sl
100111fa:	f7ee ff31 	bl	10000060 <memchr>
100111fe:	b138      	cbz	r0, 10011210 <_svfiprintf_r+0x150>
10011200:	9b04      	ldr	r3, [sp, #16]
10011202:	eba0 000a 	sub.w	r0, r0, sl
10011206:	2240      	movs	r2, #64	; 0x40
10011208:	4082      	lsls	r2, r0
1001120a:	4313      	orrs	r3, r2
1001120c:	3401      	adds	r4, #1
1001120e:	9304      	str	r3, [sp, #16]
10011210:	f814 1b01 	ldrb.w	r1, [r4], #1
10011214:	4825      	ldr	r0, [pc, #148]	; (100112ac <_svfiprintf_r+0x1ec>)
10011216:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1001121a:	2206      	movs	r2, #6
1001121c:	f7ee ff20 	bl	10000060 <memchr>
10011220:	2800      	cmp	r0, #0
10011222:	d038      	beq.n	10011296 <_svfiprintf_r+0x1d6>
10011224:	4b22      	ldr	r3, [pc, #136]	; (100112b0 <_svfiprintf_r+0x1f0>)
10011226:	bb1b      	cbnz	r3, 10011270 <_svfiprintf_r+0x1b0>
10011228:	9b03      	ldr	r3, [sp, #12]
1001122a:	3307      	adds	r3, #7
1001122c:	f023 0307 	bic.w	r3, r3, #7
10011230:	3308      	adds	r3, #8
10011232:	9303      	str	r3, [sp, #12]
10011234:	9b09      	ldr	r3, [sp, #36]	; 0x24
10011236:	4433      	add	r3, r6
10011238:	9309      	str	r3, [sp, #36]	; 0x24
1001123a:	e768      	b.n	1001110e <_svfiprintf_r+0x4e>
1001123c:	fb0c 3202 	mla	r2, ip, r2, r3
10011240:	460c      	mov	r4, r1
10011242:	2001      	movs	r0, #1
10011244:	e7a6      	b.n	10011194 <_svfiprintf_r+0xd4>
10011246:	2300      	movs	r3, #0
10011248:	3401      	adds	r4, #1
1001124a:	9305      	str	r3, [sp, #20]
1001124c:	4619      	mov	r1, r3
1001124e:	f04f 0c0a 	mov.w	ip, #10
10011252:	4620      	mov	r0, r4
10011254:	f810 2b01 	ldrb.w	r2, [r0], #1
10011258:	3a30      	subs	r2, #48	; 0x30
1001125a:	2a09      	cmp	r2, #9
1001125c:	d903      	bls.n	10011266 <_svfiprintf_r+0x1a6>
1001125e:	2b00      	cmp	r3, #0
10011260:	d0c6      	beq.n	100111f0 <_svfiprintf_r+0x130>
10011262:	9105      	str	r1, [sp, #20]
10011264:	e7c4      	b.n	100111f0 <_svfiprintf_r+0x130>
10011266:	fb0c 2101 	mla	r1, ip, r1, r2
1001126a:	4604      	mov	r4, r0
1001126c:	2301      	movs	r3, #1
1001126e:	e7f0      	b.n	10011252 <_svfiprintf_r+0x192>
10011270:	ab03      	add	r3, sp, #12
10011272:	9300      	str	r3, [sp, #0]
10011274:	462a      	mov	r2, r5
10011276:	4b0f      	ldr	r3, [pc, #60]	; (100112b4 <_svfiprintf_r+0x1f4>)
10011278:	a904      	add	r1, sp, #16
1001127a:	4638      	mov	r0, r7
1001127c:	f7fd feb6 	bl	1000efec <_printf_float>
10011280:	1c42      	adds	r2, r0, #1
10011282:	4606      	mov	r6, r0
10011284:	d1d6      	bne.n	10011234 <_svfiprintf_r+0x174>
10011286:	89ab      	ldrh	r3, [r5, #12]
10011288:	065b      	lsls	r3, r3, #25
1001128a:	f53f af2d 	bmi.w	100110e8 <_svfiprintf_r+0x28>
1001128e:	9809      	ldr	r0, [sp, #36]	; 0x24
10011290:	b01d      	add	sp, #116	; 0x74
10011292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10011296:	ab03      	add	r3, sp, #12
10011298:	9300      	str	r3, [sp, #0]
1001129a:	462a      	mov	r2, r5
1001129c:	4b05      	ldr	r3, [pc, #20]	; (100112b4 <_svfiprintf_r+0x1f4>)
1001129e:	a904      	add	r1, sp, #16
100112a0:	4638      	mov	r0, r7
100112a2:	f7fe f947 	bl	1000f534 <_printf_i>
100112a6:	e7eb      	b.n	10011280 <_svfiprintf_r+0x1c0>
100112a8:	10018e2c 	.word	0x10018e2c
100112ac:	10018e36 	.word	0x10018e36
100112b0:	1000efed 	.word	0x1000efed
100112b4:	1001100d 	.word	0x1001100d
100112b8:	10018e32 	.word	0x10018e32

100112bc <__sfputc_r>:
100112bc:	6893      	ldr	r3, [r2, #8]
100112be:	3b01      	subs	r3, #1
100112c0:	2b00      	cmp	r3, #0
100112c2:	b410      	push	{r4}
100112c4:	6093      	str	r3, [r2, #8]
100112c6:	da08      	bge.n	100112da <__sfputc_r+0x1e>
100112c8:	6994      	ldr	r4, [r2, #24]
100112ca:	42a3      	cmp	r3, r4
100112cc:	db01      	blt.n	100112d2 <__sfputc_r+0x16>
100112ce:	290a      	cmp	r1, #10
100112d0:	d103      	bne.n	100112da <__sfputc_r+0x1e>
100112d2:	f85d 4b04 	ldr.w	r4, [sp], #4
100112d6:	f000 b9e3 	b.w	100116a0 <__swbuf_r>
100112da:	6813      	ldr	r3, [r2, #0]
100112dc:	1c58      	adds	r0, r3, #1
100112de:	6010      	str	r0, [r2, #0]
100112e0:	7019      	strb	r1, [r3, #0]
100112e2:	4608      	mov	r0, r1
100112e4:	f85d 4b04 	ldr.w	r4, [sp], #4
100112e8:	4770      	bx	lr

100112ea <__sfputs_r>:
100112ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100112ec:	4606      	mov	r6, r0
100112ee:	460f      	mov	r7, r1
100112f0:	4614      	mov	r4, r2
100112f2:	18d5      	adds	r5, r2, r3
100112f4:	42ac      	cmp	r4, r5
100112f6:	d101      	bne.n	100112fc <__sfputs_r+0x12>
100112f8:	2000      	movs	r0, #0
100112fa:	e007      	b.n	1001130c <__sfputs_r+0x22>
100112fc:	f814 1b01 	ldrb.w	r1, [r4], #1
10011300:	463a      	mov	r2, r7
10011302:	4630      	mov	r0, r6
10011304:	f7ff ffda 	bl	100112bc <__sfputc_r>
10011308:	1c43      	adds	r3, r0, #1
1001130a:	d1f3      	bne.n	100112f4 <__sfputs_r+0xa>
1001130c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

10011310 <_vfiprintf_r>:
10011310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10011314:	460d      	mov	r5, r1
10011316:	b09d      	sub	sp, #116	; 0x74
10011318:	4614      	mov	r4, r2
1001131a:	4698      	mov	r8, r3
1001131c:	4606      	mov	r6, r0
1001131e:	b118      	cbz	r0, 10011328 <_vfiprintf_r+0x18>
10011320:	6a03      	ldr	r3, [r0, #32]
10011322:	b90b      	cbnz	r3, 10011328 <_vfiprintf_r+0x18>
10011324:	f7fe fab4 	bl	1000f890 <__sinit>
10011328:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1001132a:	07d9      	lsls	r1, r3, #31
1001132c:	d405      	bmi.n	1001133a <_vfiprintf_r+0x2a>
1001132e:	89ab      	ldrh	r3, [r5, #12]
10011330:	059a      	lsls	r2, r3, #22
10011332:	d402      	bmi.n	1001133a <_vfiprintf_r+0x2a>
10011334:	6da8      	ldr	r0, [r5, #88]	; 0x58
10011336:	f7fe fc08 	bl	1000fb4a <__retarget_lock_acquire_recursive>
1001133a:	89ab      	ldrh	r3, [r5, #12]
1001133c:	071b      	lsls	r3, r3, #28
1001133e:	d501      	bpl.n	10011344 <_vfiprintf_r+0x34>
10011340:	692b      	ldr	r3, [r5, #16]
10011342:	b99b      	cbnz	r3, 1001136c <_vfiprintf_r+0x5c>
10011344:	4629      	mov	r1, r5
10011346:	4630      	mov	r0, r6
10011348:	f000 f9e8 	bl	1001171c <__swsetup_r>
1001134c:	b170      	cbz	r0, 1001136c <_vfiprintf_r+0x5c>
1001134e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
10011350:	07dc      	lsls	r4, r3, #31
10011352:	d504      	bpl.n	1001135e <_vfiprintf_r+0x4e>
10011354:	f04f 30ff 	mov.w	r0, #4294967295
10011358:	b01d      	add	sp, #116	; 0x74
1001135a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1001135e:	89ab      	ldrh	r3, [r5, #12]
10011360:	0598      	lsls	r0, r3, #22
10011362:	d4f7      	bmi.n	10011354 <_vfiprintf_r+0x44>
10011364:	6da8      	ldr	r0, [r5, #88]	; 0x58
10011366:	f7fe fbf1 	bl	1000fb4c <__retarget_lock_release_recursive>
1001136a:	e7f3      	b.n	10011354 <_vfiprintf_r+0x44>
1001136c:	2300      	movs	r3, #0
1001136e:	9309      	str	r3, [sp, #36]	; 0x24
10011370:	2320      	movs	r3, #32
10011372:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
10011376:	f8cd 800c 	str.w	r8, [sp, #12]
1001137a:	2330      	movs	r3, #48	; 0x30
1001137c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 10011530 <_vfiprintf_r+0x220>
10011380:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
10011384:	f04f 0901 	mov.w	r9, #1
10011388:	4623      	mov	r3, r4
1001138a:	469a      	mov	sl, r3
1001138c:	f813 2b01 	ldrb.w	r2, [r3], #1
10011390:	b10a      	cbz	r2, 10011396 <_vfiprintf_r+0x86>
10011392:	2a25      	cmp	r2, #37	; 0x25
10011394:	d1f9      	bne.n	1001138a <_vfiprintf_r+0x7a>
10011396:	ebba 0b04 	subs.w	fp, sl, r4
1001139a:	d00b      	beq.n	100113b4 <_vfiprintf_r+0xa4>
1001139c:	465b      	mov	r3, fp
1001139e:	4622      	mov	r2, r4
100113a0:	4629      	mov	r1, r5
100113a2:	4630      	mov	r0, r6
100113a4:	f7ff ffa1 	bl	100112ea <__sfputs_r>
100113a8:	3001      	adds	r0, #1
100113aa:	f000 80a9 	beq.w	10011500 <_vfiprintf_r+0x1f0>
100113ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
100113b0:	445a      	add	r2, fp
100113b2:	9209      	str	r2, [sp, #36]	; 0x24
100113b4:	f89a 3000 	ldrb.w	r3, [sl]
100113b8:	2b00      	cmp	r3, #0
100113ba:	f000 80a1 	beq.w	10011500 <_vfiprintf_r+0x1f0>
100113be:	2300      	movs	r3, #0
100113c0:	f04f 32ff 	mov.w	r2, #4294967295
100113c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
100113c8:	f10a 0a01 	add.w	sl, sl, #1
100113cc:	9304      	str	r3, [sp, #16]
100113ce:	9307      	str	r3, [sp, #28]
100113d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
100113d4:	931a      	str	r3, [sp, #104]	; 0x68
100113d6:	4654      	mov	r4, sl
100113d8:	2205      	movs	r2, #5
100113da:	f814 1b01 	ldrb.w	r1, [r4], #1
100113de:	4854      	ldr	r0, [pc, #336]	; (10011530 <_vfiprintf_r+0x220>)
100113e0:	f7ee fe3e 	bl	10000060 <memchr>
100113e4:	9a04      	ldr	r2, [sp, #16]
100113e6:	b9d8      	cbnz	r0, 10011420 <_vfiprintf_r+0x110>
100113e8:	06d1      	lsls	r1, r2, #27
100113ea:	bf44      	itt	mi
100113ec:	2320      	movmi	r3, #32
100113ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
100113f2:	0713      	lsls	r3, r2, #28
100113f4:	bf44      	itt	mi
100113f6:	232b      	movmi	r3, #43	; 0x2b
100113f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
100113fc:	f89a 3000 	ldrb.w	r3, [sl]
10011400:	2b2a      	cmp	r3, #42	; 0x2a
10011402:	d015      	beq.n	10011430 <_vfiprintf_r+0x120>
10011404:	9a07      	ldr	r2, [sp, #28]
10011406:	4654      	mov	r4, sl
10011408:	2000      	movs	r0, #0
1001140a:	f04f 0c0a 	mov.w	ip, #10
1001140e:	4621      	mov	r1, r4
10011410:	f811 3b01 	ldrb.w	r3, [r1], #1
10011414:	3b30      	subs	r3, #48	; 0x30
10011416:	2b09      	cmp	r3, #9
10011418:	d94d      	bls.n	100114b6 <_vfiprintf_r+0x1a6>
1001141a:	b1b0      	cbz	r0, 1001144a <_vfiprintf_r+0x13a>
1001141c:	9207      	str	r2, [sp, #28]
1001141e:	e014      	b.n	1001144a <_vfiprintf_r+0x13a>
10011420:	eba0 0308 	sub.w	r3, r0, r8
10011424:	fa09 f303 	lsl.w	r3, r9, r3
10011428:	4313      	orrs	r3, r2
1001142a:	9304      	str	r3, [sp, #16]
1001142c:	46a2      	mov	sl, r4
1001142e:	e7d2      	b.n	100113d6 <_vfiprintf_r+0xc6>
10011430:	9b03      	ldr	r3, [sp, #12]
10011432:	1d19      	adds	r1, r3, #4
10011434:	681b      	ldr	r3, [r3, #0]
10011436:	9103      	str	r1, [sp, #12]
10011438:	2b00      	cmp	r3, #0
1001143a:	bfbb      	ittet	lt
1001143c:	425b      	neglt	r3, r3
1001143e:	f042 0202 	orrlt.w	r2, r2, #2
10011442:	9307      	strge	r3, [sp, #28]
10011444:	9307      	strlt	r3, [sp, #28]
10011446:	bfb8      	it	lt
10011448:	9204      	strlt	r2, [sp, #16]
1001144a:	7823      	ldrb	r3, [r4, #0]
1001144c:	2b2e      	cmp	r3, #46	; 0x2e
1001144e:	d10c      	bne.n	1001146a <_vfiprintf_r+0x15a>
10011450:	7863      	ldrb	r3, [r4, #1]
10011452:	2b2a      	cmp	r3, #42	; 0x2a
10011454:	d134      	bne.n	100114c0 <_vfiprintf_r+0x1b0>
10011456:	9b03      	ldr	r3, [sp, #12]
10011458:	1d1a      	adds	r2, r3, #4
1001145a:	681b      	ldr	r3, [r3, #0]
1001145c:	9203      	str	r2, [sp, #12]
1001145e:	2b00      	cmp	r3, #0
10011460:	bfb8      	it	lt
10011462:	f04f 33ff 	movlt.w	r3, #4294967295
10011466:	3402      	adds	r4, #2
10011468:	9305      	str	r3, [sp, #20]
1001146a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 10011540 <_vfiprintf_r+0x230>
1001146e:	7821      	ldrb	r1, [r4, #0]
10011470:	2203      	movs	r2, #3
10011472:	4650      	mov	r0, sl
10011474:	f7ee fdf4 	bl	10000060 <memchr>
10011478:	b138      	cbz	r0, 1001148a <_vfiprintf_r+0x17a>
1001147a:	9b04      	ldr	r3, [sp, #16]
1001147c:	eba0 000a 	sub.w	r0, r0, sl
10011480:	2240      	movs	r2, #64	; 0x40
10011482:	4082      	lsls	r2, r0
10011484:	4313      	orrs	r3, r2
10011486:	3401      	adds	r4, #1
10011488:	9304      	str	r3, [sp, #16]
1001148a:	f814 1b01 	ldrb.w	r1, [r4], #1
1001148e:	4829      	ldr	r0, [pc, #164]	; (10011534 <_vfiprintf_r+0x224>)
10011490:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
10011494:	2206      	movs	r2, #6
10011496:	f7ee fde3 	bl	10000060 <memchr>
1001149a:	2800      	cmp	r0, #0
1001149c:	d03f      	beq.n	1001151e <_vfiprintf_r+0x20e>
1001149e:	4b26      	ldr	r3, [pc, #152]	; (10011538 <_vfiprintf_r+0x228>)
100114a0:	bb1b      	cbnz	r3, 100114ea <_vfiprintf_r+0x1da>
100114a2:	9b03      	ldr	r3, [sp, #12]
100114a4:	3307      	adds	r3, #7
100114a6:	f023 0307 	bic.w	r3, r3, #7
100114aa:	3308      	adds	r3, #8
100114ac:	9303      	str	r3, [sp, #12]
100114ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
100114b0:	443b      	add	r3, r7
100114b2:	9309      	str	r3, [sp, #36]	; 0x24
100114b4:	e768      	b.n	10011388 <_vfiprintf_r+0x78>
100114b6:	fb0c 3202 	mla	r2, ip, r2, r3
100114ba:	460c      	mov	r4, r1
100114bc:	2001      	movs	r0, #1
100114be:	e7a6      	b.n	1001140e <_vfiprintf_r+0xfe>
100114c0:	2300      	movs	r3, #0
100114c2:	3401      	adds	r4, #1
100114c4:	9305      	str	r3, [sp, #20]
100114c6:	4619      	mov	r1, r3
100114c8:	f04f 0c0a 	mov.w	ip, #10
100114cc:	4620      	mov	r0, r4
100114ce:	f810 2b01 	ldrb.w	r2, [r0], #1
100114d2:	3a30      	subs	r2, #48	; 0x30
100114d4:	2a09      	cmp	r2, #9
100114d6:	d903      	bls.n	100114e0 <_vfiprintf_r+0x1d0>
100114d8:	2b00      	cmp	r3, #0
100114da:	d0c6      	beq.n	1001146a <_vfiprintf_r+0x15a>
100114dc:	9105      	str	r1, [sp, #20]
100114de:	e7c4      	b.n	1001146a <_vfiprintf_r+0x15a>
100114e0:	fb0c 2101 	mla	r1, ip, r1, r2
100114e4:	4604      	mov	r4, r0
100114e6:	2301      	movs	r3, #1
100114e8:	e7f0      	b.n	100114cc <_vfiprintf_r+0x1bc>
100114ea:	ab03      	add	r3, sp, #12
100114ec:	9300      	str	r3, [sp, #0]
100114ee:	462a      	mov	r2, r5
100114f0:	4b12      	ldr	r3, [pc, #72]	; (1001153c <_vfiprintf_r+0x22c>)
100114f2:	a904      	add	r1, sp, #16
100114f4:	4630      	mov	r0, r6
100114f6:	f7fd fd79 	bl	1000efec <_printf_float>
100114fa:	4607      	mov	r7, r0
100114fc:	1c78      	adds	r0, r7, #1
100114fe:	d1d6      	bne.n	100114ae <_vfiprintf_r+0x19e>
10011500:	6e6b      	ldr	r3, [r5, #100]	; 0x64
10011502:	07d9      	lsls	r1, r3, #31
10011504:	d405      	bmi.n	10011512 <_vfiprintf_r+0x202>
10011506:	89ab      	ldrh	r3, [r5, #12]
10011508:	059a      	lsls	r2, r3, #22
1001150a:	d402      	bmi.n	10011512 <_vfiprintf_r+0x202>
1001150c:	6da8      	ldr	r0, [r5, #88]	; 0x58
1001150e:	f7fe fb1d 	bl	1000fb4c <__retarget_lock_release_recursive>
10011512:	89ab      	ldrh	r3, [r5, #12]
10011514:	065b      	lsls	r3, r3, #25
10011516:	f53f af1d 	bmi.w	10011354 <_vfiprintf_r+0x44>
1001151a:	9809      	ldr	r0, [sp, #36]	; 0x24
1001151c:	e71c      	b.n	10011358 <_vfiprintf_r+0x48>
1001151e:	ab03      	add	r3, sp, #12
10011520:	9300      	str	r3, [sp, #0]
10011522:	462a      	mov	r2, r5
10011524:	4b05      	ldr	r3, [pc, #20]	; (1001153c <_vfiprintf_r+0x22c>)
10011526:	a904      	add	r1, sp, #16
10011528:	4630      	mov	r0, r6
1001152a:	f7fe f803 	bl	1000f534 <_printf_i>
1001152e:	e7e4      	b.n	100114fa <_vfiprintf_r+0x1ea>
10011530:	10018e2c 	.word	0x10018e2c
10011534:	10018e36 	.word	0x10018e36
10011538:	1000efed 	.word	0x1000efed
1001153c:	100112eb 	.word	0x100112eb
10011540:	10018e32 	.word	0x10018e32

10011544 <__sflush_r>:
10011544:	898a      	ldrh	r2, [r1, #12]
10011546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1001154a:	4605      	mov	r5, r0
1001154c:	0710      	lsls	r0, r2, #28
1001154e:	460c      	mov	r4, r1
10011550:	d458      	bmi.n	10011604 <__sflush_r+0xc0>
10011552:	684b      	ldr	r3, [r1, #4]
10011554:	2b00      	cmp	r3, #0
10011556:	dc05      	bgt.n	10011564 <__sflush_r+0x20>
10011558:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1001155a:	2b00      	cmp	r3, #0
1001155c:	dc02      	bgt.n	10011564 <__sflush_r+0x20>
1001155e:	2000      	movs	r0, #0
10011560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
10011564:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
10011566:	2e00      	cmp	r6, #0
10011568:	d0f9      	beq.n	1001155e <__sflush_r+0x1a>
1001156a:	2300      	movs	r3, #0
1001156c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
10011570:	682f      	ldr	r7, [r5, #0]
10011572:	6a21      	ldr	r1, [r4, #32]
10011574:	602b      	str	r3, [r5, #0]
10011576:	d032      	beq.n	100115de <__sflush_r+0x9a>
10011578:	6d60      	ldr	r0, [r4, #84]	; 0x54
1001157a:	89a3      	ldrh	r3, [r4, #12]
1001157c:	075a      	lsls	r2, r3, #29
1001157e:	d505      	bpl.n	1001158c <__sflush_r+0x48>
10011580:	6863      	ldr	r3, [r4, #4]
10011582:	1ac0      	subs	r0, r0, r3
10011584:	6b63      	ldr	r3, [r4, #52]	; 0x34
10011586:	b10b      	cbz	r3, 1001158c <__sflush_r+0x48>
10011588:	6c23      	ldr	r3, [r4, #64]	; 0x40
1001158a:	1ac0      	subs	r0, r0, r3
1001158c:	2300      	movs	r3, #0
1001158e:	4602      	mov	r2, r0
10011590:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
10011592:	6a21      	ldr	r1, [r4, #32]
10011594:	4628      	mov	r0, r5
10011596:	47b0      	blx	r6
10011598:	1c43      	adds	r3, r0, #1
1001159a:	89a3      	ldrh	r3, [r4, #12]
1001159c:	d106      	bne.n	100115ac <__sflush_r+0x68>
1001159e:	6829      	ldr	r1, [r5, #0]
100115a0:	291d      	cmp	r1, #29
100115a2:	d82b      	bhi.n	100115fc <__sflush_r+0xb8>
100115a4:	4a29      	ldr	r2, [pc, #164]	; (1001164c <__sflush_r+0x108>)
100115a6:	410a      	asrs	r2, r1
100115a8:	07d6      	lsls	r6, r2, #31
100115aa:	d427      	bmi.n	100115fc <__sflush_r+0xb8>
100115ac:	2200      	movs	r2, #0
100115ae:	6062      	str	r2, [r4, #4]
100115b0:	04d9      	lsls	r1, r3, #19
100115b2:	6922      	ldr	r2, [r4, #16]
100115b4:	6022      	str	r2, [r4, #0]
100115b6:	d504      	bpl.n	100115c2 <__sflush_r+0x7e>
100115b8:	1c42      	adds	r2, r0, #1
100115ba:	d101      	bne.n	100115c0 <__sflush_r+0x7c>
100115bc:	682b      	ldr	r3, [r5, #0]
100115be:	b903      	cbnz	r3, 100115c2 <__sflush_r+0x7e>
100115c0:	6560      	str	r0, [r4, #84]	; 0x54
100115c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
100115c4:	602f      	str	r7, [r5, #0]
100115c6:	2900      	cmp	r1, #0
100115c8:	d0c9      	beq.n	1001155e <__sflush_r+0x1a>
100115ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
100115ce:	4299      	cmp	r1, r3
100115d0:	d002      	beq.n	100115d8 <__sflush_r+0x94>
100115d2:	4628      	mov	r0, r5
100115d4:	f7ff f94a 	bl	1001086c <_free_r>
100115d8:	2000      	movs	r0, #0
100115da:	6360      	str	r0, [r4, #52]	; 0x34
100115dc:	e7c0      	b.n	10011560 <__sflush_r+0x1c>
100115de:	2301      	movs	r3, #1
100115e0:	4628      	mov	r0, r5
100115e2:	47b0      	blx	r6
100115e4:	1c41      	adds	r1, r0, #1
100115e6:	d1c8      	bne.n	1001157a <__sflush_r+0x36>
100115e8:	682b      	ldr	r3, [r5, #0]
100115ea:	2b00      	cmp	r3, #0
100115ec:	d0c5      	beq.n	1001157a <__sflush_r+0x36>
100115ee:	2b1d      	cmp	r3, #29
100115f0:	d001      	beq.n	100115f6 <__sflush_r+0xb2>
100115f2:	2b16      	cmp	r3, #22
100115f4:	d101      	bne.n	100115fa <__sflush_r+0xb6>
100115f6:	602f      	str	r7, [r5, #0]
100115f8:	e7b1      	b.n	1001155e <__sflush_r+0x1a>
100115fa:	89a3      	ldrh	r3, [r4, #12]
100115fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10011600:	81a3      	strh	r3, [r4, #12]
10011602:	e7ad      	b.n	10011560 <__sflush_r+0x1c>
10011604:	690f      	ldr	r7, [r1, #16]
10011606:	2f00      	cmp	r7, #0
10011608:	d0a9      	beq.n	1001155e <__sflush_r+0x1a>
1001160a:	0793      	lsls	r3, r2, #30
1001160c:	680e      	ldr	r6, [r1, #0]
1001160e:	bf08      	it	eq
10011610:	694b      	ldreq	r3, [r1, #20]
10011612:	600f      	str	r7, [r1, #0]
10011614:	bf18      	it	ne
10011616:	2300      	movne	r3, #0
10011618:	eba6 0807 	sub.w	r8, r6, r7
1001161c:	608b      	str	r3, [r1, #8]
1001161e:	f1b8 0f00 	cmp.w	r8, #0
10011622:	dd9c      	ble.n	1001155e <__sflush_r+0x1a>
10011624:	6a21      	ldr	r1, [r4, #32]
10011626:	6aa6      	ldr	r6, [r4, #40]	; 0x28
10011628:	4643      	mov	r3, r8
1001162a:	463a      	mov	r2, r7
1001162c:	4628      	mov	r0, r5
1001162e:	47b0      	blx	r6
10011630:	2800      	cmp	r0, #0
10011632:	dc06      	bgt.n	10011642 <__sflush_r+0xfe>
10011634:	89a3      	ldrh	r3, [r4, #12]
10011636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1001163a:	81a3      	strh	r3, [r4, #12]
1001163c:	f04f 30ff 	mov.w	r0, #4294967295
10011640:	e78e      	b.n	10011560 <__sflush_r+0x1c>
10011642:	4407      	add	r7, r0
10011644:	eba8 0800 	sub.w	r8, r8, r0
10011648:	e7e9      	b.n	1001161e <__sflush_r+0xda>
1001164a:	bf00      	nop
1001164c:	dfbffffe 	.word	0xdfbffffe

10011650 <_fflush_r>:
10011650:	b538      	push	{r3, r4, r5, lr}
10011652:	690b      	ldr	r3, [r1, #16]
10011654:	4605      	mov	r5, r0
10011656:	460c      	mov	r4, r1
10011658:	b913      	cbnz	r3, 10011660 <_fflush_r+0x10>
1001165a:	2500      	movs	r5, #0
1001165c:	4628      	mov	r0, r5
1001165e:	bd38      	pop	{r3, r4, r5, pc}
10011660:	b118      	cbz	r0, 1001166a <_fflush_r+0x1a>
10011662:	6a03      	ldr	r3, [r0, #32]
10011664:	b90b      	cbnz	r3, 1001166a <_fflush_r+0x1a>
10011666:	f7fe f913 	bl	1000f890 <__sinit>
1001166a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1001166e:	2b00      	cmp	r3, #0
10011670:	d0f3      	beq.n	1001165a <_fflush_r+0xa>
10011672:	6e62      	ldr	r2, [r4, #100]	; 0x64
10011674:	07d0      	lsls	r0, r2, #31
10011676:	d404      	bmi.n	10011682 <_fflush_r+0x32>
10011678:	0599      	lsls	r1, r3, #22
1001167a:	d402      	bmi.n	10011682 <_fflush_r+0x32>
1001167c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1001167e:	f7fe fa64 	bl	1000fb4a <__retarget_lock_acquire_recursive>
10011682:	4628      	mov	r0, r5
10011684:	4621      	mov	r1, r4
10011686:	f7ff ff5d 	bl	10011544 <__sflush_r>
1001168a:	6e63      	ldr	r3, [r4, #100]	; 0x64
1001168c:	07da      	lsls	r2, r3, #31
1001168e:	4605      	mov	r5, r0
10011690:	d4e4      	bmi.n	1001165c <_fflush_r+0xc>
10011692:	89a3      	ldrh	r3, [r4, #12]
10011694:	059b      	lsls	r3, r3, #22
10011696:	d4e1      	bmi.n	1001165c <_fflush_r+0xc>
10011698:	6da0      	ldr	r0, [r4, #88]	; 0x58
1001169a:	f7fe fa57 	bl	1000fb4c <__retarget_lock_release_recursive>
1001169e:	e7dd      	b.n	1001165c <_fflush_r+0xc>

100116a0 <__swbuf_r>:
100116a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100116a2:	460e      	mov	r6, r1
100116a4:	4614      	mov	r4, r2
100116a6:	4605      	mov	r5, r0
100116a8:	b118      	cbz	r0, 100116b2 <__swbuf_r+0x12>
100116aa:	6a03      	ldr	r3, [r0, #32]
100116ac:	b90b      	cbnz	r3, 100116b2 <__swbuf_r+0x12>
100116ae:	f7fe f8ef 	bl	1000f890 <__sinit>
100116b2:	69a3      	ldr	r3, [r4, #24]
100116b4:	60a3      	str	r3, [r4, #8]
100116b6:	89a3      	ldrh	r3, [r4, #12]
100116b8:	071a      	lsls	r2, r3, #28
100116ba:	d525      	bpl.n	10011708 <__swbuf_r+0x68>
100116bc:	6923      	ldr	r3, [r4, #16]
100116be:	b31b      	cbz	r3, 10011708 <__swbuf_r+0x68>
100116c0:	6823      	ldr	r3, [r4, #0]
100116c2:	6922      	ldr	r2, [r4, #16]
100116c4:	1a98      	subs	r0, r3, r2
100116c6:	6963      	ldr	r3, [r4, #20]
100116c8:	b2f6      	uxtb	r6, r6
100116ca:	4283      	cmp	r3, r0
100116cc:	4637      	mov	r7, r6
100116ce:	dc04      	bgt.n	100116da <__swbuf_r+0x3a>
100116d0:	4621      	mov	r1, r4
100116d2:	4628      	mov	r0, r5
100116d4:	f7ff ffbc 	bl	10011650 <_fflush_r>
100116d8:	b9e0      	cbnz	r0, 10011714 <__swbuf_r+0x74>
100116da:	68a3      	ldr	r3, [r4, #8]
100116dc:	3b01      	subs	r3, #1
100116de:	60a3      	str	r3, [r4, #8]
100116e0:	6823      	ldr	r3, [r4, #0]
100116e2:	1c5a      	adds	r2, r3, #1
100116e4:	6022      	str	r2, [r4, #0]
100116e6:	701e      	strb	r6, [r3, #0]
100116e8:	6962      	ldr	r2, [r4, #20]
100116ea:	1c43      	adds	r3, r0, #1
100116ec:	429a      	cmp	r2, r3
100116ee:	d004      	beq.n	100116fa <__swbuf_r+0x5a>
100116f0:	89a3      	ldrh	r3, [r4, #12]
100116f2:	07db      	lsls	r3, r3, #31
100116f4:	d506      	bpl.n	10011704 <__swbuf_r+0x64>
100116f6:	2e0a      	cmp	r6, #10
100116f8:	d104      	bne.n	10011704 <__swbuf_r+0x64>
100116fa:	4621      	mov	r1, r4
100116fc:	4628      	mov	r0, r5
100116fe:	f7ff ffa7 	bl	10011650 <_fflush_r>
10011702:	b938      	cbnz	r0, 10011714 <__swbuf_r+0x74>
10011704:	4638      	mov	r0, r7
10011706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10011708:	4621      	mov	r1, r4
1001170a:	4628      	mov	r0, r5
1001170c:	f000 f806 	bl	1001171c <__swsetup_r>
10011710:	2800      	cmp	r0, #0
10011712:	d0d5      	beq.n	100116c0 <__swbuf_r+0x20>
10011714:	f04f 37ff 	mov.w	r7, #4294967295
10011718:	e7f4      	b.n	10011704 <__swbuf_r+0x64>
	...

1001171c <__swsetup_r>:
1001171c:	b538      	push	{r3, r4, r5, lr}
1001171e:	4b2a      	ldr	r3, [pc, #168]	; (100117c8 <__swsetup_r+0xac>)
10011720:	4605      	mov	r5, r0
10011722:	6818      	ldr	r0, [r3, #0]
10011724:	460c      	mov	r4, r1
10011726:	b118      	cbz	r0, 10011730 <__swsetup_r+0x14>
10011728:	6a03      	ldr	r3, [r0, #32]
1001172a:	b90b      	cbnz	r3, 10011730 <__swsetup_r+0x14>
1001172c:	f7fe f8b0 	bl	1000f890 <__sinit>
10011730:	89a3      	ldrh	r3, [r4, #12]
10011732:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
10011736:	0718      	lsls	r0, r3, #28
10011738:	d422      	bmi.n	10011780 <__swsetup_r+0x64>
1001173a:	06d9      	lsls	r1, r3, #27
1001173c:	d407      	bmi.n	1001174e <__swsetup_r+0x32>
1001173e:	2309      	movs	r3, #9
10011740:	602b      	str	r3, [r5, #0]
10011742:	f042 0340 	orr.w	r3, r2, #64	; 0x40
10011746:	81a3      	strh	r3, [r4, #12]
10011748:	f04f 30ff 	mov.w	r0, #4294967295
1001174c:	e034      	b.n	100117b8 <__swsetup_r+0x9c>
1001174e:	0758      	lsls	r0, r3, #29
10011750:	d512      	bpl.n	10011778 <__swsetup_r+0x5c>
10011752:	6b61      	ldr	r1, [r4, #52]	; 0x34
10011754:	b141      	cbz	r1, 10011768 <__swsetup_r+0x4c>
10011756:	f104 0344 	add.w	r3, r4, #68	; 0x44
1001175a:	4299      	cmp	r1, r3
1001175c:	d002      	beq.n	10011764 <__swsetup_r+0x48>
1001175e:	4628      	mov	r0, r5
10011760:	f7ff f884 	bl	1001086c <_free_r>
10011764:	2300      	movs	r3, #0
10011766:	6363      	str	r3, [r4, #52]	; 0x34
10011768:	89a3      	ldrh	r3, [r4, #12]
1001176a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1001176e:	81a3      	strh	r3, [r4, #12]
10011770:	2300      	movs	r3, #0
10011772:	6063      	str	r3, [r4, #4]
10011774:	6923      	ldr	r3, [r4, #16]
10011776:	6023      	str	r3, [r4, #0]
10011778:	89a3      	ldrh	r3, [r4, #12]
1001177a:	f043 0308 	orr.w	r3, r3, #8
1001177e:	81a3      	strh	r3, [r4, #12]
10011780:	6923      	ldr	r3, [r4, #16]
10011782:	b94b      	cbnz	r3, 10011798 <__swsetup_r+0x7c>
10011784:	89a3      	ldrh	r3, [r4, #12]
10011786:	f403 7320 	and.w	r3, r3, #640	; 0x280
1001178a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1001178e:	d003      	beq.n	10011798 <__swsetup_r+0x7c>
10011790:	4621      	mov	r1, r4
10011792:	4628      	mov	r0, r5
10011794:	f000 f8d3 	bl	1001193e <__smakebuf_r>
10011798:	89a0      	ldrh	r0, [r4, #12]
1001179a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1001179e:	f010 0301 	ands.w	r3, r0, #1
100117a2:	d00a      	beq.n	100117ba <__swsetup_r+0x9e>
100117a4:	2300      	movs	r3, #0
100117a6:	60a3      	str	r3, [r4, #8]
100117a8:	6963      	ldr	r3, [r4, #20]
100117aa:	425b      	negs	r3, r3
100117ac:	61a3      	str	r3, [r4, #24]
100117ae:	6923      	ldr	r3, [r4, #16]
100117b0:	b943      	cbnz	r3, 100117c4 <__swsetup_r+0xa8>
100117b2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
100117b6:	d1c4      	bne.n	10011742 <__swsetup_r+0x26>
100117b8:	bd38      	pop	{r3, r4, r5, pc}
100117ba:	0781      	lsls	r1, r0, #30
100117bc:	bf58      	it	pl
100117be:	6963      	ldrpl	r3, [r4, #20]
100117c0:	60a3      	str	r3, [r4, #8]
100117c2:	e7f4      	b.n	100117ae <__swsetup_r+0x92>
100117c4:	2000      	movs	r0, #0
100117c6:	e7f7      	b.n	100117b8 <__swsetup_r+0x9c>
100117c8:	10020b24 	.word	0x10020b24

100117cc <memmove>:
100117cc:	4288      	cmp	r0, r1
100117ce:	b510      	push	{r4, lr}
100117d0:	eb01 0402 	add.w	r4, r1, r2
100117d4:	d902      	bls.n	100117dc <memmove+0x10>
100117d6:	4284      	cmp	r4, r0
100117d8:	4623      	mov	r3, r4
100117da:	d807      	bhi.n	100117ec <memmove+0x20>
100117dc:	1e43      	subs	r3, r0, #1
100117de:	42a1      	cmp	r1, r4
100117e0:	d008      	beq.n	100117f4 <memmove+0x28>
100117e2:	f811 2b01 	ldrb.w	r2, [r1], #1
100117e6:	f803 2f01 	strb.w	r2, [r3, #1]!
100117ea:	e7f8      	b.n	100117de <memmove+0x12>
100117ec:	4402      	add	r2, r0
100117ee:	4601      	mov	r1, r0
100117f0:	428a      	cmp	r2, r1
100117f2:	d100      	bne.n	100117f6 <memmove+0x2a>
100117f4:	bd10      	pop	{r4, pc}
100117f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
100117fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
100117fe:	e7f7      	b.n	100117f0 <memmove+0x24>

10011800 <_raise_r>:
10011800:	291f      	cmp	r1, #31
10011802:	b538      	push	{r3, r4, r5, lr}
10011804:	4604      	mov	r4, r0
10011806:	460d      	mov	r5, r1
10011808:	d904      	bls.n	10011814 <_raise_r+0x14>
1001180a:	2316      	movs	r3, #22
1001180c:	6003      	str	r3, [r0, #0]
1001180e:	f04f 30ff 	mov.w	r0, #4294967295
10011812:	bd38      	pop	{r3, r4, r5, pc}
10011814:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
10011816:	b112      	cbz	r2, 1001181e <_raise_r+0x1e>
10011818:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
1001181c:	b94b      	cbnz	r3, 10011832 <_raise_r+0x32>
1001181e:	4620      	mov	r0, r4
10011820:	f000 f830 	bl	10011884 <_getpid_r>
10011824:	462a      	mov	r2, r5
10011826:	4601      	mov	r1, r0
10011828:	4620      	mov	r0, r4
1001182a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1001182e:	f000 b817 	b.w	10011860 <_kill_r>
10011832:	2b01      	cmp	r3, #1
10011834:	d00a      	beq.n	1001184c <_raise_r+0x4c>
10011836:	1c59      	adds	r1, r3, #1
10011838:	d103      	bne.n	10011842 <_raise_r+0x42>
1001183a:	2316      	movs	r3, #22
1001183c:	6003      	str	r3, [r0, #0]
1001183e:	2001      	movs	r0, #1
10011840:	e7e7      	b.n	10011812 <_raise_r+0x12>
10011842:	2400      	movs	r4, #0
10011844:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
10011848:	4628      	mov	r0, r5
1001184a:	4798      	blx	r3
1001184c:	2000      	movs	r0, #0
1001184e:	e7e0      	b.n	10011812 <_raise_r+0x12>

10011850 <raise>:
10011850:	4b02      	ldr	r3, [pc, #8]	; (1001185c <raise+0xc>)
10011852:	4601      	mov	r1, r0
10011854:	6818      	ldr	r0, [r3, #0]
10011856:	f7ff bfd3 	b.w	10011800 <_raise_r>
1001185a:	bf00      	nop
1001185c:	10020b24 	.word	0x10020b24

10011860 <_kill_r>:
10011860:	b538      	push	{r3, r4, r5, lr}
10011862:	4d07      	ldr	r5, [pc, #28]	; (10011880 <_kill_r+0x20>)
10011864:	2300      	movs	r3, #0
10011866:	4604      	mov	r4, r0
10011868:	4608      	mov	r0, r1
1001186a:	4611      	mov	r1, r2
1001186c:	602b      	str	r3, [r5, #0]
1001186e:	f000 fa19 	bl	10011ca4 <_kill>
10011872:	1c43      	adds	r3, r0, #1
10011874:	d102      	bne.n	1001187c <_kill_r+0x1c>
10011876:	682b      	ldr	r3, [r5, #0]
10011878:	b103      	cbz	r3, 1001187c <_kill_r+0x1c>
1001187a:	6023      	str	r3, [r4, #0]
1001187c:	bd38      	pop	{r3, r4, r5, pc}
1001187e:	bf00      	nop
10011880:	10024108 	.word	0x10024108

10011884 <_getpid_r>:
10011884:	f000 b9fe 	b.w	10011c84 <_getpid>

10011888 <_calloc_r>:
10011888:	b537      	push	{r0, r1, r2, r4, r5, lr}
1001188a:	fba1 2402 	umull	r2, r4, r1, r2
1001188e:	b94c      	cbnz	r4, 100118a4 <_calloc_r+0x1c>
10011890:	4611      	mov	r1, r2
10011892:	9201      	str	r2, [sp, #4]
10011894:	f7fd fa4e 	bl	1000ed34 <_malloc_r>
10011898:	9a01      	ldr	r2, [sp, #4]
1001189a:	4605      	mov	r5, r0
1001189c:	b930      	cbnz	r0, 100118ac <_calloc_r+0x24>
1001189e:	4628      	mov	r0, r5
100118a0:	b003      	add	sp, #12
100118a2:	bd30      	pop	{r4, r5, pc}
100118a4:	220c      	movs	r2, #12
100118a6:	6002      	str	r2, [r0, #0]
100118a8:	2500      	movs	r5, #0
100118aa:	e7f8      	b.n	1001189e <_calloc_r+0x16>
100118ac:	4621      	mov	r1, r4
100118ae:	f7fe f89a 	bl	1000f9e6 <memset>
100118b2:	e7f4      	b.n	1001189e <_calloc_r+0x16>

100118b4 <__ascii_mbtowc>:
100118b4:	b082      	sub	sp, #8
100118b6:	b901      	cbnz	r1, 100118ba <__ascii_mbtowc+0x6>
100118b8:	a901      	add	r1, sp, #4
100118ba:	b142      	cbz	r2, 100118ce <__ascii_mbtowc+0x1a>
100118bc:	b14b      	cbz	r3, 100118d2 <__ascii_mbtowc+0x1e>
100118be:	7813      	ldrb	r3, [r2, #0]
100118c0:	600b      	str	r3, [r1, #0]
100118c2:	7812      	ldrb	r2, [r2, #0]
100118c4:	1e10      	subs	r0, r2, #0
100118c6:	bf18      	it	ne
100118c8:	2001      	movne	r0, #1
100118ca:	b002      	add	sp, #8
100118cc:	4770      	bx	lr
100118ce:	4610      	mov	r0, r2
100118d0:	e7fb      	b.n	100118ca <__ascii_mbtowc+0x16>
100118d2:	f06f 0001 	mvn.w	r0, #1
100118d6:	e7f8      	b.n	100118ca <__ascii_mbtowc+0x16>

100118d8 <__ascii_wctomb>:
100118d8:	b149      	cbz	r1, 100118ee <__ascii_wctomb+0x16>
100118da:	2aff      	cmp	r2, #255	; 0xff
100118dc:	bf85      	ittet	hi
100118de:	238a      	movhi	r3, #138	; 0x8a
100118e0:	6003      	strhi	r3, [r0, #0]
100118e2:	700a      	strbls	r2, [r1, #0]
100118e4:	f04f 30ff 	movhi.w	r0, #4294967295
100118e8:	bf98      	it	ls
100118ea:	2001      	movls	r0, #1
100118ec:	4770      	bx	lr
100118ee:	4608      	mov	r0, r1
100118f0:	4770      	bx	lr

100118f2 <__swhatbuf_r>:
100118f2:	b570      	push	{r4, r5, r6, lr}
100118f4:	460c      	mov	r4, r1
100118f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
100118fa:	2900      	cmp	r1, #0
100118fc:	b096      	sub	sp, #88	; 0x58
100118fe:	4615      	mov	r5, r2
10011900:	461e      	mov	r6, r3
10011902:	da0d      	bge.n	10011920 <__swhatbuf_r+0x2e>
10011904:	89a3      	ldrh	r3, [r4, #12]
10011906:	f013 0f80 	tst.w	r3, #128	; 0x80
1001190a:	f04f 0100 	mov.w	r1, #0
1001190e:	bf0c      	ite	eq
10011910:	f44f 6380 	moveq.w	r3, #1024	; 0x400
10011914:	2340      	movne	r3, #64	; 0x40
10011916:	2000      	movs	r0, #0
10011918:	6031      	str	r1, [r6, #0]
1001191a:	602b      	str	r3, [r5, #0]
1001191c:	b016      	add	sp, #88	; 0x58
1001191e:	bd70      	pop	{r4, r5, r6, pc}
10011920:	466a      	mov	r2, sp
10011922:	f000 f849 	bl	100119b8 <_fstat_r>
10011926:	2800      	cmp	r0, #0
10011928:	dbec      	blt.n	10011904 <__swhatbuf_r+0x12>
1001192a:	9901      	ldr	r1, [sp, #4]
1001192c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
10011930:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
10011934:	4259      	negs	r1, r3
10011936:	4159      	adcs	r1, r3
10011938:	f44f 6380 	mov.w	r3, #1024	; 0x400
1001193c:	e7eb      	b.n	10011916 <__swhatbuf_r+0x24>

1001193e <__smakebuf_r>:
1001193e:	898b      	ldrh	r3, [r1, #12]
10011940:	b573      	push	{r0, r1, r4, r5, r6, lr}
10011942:	079d      	lsls	r5, r3, #30
10011944:	4606      	mov	r6, r0
10011946:	460c      	mov	r4, r1
10011948:	d507      	bpl.n	1001195a <__smakebuf_r+0x1c>
1001194a:	f104 0347 	add.w	r3, r4, #71	; 0x47
1001194e:	6023      	str	r3, [r4, #0]
10011950:	6123      	str	r3, [r4, #16]
10011952:	2301      	movs	r3, #1
10011954:	6163      	str	r3, [r4, #20]
10011956:	b002      	add	sp, #8
10011958:	bd70      	pop	{r4, r5, r6, pc}
1001195a:	ab01      	add	r3, sp, #4
1001195c:	466a      	mov	r2, sp
1001195e:	f7ff ffc8 	bl	100118f2 <__swhatbuf_r>
10011962:	9900      	ldr	r1, [sp, #0]
10011964:	4605      	mov	r5, r0
10011966:	4630      	mov	r0, r6
10011968:	f7fd f9e4 	bl	1000ed34 <_malloc_r>
1001196c:	b948      	cbnz	r0, 10011982 <__smakebuf_r+0x44>
1001196e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
10011972:	059a      	lsls	r2, r3, #22
10011974:	d4ef      	bmi.n	10011956 <__smakebuf_r+0x18>
10011976:	f023 0303 	bic.w	r3, r3, #3
1001197a:	f043 0302 	orr.w	r3, r3, #2
1001197e:	81a3      	strh	r3, [r4, #12]
10011980:	e7e3      	b.n	1001194a <__smakebuf_r+0xc>
10011982:	89a3      	ldrh	r3, [r4, #12]
10011984:	6020      	str	r0, [r4, #0]
10011986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1001198a:	81a3      	strh	r3, [r4, #12]
1001198c:	9b00      	ldr	r3, [sp, #0]
1001198e:	6163      	str	r3, [r4, #20]
10011990:	9b01      	ldr	r3, [sp, #4]
10011992:	6120      	str	r0, [r4, #16]
10011994:	b15b      	cbz	r3, 100119ae <__smakebuf_r+0x70>
10011996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1001199a:	4630      	mov	r0, r6
1001199c:	f000 f81e 	bl	100119dc <_isatty_r>
100119a0:	b128      	cbz	r0, 100119ae <__smakebuf_r+0x70>
100119a2:	89a3      	ldrh	r3, [r4, #12]
100119a4:	f023 0303 	bic.w	r3, r3, #3
100119a8:	f043 0301 	orr.w	r3, r3, #1
100119ac:	81a3      	strh	r3, [r4, #12]
100119ae:	89a3      	ldrh	r3, [r4, #12]
100119b0:	431d      	orrs	r5, r3
100119b2:	81a5      	strh	r5, [r4, #12]
100119b4:	e7cf      	b.n	10011956 <__smakebuf_r+0x18>
	...

100119b8 <_fstat_r>:
100119b8:	b538      	push	{r3, r4, r5, lr}
100119ba:	4d07      	ldr	r5, [pc, #28]	; (100119d8 <_fstat_r+0x20>)
100119bc:	2300      	movs	r3, #0
100119be:	4604      	mov	r4, r0
100119c0:	4608      	mov	r0, r1
100119c2:	4611      	mov	r1, r2
100119c4:	602b      	str	r3, [r5, #0]
100119c6:	f000 f955 	bl	10011c74 <_fstat>
100119ca:	1c43      	adds	r3, r0, #1
100119cc:	d102      	bne.n	100119d4 <_fstat_r+0x1c>
100119ce:	682b      	ldr	r3, [r5, #0]
100119d0:	b103      	cbz	r3, 100119d4 <_fstat_r+0x1c>
100119d2:	6023      	str	r3, [r4, #0]
100119d4:	bd38      	pop	{r3, r4, r5, pc}
100119d6:	bf00      	nop
100119d8:	10024108 	.word	0x10024108

100119dc <_isatty_r>:
100119dc:	b538      	push	{r3, r4, r5, lr}
100119de:	4d06      	ldr	r5, [pc, #24]	; (100119f8 <_isatty_r+0x1c>)
100119e0:	2300      	movs	r3, #0
100119e2:	4604      	mov	r4, r0
100119e4:	4608      	mov	r0, r1
100119e6:	602b      	str	r3, [r5, #0]
100119e8:	f000 f954 	bl	10011c94 <_isatty>
100119ec:	1c43      	adds	r3, r0, #1
100119ee:	d102      	bne.n	100119f6 <_isatty_r+0x1a>
100119f0:	682b      	ldr	r3, [r5, #0]
100119f2:	b103      	cbz	r3, 100119f6 <_isatty_r+0x1a>
100119f4:	6023      	str	r3, [r4, #0]
100119f6:	bd38      	pop	{r3, r4, r5, pc}
100119f8:	10024108 	.word	0x10024108

100119fc <expf>:
100119fc:	b508      	push	{r3, lr}
100119fe:	ed2d 8b02 	vpush	{d8}
10011a02:	eef0 8a40 	vmov.f32	s17, s0
10011a06:	f000 f85f 	bl	10011ac8 <__ieee754_expf>
10011a0a:	eeb0 8a40 	vmov.f32	s16, s0
10011a0e:	eeb0 0a68 	vmov.f32	s0, s17
10011a12:	f000 f829 	bl	10011a68 <finitef>
10011a16:	b160      	cbz	r0, 10011a32 <expf+0x36>
10011a18:	eddf 7a0f 	vldr	s15, [pc, #60]	; 10011a58 <expf+0x5c>
10011a1c:	eef4 8ae7 	vcmpe.f32	s17, s15
10011a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10011a24:	dd0a      	ble.n	10011a3c <expf+0x40>
10011a26:	f7fe f865 	bl	1000faf4 <__errno>
10011a2a:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 10011a5c <expf+0x60>
10011a2e:	2322      	movs	r3, #34	; 0x22
10011a30:	6003      	str	r3, [r0, #0]
10011a32:	eeb0 0a48 	vmov.f32	s0, s16
10011a36:	ecbd 8b02 	vpop	{d8}
10011a3a:	bd08      	pop	{r3, pc}
10011a3c:	eddf 7a08 	vldr	s15, [pc, #32]	; 10011a60 <expf+0x64>
10011a40:	eef4 8ae7 	vcmpe.f32	s17, s15
10011a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10011a48:	d5f3      	bpl.n	10011a32 <expf+0x36>
10011a4a:	f7fe f853 	bl	1000faf4 <__errno>
10011a4e:	2322      	movs	r3, #34	; 0x22
10011a50:	ed9f 8a04 	vldr	s16, [pc, #16]	; 10011a64 <expf+0x68>
10011a54:	6003      	str	r3, [r0, #0]
10011a56:	e7ec      	b.n	10011a32 <expf+0x36>
10011a58:	42b17217 	.word	0x42b17217
10011a5c:	7f800000 	.word	0x7f800000
10011a60:	c2cff1b5 	.word	0xc2cff1b5
10011a64:	00000000 	.word	0x00000000

10011a68 <finitef>:
10011a68:	b082      	sub	sp, #8
10011a6a:	ed8d 0a01 	vstr	s0, [sp, #4]
10011a6e:	9801      	ldr	r0, [sp, #4]
10011a70:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
10011a74:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
10011a78:	bfac      	ite	ge
10011a7a:	2000      	movge	r0, #0
10011a7c:	2001      	movlt	r0, #1
10011a7e:	b002      	add	sp, #8
10011a80:	4770      	bx	lr

10011a82 <with_errnof>:
10011a82:	b513      	push	{r0, r1, r4, lr}
10011a84:	4604      	mov	r4, r0
10011a86:	ed8d 0a01 	vstr	s0, [sp, #4]
10011a8a:	f7fe f833 	bl	1000faf4 <__errno>
10011a8e:	ed9d 0a01 	vldr	s0, [sp, #4]
10011a92:	6004      	str	r4, [r0, #0]
10011a94:	b002      	add	sp, #8
10011a96:	bd10      	pop	{r4, pc}

10011a98 <xflowf>:
10011a98:	b130      	cbz	r0, 10011aa8 <xflowf+0x10>
10011a9a:	eef1 7a40 	vneg.f32	s15, s0
10011a9e:	ee27 0a80 	vmul.f32	s0, s15, s0
10011aa2:	2022      	movs	r0, #34	; 0x22
10011aa4:	f7ff bfed 	b.w	10011a82 <with_errnof>
10011aa8:	eef0 7a40 	vmov.f32	s15, s0
10011aac:	e7f7      	b.n	10011a9e <xflowf+0x6>
	...

10011ab0 <__math_uflowf>:
10011ab0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 10011ab8 <__math_uflowf+0x8>
10011ab4:	f7ff bff0 	b.w	10011a98 <xflowf>
10011ab8:	10000000 	.word	0x10000000

10011abc <__math_oflowf>:
10011abc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 10011ac4 <__math_oflowf+0x8>
10011ac0:	f7ff bfea 	b.w	10011a98 <xflowf>
10011ac4:	70000000 	.word	0x70000000

10011ac8 <__ieee754_expf>:
10011ac8:	ee10 2a10 	vmov	r2, s0
10011acc:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
10011ad0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
10011ad4:	d902      	bls.n	10011adc <__ieee754_expf+0x14>
10011ad6:	ee30 0a00 	vadd.f32	s0, s0, s0
10011ada:	4770      	bx	lr
10011adc:	ea4f 71d2 	mov.w	r1, r2, lsr #31
10011ae0:	d106      	bne.n	10011af0 <__ieee754_expf+0x28>
10011ae2:	eddf 7a4e 	vldr	s15, [pc, #312]	; 10011c1c <__ieee754_expf+0x154>
10011ae6:	2900      	cmp	r1, #0
10011ae8:	bf18      	it	ne
10011aea:	eeb0 0a67 	vmovne.f32	s0, s15
10011aee:	4770      	bx	lr
10011af0:	484b      	ldr	r0, [pc, #300]	; (10011c20 <__ieee754_expf+0x158>)
10011af2:	4282      	cmp	r2, r0
10011af4:	dd02      	ble.n	10011afc <__ieee754_expf+0x34>
10011af6:	2000      	movs	r0, #0
10011af8:	f7ff bfe0 	b.w	10011abc <__math_oflowf>
10011afc:	2a00      	cmp	r2, #0
10011afe:	da05      	bge.n	10011b0c <__ieee754_expf+0x44>
10011b00:	4a48      	ldr	r2, [pc, #288]	; (10011c24 <__ieee754_expf+0x15c>)
10011b02:	4293      	cmp	r3, r2
10011b04:	d902      	bls.n	10011b0c <__ieee754_expf+0x44>
10011b06:	2000      	movs	r0, #0
10011b08:	f7ff bfd2 	b.w	10011ab0 <__math_uflowf>
10011b0c:	4a46      	ldr	r2, [pc, #280]	; (10011c28 <__ieee754_expf+0x160>)
10011b0e:	4293      	cmp	r3, r2
10011b10:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
10011b14:	d952      	bls.n	10011bbc <__ieee754_expf+0xf4>
10011b16:	4a45      	ldr	r2, [pc, #276]	; (10011c2c <__ieee754_expf+0x164>)
10011b18:	4293      	cmp	r3, r2
10011b1a:	ea4f 0281 	mov.w	r2, r1, lsl #2
10011b1e:	d834      	bhi.n	10011b8a <__ieee754_expf+0xc2>
10011b20:	4b43      	ldr	r3, [pc, #268]	; (10011c30 <__ieee754_expf+0x168>)
10011b22:	4413      	add	r3, r2
10011b24:	ed93 7a00 	vldr	s14, [r3]
10011b28:	4b42      	ldr	r3, [pc, #264]	; (10011c34 <__ieee754_expf+0x16c>)
10011b2a:	4413      	add	r3, r2
10011b2c:	ee30 7a47 	vsub.f32	s14, s0, s14
10011b30:	f1c1 0201 	rsb	r2, r1, #1
10011b34:	edd3 7a00 	vldr	s15, [r3]
10011b38:	1a52      	subs	r2, r2, r1
10011b3a:	ee37 0a67 	vsub.f32	s0, s14, s15
10011b3e:	ee20 6a00 	vmul.f32	s12, s0, s0
10011b42:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 10011c38 <__ieee754_expf+0x170>
10011b46:	eddf 6a3d 	vldr	s13, [pc, #244]	; 10011c3c <__ieee754_expf+0x174>
10011b4a:	eee6 6a05 	vfma.f32	s13, s12, s10
10011b4e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 10011c40 <__ieee754_expf+0x178>
10011b52:	eea6 5a86 	vfma.f32	s10, s13, s12
10011b56:	eddf 6a3b 	vldr	s13, [pc, #236]	; 10011c44 <__ieee754_expf+0x17c>
10011b5a:	eee5 6a06 	vfma.f32	s13, s10, s12
10011b5e:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 10011c48 <__ieee754_expf+0x180>
10011b62:	eea6 5a86 	vfma.f32	s10, s13, s12
10011b66:	eef0 6a40 	vmov.f32	s13, s0
10011b6a:	eee5 6a46 	vfms.f32	s13, s10, s12
10011b6e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
10011b72:	ee20 5a26 	vmul.f32	s10, s0, s13
10011b76:	bb92      	cbnz	r2, 10011bde <__ieee754_expf+0x116>
10011b78:	ee76 6ac6 	vsub.f32	s13, s13, s12
10011b7c:	eec5 7a26 	vdiv.f32	s15, s10, s13
10011b80:	ee37 0ac0 	vsub.f32	s0, s15, s0
10011b84:	ee35 0ac0 	vsub.f32	s0, s11, s0
10011b88:	4770      	bx	lr
10011b8a:	4b30      	ldr	r3, [pc, #192]	; (10011c4c <__ieee754_expf+0x184>)
10011b8c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 10011c50 <__ieee754_expf+0x188>
10011b90:	eddf 6a30 	vldr	s13, [pc, #192]	; 10011c54 <__ieee754_expf+0x18c>
10011b94:	4413      	add	r3, r2
10011b96:	edd3 7a00 	vldr	s15, [r3]
10011b9a:	eee0 7a07 	vfma.f32	s15, s0, s14
10011b9e:	eeb0 7a40 	vmov.f32	s14, s0
10011ba2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
10011ba6:	ee17 2a90 	vmov	r2, s15
10011baa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
10011bae:	eea7 7ae6 	vfms.f32	s14, s15, s13
10011bb2:	eddf 6a29 	vldr	s13, [pc, #164]	; 10011c58 <__ieee754_expf+0x190>
10011bb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
10011bba:	e7be      	b.n	10011b3a <__ieee754_expf+0x72>
10011bbc:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
10011bc0:	d20b      	bcs.n	10011bda <__ieee754_expf+0x112>
10011bc2:	eddf 6a26 	vldr	s13, [pc, #152]	; 10011c5c <__ieee754_expf+0x194>
10011bc6:	ee70 6a26 	vadd.f32	s13, s0, s13
10011bca:	eef4 6ae5 	vcmpe.f32	s13, s11
10011bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10011bd2:	dd02      	ble.n	10011bda <__ieee754_expf+0x112>
10011bd4:	ee30 0a25 	vadd.f32	s0, s0, s11
10011bd8:	4770      	bx	lr
10011bda:	2200      	movs	r2, #0
10011bdc:	e7af      	b.n	10011b3e <__ieee754_expf+0x76>
10011bde:	ee36 6a66 	vsub.f32	s12, s12, s13
10011be2:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
10011be6:	eec5 6a06 	vdiv.f32	s13, s10, s12
10011bea:	bfb8      	it	lt
10011bec:	3264      	addlt	r2, #100	; 0x64
10011bee:	ee77 7ae6 	vsub.f32	s15, s15, s13
10011bf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
10011bf6:	ee75 7ae7 	vsub.f32	s15, s11, s15
10011bfa:	ee17 3a90 	vmov	r3, s15
10011bfe:	bfab      	itete	ge
10011c00:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
10011c04:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
10011c08:	ee00 3a10 	vmovge	s0, r3
10011c0c:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 10011c60 <__ieee754_expf+0x198>
10011c10:	bfbc      	itt	lt
10011c12:	ee00 3a10 	vmovlt	s0, r3
10011c16:	ee20 0a27 	vmullt.f32	s0, s0, s15
10011c1a:	4770      	bx	lr
10011c1c:	00000000 	.word	0x00000000
10011c20:	42b17217 	.word	0x42b17217
10011c24:	42cff1b5 	.word	0x42cff1b5
10011c28:	3eb17218 	.word	0x3eb17218
10011c2c:	3f851591 	.word	0x3f851591
10011c30:	10018f50 	.word	0x10018f50
10011c34:	10018f58 	.word	0x10018f58
10011c38:	3331bb4c 	.word	0x3331bb4c
10011c3c:	b5ddea0e 	.word	0xb5ddea0e
10011c40:	388ab355 	.word	0x388ab355
10011c44:	bb360b61 	.word	0xbb360b61
10011c48:	3e2aaaab 	.word	0x3e2aaaab
10011c4c:	10018f48 	.word	0x10018f48
10011c50:	3fb8aa3b 	.word	0x3fb8aa3b
10011c54:	3f317180 	.word	0x3f317180
10011c58:	3717f7d1 	.word	0x3717f7d1
10011c5c:	7149f2ca 	.word	0x7149f2ca
10011c60:	0d800000 	.word	0x0d800000

10011c64 <_close>:
10011c64:	4b02      	ldr	r3, [pc, #8]	; (10011c70 <_close+0xc>)
10011c66:	2258      	movs	r2, #88	; 0x58
10011c68:	601a      	str	r2, [r3, #0]
10011c6a:	f04f 30ff 	mov.w	r0, #4294967295
10011c6e:	4770      	bx	lr
10011c70:	10024108 	.word	0x10024108

10011c74 <_fstat>:
10011c74:	4b02      	ldr	r3, [pc, #8]	; (10011c80 <_fstat+0xc>)
10011c76:	2258      	movs	r2, #88	; 0x58
10011c78:	601a      	str	r2, [r3, #0]
10011c7a:	f04f 30ff 	mov.w	r0, #4294967295
10011c7e:	4770      	bx	lr
10011c80:	10024108 	.word	0x10024108

10011c84 <_getpid>:
10011c84:	4b02      	ldr	r3, [pc, #8]	; (10011c90 <_getpid+0xc>)
10011c86:	2258      	movs	r2, #88	; 0x58
10011c88:	601a      	str	r2, [r3, #0]
10011c8a:	f04f 30ff 	mov.w	r0, #4294967295
10011c8e:	4770      	bx	lr
10011c90:	10024108 	.word	0x10024108

10011c94 <_isatty>:
10011c94:	4b02      	ldr	r3, [pc, #8]	; (10011ca0 <_isatty+0xc>)
10011c96:	2258      	movs	r2, #88	; 0x58
10011c98:	601a      	str	r2, [r3, #0]
10011c9a:	2000      	movs	r0, #0
10011c9c:	4770      	bx	lr
10011c9e:	bf00      	nop
10011ca0:	10024108 	.word	0x10024108

10011ca4 <_kill>:
10011ca4:	4b02      	ldr	r3, [pc, #8]	; (10011cb0 <_kill+0xc>)
10011ca6:	2258      	movs	r2, #88	; 0x58
10011ca8:	601a      	str	r2, [r3, #0]
10011caa:	f04f 30ff 	mov.w	r0, #4294967295
10011cae:	4770      	bx	lr
10011cb0:	10024108 	.word	0x10024108

10011cb4 <_lseek>:
10011cb4:	4b02      	ldr	r3, [pc, #8]	; (10011cc0 <_lseek+0xc>)
10011cb6:	2258      	movs	r2, #88	; 0x58
10011cb8:	601a      	str	r2, [r3, #0]
10011cba:	f04f 30ff 	mov.w	r0, #4294967295
10011cbe:	4770      	bx	lr
10011cc0:	10024108 	.word	0x10024108

10011cc4 <_read>:
10011cc4:	4b02      	ldr	r3, [pc, #8]	; (10011cd0 <_read+0xc>)
10011cc6:	2258      	movs	r2, #88	; 0x58
10011cc8:	601a      	str	r2, [r3, #0]
10011cca:	f04f 30ff 	mov.w	r0, #4294967295
10011cce:	4770      	bx	lr
10011cd0:	10024108 	.word	0x10024108

10011cd4 <_write>:
10011cd4:	4b02      	ldr	r3, [pc, #8]	; (10011ce0 <_write+0xc>)
10011cd6:	2258      	movs	r2, #88	; 0x58
10011cd8:	601a      	str	r2, [r3, #0]
10011cda:	f04f 30ff 	mov.w	r0, #4294967295
10011cde:	4770      	bx	lr
10011ce0:	10024108 	.word	0x10024108

10011ce4 <_exit>:
10011ce4:	e7fe      	b.n	10011ce4 <_exit>
	...

10011ce8 <_init>:
10011ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10011cea:	bf00      	nop
10011cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
10011cee:	bc08      	pop	{r3}
10011cf0:	469e      	mov	lr, r3
10011cf2:	4770      	bx	lr

10011cf4 <_fini>:
10011cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10011cf6:	bf00      	nop
10011cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
10011cfa:	bc08      	pop	{r3}
10011cfc:	469e      	mov	lr, r3
10011cfe:	4770      	bx	lr

Disassembly of section .startup_copro_fw.Reset_Handler:

10011d00 <Reset_Handler>:
  ldr   sp, =_estack      /* set stack pointer */
10011d00:	f8df d034 	ldr.w	sp, [pc, #52]	; 10011d38 <LoopForever+0x2>
  movs  r1, #0
10011d04:	2100      	movs	r1, #0
  b  LoopCopyDataInit
10011d06:	e003      	b.n	10011d10 <LoopCopyDataInit>

10011d08 <CopyDataInit>:
  ldr  r3, =_sidata
10011d08:	4b0c      	ldr	r3, [pc, #48]	; (10011d3c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
10011d0a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
10011d0c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
10011d0e:	3104      	adds	r1, #4

10011d10 <LoopCopyDataInit>:
  ldr  r0, =_sdata
10011d10:	480b      	ldr	r0, [pc, #44]	; (10011d40 <LoopForever+0xa>)
  ldr  r3, =_edata
10011d12:	4b0c      	ldr	r3, [pc, #48]	; (10011d44 <LoopForever+0xe>)
  adds  r2, r0, r1
10011d14:	1842      	adds	r2, r0, r1
  cmp  r2, r3
10011d16:	429a      	cmp	r2, r3
  bcc  CopyDataInit
10011d18:	d3f6      	bcc.n	10011d08 <CopyDataInit>
  ldr  r2, =_sbss
10011d1a:	4a0b      	ldr	r2, [pc, #44]	; (10011d48 <LoopForever+0x12>)
  b  LoopFillZerobss
10011d1c:	e002      	b.n	10011d24 <LoopFillZerobss>

10011d1e <FillZerobss>:
  movs  r3, #0
10011d1e:	2300      	movs	r3, #0
  str  r3, [r2], #4
10011d20:	f842 3b04 	str.w	r3, [r2], #4

10011d24 <LoopFillZerobss>:
  ldr  r3, = _ebss
10011d24:	4b09      	ldr	r3, [pc, #36]	; (10011d4c <LoopForever+0x16>)
  cmp  r2, r3
10011d26:	429a      	cmp	r2, r3
  bcc  FillZerobss
10011d28:	d3f9      	bcc.n	10011d1e <FillZerobss>
  bl  SystemInit
10011d2a:	f7ee fe85 	bl	10000a38 <SystemInit>
 bl __libc_init_array
10011d2e:	f7fd fee7 	bl	1000fb00 <__libc_init_array>
  bl main
10011d32:	f7ee fea7 	bl	10000a84 <main>

10011d36 <LoopForever>:
    b LoopForever
10011d36:	e7fe      	b.n	10011d36 <LoopForever>
  ldr   sp, =_estack      /* set stack pointer */
10011d38:	10040000 	.word	0x10040000
  ldr  r3, =_sidata
10011d3c:	10018f68 	.word	0x10018f68
  ldr  r0, =_sdata
10011d40:	10020000 	.word	0x10020000
  ldr  r3, =_edata
10011d44:	10020c94 	.word	0x10020c94
  ldr  r2, =_sbss
10011d48:	10020d20 	.word	0x10020d20
  ldr  r3, = _ebss
10011d4c:	10024110 	.word	0x10024110
