#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 28 15:04:02 2024
# Process ID: 16324
# Current directory: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1
# Command line: vivado.exe -log SOC_Our_IP_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source SOC_Our_IP_wrapper.tcl -notrace
# Log file: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper.vdi
# Journal file: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source SOC_Our_IP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/ip_repo/AES_Our_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.cache/ip 
Command: link_design -top SOC_Our_IP_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_AES_Our_IP_0_0/SOC_Our_IP_AES_Our_IP_0_0.dcp' for cell 'SOC_Our_IP_i/AES_Our_IP_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_processing_system7_0_0/SOC_Our_IP_processing_system7_0_0.dcp' for cell 'SOC_Our_IP_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_rst_ps7_0_50M_0/SOC_Our_IP_rst_ps7_0_50M_0.dcp' for cell 'SOC_Our_IP_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_auto_pc_0/SOC_Our_IP_auto_pc_0.dcp' for cell 'SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 804.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_processing_system7_0_0/SOC_Our_IP_processing_system7_0_0.xdc] for cell 'SOC_Our_IP_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_processing_system7_0_0/SOC_Our_IP_processing_system7_0_0.xdc] for cell 'SOC_Our_IP_i/processing_system7_0/inst'
Parsing XDC File [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_rst_ps7_0_50M_0/SOC_Our_IP_rst_ps7_0_50M_0_board.xdc] for cell 'SOC_Our_IP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_rst_ps7_0_50M_0/SOC_Our_IP_rst_ps7_0_50M_0_board.xdc] for cell 'SOC_Our_IP_i/rst_ps7_0_50M/U0'
Parsing XDC File [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_rst_ps7_0_50M_0/SOC_Our_IP_rst_ps7_0_50M_0.xdc] for cell 'SOC_Our_IP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_rst_ps7_0_50M_0/SOC_Our_IP_rst_ps7_0_50M_0.xdc] for cell 'SOC_Our_IP_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 944.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 944.367 ; gain = 426.105
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 964.508 ; gain = 20.141

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e822d20c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1500.918 ; gain = 536.410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20cddc43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 49 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cdac7d23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b22b24d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 323 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b22b24d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b22b24d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b22b24d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              49  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             323  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1694.477 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a944e781

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.591 . Memory (MB): peak = 1694.477 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a944e781

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1694.477 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a944e781

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1694.477 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.477 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a944e781

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1694.477 ; gain = 750.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.836 . Memory (MB): peak = 1694.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SOC_Our_IP_wrapper_drc_opted.rpt -pb SOC_Our_IP_wrapper_drc_opted.pb -rpx SOC_Our_IP_wrapper_drc_opted.rpx
Command: report_drc -file SOC_Our_IP_wrapper_drc_opted.rpt -pb SOC_Our_IP_wrapper_drc_opted.pb -rpx SOC_Our_IP_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.477 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 137db8dd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1694.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10300bfa1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1952b8119

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1952b8119

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.869 . Memory (MB): peak = 1694.477 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1952b8119

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.880 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cbbdfd74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 294 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 146 nets or cells. Created 0 new cell, deleted 146 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.477 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            146  |                   146  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            146  |                   146  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1766be889

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1694.477 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1640a4fbc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1694.477 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1640a4fbc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c9c43cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159f44dbf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a301a82e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15b31703c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1072cdf01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c6d91292

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fea84a80

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.477 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fea84a80

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1694.477 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ab0cb75c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ab0cb75c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.130. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19efb3694

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445
Phase 4.1 Post Commit Optimization | Checksum: 19efb3694

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19efb3694

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19efb3694

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.922 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 198ea1243

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 198ea1243

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445
Ending Placer Task | Checksum: 14c035c9f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.922 ; gain = 8.445
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1702.922 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.016 ; gain = 1.094
INFO: [Common 17-1381] The checkpoint 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1704.016 ; gain = 1.094
INFO: [runtcl-4] Executing : report_io -file SOC_Our_IP_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1704.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SOC_Our_IP_wrapper_utilization_placed.rpt -pb SOC_Our_IP_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SOC_Our_IP_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1704.016 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1721.012 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1738.891 ; gain = 17.879
INFO: [Common 17-1381] The checkpoint 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1738.891 ; gain = 17.879
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fc852708 ConstDB: 0 ShapeSum: 4f7e3597 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ad2f9387

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.133 ; gain = 44.203
Post Restoration Checksum: NetGraph: ee54fe81 NumContArr: beda9506 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ad2f9387

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.133 ; gain = 44.203

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ad2f9387

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1800.133 ; gain = 50.203

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ad2f9387

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1800.133 ; gain = 50.203
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13d925d66

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.164 ; gain = 59.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.342 | TNS=0.000  | WHS=-0.142 | THS=-33.898|

Phase 2 Router Initialization | Checksum: 166177043

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.324 ; gain = 61.395

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0161881 %
  Global Horizontal Routing Utilization  = 0.0119485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3622
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3494
  Number of Partially Routed Nets     = 128
  Number of Node Overlaps             = 5


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b5fcf496

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 538
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.021  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19e59acb0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.021  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 160785e34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.953 ; gain = 64.023
Phase 4 Rip-up And Reroute | Checksum: 160785e34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 160785e34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 160785e34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.953 ; gain = 64.023
Phase 5 Delay and Skew Optimization | Checksum: 160785e34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ad4b90b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.034  | TNS=0.000  | WHS=0.066  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13b3feb88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023
Phase 6 Post Hold Fix | Checksum: 13b3feb88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.21861 %
  Global Horizontal Routing Utilization  = 2.92601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1816f0098

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1816f0098

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1530dc190

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.034  | TNS=0.000  | WHS=0.066  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1530dc190

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.953 ; gain = 64.023

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.953 ; gain = 75.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1813.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.789 ; gain = 8.836
INFO: [Common 17-1381] The checkpoint 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.789 ; gain = 8.836
INFO: [runtcl-4] Executing : report_drc -file SOC_Our_IP_wrapper_drc_routed.rpt -pb SOC_Our_IP_wrapper_drc_routed.pb -rpx SOC_Our_IP_wrapper_drc_routed.rpx
Command: report_drc -file SOC_Our_IP_wrapper_drc_routed.rpt -pb SOC_Our_IP_wrapper_drc_routed.pb -rpx SOC_Our_IP_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file SOC_Our_IP_wrapper_methodology_drc_routed.rpt -pb SOC_Our_IP_wrapper_methodology_drc_routed.pb -rpx SOC_Our_IP_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file SOC_Our_IP_wrapper_methodology_drc_routed.rpt -pb SOC_Our_IP_wrapper_methodology_drc_routed.pb -rpx SOC_Our_IP_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/impl_1/SOC_Our_IP_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file SOC_Our_IP_wrapper_power_routed.rpt -pb SOC_Our_IP_wrapper_power_summary_routed.pb -rpx SOC_Our_IP_wrapper_power_routed.rpx
Command: report_power -file SOC_Our_IP_wrapper_power_routed.rpt -pb SOC_Our_IP_wrapper_power_summary_routed.pb -rpx SOC_Our_IP_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file SOC_Our_IP_wrapper_route_status.rpt -pb SOC_Our_IP_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file SOC_Our_IP_wrapper_timing_summary_routed.rpt -pb SOC_Our_IP_wrapper_timing_summary_routed.pb -rpx SOC_Our_IP_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file SOC_Our_IP_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file SOC_Our_IP_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SOC_Our_IP_wrapper_bus_skew_routed.rpt -pb SOC_Our_IP_wrapper_bus_skew_routed.pb -rpx SOC_Our_IP_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force SOC_Our_IP_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[0]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[100]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[100]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[100]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[101]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[101]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[101]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[103]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[103]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[103]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[104]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[104]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[104]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[107]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[107]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[107]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[109]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[109]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[109]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[10]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[110]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[110]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[110]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[111]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[111]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[111]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[112]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[112]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[112]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[113]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[113]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[113]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[114]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[114]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[114]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[115]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[115]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[115]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[116]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[116]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[116]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[117]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[117]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[117]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[118]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[118]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[118]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[119]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[119]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[119]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[11]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[120]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[120]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[120]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[121]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[121]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[121]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[122]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[122]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[122]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[123]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[123]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[123]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[124]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[124]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[124]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[125]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[125]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[125]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[126]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[126]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[126]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[127]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[127]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[127]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[12]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[13]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[14]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[15]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[16]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[17]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[18]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[19]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[1]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[20]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[21]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[23]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[24]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[25]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[26]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[27]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[28]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[29]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[2]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[30]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[31]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[32]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[33]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[34]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[35]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[36]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[37]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[38]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[39]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[3]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[40]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[41]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[42]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[43]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[44]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[45]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[46]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[47]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[48]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[49]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[4]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[50]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[51]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[52]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[54]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[55]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[56]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[57]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[58]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[5]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[60]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[61]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[62]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[63]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[64]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[65]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[66]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[67]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[6]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[71]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[72]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[72]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[72]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 128 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SOC_Our_IP_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2292.102 ; gain = 426.047
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 15:05:21 2024...
