Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 20:00:00 2024
| Host         : DESKTOP-CDQO724 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      8 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             268 |           38 |
| Yes          | No                    | No                     |             134 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              66 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+-------------------------------------+------------------+----------------+
|  clk1k_BUFG    | TEST_BALLISTIC/STATE_INT[2]            | TEST_BALLISTIC/out[0]               |                1 |              2 |
| ~clk6p25m_BUFG |                                        |                                     |                1 |              2 |
|  clk6p25m_BUFG |                                        |                                     |                1 |              4 |
|  clk_IBUF_BUFG |                                        |                                     |                2 |              4 |
|  clk1k_BUFG    |                                        |                                     |                2 |              8 |
|  clk1k_BUFG    |                                        | TEST_BALLISTIC/debounceactive1      |                3 |             16 |
|  clk1k_BUFG    | TEST_BALLISTIC/sel                     |                                     |                6 |             30 |
|  clk1k_BUFG    | TEST_BALLISTIC/out[0]                  | TEST_BALLISTIC/bullet_xpos2_i_1_n_0 |                4 |             32 |
|  clk1k_BUFG    | TEST_BALLISTIC/bullet_xpos[7]_i_1_n_0  | TEST_BALLISTIC/bullet_xpos2_i_1_n_0 |                4 |             32 |
| ~clk6p25m_BUFG |                                        | unit_oled/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG | unit_oled/delay[0]_i_1_n_0             |                                     |                5 |             40 |
| ~clk6p25m_BUFG | unit_oled/FSM_onehot_state[31]_i_1_n_0 |                                     |                9 |             64 |
|  clk_IBUF_BUFG |                                        | CLK_1KHZ/COUNT[0]_i_1__0_n_0        |                8 |             64 |
|  clk_IBUF_BUFG |                                        | CLK_6p25MHZ/clear                   |                8 |             64 |
| ~clk6p25m_BUFG |                                        | unit_oled/spi_word[39]_i_1_n_0      |               14 |             90 |
+----------------+----------------------------------------+-------------------------------------+------------------+----------------+


