#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 28 21:31:52 2015
# Process ID: 7648
# Current directory: C:/vhdl_cpu/rtl_model/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8748 C:\vhdl_cpu\rtl_model\vivado_project\cpu_rtl.xpr
# Log file: C:/vhdl_cpu/rtl_model/vivado_project/vivado.log
# Journal file: C:/vhdl_cpu/rtl_model/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vhdl_cpu/rtl_model/vivado_project/cpu_rtl.xpr
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_simulation
set_property top System [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
reorder_files -before C:/vhdl_cpu/rtl_model/fsm.vhd C:/vhdl_cpu/rtl_model/adder_unit.vhd
reorder_files -back C:/vhdl_cpu/rtl_model/system.vhd
reorder_files -back C:/vhdl_cpu/rtl_model/alu.vhd
reorder_files -after C:/vhdl_cpu/rtl_model/alu.vhd C:/vhdl_cpu/rtl_model/system.vhd
reorder_files -before C:/vhdl_cpu/rtl_model/fsm.vhd C:/vhdl_cpu/rtl_model/adder_subcomponents.vhd
reorder_files -before C:/vhdl_cpu/rtl_model/adder_unit.vhd C:/vhdl_cpu/rtl_model/adder_subcomponents.vhd
launch_simulation
reorder_files -back C:/vhdl_cpu/rtl_model/datapath.vhd
reorder_files -back C:/vhdl_cpu/rtl_model/cpu.vhd
reorder_files -back C:/vhdl_cpu/rtl_model/system.vhd
launch_simulation
reorder_files -after C:/vhdl_cpu/rtl_model/InDevice.vhd C:/vhdl_cpu/rtl_model/controller.vhd
reorder_files -after C:/vhdl_cpu/rtl_model/inc.vhd C:/vhdl_cpu/rtl_model/controller.vhd
reorder_files -after C:/vhdl_cpu/rtl_model/Test/cpu_textio_pack.vhd C:/vhdl_cpu/rtl_model/Test/IO_Testbench.vhd
reorder_files -after C:/vhdl_cpu/rtl_model/Test/cpu_IN_OUT_pack.vhd C:/vhdl_cpu/rtl_model/Test/IO_Testbench.vhd
launch_simulation
launch_simulation
launch_simulation
