

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Thu Dec 22 16:31:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    56639|    56639|  0.566 ms|  0.566 ms|  56639|  56639|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3  |    56637|    56637|       226|         36|          1|  1568|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 226


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 226
* Pipeline : 1
  Pipeline-0 : II = 36, D = 226, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.19>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 229 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 230 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 231 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 232 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten409 = alloca i32 1"   --->   Operation 233 'alloca' 'indvar_flatten409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bias1, i64 666, i64 207, i64 1"   --->   Operation 234 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %weight1, i64 666, i64 207, i64 1"   --->   Operation 235 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias1, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight1, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln31 = store i11 0, i11 %indvar_flatten409" [cnn_ip/src/cnn.c:31]   --->   Operation 238 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 239 [1/1] (1.58ns)   --->   "%store_ln31 = store i4 0, i4 %och" [cnn_ip/src/cnn.c:31]   --->   Operation 239 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 240 [1/1] (1.58ns)   --->   "%store_ln31 = store i8 0, i8 %indvar_flatten" [cnn_ip/src/cnn.c:31]   --->   Operation 240 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln31 = store i4 0, i4 %h" [cnn_ip/src/cnn.c:31]   --->   Operation 241 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 242 [1/1] (1.58ns)   --->   "%store_ln31 = store i4 0, i4 %w" [cnn_ip/src/cnn.c:31]   --->   Operation 242 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:31]   --->   Operation 243 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%h_3 = load i4 %h"   --->   Operation 244 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%och_1 = load i4 %och"   --->   Operation 245 'load' 'och_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%indvar_flatten409_load = load i11 %indvar_flatten409" [cnn_ip/src/cnn.c:31]   --->   Operation 246 'load' 'indvar_flatten409_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%empty = trunc i4 %och_1"   --->   Operation 247 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0"   --->   Operation 248 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %tmp_s"   --->   Operation 249 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0"   --->   Operation 250 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 251 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.87ns)   --->   "%empty_72 = sub i8 %p_shl_cast, i8 %p_cast"   --->   Operation 252 'sub' 'empty_72' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_cast2 = sext i8 %empty_72"   --->   Operation 253 'sext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%empty_73 = trunc i8 %empty_72"   --->   Operation 254 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_73, i2 0"   --->   Operation 255 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.82ns)   --->   "%empty_74 = sub i9 %p_shl12, i9 %p_cast2"   --->   Operation 256 'sub' 'empty_74' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl13_0_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %h_3, i4 0"   --->   Operation 257 'bitconcatenate' 'p_shl13_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl13_0_1_cast = zext i8 %p_shl13_0_1"   --->   Operation 258 'zext' 'p_shl13_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl14_0_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %h_3, i1 0"   --->   Operation 259 'bitconcatenate' 'p_shl14_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl14_0_1_cast = zext i5 %p_shl14_0_1"   --->   Operation 260 'zext' 'p_shl14_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (1.91ns)   --->   "%empty_116 = sub i9 %p_shl13_0_1_cast, i9 %p_shl14_0_1_cast"   --->   Operation 261 'sub' 'empty_116' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (1.88ns)   --->   "%icmp_ln31 = icmp_eq  i11 %indvar_flatten409_load, i11 1568" [cnn_ip/src/cnn.c:31]   --->   Operation 262 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc69, void %for.end72" [cnn_ip/src/cnn.c:31]   --->   Operation 263 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%w_load = load i4 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 264 'load' 'w_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_ip/src/cnn.c:33]   --->   Operation 265 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %och_1, i4 1" [cnn_ip/src/cnn.c:31]   --->   Operation 266 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp_eq  i8 %indvar_flatten_load, i8 196" [cnn_ip/src/cnn.c:33]   --->   Operation 267 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (1.02ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i4 0, i4 %h_3" [cnn_ip/src/cnn.c:31]   --->   Operation 268 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%empty_138 = trunc i4 %add_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 269 'trunc' 'empty_138' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_138, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 270 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i5 %p_mid" [cnn_ip/src/cnn.c:31]   --->   Operation 271 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_138, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 272 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 273 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.87ns)   --->   "%p_mid1157 = sub i8 %p_shl_cast_mid1, i8 %p_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 274 'sub' 'p_mid1157' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = sext i8 %p_mid1157" [cnn_ip/src/cnn.c:31]   --->   Operation 275 'sext' 'p_cast2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%empty_140 = trunc i8 %p_mid1157" [cnn_ip/src/cnn.c:31]   --->   Operation 276 'trunc' 'empty_140' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl12_0_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_140, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 277 'bitconcatenate' 'p_shl12_0_0_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.82ns)   --->   "%p_mid1159 = sub i9 %p_shl12_0_0_mid1, i9 %p_cast2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 278 'sub' 'p_mid1159' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.96ns)   --->   "%select_ln31_14 = select i1 %icmp_ln33, i9 %p_mid1159, i9 %empty_74" [cnn_ip/src/cnn.c:31]   --->   Operation 279 'select' 'select_ln31_14' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%select_ln31_18 = select i1 %icmp_ln33, i9 0, i9 %empty_116" [cnn_ip/src/cnn.c:31]   --->   Operation 280 'select' 'select_ln31_18' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.97ns)   --->   "%xor_ln31 = xor i1 %icmp_ln33, i1 1" [cnn_ip/src/cnn.c:31]   --->   Operation 281 'xor' 'xor_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp_eq  i4 %w_load, i4 14" [cnn_ip/src/cnn.c:35]   --->   Operation 282 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.97ns)   --->   "%and_ln31_1 = and i1 %icmp_ln35, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 283 'and' 'and_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (1.73ns)   --->   "%p_dup7 = add i4 %select_ln31, i4 1" [cnn_ip/src/cnn.c:31]   --->   Operation 284 'add' 'p_dup7' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln31_1, i1 %icmp_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 285 'or' 'or_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i4 0, i4 %w_load" [cnn_ip/src/cnn.c:33]   --->   Operation 286 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_shl13_0_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_dup7, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 287 'bitconcatenate' 'p_shl13_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl13_0_1_cast_mid1 = zext i8 %p_shl13_0_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 288 'zext' 'p_shl13_0_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_shl14_0_1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_dup7, i1 0" [cnn_ip/src/cnn.c:31]   --->   Operation 289 'bitconcatenate' 'p_shl14_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_shl14_0_1_cast_mid1 = zext i5 %p_shl14_0_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 290 'zext' 'p_shl14_0_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (1.91ns)   --->   "%p_mid135 = sub i9 %p_shl13_0_1_cast_mid1, i9 %p_shl14_0_1_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 291 'sub' 'p_mid135' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_4 = select i1 %and_ln31_1, i9 %p_mid135, i9 %select_ln31_18" [cnn_ip/src/cnn.c:33]   --->   Operation 292 'select' 'select_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%empty_70 = shl i4 %och_1, i4 1"   --->   Operation 293 'shl' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%p_shl6_cast = zext i4 %empty_70"   --->   Operation 294 'zext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (1.87ns) (out node of the LUT)   --->   "%empty_71 = sub i8 %p_shl_cast, i8 %p_shl6_cast"   --->   Operation 295 'sub' 'empty_71' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i4 %h_3" [cnn_ip/src/cnn.c:33]   --->   Operation 296 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i4 %h_3" [cnn_ip/src/cnn.c:33]   --->   Operation 297 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (1.91ns)   --->   "%empty_111 = add i8 %zext_ln33_2, i8 %empty_71" [cnn_ip/src/cnn.c:33]   --->   Operation 298 'add' 'empty_111' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%empty_112 = trunc i8 %empty_111" [cnn_ip/src/cnn.c:33]   --->   Operation 299 'trunc' 'empty_112' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_112, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 300 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_111, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 301 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i9 %p_shl8" [cnn_ip/src/cnn.c:33]   --->   Operation 302 'sext' 'p_shl8_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (1.63ns)   --->   "%empty_113 = sub i11 %p_shl7, i11 %p_shl8_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 303 'sub' 'empty_113' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (1.73ns)   --->   "%empty_114 = add i5 %zext_ln33_1, i5 31" [cnn_ip/src/cnn.c:33]   --->   Operation 304 'add' 'empty_114' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_114, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 305 'bitconcatenate' 'p_shl13' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_114, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 306 'bitconcatenate' 'p_shl14' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl14_0_0_cast = sext i6 %p_shl14" [cnn_ip/src/cnn.c:33]   --->   Operation 307 'sext' 'p_shl14_0_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (1.82ns)   --->   "%empty_115 = sub i9 %p_shl13, i9 %p_shl14_0_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 308 'sub' 'empty_115' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_114, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 309 'bitselect' 'tmp' <Predicate = (!and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node p_mid1153)   --->   "%empty_139 = shl i4 %add_ln31, i4 1" [cnn_ip/src/cnn.c:31]   --->   Operation 310 'shl' 'empty_139' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node p_mid1153)   --->   "%p_shl6_cast_mid1 = zext i4 %empty_139" [cnn_ip/src/cnn.c:31]   --->   Operation 311 'zext' 'p_shl6_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (1.87ns) (out node of the LUT)   --->   "%p_mid1153 = sub i8 %p_shl_cast_mid1, i8 %p_shl6_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 312 'sub' 'p_mid1153' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i8 %p_mid1153, i8 %empty_71" [cnn_ip/src/cnn.c:31]   --->   Operation 313 'select' 'select_ln31_1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln31_36 = zext i9 %select_ln31_14" [cnn_ip/src/cnn.c:31]   --->   Operation 314 'zext' 'zext_ln31_36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%weight1_addr_35 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 315 'getelementptr' 'weight1_addr_35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 316 [2/2] (3.25ns)   --->   "%weight1_load_35 = load i9 %weight1_addr_35" [cnn_ip/src/cnn.c:31]   --->   Operation 316 'load' 'weight1_load_35' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%empty_152 = trunc i8 %p_mid1153" [cnn_ip/src/cnn.c:31]   --->   Operation 317 'trunc' 'empty_152' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl7_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_152, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 318 'bitconcatenate' 'p_shl7_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%p_shl8_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1153, i1 0" [cnn_ip/src/cnn.c:31]   --->   Operation 319 'bitconcatenate' 'p_shl8_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1227 = sext i9 %p_shl8_mid" [cnn_ip/src/cnn.c:31]   --->   Operation 320 'sext' 'p_shl8_cast_mid1227' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (1.63ns)   --->   "%p_mid1229 = sub i11 %p_shl7_mid, i11 %p_shl8_cast_mid1227" [cnn_ip/src/cnn.c:31]   --->   Operation 321 'sub' 'p_mid1229' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln31_15 = select i1 %icmp_ln33, i11 %p_mid1229, i11 %empty_113" [cnn_ip/src/cnn.c:31]   --->   Operation 322 'select' 'select_ln31_15' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%select_ln31_16 = select i1 %icmp_ln33, i5 16, i5 %empty_114" [cnn_ip/src/cnn.c:31]   --->   Operation 323 'select' 'select_ln31_16' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_3)   --->   "%select_ln31_17 = select i1 %icmp_ln33, i9 498, i9 %empty_115" [cnn_ip/src/cnn.c:31]   --->   Operation 324 'select' 'select_ln31_17' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_16)   --->   "%or_ln31_5 = or i1 %icmp_ln33, i1 %tmp" [cnn_ip/src/cnn.c:31]   --->   Operation 325 'or' 'or_ln31_5' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i4 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 326 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln33_5 = zext i4 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 327 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid1 = add i8 %zext_ln33_5, i8 %select_ln31_1" [cnn_ip/src/cnn.c:33]   --->   Operation 328 'add' 'p_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%empty_153 = trunc i8 %p_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 329 'trunc' 'empty_153' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_153, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 330 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 331 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1 = sext i9 %p_shl8_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 332 'sext' 'p_shl8_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.63ns)   --->   "%p_mid127 = sub i11 %p_shl7_mid1, i11 %p_shl8_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 333 'sub' 'p_mid127' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln33_1 = select i1 %and_ln31_1, i11 %p_mid127, i11 %select_ln31_15" [cnn_ip/src/cnn.c:33]   --->   Operation 334 'select' 'select_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (1.73ns)   --->   "%p_mid129 = add i5 %zext_ln33_4, i5 31" [cnn_ip/src/cnn.c:33]   --->   Operation 335 'add' 'p_mid129' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%select_ln33_2 = select i1 %and_ln31_1, i5 %p_mid129, i5 %select_ln31_16" [cnn_ip/src/cnn.c:33]   --->   Operation 336 'select' 'select_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%p_shl13_0_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid129, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 337 'bitconcatenate' 'p_shl13_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%p_shl14_0_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid129, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 338 'bitconcatenate' 'p_shl14_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%p_shl14_0_0_cast_mid1 = sext i6 %p_shl14_0_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 339 'sext' 'p_shl14_0_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (1.82ns)   --->   "%p_mid133 = sub i9 %p_shl13_0_0_mid1, i9 %p_shl14_0_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 340 'sub' 'p_mid133' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_3 = select i1 %and_ln31_1, i9 %p_mid133, i9 %select_ln31_17" [cnn_ip/src/cnn.c:33]   --->   Operation 341 'select' 'select_ln33_3' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_16)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid129, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 342 'bitselect' 'tmp_1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_16 = select i1 %and_ln31_1, i1 %tmp_1, i1 %or_ln31_5" [cnn_ip/src/cnn.c:33]   --->   Operation 343 'select' 'select_ln33_16' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%trunc_ln46_cast53 = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 344 'zext' 'trunc_ln46_cast53' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln46_cast48 = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 345 'zext' 'trunc_ln46_cast48' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln46_cast = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 346 'zext' 'trunc_ln46_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (1.73ns)   --->   "%add_ln46 = add i5 %trunc_ln46_cast, i5 31" [cnn_ip/src/cnn.c:46]   --->   Operation 347 'add' 'add_ln46' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i5 %add_ln46" [cnn_ip/src/cnn.c:49]   --->   Operation 348 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (1.21ns) (out node of the LUT)   --->   "%or_ln49 = or i5 %add_ln46, i5 %select_ln33_2" [cnn_ip/src/cnn.c:49]   --->   Operation 349 'or' 'or_ln49' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln49, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 350 'bitselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln46, i32 4" [cnn_ip/src/cnn.c:49]   --->   Operation 351 'bitselect' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (1.82ns)   --->   "%add_ln57_3 = add i9 %sext_ln49_1, i9 %select_ln33_4" [cnn_ip/src/cnn.c:57]   --->   Operation 352 'add' 'add_ln57_3' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln57_3 = sext i9 %add_ln57_3" [cnn_ip/src/cnn.c:57]   --->   Operation 353 'sext' 'sext_ln57_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i32 %x, i64 0, i64 %sext_ln57_3" [cnn_ip/src/cnn.c:57]   --->   Operation 354 'getelementptr' 'x_addr_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 355 [2/2] (3.25ns)   --->   "%x_load_9 = load i10 %x_addr_9" [cnn_ip/src/cnn.c:57]   --->   Operation 355 'load' 'x_load_9' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 356 [1/1] (1.82ns)   --->   "%add_ln57_4 = add i9 %trunc_ln46_cast48, i9 %select_ln33_4" [cnn_ip/src/cnn.c:57]   --->   Operation 356 'add' 'add_ln57_4' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln57_4 = sext i9 %add_ln57_4" [cnn_ip/src/cnn.c:57]   --->   Operation 357 'sext' 'sext_ln57_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%x_addr_10 = getelementptr i32 %x, i64 0, i64 %sext_ln57_4" [cnn_ip/src/cnn.c:57]   --->   Operation 358 'getelementptr' 'x_addr_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 359 [2/2] (3.25ns)   --->   "%x_load_10 = load i10 %x_addr_10" [cnn_ip/src/cnn.c:57]   --->   Operation 359 'load' 'x_load_10' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 360 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln65 = add i11 %trunc_ln46_cast53, i11 %select_ln33_1" [cnn_ip/src/cnn.c:65]   --->   Operation 360 'add' 'add_ln65' <Predicate = (!icmp_ln31)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln31_4 = or i9 %select_ln31_14, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 361 'or' 'or_ln31_4' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln31_35 = zext i9 %or_ln31_4" [cnn_ip/src/cnn.c:31]   --->   Operation 362 'zext' 'zext_ln31_35' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%weight1_addr_34 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 363 'getelementptr' 'weight1_addr_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_3 : Operation 364 [2/2] (3.25ns)   --->   "%weight1_load_34 = load i9 %weight1_addr_34" [cnn_ip/src/cnn.c:31]   --->   Operation 364 'load' 'weight1_load_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 365 [1/2] (3.25ns)   --->   "%weight1_load_35 = load i9 %weight1_addr_35" [cnn_ip/src/cnn.c:31]   --->   Operation 365 'load' 'weight1_load_35' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 366 [1/1] (1.82ns)   --->   "%add_ln57 = add i9 %sext_ln49_1, i9 %select_ln33_3" [cnn_ip/src/cnn.c:57]   --->   Operation 366 'add' 'add_ln57' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i9 %add_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 367 'sext' 'sext_ln57' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %sext_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 368 'getelementptr' 'x_addr' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 369 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 369 'load' 'x_load' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 370 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i9 %trunc_ln46_cast48, i9 %select_ln33_3" [cnn_ip/src/cnn.c:57]   --->   Operation 370 'add' 'add_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i9 %add_ln57_1" [cnn_ip/src/cnn.c:57]   --->   Operation 371 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 %sext_ln57_1" [cnn_ip/src/cnn.c:57]   --->   Operation 372 'getelementptr' 'x_addr_7' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_3 : Operation 373 [2/2] (3.25ns)   --->   "%x_load_7 = load i10 %x_addr_7" [cnn_ip/src/cnn.c:57]   --->   Operation 373 'load' 'x_load_7' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 374 [1/2] (3.25ns)   --->   "%x_load_9 = load i10 %x_addr_9" [cnn_ip/src/cnn.c:57]   --->   Operation 374 'load' 'x_load_9' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 375 [1/2] (3.25ns)   --->   "%x_load_10 = load i10 %x_addr_10" [cnn_ip/src/cnn.c:57]   --->   Operation 375 'load' 'x_load_10' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 376 [1/1] (1.73ns)   --->   "%empty_117 = add i4 %h_3, i4 1"   --->   Operation 376 'add' 'empty_117' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (1.30ns)   --->   "%cmp25_0_2 = icmp_ugt  i4 %empty_117, i4 13"   --->   Operation 377 'icmp' 'cmp25_0_2' <Predicate = (!and_ln31_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%p_shl13_0_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_117, i4 0"   --->   Operation 378 'bitconcatenate' 'p_shl13_0_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%p_shl13_0_2_cast = zext i8 %p_shl13_0_2"   --->   Operation 379 'zext' 'p_shl13_0_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%p_shl14_0_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_117, i1 0"   --->   Operation 380 'bitconcatenate' 'p_shl14_0_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%p_shl14_0_2_cast = zext i5 %p_shl14_0_2"   --->   Operation 381 'zext' 'p_shl14_0_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (1.91ns)   --->   "%empty_118 = sub i9 %p_shl13_0_2_cast, i9 %p_shl14_0_2_cast"   --->   Operation 382 'sub' 'empty_118' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln31_3 = or i9 %select_ln31_14, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 383 'or' 'or_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln31_34 = zext i9 %or_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 384 'zext' 'zext_ln31_34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%weight1_addr_33 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 385 'getelementptr' 'weight1_addr_33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 386 [2/2] (3.25ns)   --->   "%weight1_load_33 = load i9 %weight1_addr_33" [cnn_ip/src/cnn.c:31]   --->   Operation 386 'load' 'weight1_load_33' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_4 : Operation 387 [1/2] (3.25ns)   --->   "%weight1_load_34 = load i9 %weight1_addr_34" [cnn_ip/src/cnn.c:31]   --->   Operation 387 'load' 'weight1_load_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_5)   --->   "%and_ln31 = and i1 %cmp25_0_2, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 388 'and' 'and_ln31' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_6)   --->   "%select_ln31_19 = select i1 %icmp_ln33, i9 14, i9 %empty_118" [cnn_ip/src/cnn.c:31]   --->   Operation 389 'select' 'select_ln31_19' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (1.73ns)   --->   "%p_mid137 = add i4 %select_ln31, i4 2" [cnn_ip/src/cnn.c:31]   --->   Operation 390 'add' 'p_mid137' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (1.30ns)   --->   "%cmp25_0_2_mid1 = icmp_ugt  i4 %p_mid137, i4 13" [cnn_ip/src/cnn.c:31]   --->   Operation 391 'icmp' 'cmp25_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_5 = select i1 %and_ln31_1, i1 %cmp25_0_2_mid1, i1 %and_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 392 'select' 'select_ln33_5' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%p_shl13_0_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_mid137, i4 0" [cnn_ip/src/cnn.c:31]   --->   Operation 393 'bitconcatenate' 'p_shl13_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%p_shl13_0_2_cast_mid1 = zext i8 %p_shl13_0_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 394 'zext' 'p_shl13_0_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%p_shl14_0_2_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_mid137, i1 0" [cnn_ip/src/cnn.c:31]   --->   Operation 395 'bitconcatenate' 'p_shl14_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%p_shl14_0_2_cast_mid1 = zext i5 %p_shl14_0_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 396 'zext' 'p_shl14_0_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (1.91ns)   --->   "%p_mid139 = sub i9 %p_shl13_0_2_cast_mid1, i9 %p_shl14_0_2_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 397 'sub' 'p_mid139' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_6 = select i1 %and_ln31_1, i9 %p_mid139, i9 %select_ln31_19" [cnn_ip/src/cnn.c:33]   --->   Operation 398 'select' 'select_ln33_6' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 399 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 399 'load' 'x_load' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 400 [1/2] (3.25ns)   --->   "%x_load_7 = load i10 %x_addr_7" [cnn_ip/src/cnn.c:57]   --->   Operation 400 'load' 'x_load_7' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 401 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i4 %select_ln33, i4 1" [cnn_ip/src/cnn.c:46]   --->   Operation 401 'add' 'add_ln46_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i4 %add_ln46_1" [cnn_ip/src/cnn.c:49]   --->   Operation 402 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (1.82ns)   --->   "%add_ln57_2 = add i9 %zext_ln49_1, i9 %select_ln33_3" [cnn_ip/src/cnn.c:57]   --->   Operation 403 'add' 'add_ln57_2' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i9 %add_ln57_2" [cnn_ip/src/cnn.c:57]   --->   Operation 404 'sext' 'sext_ln57_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i32 %x, i64 0, i64 %sext_ln57_2" [cnn_ip/src/cnn.c:57]   --->   Operation 405 'getelementptr' 'x_addr_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 406 [2/2] (3.25ns)   --->   "%x_load_8 = load i10 %x_addr_8" [cnn_ip/src/cnn.c:57]   --->   Operation 406 'load' 'x_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 407 [1/1] (1.82ns)   --->   "%add_ln57_5 = add i9 %zext_ln49_1, i9 %select_ln33_4" [cnn_ip/src/cnn.c:57]   --->   Operation 407 'add' 'add_ln57_5' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln57_5 = sext i9 %add_ln57_5" [cnn_ip/src/cnn.c:57]   --->   Operation 408 'sext' 'sext_ln57_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%x_addr_11 = getelementptr i32 %x, i64 0, i64 %sext_ln57_5" [cnn_ip/src/cnn.c:57]   --->   Operation 409 'getelementptr' 'x_addr_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 410 [2/2] (3.25ns)   --->   "%x_load_11 = load i10 %x_addr_11" [cnn_ip/src/cnn.c:57]   --->   Operation 410 'load' 'x_load_11' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 411 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %add_ln46_1, i4 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 411 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.04>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%empty_75 = or i8 %empty_72, i8 1"   --->   Operation 412 'or' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%p_cast3 = sext i8 %empty_75"   --->   Operation 413 'sext' 'p_cast3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%empty_76 = trunc i8 %empty_75"   --->   Operation 414 'trunc' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%p_shl12_0_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_76, i2 0"   --->   Operation 415 'bitconcatenate' 'p_shl12_0_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (1.82ns)   --->   "%empty_77 = sub i9 %p_shl12_0_1, i9 %p_cast3"   --->   Operation 416 'sub' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%empty_78 = or i8 %empty_72, i8 2"   --->   Operation 417 'or' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%p_cast4 = sext i8 %empty_78"   --->   Operation 418 'sext' 'p_cast4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%empty_79 = trunc i8 %empty_78"   --->   Operation 419 'trunc' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%p_shl12_0_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_79, i2 0"   --->   Operation 420 'bitconcatenate' 'p_shl12_0_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (1.82ns)   --->   "%empty_80 = sub i9 %p_shl12_0_2, i9 %p_cast4"   --->   Operation 421 'sub' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (1.78ns)   --->   "%empty_119 = add i5 %zext_ln33_1, i5 13" [cnn_ip/src/cnn.c:33]   --->   Operation 422 'add' 'empty_119' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%p_shl13_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_119, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 423 'bitconcatenate' 'p_shl13_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%p_shl14_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_119, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 424 'bitconcatenate' 'p_shl14_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%p_shl14_1_0_cast = zext i6 %p_shl14_1" [cnn_ip/src/cnn.c:33]   --->   Operation 425 'zext' 'p_shl14_1_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (1.82ns)   --->   "%empty_120 = sub i9 %p_shl13_1, i9 %p_shl14_1_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 426 'sub' 'empty_120' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%p_mid1161 = or i8 %p_mid1157, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 427 'or' 'p_mid1161' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%p_cast3_mid1 = sext i8 %p_mid1161" [cnn_ip/src/cnn.c:31]   --->   Operation 428 'sext' 'p_cast3_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%empty_141 = trunc i8 %p_mid1161" [cnn_ip/src/cnn.c:31]   --->   Operation 429 'trunc' 'empty_141' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%p_shl12_0_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_141, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 430 'bitconcatenate' 'p_shl12_0_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (1.82ns)   --->   "%p_mid1163 = sub i9 %p_shl12_0_1_mid1, i9 %p_cast3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 431 'sub' 'p_mid1163' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.96ns)   --->   "%select_ln31_3 = select i1 %icmp_ln33, i9 %p_mid1163, i9 %empty_77" [cnn_ip/src/cnn.c:31]   --->   Operation 432 'select' 'select_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%p_mid1165 = or i8 %p_mid1157, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 433 'or' 'p_mid1165' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%p_cast4_mid1 = sext i8 %p_mid1165" [cnn_ip/src/cnn.c:31]   --->   Operation 434 'sext' 'p_cast4_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%empty_142 = trunc i8 %p_mid1165" [cnn_ip/src/cnn.c:31]   --->   Operation 435 'trunc' 'empty_142' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%p_shl12_0_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_142, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 436 'bitconcatenate' 'p_shl12_0_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (1.82ns)   --->   "%p_mid1167 = sub i9 %p_shl12_0_2_mid1, i9 %p_cast4_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 437 'sub' 'p_mid1167' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.96ns)   --->   "%select_ln31_13 = select i1 %icmp_ln33, i9 %p_mid1167, i9 %empty_80" [cnn_ip/src/cnn.c:31]   --->   Operation 438 'select' 'select_ln31_13' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln31_33 = zext i9 %select_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 439 'zext' 'zext_ln31_33' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%weight1_addr_32 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 440 'getelementptr' 'weight1_addr_32' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_5 : Operation 441 [2/2] (3.25ns)   --->   "%weight1_load_32 = load i9 %weight1_addr_32" [cnn_ip/src/cnn.c:31]   --->   Operation 441 'load' 'weight1_load_32' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_5 : Operation 442 [1/2] (3.25ns)   --->   "%weight1_load_33 = load i9 %weight1_addr_33" [cnn_ip/src/cnn.c:31]   --->   Operation 442 'load' 'weight1_load_33' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln31_36 = bitcast i32 %weight1_load_35" [cnn_ip/src/cnn.c:31]   --->   Operation 443 'bitcast' 'bitcast_ln31_36' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_7)   --->   "%select_ln31_20 = select i1 %icmp_ln33, i9 182, i9 %empty_120" [cnn_ip/src/cnn.c:31]   --->   Operation 444 'select' 'select_ln31_20' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (1.78ns)   --->   "%p_mid141 = add i5 %zext_ln33_4, i5 13" [cnn_ip/src/cnn.c:33]   --->   Operation 445 'add' 'p_mid141' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%p_shl13_1_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid141, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 446 'bitconcatenate' 'p_shl13_1_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%p_shl14_1_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid141, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 447 'bitconcatenate' 'p_shl14_1_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%p_shl14_1_0_cast_mid1 = zext i6 %p_shl14_1_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 448 'zext' 'p_shl14_1_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (1.82ns)   --->   "%p_mid143 = sub i9 %p_shl13_1_0_mid1, i9 %p_shl14_1_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 449 'sub' 'p_mid143' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_7 = select i1 %and_ln31_1, i9 %p_mid143, i9 %select_ln31_20" [cnn_ip/src/cnn.c:33]   --->   Operation 450 'select' 'select_ln33_7' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 451 [4/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 451 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/2] (3.25ns)   --->   "%x_load_8 = load i10 %x_addr_8" [cnn_ip/src/cnn.c:57]   --->   Operation 452 'load' 'x_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 453 [1/2] (3.25ns)   --->   "%x_load_11 = load i10 %x_addr_11" [cnn_ip/src/cnn.c:57]   --->   Operation 453 'load' 'x_load_11' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 454 [1/1] (1.82ns)   --->   "%add_ln57_6 = add i9 %sext_ln49_1, i9 %select_ln33_6" [cnn_ip/src/cnn.c:57]   --->   Operation 454 'add' 'add_ln57_6' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln57_6 = sext i9 %add_ln57_6" [cnn_ip/src/cnn.c:57]   --->   Operation 455 'sext' 'sext_ln57_6' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%x_addr_12 = getelementptr i32 %x, i64 0, i64 %sext_ln57_6" [cnn_ip/src/cnn.c:57]   --->   Operation 456 'getelementptr' 'x_addr_12' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 457 [2/2] (3.25ns)   --->   "%x_load_12 = load i10 %x_addr_12" [cnn_ip/src/cnn.c:57]   --->   Operation 457 'load' 'x_load_12' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 458 [1/1] (1.82ns)   --->   "%add_ln57_7 = add i9 %trunc_ln46_cast48, i9 %select_ln33_6" [cnn_ip/src/cnn.c:57]   --->   Operation 458 'add' 'add_ln57_7' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln57_7 = sext i9 %add_ln57_7" [cnn_ip/src/cnn.c:57]   --->   Operation 459 'sext' 'sext_ln57_7' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%x_addr_13 = getelementptr i32 %x, i64 0, i64 %sext_ln57_7" [cnn_ip/src/cnn.c:57]   --->   Operation 460 'getelementptr' 'x_addr_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_5 : Operation 461 [2/2] (3.25ns)   --->   "%x_load_13 = load i10 %x_addr_13" [cnn_ip/src/cnn.c:57]   --->   Operation 461 'load' 'x_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 462 [1/1] (1.82ns)   --->   "%add_ln31_1 = add i9 %select_ln31_3, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 462 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i9 %add_ln31_1" [cnn_ip/src/cnn.c:31]   --->   Operation 463 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%weight1_addr = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 464 'getelementptr' 'weight1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 465 [2/2] (3.25ns)   --->   "%weight1_load = load i9 %weight1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 465 'load' 'weight1_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_6 : Operation 466 [1/2] (3.25ns)   --->   "%weight1_load_32 = load i9 %weight1_addr_32" [cnn_ip/src/cnn.c:31]   --->   Operation 466 'load' 'weight1_load_32' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln31_35 = bitcast i32 %weight1_load_34" [cnn_ip/src/cnn.c:31]   --->   Operation 467 'bitcast' 'bitcast_ln31_35' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_6 : Operation 468 [3/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 468 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [4/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 469 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (1.30ns)   --->   "%icmp_ln49 = icmp_ugt  i4 %add_ln46_1, i4 13" [cnn_ip/src/cnn.c:49]   --->   Operation 470 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln31)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (0.97ns)   --->   "%or_ln49_1 = or i1 %select_ln33_16, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 471 'or' 'or_ln49_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/2] (3.25ns)   --->   "%x_load_12 = load i10 %x_addr_12" [cnn_ip/src/cnn.c:57]   --->   Operation 472 'load' 'x_load_12' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 473 [1/2] (3.25ns)   --->   "%x_load_13 = load i10 %x_addr_13" [cnn_ip/src/cnn.c:57]   --->   Operation 473 'load' 'x_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 474 [1/1] (1.82ns)   --->   "%add_ln57_8 = add i9 %zext_ln49_1, i9 %select_ln33_6" [cnn_ip/src/cnn.c:57]   --->   Operation 474 'add' 'add_ln57_8' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln57_8 = sext i9 %add_ln57_8" [cnn_ip/src/cnn.c:57]   --->   Operation 475 'sext' 'sext_ln57_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%x_addr_14 = getelementptr i32 %x, i64 0, i64 %sext_ln57_8" [cnn_ip/src/cnn.c:57]   --->   Operation 476 'getelementptr' 'x_addr_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 477 [2/2] (3.25ns)   --->   "%x_load_14 = load i10 %x_addr_14" [cnn_ip/src/cnn.c:57]   --->   Operation 477 'load' 'x_load_14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 478 [1/1] (1.82ns)   --->   "%add_ln57_9 = add i9 %sext_ln49_1, i9 %select_ln33_7" [cnn_ip/src/cnn.c:57]   --->   Operation 478 'add' 'add_ln57_9' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %add_ln57_9" [cnn_ip/src/cnn.c:57]   --->   Operation 479 'zext' 'zext_ln57' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%x_addr_15 = getelementptr i32 %x, i64 0, i64 %zext_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 480 'getelementptr' 'x_addr_15' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_6 : Operation 481 [2/2] (3.25ns)   --->   "%x_load_15 = load i10 %x_addr_15" [cnn_ip/src/cnn.c:57]   --->   Operation 481 'load' 'x_load_15' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 482 [1/1] (1.78ns)   --->   "%empty_121 = add i5 %zext_ln33_1, i5 14" [cnn_ip/src/cnn.c:33]   --->   Operation 482 'add' 'empty_121' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%p_shl13_1_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_121, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 483 'bitconcatenate' 'p_shl13_1_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns)   --->   "%p_shl14_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_121, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 484 'bitconcatenate' 'p_shl14_1_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%p_shl14_1_1_cast = zext i6 %p_shl14_1_1" [cnn_ip/src/cnn.c:33]   --->   Operation 485 'zext' 'p_shl14_1_1_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (1.82ns)   --->   "%empty_122 = sub i9 %p_shl13_1_1, i9 %p_shl14_1_1_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 486 'sub' 'empty_122' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (1.78ns)   --->   "%empty_123 = add i5 %zext_ln33_1, i5 15" [cnn_ip/src/cnn.c:33]   --->   Operation 487 'add' 'empty_123' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%p_shl13_1_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_123, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 488 'bitconcatenate' 'p_shl13_1_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%p_shl14_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_123, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 489 'bitconcatenate' 'p_shl14_1_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (0.00ns)   --->   "%p_shl14_1_2_cast = zext i6 %p_shl14_1_2" [cnn_ip/src/cnn.c:33]   --->   Operation 490 'zext' 'p_shl14_1_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (1.82ns)   --->   "%empty_124 = sub i9 %p_shl13_1_2, i9 %p_shl14_1_2_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 491 'sub' 'empty_124' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/2] (3.25ns)   --->   "%weight1_load = load i9 %weight1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 492 'load' 'weight1_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_7 : Operation 493 [1/1] (1.82ns)   --->   "%add_ln31_19 = add i9 %select_ln31_3, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 493 'add' 'add_ln31_19' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln31_32 = zext i9 %add_ln31_19" [cnn_ip/src/cnn.c:31]   --->   Operation 494 'zext' 'zext_ln31_32' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%weight1_addr_31 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 495 'getelementptr' 'weight1_addr_31' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_7 : Operation 496 [2/2] (3.25ns)   --->   "%weight1_load_31 = load i9 %weight1_addr_31" [cnn_ip/src/cnn.c:31]   --->   Operation 496 'load' 'weight1_load_31' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln31_34 = bitcast i32 %weight1_load_33" [cnn_ip/src/cnn.c:31]   --->   Operation 497 'bitcast' 'bitcast_ln31_34' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_8)   --->   "%select_ln31_21 = select i1 %icmp_ln33, i9 196, i9 %empty_122" [cnn_ip/src/cnn.c:31]   --->   Operation 498 'select' 'select_ln31_21' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_9)   --->   "%select_ln31_22 = select i1 %icmp_ln33, i9 210, i9 %empty_124" [cnn_ip/src/cnn.c:31]   --->   Operation 499 'select' 'select_ln31_22' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (1.78ns)   --->   "%p_mid145 = add i5 %zext_ln33_4, i5 14" [cnn_ip/src/cnn.c:33]   --->   Operation 500 'add' 'p_mid145' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%p_shl13_1_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid145, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 501 'bitconcatenate' 'p_shl13_1_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%p_shl14_1_1_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid145, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 502 'bitconcatenate' 'p_shl14_1_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%p_shl14_1_1_cast_mid1 = zext i6 %p_shl14_1_1_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 503 'zext' 'p_shl14_1_1_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (1.82ns)   --->   "%p_mid147 = sub i9 %p_shl13_1_1_mid1, i9 %p_shl14_1_1_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 504 'sub' 'p_mid147' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_8 = select i1 %and_ln31_1, i9 %p_mid147, i9 %select_ln31_21" [cnn_ip/src/cnn.c:33]   --->   Operation 505 'select' 'select_ln33_8' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (1.78ns)   --->   "%p_mid149 = add i5 %zext_ln33_4, i5 15" [cnn_ip/src/cnn.c:33]   --->   Operation 506 'add' 'p_mid149' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%p_shl13_1_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_mid149, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 507 'bitconcatenate' 'p_shl13_1_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%p_shl14_1_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid149, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 508 'bitconcatenate' 'p_shl14_1_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%p_shl14_1_2_cast_mid1 = zext i6 %p_shl14_1_2_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 509 'zext' 'p_shl14_1_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (1.82ns)   --->   "%p_mid151 = sub i9 %p_shl13_1_2_mid1, i9 %p_shl14_1_2_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 510 'sub' 'p_mid151' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln33_9 = select i1 %and_ln31_1, i9 %p_mid151, i9 %select_ln31_22" [cnn_ip/src/cnn.c:33]   --->   Operation 511 'select' 'select_ln33_9' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 512 [2/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 512 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 513 [3/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 513 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [4/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 514 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/2] (3.25ns)   --->   "%x_load_14 = load i10 %x_addr_14" [cnn_ip/src/cnn.c:57]   --->   Operation 515 'load' 'x_load_14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 516 [1/2] (3.25ns)   --->   "%x_load_15 = load i10 %x_addr_15" [cnn_ip/src/cnn.c:57]   --->   Operation 516 'load' 'x_load_15' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 517 [1/1] (1.82ns)   --->   "%add_ln57_10 = add i9 %trunc_ln46_cast48, i9 %select_ln33_7" [cnn_ip/src/cnn.c:57]   --->   Operation 517 'add' 'add_ln57_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %add_ln57_10" [cnn_ip/src/cnn.c:57]   --->   Operation 518 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%x_addr_16 = getelementptr i32 %x, i64 0, i64 %zext_ln57_1" [cnn_ip/src/cnn.c:57]   --->   Operation 519 'getelementptr' 'x_addr_16' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_7 : Operation 520 [2/2] (3.25ns)   --->   "%x_load_16 = load i10 %x_addr_16" [cnn_ip/src/cnn.c:57]   --->   Operation 520 'load' 'x_load_16' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 521 [1/1] (1.82ns)   --->   "%add_ln57_11 = add i9 %zext_ln49_1, i9 %select_ln33_7" [cnn_ip/src/cnn.c:57]   --->   Operation 521 'add' 'add_ln57_11' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %add_ln57_11" [cnn_ip/src/cnn.c:57]   --->   Operation 522 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%x_addr_17 = getelementptr i32 %x, i64 0, i64 %zext_ln57_2" [cnn_ip/src/cnn.c:57]   --->   Operation 523 'getelementptr' 'x_addr_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_7 : Operation 524 [2/2] (3.25ns)   --->   "%x_load_17 = load i10 %x_addr_17" [cnn_ip/src/cnn.c:57]   --->   Operation 524 'load' 'x_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln31_31 = zext i9 %select_ln31_13" [cnn_ip/src/cnn.c:31]   --->   Operation 525 'zext' 'zext_ln31_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "%weight1_addr_30 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 526 'getelementptr' 'weight1_addr_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_8 : Operation 527 [2/2] (3.25ns)   --->   "%weight1_load_30 = load i9 %weight1_addr_30" [cnn_ip/src/cnn.c:31]   --->   Operation 527 'load' 'weight1_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_8 : Operation 528 [1/2] (3.25ns)   --->   "%weight1_load_31 = load i9 %weight1_addr_31" [cnn_ip/src/cnn.c:31]   --->   Operation 528 'load' 'weight1_load_31' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_8 : Operation 529 [1/1] (0.00ns)   --->   "%bitcast_ln31_33 = bitcast i32 %weight1_load_32" [cnn_ip/src/cnn.c:31]   --->   Operation 529 'bitcast' 'bitcast_ln31_33' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_8 : Operation 530 [1/4] (5.70ns)   --->   "%mul = fmul i32 %x_load, i32 %bitcast_ln31_36" [cnn_ip/src/cnn.c:57]   --->   Operation 530 'fmul' 'mul' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 531 [2/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 531 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 532 [3/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 532 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 533 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 533 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 534 [1/2] (3.25ns)   --->   "%x_load_16 = load i10 %x_addr_16" [cnn_ip/src/cnn.c:57]   --->   Operation 534 'load' 'x_load_16' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 535 [1/2] (3.25ns)   --->   "%x_load_17 = load i10 %x_addr_17" [cnn_ip/src/cnn.c:57]   --->   Operation 535 'load' 'x_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 536 [1/1] (1.82ns)   --->   "%add_ln57_12 = add i9 %sext_ln49_1, i9 %select_ln33_8" [cnn_ip/src/cnn.c:57]   --->   Operation 536 'add' 'add_ln57_12' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i9 %add_ln57_12" [cnn_ip/src/cnn.c:57]   --->   Operation 537 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_8 : Operation 538 [1/1] (0.00ns)   --->   "%x_addr_18 = getelementptr i32 %x, i64 0, i64 %zext_ln57_3" [cnn_ip/src/cnn.c:57]   --->   Operation 538 'getelementptr' 'x_addr_18' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_8 : Operation 539 [2/2] (3.25ns)   --->   "%x_load_18 = load i10 %x_addr_18" [cnn_ip/src/cnn.c:57]   --->   Operation 539 'load' 'x_load_18' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 540 [1/1] (1.82ns)   --->   "%add_ln57_13 = add i9 %trunc_ln46_cast48, i9 %select_ln33_8" [cnn_ip/src/cnn.c:57]   --->   Operation 540 'add' 'add_ln57_13' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %add_ln57_13" [cnn_ip/src/cnn.c:57]   --->   Operation 541 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 542 [1/1] (0.00ns)   --->   "%x_addr_19 = getelementptr i32 %x, i64 0, i64 %zext_ln57_4" [cnn_ip/src/cnn.c:57]   --->   Operation 542 'getelementptr' 'x_addr_19' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 543 [2/2] (3.25ns)   --->   "%x_load_19 = load i10 %x_addr_19" [cnn_ip/src/cnn.c:57]   --->   Operation 543 'load' 'x_load_19' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 544 [1/1] (1.82ns)   --->   "%add_ln57_14 = add i9 %zext_ln49_1, i9 %select_ln33_8" [cnn_ip/src/cnn.c:57]   --->   Operation 544 'add' 'add_ln57_14' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 545 [1/1] (1.82ns)   --->   "%add_ln57_15 = add i9 %sext_ln49_1, i9 %select_ln33_9" [cnn_ip/src/cnn.c:57]   --->   Operation 545 'add' 'add_ln57_15' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 546 [1/1] (1.82ns)   --->   "%add_ln57_16 = add i9 %trunc_ln46_cast48, i9 %select_ln33_9" [cnn_ip/src/cnn.c:57]   --->   Operation 546 'add' 'add_ln57_16' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 547 [1/1] (1.82ns)   --->   "%add_ln57_17 = add i9 %zext_ln49_1, i9 %select_ln33_9" [cnn_ip/src/cnn.c:57]   --->   Operation 547 'add' 'add_ln57_17' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %weight1_load" [cnn_ip/src/cnn.c:31]   --->   Operation 548 'bitcast' 'bitcast_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln31_2 = or i9 %select_ln31_13, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 549 'or' 'or_ln31_2' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i9 %or_ln31_2" [cnn_ip/src/cnn.c:31]   --->   Operation 550 'zext' 'zext_ln31_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%weight1_addr_29 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 551 'getelementptr' 'weight1_addr_29' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_9 : Operation 552 [2/2] (3.25ns)   --->   "%weight1_load_29 = load i9 %weight1_addr_29" [cnn_ip/src/cnn.c:31]   --->   Operation 552 'load' 'weight1_load_29' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_9 : Operation 553 [1/2] (3.25ns)   --->   "%weight1_load_30 = load i9 %weight1_addr_30" [cnn_ip/src/cnn.c:31]   --->   Operation 553 'load' 'weight1_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_9 : Operation 554 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 554 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 555 [1/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %x_load_7, i32 %bitcast_ln31_35" [cnn_ip/src/cnn.c:57]   --->   Operation 555 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [2/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 556 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 557 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 558 [4/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 558 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 559 [1/2] (3.25ns)   --->   "%x_load_18 = load i10 %x_addr_18" [cnn_ip/src/cnn.c:57]   --->   Operation 559 'load' 'x_load_18' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 560 [1/2] (3.25ns)   --->   "%x_load_19 = load i10 %x_addr_19" [cnn_ip/src/cnn.c:57]   --->   Operation 560 'load' 'x_load_19' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i9 %add_ln57_14" [cnn_ip/src/cnn.c:57]   --->   Operation 561 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.00ns)   --->   "%x_addr_20 = getelementptr i32 %x, i64 0, i64 %zext_ln57_5" [cnn_ip/src/cnn.c:57]   --->   Operation 562 'getelementptr' 'x_addr_20' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 563 [2/2] (3.25ns)   --->   "%x_load_20 = load i10 %x_addr_20" [cnn_ip/src/cnn.c:57]   --->   Operation 563 'load' 'x_load_20' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i9 %add_ln57_15" [cnn_ip/src/cnn.c:57]   --->   Operation 564 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%x_addr_21 = getelementptr i32 %x, i64 0, i64 %zext_ln57_6" [cnn_ip/src/cnn.c:57]   --->   Operation 565 'getelementptr' 'x_addr_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_9 : Operation 566 [2/2] (3.25ns)   --->   "%x_load_21 = load i10 %x_addr_21" [cnn_ip/src/cnn.c:57]   --->   Operation 566 'load' 'x_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%empty_81 = or i5 %tmp_s, i5 1"   --->   Operation 567 'or' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_81"   --->   Operation 568 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%p_shl9_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_81, i2 0"   --->   Operation 569 'bitconcatenate' 'p_shl9_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%p_shl9_1_cast = zext i7 %p_shl9_1"   --->   Operation 570 'zext' 'p_shl9_1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 571 [1/1] (1.87ns)   --->   "%empty_82 = sub i8 %p_shl9_1_cast, i8 %p_cast6"   --->   Operation 571 'sub' 'empty_82' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%p_cast7 = sext i8 %empty_82"   --->   Operation 572 'sext' 'p_cast7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%empty_83 = trunc i8 %empty_82"   --->   Operation 573 'trunc' 'empty_83' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%p_shl12_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_83, i2 0"   --->   Operation 574 'bitconcatenate' 'p_shl12_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (1.82ns)   --->   "%empty_84 = sub i9 %p_shl12_1, i9 %p_cast7"   --->   Operation 575 'sub' 'empty_84' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %h_3" [cnn_ip/src/cnn.c:33]   --->   Operation 576 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (1.82ns)   --->   "%empty_125 = add i6 %zext_ln33, i6 27" [cnn_ip/src/cnn.c:33]   --->   Operation 577 'add' 'empty_125' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%p_shl13_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_125, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 578 'bitconcatenate' 'p_shl13_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%p_shl14_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_125, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 579 'bitconcatenate' 'p_shl14_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%p_shl14_2_0_cast = zext i7 %p_shl14_2" [cnn_ip/src/cnn.c:33]   --->   Operation 580 'zext' 'p_shl14_2_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (1.73ns)   --->   "%empty_126 = sub i10 %p_shl13_2, i10 %p_shl14_2_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 581 'sub' 'empty_126' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%p_mid1169 = or i5 %p_mid, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 582 'or' 'p_mid1169' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%p_cast6_mid1 = zext i5 %p_mid1169" [cnn_ip/src/cnn.c:31]   --->   Operation 583 'zext' 'p_cast6_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%p_shl9_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1169, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 584 'bitconcatenate' 'p_shl9_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%p_shl9_1_cast_mid1 = zext i7 %p_shl9_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 585 'zext' 'p_shl9_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (1.87ns)   --->   "%p_mid1171 = sub i8 %p_shl9_1_cast_mid1, i8 %p_cast6_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 586 'sub' 'p_mid1171' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%p_cast7_mid1 = sext i8 %p_mid1171" [cnn_ip/src/cnn.c:31]   --->   Operation 587 'sext' 'p_cast7_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "%empty_143 = trunc i8 %p_mid1171" [cnn_ip/src/cnn.c:31]   --->   Operation 588 'trunc' 'empty_143' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "%p_shl12_1_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_143, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 589 'bitconcatenate' 'p_shl12_1_0_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 590 [1/1] (1.82ns)   --->   "%p_mid1173 = sub i9 %p_shl12_1_0_mid1, i9 %p_cast7_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 590 'sub' 'p_mid1173' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 591 [1/1] (0.96ns)   --->   "%select_ln31_12 = select i1 %icmp_ln33, i9 %p_mid1173, i9 %empty_84" [cnn_ip/src/cnn.c:31]   --->   Operation 591 'select' 'select_ln31_12' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 592 [1/1] (1.82ns)   --->   "%add_ln31_18 = add i9 %select_ln31_13, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 592 'add' 'add_ln31_18' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln31_29 = zext i9 %add_ln31_18" [cnn_ip/src/cnn.c:31]   --->   Operation 593 'zext' 'zext_ln31_29' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 594 [1/1] (0.00ns)   --->   "%weight1_addr_28 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 594 'getelementptr' 'weight1_addr_28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 595 [2/2] (3.25ns)   --->   "%weight1_load_28 = load i9 %weight1_addr_28" [cnn_ip/src/cnn.c:31]   --->   Operation 595 'load' 'weight1_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_10 : Operation 596 [1/2] (3.25ns)   --->   "%weight1_load_29 = load i9 %weight1_addr_29" [cnn_ip/src/cnn.c:31]   --->   Operation 596 'load' 'weight1_load_29' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_10 : Operation 597 [1/1] (0.00ns)   --->   "%bitcast_ln31_32 = bitcast i32 %weight1_load_31" [cnn_ip/src/cnn.c:31]   --->   Operation 597 'bitcast' 'bitcast_ln31_32' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_10 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_10)   --->   "%select_ln31_23 = select i1 %icmp_ln33, i10 378, i10 %empty_126" [cnn_ip/src/cnn.c:31]   --->   Operation 598 'select' 'select_ln31_23' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i4 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 599 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (1.82ns)   --->   "%p_mid153 = add i6 %zext_ln33_3, i6 27" [cnn_ip/src/cnn.c:33]   --->   Operation 600 'add' 'p_mid153' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [1/1] (0.00ns)   --->   "%p_shl13_2_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid153, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 601 'bitconcatenate' 'p_shl13_2_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%p_shl14_2_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid153, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 602 'bitconcatenate' 'p_shl14_2_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.00ns)   --->   "%p_shl14_2_0_cast_mid1 = zext i7 %p_shl14_2_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 603 'zext' 'p_shl14_2_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_10 : Operation 604 [1/1] (1.73ns)   --->   "%p_mid155 = sub i10 %p_shl13_2_0_mid1, i10 %p_shl14_2_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 604 'sub' 'p_mid155' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 605 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_10 = select i1 %and_ln31_1, i10 %p_mid155, i10 %select_ln31_23" [cnn_ip/src/cnn.c:33]   --->   Operation 605 'select' 'select_ln33_10' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 606 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 606 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 607 [1/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %x_load_8, i32 %bitcast_ln31_34" [cnn_ip/src/cnn.c:57]   --->   Operation 607 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 608 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 609 [3/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 609 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [4/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 610 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 611 [1/1] (0.97ns)   --->   "%or_ln49_2 = or i1 %tmp_3, i1 %select_ln33_5" [cnn_ip/src/cnn.c:49]   --->   Operation 611 'or' 'or_ln49_2' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [1/2] (3.25ns)   --->   "%x_load_20 = load i10 %x_addr_20" [cnn_ip/src/cnn.c:57]   --->   Operation 612 'load' 'x_load_20' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 613 [1/2] (3.25ns)   --->   "%x_load_21 = load i10 %x_addr_21" [cnn_ip/src/cnn.c:57]   --->   Operation 613 'load' 'x_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i9 %add_ln57_16" [cnn_ip/src/cnn.c:57]   --->   Operation 614 'zext' 'zext_ln57_7' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_10 : Operation 615 [1/1] (0.00ns)   --->   "%x_addr_22 = getelementptr i32 %x, i64 0, i64 %zext_ln57_7" [cnn_ip/src/cnn.c:57]   --->   Operation 615 'getelementptr' 'x_addr_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_10 : Operation 616 [2/2] (3.25ns)   --->   "%x_load_22 = load i10 %x_addr_22" [cnn_ip/src/cnn.c:57]   --->   Operation 616 'load' 'x_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i9 %add_ln57_17" [cnn_ip/src/cnn.c:57]   --->   Operation 617 'zext' 'zext_ln57_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 618 [1/1] (0.00ns)   --->   "%x_addr_23 = getelementptr i32 %x, i64 0, i64 %zext_ln57_8" [cnn_ip/src/cnn.c:57]   --->   Operation 618 'getelementptr' 'x_addr_23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 619 [2/2] (3.25ns)   --->   "%x_load_23 = load i10 %x_addr_23" [cnn_ip/src/cnn.c:57]   --->   Operation 619 'load' 'x_load_23' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 620 [1/1] (1.82ns)   --->   "%empty_127 = add i6 %zext_ln33, i6 28" [cnn_ip/src/cnn.c:33]   --->   Operation 620 'add' 'empty_127' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 621 [1/1] (0.00ns)   --->   "%p_shl13_2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_127, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 621 'bitconcatenate' 'p_shl13_2_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 622 [1/1] (0.00ns)   --->   "%p_shl14_2_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_127, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 622 'bitconcatenate' 'p_shl14_2_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 623 [1/1] (0.00ns)   --->   "%p_shl14_2_1_cast = zext i7 %p_shl14_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 623 'zext' 'p_shl14_2_1_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 624 [1/1] (1.73ns)   --->   "%empty_128 = sub i10 %p_shl13_2_1, i10 %p_shl14_2_1_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 624 'sub' 'empty_128' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i9 %select_ln31_12" [cnn_ip/src/cnn.c:31]   --->   Operation 625 'zext' 'zext_ln31_28' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 626 [1/1] (0.00ns)   --->   "%weight1_addr_27 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 626 'getelementptr' 'weight1_addr_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 627 [2/2] (3.25ns)   --->   "%weight1_load_27 = load i9 %weight1_addr_27" [cnn_ip/src/cnn.c:31]   --->   Operation 627 'load' 'weight1_load_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_11 : Operation 628 [1/2] (3.25ns)   --->   "%weight1_load_28 = load i9 %weight1_addr_28" [cnn_ip/src/cnn.c:31]   --->   Operation 628 'load' 'weight1_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_11 : Operation 629 [1/1] (0.00ns)   --->   "%bitcast_ln31_31 = bitcast i32 %weight1_load_30" [cnn_ip/src/cnn.c:31]   --->   Operation 629 'bitcast' 'bitcast_ln31_31' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_11)   --->   "%select_ln31_24 = select i1 %icmp_ln33, i10 392, i10 %empty_128" [cnn_ip/src/cnn.c:31]   --->   Operation 630 'select' 'select_ln31_24' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 631 [1/1] (1.82ns)   --->   "%p_mid157 = add i6 %zext_ln33_3, i6 28" [cnn_ip/src/cnn.c:33]   --->   Operation 631 'add' 'p_mid157' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 632 [1/1] (0.00ns)   --->   "%p_shl13_2_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid157, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 632 'bitconcatenate' 'p_shl13_2_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 633 [1/1] (0.00ns)   --->   "%p_shl14_2_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid157, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 633 'bitconcatenate' 'p_shl14_2_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 634 [1/1] (0.00ns)   --->   "%p_shl14_2_1_cast_mid1 = zext i7 %p_shl14_2_1_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 634 'zext' 'p_shl14_2_1_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_11 : Operation 635 [1/1] (1.73ns)   --->   "%p_mid159 = sub i10 %p_shl13_2_1_mid1, i10 %p_shl14_2_1_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 635 'sub' 'p_mid159' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_11 = select i1 %and_ln31_1, i10 %p_mid159, i10 %select_ln31_24" [cnn_ip/src/cnn.c:33]   --->   Operation 636 'select' 'select_ln33_11' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln46_cast51 = zext i4 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 637 'zext' 'trunc_ln46_cast51' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i5 %add_ln46" [cnn_ip/src/cnn.c:49]   --->   Operation 638 'sext' 'sext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 639 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 639 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 640 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %x_load_9, i32 %bitcast_ln31_33" [cnn_ip/src/cnn.c:57]   --->   Operation 640 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 641 [2/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 641 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 642 [3/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 642 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 643 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 644 [1/2] (3.25ns)   --->   "%x_load_22 = load i10 %x_addr_22" [cnn_ip/src/cnn.c:57]   --->   Operation 644 'load' 'x_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 645 [1/2] (3.25ns)   --->   "%x_load_23 = load i10 %x_addr_23" [cnn_ip/src/cnn.c:57]   --->   Operation 645 'load' 'x_load_23' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 646 [1/1] (1.73ns)   --->   "%add_ln57_18 = add i10 %sext_ln49, i10 %select_ln33_10" [cnn_ip/src/cnn.c:57]   --->   Operation 646 'add' 'add_ln57_18' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i10 %add_ln57_18" [cnn_ip/src/cnn.c:57]   --->   Operation 647 'zext' 'zext_ln57_9' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 648 [1/1] (0.00ns)   --->   "%x_addr_24 = getelementptr i32 %x, i64 0, i64 %zext_ln57_9" [cnn_ip/src/cnn.c:57]   --->   Operation 648 'getelementptr' 'x_addr_24' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_11 : Operation 649 [2/2] (3.25ns)   --->   "%x_load_24 = load i10 %x_addr_24" [cnn_ip/src/cnn.c:57]   --->   Operation 649 'load' 'x_load_24' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 650 [1/1] (1.73ns)   --->   "%add_ln57_19 = add i10 %trunc_ln46_cast51, i10 %select_ln33_10" [cnn_ip/src/cnn.c:57]   --->   Operation 650 'add' 'add_ln57_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i10 %add_ln57_19" [cnn_ip/src/cnn.c:57]   --->   Operation 651 'zext' 'zext_ln57_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_11 : Operation 652 [1/1] (0.00ns)   --->   "%x_addr_25 = getelementptr i32 %x, i64 0, i64 %zext_ln57_10" [cnn_ip/src/cnn.c:57]   --->   Operation 652 'getelementptr' 'x_addr_25' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_11 : Operation 653 [2/2] (3.25ns)   --->   "%x_load_25 = load i10 %x_addr_25" [cnn_ip/src/cnn.c:57]   --->   Operation 653 'load' 'x_load_25' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 654 [1/1] (1.82ns)   --->   "%add_ln31_17 = add i9 %select_ln31_12, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 654 'add' 'add_ln31_17' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln31_27 = zext i9 %add_ln31_17" [cnn_ip/src/cnn.c:31]   --->   Operation 655 'zext' 'zext_ln31_27' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (0.00ns)   --->   "%weight1_addr_26 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 656 'getelementptr' 'weight1_addr_26' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_12 : Operation 657 [2/2] (3.25ns)   --->   "%weight1_load_26 = load i9 %weight1_addr_26" [cnn_ip/src/cnn.c:31]   --->   Operation 657 'load' 'weight1_load_26' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_12 : Operation 658 [1/2] (3.25ns)   --->   "%weight1_load_27 = load i9 %weight1_addr_27" [cnn_ip/src/cnn.c:31]   --->   Operation 658 'load' 'weight1_load_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_12 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln31_30 = bitcast i32 %weight1_load_29" [cnn_ip/src/cnn.c:31]   --->   Operation 659 'bitcast' 'bitcast_ln31_30' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_12 : Operation 660 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 660 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %add_ln46_1" [cnn_ip/src/cnn.c:49]   --->   Operation 661 'zext' 'zext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 662 [1/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %x_load_10, i32 %bitcast_ln31_1" [cnn_ip/src/cnn.c:57]   --->   Operation 662 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 663 [2/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 663 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 664 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 664 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 665 [4/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 665 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 666 [1/1] (0.97ns)   --->   "%or_ln49_3 = or i1 %select_ln33_5, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 666 'or' 'or_ln49_3' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 667 [1/2] (3.25ns)   --->   "%x_load_24 = load i10 %x_addr_24" [cnn_ip/src/cnn.c:57]   --->   Operation 667 'load' 'x_load_24' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 668 [1/2] (3.25ns)   --->   "%x_load_25 = load i10 %x_addr_25" [cnn_ip/src/cnn.c:57]   --->   Operation 668 'load' 'x_load_25' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 669 [1/1] (1.73ns)   --->   "%add_ln57_20 = add i10 %zext_ln49, i10 %select_ln33_10" [cnn_ip/src/cnn.c:57]   --->   Operation 669 'add' 'add_ln57_20' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i10 %add_ln57_20" [cnn_ip/src/cnn.c:57]   --->   Operation 670 'zext' 'zext_ln57_11' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_12 : Operation 671 [1/1] (0.00ns)   --->   "%x_addr_26 = getelementptr i32 %x, i64 0, i64 %zext_ln57_11" [cnn_ip/src/cnn.c:57]   --->   Operation 671 'getelementptr' 'x_addr_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_12 : Operation 672 [2/2] (3.25ns)   --->   "%x_load_26 = load i10 %x_addr_26" [cnn_ip/src/cnn.c:57]   --->   Operation 672 'load' 'x_load_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 673 [1/1] (1.73ns)   --->   "%add_ln57_21 = add i10 %sext_ln49, i10 %select_ln33_11" [cnn_ip/src/cnn.c:57]   --->   Operation 673 'add' 'add_ln57_21' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i10 %add_ln57_21" [cnn_ip/src/cnn.c:57]   --->   Operation 674 'zext' 'zext_ln57_12' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%x_addr_27 = getelementptr i32 %x, i64 0, i64 %zext_ln57_12" [cnn_ip/src/cnn.c:57]   --->   Operation 675 'getelementptr' 'x_addr_27' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_12 : Operation 676 [2/2] (3.25ns)   --->   "%x_load_27 = load i10 %x_addr_27" [cnn_ip/src/cnn.c:57]   --->   Operation 676 'load' 'x_load_27' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 677 [1/1] (1.91ns)   --->   "%empty_85 = add i8 %empty_82, i8 1"   --->   Operation 677 'add' 'empty_85' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 678 [1/1] (0.00ns)   --->   "%p_cast8 = sext i8 %empty_85"   --->   Operation 678 'sext' 'p_cast8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 679 [1/1] (0.00ns)   --->   "%empty_86 = trunc i8 %empty_85"   --->   Operation 679 'trunc' 'empty_86' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 680 [1/1] (0.00ns)   --->   "%p_shl12_1_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_86, i2 0"   --->   Operation 680 'bitconcatenate' 'p_shl12_1_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 681 [1/1] (1.82ns)   --->   "%empty_87 = sub i9 %p_shl12_1_1, i9 %p_cast8"   --->   Operation 681 'sub' 'empty_87' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 682 [1/1] (1.91ns)   --->   "%empty_88 = add i8 %empty_82, i8 2"   --->   Operation 682 'add' 'empty_88' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 683 [1/1] (0.00ns)   --->   "%p_cast9 = sext i8 %empty_88"   --->   Operation 683 'sext' 'p_cast9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 684 [1/1] (0.00ns)   --->   "%empty_89 = trunc i8 %empty_88"   --->   Operation 684 'trunc' 'empty_89' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 685 [1/1] (0.00ns)   --->   "%p_shl12_1_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_89, i2 0"   --->   Operation 685 'bitconcatenate' 'p_shl12_1_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 686 [1/1] (1.82ns)   --->   "%empty_90 = sub i9 %p_shl12_1_2, i9 %p_cast9"   --->   Operation 686 'sub' 'empty_90' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 687 [1/1] (1.82ns)   --->   "%empty_129 = add i6 %zext_ln33, i6 29" [cnn_ip/src/cnn.c:33]   --->   Operation 687 'add' 'empty_129' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 688 [1/1] (0.00ns)   --->   "%p_shl13_2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_129, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 688 'bitconcatenate' 'p_shl13_2_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 689 [1/1] (0.00ns)   --->   "%p_shl14_2_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_129, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 689 'bitconcatenate' 'p_shl14_2_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 690 [1/1] (0.00ns)   --->   "%p_shl14_2_2_cast = zext i7 %p_shl14_2_2" [cnn_ip/src/cnn.c:33]   --->   Operation 690 'zext' 'p_shl14_2_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 691 [1/1] (1.73ns)   --->   "%empty_130 = sub i10 %p_shl13_2_2, i10 %p_shl14_2_2_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 691 'sub' 'empty_130' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 692 [1/1] (1.91ns)   --->   "%p_mid1175 = add i8 %p_mid1171, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 692 'add' 'p_mid1175' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 693 [1/1] (0.00ns)   --->   "%p_cast8_mid1 = sext i8 %p_mid1175" [cnn_ip/src/cnn.c:31]   --->   Operation 693 'sext' 'p_cast8_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 694 [1/1] (0.00ns)   --->   "%empty_144 = trunc i8 %p_mid1175" [cnn_ip/src/cnn.c:31]   --->   Operation 694 'trunc' 'empty_144' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 695 [1/1] (0.00ns)   --->   "%p_shl12_1_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_144, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 695 'bitconcatenate' 'p_shl12_1_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 696 [1/1] (1.82ns)   --->   "%p_mid1177 = sub i9 %p_shl12_1_1_mid1, i9 %p_cast8_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 696 'sub' 'p_mid1177' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 697 [1/1] (0.96ns)   --->   "%select_ln31_4 = select i1 %icmp_ln33, i9 %p_mid1177, i9 %empty_87" [cnn_ip/src/cnn.c:31]   --->   Operation 697 'select' 'select_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 698 [1/1] (1.91ns)   --->   "%p_mid1179 = add i8 %p_mid1171, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 698 'add' 'p_mid1179' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 699 [1/1] (0.00ns)   --->   "%p_cast9_mid1 = sext i8 %p_mid1179" [cnn_ip/src/cnn.c:31]   --->   Operation 699 'sext' 'p_cast9_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 700 [1/1] (0.00ns)   --->   "%empty_145 = trunc i8 %p_mid1179" [cnn_ip/src/cnn.c:31]   --->   Operation 700 'trunc' 'empty_145' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 701 [1/1] (0.00ns)   --->   "%p_shl12_1_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_145, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 701 'bitconcatenate' 'p_shl12_1_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 702 [1/1] (1.82ns)   --->   "%p_mid1181 = sub i9 %p_shl12_1_2_mid1, i9 %p_cast9_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 702 'sub' 'p_mid1181' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 703 [1/1] (0.96ns)   --->   "%select_ln31_11 = select i1 %icmp_ln33, i9 %p_mid1181, i9 %empty_90" [cnn_ip/src/cnn.c:31]   --->   Operation 703 'select' 'select_ln31_11' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 704 [1/1] (1.82ns)   --->   "%add_ln31_16 = add i9 %select_ln31_12, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 704 'add' 'add_ln31_16' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i9 %add_ln31_16" [cnn_ip/src/cnn.c:31]   --->   Operation 705 'zext' 'zext_ln31_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_13 : Operation 706 [1/1] (0.00ns)   --->   "%weight1_addr_25 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 706 'getelementptr' 'weight1_addr_25' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_13 : Operation 707 [2/2] (3.25ns)   --->   "%weight1_load_25 = load i9 %weight1_addr_25" [cnn_ip/src/cnn.c:31]   --->   Operation 707 'load' 'weight1_load_25' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_13 : Operation 708 [1/2] (3.25ns)   --->   "%weight1_load_26 = load i9 %weight1_addr_26" [cnn_ip/src/cnn.c:31]   --->   Operation 708 'load' 'weight1_load_26' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_13 : Operation 709 [1/1] (0.00ns)   --->   "%bitcast_ln31_29 = bitcast i32 %weight1_load_28" [cnn_ip/src/cnn.c:31]   --->   Operation 709 'bitcast' 'bitcast_ln31_29' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_13 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_12)   --->   "%select_ln31_25 = select i1 %icmp_ln33, i10 406, i10 %empty_130" [cnn_ip/src/cnn.c:31]   --->   Operation 710 'select' 'select_ln31_25' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 711 [1/1] (1.82ns)   --->   "%p_mid161 = add i6 %zext_ln33_3, i6 29" [cnn_ip/src/cnn.c:33]   --->   Operation 711 'add' 'p_mid161' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 712 [1/1] (0.00ns)   --->   "%p_shl13_2_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid161, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 712 'bitconcatenate' 'p_shl13_2_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 713 [1/1] (0.00ns)   --->   "%p_shl14_2_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid161, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 713 'bitconcatenate' 'p_shl14_2_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 714 [1/1] (0.00ns)   --->   "%p_shl14_2_2_cast_mid1 = zext i7 %p_shl14_2_2_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 714 'zext' 'p_shl14_2_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_13 : Operation 715 [1/1] (1.73ns)   --->   "%p_mid163 = sub i10 %p_shl13_2_2_mid1, i10 %p_shl14_2_2_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 715 'sub' 'p_mid163' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 716 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_12 = select i1 %and_ln31_1, i10 %p_mid163, i10 %select_ln31_25" [cnn_ip/src/cnn.c:33]   --->   Operation 716 'select' 'select_ln33_12' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 717 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 717 'fadd' 'sum_5' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 718 [1/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %x_load_11, i32 %bitcast_ln31_32" [cnn_ip/src/cnn.c:57]   --->   Operation 718 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 719 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 719 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 720 [3/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 720 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 721 [4/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 721 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 722 [1/2] (3.25ns)   --->   "%x_load_26 = load i10 %x_addr_26" [cnn_ip/src/cnn.c:57]   --->   Operation 722 'load' 'x_load_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 723 [1/2] (3.25ns)   --->   "%x_load_27 = load i10 %x_addr_27" [cnn_ip/src/cnn.c:57]   --->   Operation 723 'load' 'x_load_27' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 724 [1/1] (1.73ns)   --->   "%add_ln57_22 = add i10 %trunc_ln46_cast51, i10 %select_ln33_11" [cnn_ip/src/cnn.c:57]   --->   Operation 724 'add' 'add_ln57_22' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i10 %add_ln57_22" [cnn_ip/src/cnn.c:57]   --->   Operation 725 'zext' 'zext_ln57_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 726 [1/1] (0.00ns)   --->   "%x_addr_28 = getelementptr i32 %x, i64 0, i64 %zext_ln57_13" [cnn_ip/src/cnn.c:57]   --->   Operation 726 'getelementptr' 'x_addr_28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 727 [2/2] (3.25ns)   --->   "%x_load_28 = load i10 %x_addr_28" [cnn_ip/src/cnn.c:57]   --->   Operation 727 'load' 'x_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 728 [1/1] (1.73ns)   --->   "%add_ln57_23 = add i10 %zext_ln49, i10 %select_ln33_11" [cnn_ip/src/cnn.c:57]   --->   Operation 728 'add' 'add_ln57_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i10 %add_ln57_23" [cnn_ip/src/cnn.c:57]   --->   Operation 729 'zext' 'zext_ln57_14' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%x_addr_29 = getelementptr i32 %x, i64 0, i64 %zext_ln57_14" [cnn_ip/src/cnn.c:57]   --->   Operation 730 'getelementptr' 'x_addr_29' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 731 [2/2] (3.25ns)   --->   "%x_load_29 = load i10 %x_addr_29" [cnn_ip/src/cnn.c:57]   --->   Operation 731 'load' 'x_load_29' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 732 [1/1] (1.82ns)   --->   "%empty_131 = add i6 %zext_ln33, i6 41" [cnn_ip/src/cnn.c:33]   --->   Operation 732 'add' 'empty_131' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 733 [1/1] (0.00ns)   --->   "%p_shl13_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_131, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 733 'bitconcatenate' 'p_shl13_3' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 734 [1/1] (0.00ns)   --->   "%p_shl14_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_131, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 734 'bitconcatenate' 'p_shl14_3' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 735 [1/1] (0.00ns)   --->   "%p_shl14_3_0_cast = zext i7 %p_shl14_3" [cnn_ip/src/cnn.c:33]   --->   Operation 735 'zext' 'p_shl14_3_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 736 [1/1] (1.73ns)   --->   "%empty_132 = sub i10 %p_shl13_3, i10 %p_shl14_3_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 736 'sub' 'empty_132' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln31_25 = zext i9 %select_ln31_4" [cnn_ip/src/cnn.c:31]   --->   Operation 737 'zext' 'zext_ln31_25' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_14 : Operation 738 [1/1] (0.00ns)   --->   "%weight1_addr_24 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 738 'getelementptr' 'weight1_addr_24' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_14 : Operation 739 [2/2] (3.25ns)   --->   "%weight1_load_24 = load i9 %weight1_addr_24" [cnn_ip/src/cnn.c:31]   --->   Operation 739 'load' 'weight1_load_24' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_14 : Operation 740 [1/2] (3.25ns)   --->   "%weight1_load_25 = load i9 %weight1_addr_25" [cnn_ip/src/cnn.c:31]   --->   Operation 740 'load' 'weight1_load_25' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_14 : Operation 741 [1/1] (0.00ns)   --->   "%bitcast_ln31_28 = bitcast i32 %weight1_load_27" [cnn_ip/src/cnn.c:31]   --->   Operation 741 'bitcast' 'bitcast_ln31_28' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_14 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_13)   --->   "%select_ln31_26 = select i1 %icmp_ln33, i10 574, i10 %empty_132" [cnn_ip/src/cnn.c:31]   --->   Operation 742 'select' 'select_ln31_26' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 743 [1/1] (1.82ns)   --->   "%p_mid165 = add i6 %zext_ln33_3, i6 41" [cnn_ip/src/cnn.c:33]   --->   Operation 743 'add' 'p_mid165' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 744 [1/1] (0.00ns)   --->   "%p_shl13_3_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid165, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 744 'bitconcatenate' 'p_shl13_3_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 745 [1/1] (0.00ns)   --->   "%p_shl14_3_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid165, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 745 'bitconcatenate' 'p_shl14_3_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 746 [1/1] (0.00ns)   --->   "%p_shl14_3_0_cast_mid1 = zext i7 %p_shl14_3_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 746 'zext' 'p_shl14_3_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_14 : Operation 747 [1/1] (1.73ns)   --->   "%p_mid167 = sub i10 %p_shl13_3_0_mid1, i10 %p_shl14_3_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 747 'sub' 'p_mid167' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 748 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_13 = select i1 %and_ln31_1, i10 %p_mid167, i10 %select_ln31_26" [cnn_ip/src/cnn.c:33]   --->   Operation 748 'select' 'select_ln33_13' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 749 [1/1] (0.69ns)   --->   "%select_ln49 = select i1 %tmp_2, i32 0, i32 %sum_5" [cnn_ip/src/cnn.c:49]   --->   Operation 749 'select' 'select_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 750 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %x_load_12, i32 %bitcast_ln31_31" [cnn_ip/src/cnn.c:57]   --->   Operation 750 'fmul' 'mul_0_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 751 [2/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 751 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 752 [3/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 752 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 753 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 753 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 754 [1/2] (3.25ns)   --->   "%x_load_28 = load i10 %x_addr_28" [cnn_ip/src/cnn.c:57]   --->   Operation 754 'load' 'x_load_28' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 755 [1/2] (3.25ns)   --->   "%x_load_29 = load i10 %x_addr_29" [cnn_ip/src/cnn.c:57]   --->   Operation 755 'load' 'x_load_29' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 756 [1/1] (1.73ns)   --->   "%add_ln57_24 = add i10 %sext_ln49, i10 %select_ln33_12" [cnn_ip/src/cnn.c:57]   --->   Operation 756 'add' 'add_ln57_24' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i10 %add_ln57_24" [cnn_ip/src/cnn.c:57]   --->   Operation 757 'zext' 'zext_ln57_15' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_14 : Operation 758 [1/1] (0.00ns)   --->   "%x_addr_30 = getelementptr i32 %x, i64 0, i64 %zext_ln57_15" [cnn_ip/src/cnn.c:57]   --->   Operation 758 'getelementptr' 'x_addr_30' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_14 : Operation 759 [2/2] (3.25ns)   --->   "%x_load_30 = load i10 %x_addr_30" [cnn_ip/src/cnn.c:57]   --->   Operation 759 'load' 'x_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 760 [1/1] (1.73ns)   --->   "%add_ln57_25 = add i10 %trunc_ln46_cast51, i10 %select_ln33_12" [cnn_ip/src/cnn.c:57]   --->   Operation 760 'add' 'add_ln57_25' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln57_16 = zext i10 %add_ln57_25" [cnn_ip/src/cnn.c:57]   --->   Operation 761 'zext' 'zext_ln57_16' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_14 : Operation 762 [1/1] (0.00ns)   --->   "%x_addr_31 = getelementptr i32 %x, i64 0, i64 %zext_ln57_16" [cnn_ip/src/cnn.c:57]   --->   Operation 762 'getelementptr' 'x_addr_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_14 : Operation 763 [2/2] (3.25ns)   --->   "%x_load_31 = load i10 %x_addr_31" [cnn_ip/src/cnn.c:57]   --->   Operation 763 'load' 'x_load_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 764 [1/1] (1.82ns)   --->   "%add_ln31_2 = add i9 %select_ln31_4, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 764 'add' 'add_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i9 %add_ln31_2" [cnn_ip/src/cnn.c:31]   --->   Operation 765 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 766 [1/1] (0.00ns)   --->   "%weight1_addr_1 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 766 'getelementptr' 'weight1_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 767 [2/2] (3.25ns)   --->   "%weight1_load_1 = load i9 %weight1_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 767 'load' 'weight1_load_1' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_15 : Operation 768 [1/2] (3.25ns)   --->   "%weight1_load_24 = load i9 %weight1_addr_24" [cnn_ip/src/cnn.c:31]   --->   Operation 768 'load' 'weight1_load_24' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_15 : Operation 769 [1/1] (0.00ns)   --->   "%bitcast_ln31_27 = bitcast i32 %weight1_load_26" [cnn_ip/src/cnn.c:31]   --->   Operation 769 'bitcast' 'bitcast_ln31_27' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_15 : Operation 770 [5/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 770 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 771 [1/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %x_load_13, i32 %bitcast_ln31_30" [cnn_ip/src/cnn.c:57]   --->   Operation 771 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 772 [2/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 772 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 773 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 773 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 774 [4/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 774 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 775 [1/2] (3.25ns)   --->   "%x_load_30 = load i10 %x_addr_30" [cnn_ip/src/cnn.c:57]   --->   Operation 775 'load' 'x_load_30' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 776 [1/2] (3.25ns)   --->   "%x_load_31 = load i10 %x_addr_31" [cnn_ip/src/cnn.c:57]   --->   Operation 776 'load' 'x_load_31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 777 [1/1] (1.73ns)   --->   "%add_ln57_26 = add i10 %zext_ln49, i10 %select_ln33_12" [cnn_ip/src/cnn.c:57]   --->   Operation 777 'add' 'add_ln57_26' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln57_17 = zext i10 %add_ln57_26" [cnn_ip/src/cnn.c:57]   --->   Operation 778 'zext' 'zext_ln57_17' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_15 : Operation 779 [1/1] (0.00ns)   --->   "%x_addr_32 = getelementptr i32 %x, i64 0, i64 %zext_ln57_17" [cnn_ip/src/cnn.c:57]   --->   Operation 779 'getelementptr' 'x_addr_32' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_15 : Operation 780 [2/2] (3.25ns)   --->   "%x_load_32 = load i10 %x_addr_32" [cnn_ip/src/cnn.c:57]   --->   Operation 780 'load' 'x_load_32' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 781 [1/1] (1.73ns)   --->   "%add_ln57_27 = add i10 %sext_ln49, i10 %select_ln33_13" [cnn_ip/src/cnn.c:57]   --->   Operation 781 'add' 'add_ln57_27' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln57_18 = zext i10 %add_ln57_27" [cnn_ip/src/cnn.c:57]   --->   Operation 782 'zext' 'zext_ln57_18' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_15 : Operation 783 [1/1] (0.00ns)   --->   "%x_addr_33 = getelementptr i32 %x, i64 0, i64 %zext_ln57_18" [cnn_ip/src/cnn.c:57]   --->   Operation 783 'getelementptr' 'x_addr_33' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_15 : Operation 784 [2/2] (3.25ns)   --->   "%x_load_33 = load i10 %x_addr_33" [cnn_ip/src/cnn.c:57]   --->   Operation 784 'load' 'x_load_33' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 785 [1/1] (1.82ns)   --->   "%empty_133 = add i6 %zext_ln33, i6 42" [cnn_ip/src/cnn.c:33]   --->   Operation 785 'add' 'empty_133' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 786 [1/1] (0.00ns)   --->   "%p_shl13_3_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_133, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 786 'bitconcatenate' 'p_shl13_3_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 787 [1/1] (0.00ns)   --->   "%p_shl14_3_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_133, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 787 'bitconcatenate' 'p_shl14_3_1' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 788 [1/1] (0.00ns)   --->   "%p_shl14_3_1_cast = zext i7 %p_shl14_3_1" [cnn_ip/src/cnn.c:33]   --->   Operation 788 'zext' 'p_shl14_3_1_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 789 [1/1] (1.73ns)   --->   "%empty_134 = sub i10 %p_shl13_3_1, i10 %p_shl14_3_1_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 789 'sub' 'empty_134' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 790 [1/1] (1.82ns)   --->   "%empty_135 = add i6 %zext_ln33, i6 43" [cnn_ip/src/cnn.c:33]   --->   Operation 790 'add' 'empty_135' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 791 [1/1] (0.00ns)   --->   "%p_shl13_3_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_135, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 791 'bitconcatenate' 'p_shl13_3_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 792 [1/1] (0.00ns)   --->   "%p_shl14_3_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_135, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 792 'bitconcatenate' 'p_shl14_3_2' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 793 [1/1] (0.00ns)   --->   "%p_shl14_3_2_cast = zext i7 %p_shl14_3_2" [cnn_ip/src/cnn.c:33]   --->   Operation 793 'zext' 'p_shl14_3_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 794 [1/1] (1.73ns)   --->   "%empty_136 = sub i10 %p_shl13_3_2, i10 %p_shl14_3_2_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 794 'sub' 'empty_136' <Predicate = (!icmp_ln33 & !and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 795 [1/2] (3.25ns)   --->   "%weight1_load_1 = load i9 %weight1_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 795 'load' 'weight1_load_1' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_16 : Operation 796 [1/1] (1.82ns)   --->   "%add_ln31_15 = add i9 %select_ln31_4, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 796 'add' 'add_ln31_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln31_24 = zext i9 %add_ln31_15" [cnn_ip/src/cnn.c:31]   --->   Operation 797 'zext' 'zext_ln31_24' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 798 [1/1] (0.00ns)   --->   "%weight1_addr_23 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 798 'getelementptr' 'weight1_addr_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 799 [2/2] (3.25ns)   --->   "%weight1_load_23 = load i9 %weight1_addr_23" [cnn_ip/src/cnn.c:31]   --->   Operation 799 'load' 'weight1_load_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_16 : Operation 800 [1/1] (0.00ns)   --->   "%bitcast_ln31_26 = bitcast i32 %weight1_load_25" [cnn_ip/src/cnn.c:31]   --->   Operation 800 'bitcast' 'bitcast_ln31_26' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_16 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_14)   --->   "%select_ln31_27 = select i1 %icmp_ln33, i10 588, i10 %empty_134" [cnn_ip/src/cnn.c:31]   --->   Operation 801 'select' 'select_ln31_27' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_15)   --->   "%select_ln31_28 = select i1 %icmp_ln33, i10 602, i10 %empty_136" [cnn_ip/src/cnn.c:31]   --->   Operation 802 'select' 'select_ln31_28' <Predicate = (!icmp_ln31 & !and_ln31_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 803 [1/1] (1.82ns)   --->   "%p_mid169 = add i6 %zext_ln33_3, i6 42" [cnn_ip/src/cnn.c:33]   --->   Operation 803 'add' 'p_mid169' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 804 [1/1] (0.00ns)   --->   "%p_shl13_3_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid169, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 804 'bitconcatenate' 'p_shl13_3_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 805 [1/1] (0.00ns)   --->   "%p_shl14_3_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid169, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 805 'bitconcatenate' 'p_shl14_3_1_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 806 [1/1] (0.00ns)   --->   "%p_shl14_3_1_cast_mid1 = zext i7 %p_shl14_3_1_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 806 'zext' 'p_shl14_3_1_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 807 [1/1] (1.73ns)   --->   "%p_mid171 = sub i10 %p_shl13_3_1_mid1, i10 %p_shl14_3_1_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 807 'sub' 'p_mid171' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 808 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_14 = select i1 %and_ln31_1, i10 %p_mid171, i10 %select_ln31_27" [cnn_ip/src/cnn.c:33]   --->   Operation 808 'select' 'select_ln33_14' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 809 [1/1] (1.82ns)   --->   "%p_mid173 = add i6 %zext_ln33_3, i6 43" [cnn_ip/src/cnn.c:33]   --->   Operation 809 'add' 'p_mid173' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 810 [1/1] (0.00ns)   --->   "%p_shl13_3_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_mid173, i4 0" [cnn_ip/src/cnn.c:33]   --->   Operation 810 'bitconcatenate' 'p_shl13_3_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 811 [1/1] (0.00ns)   --->   "%p_shl14_3_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_mid173, i1 0" [cnn_ip/src/cnn.c:33]   --->   Operation 811 'bitconcatenate' 'p_shl14_3_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 812 [1/1] (0.00ns)   --->   "%p_shl14_3_2_cast_mid1 = zext i7 %p_shl14_3_2_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 812 'zext' 'p_shl14_3_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 0.00>
ST_16 : Operation 813 [1/1] (1.73ns)   --->   "%p_mid175 = sub i10 %p_shl13_3_2_mid1, i10 %p_shl14_3_2_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 813 'sub' 'p_mid175' <Predicate = (!icmp_ln31 & and_ln31_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 814 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_15 = select i1 %and_ln31_1, i10 %p_mid175, i10 %select_ln31_28" [cnn_ip/src/cnn.c:33]   --->   Operation 814 'select' 'select_ln33_15' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 815 [4/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 815 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 816 [1/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %x_load_14, i32 %bitcast_ln31_29" [cnn_ip/src/cnn.c:57]   --->   Operation 816 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 817 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 817 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 818 [3/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 818 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 819 [4/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 819 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 820 [1/2] (3.25ns)   --->   "%x_load_32 = load i10 %x_addr_32" [cnn_ip/src/cnn.c:57]   --->   Operation 820 'load' 'x_load_32' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 821 [1/2] (3.25ns)   --->   "%x_load_33 = load i10 %x_addr_33" [cnn_ip/src/cnn.c:57]   --->   Operation 821 'load' 'x_load_33' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 822 [1/1] (1.73ns)   --->   "%add_ln57_28 = add i10 %trunc_ln46_cast51, i10 %select_ln33_13" [cnn_ip/src/cnn.c:57]   --->   Operation 822 'add' 'add_ln57_28' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln57_19 = zext i10 %add_ln57_28" [cnn_ip/src/cnn.c:57]   --->   Operation 823 'zext' 'zext_ln57_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_16 : Operation 824 [1/1] (0.00ns)   --->   "%x_addr_34 = getelementptr i32 %x, i64 0, i64 %zext_ln57_19" [cnn_ip/src/cnn.c:57]   --->   Operation 824 'getelementptr' 'x_addr_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_16 : Operation 825 [2/2] (3.25ns)   --->   "%x_load_34 = load i10 %x_addr_34" [cnn_ip/src/cnn.c:57]   --->   Operation 825 'load' 'x_load_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 826 [1/1] (1.73ns)   --->   "%add_ln57_29 = add i10 %zext_ln49, i10 %select_ln33_13" [cnn_ip/src/cnn.c:57]   --->   Operation 826 'add' 'add_ln57_29' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln57_20 = zext i10 %add_ln57_29" [cnn_ip/src/cnn.c:57]   --->   Operation 827 'zext' 'zext_ln57_20' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_16 : Operation 828 [1/1] (0.00ns)   --->   "%x_addr_35 = getelementptr i32 %x, i64 0, i64 %zext_ln57_20" [cnn_ip/src/cnn.c:57]   --->   Operation 828 'getelementptr' 'x_addr_35' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_16 : Operation 829 [2/2] (3.25ns)   --->   "%x_load_35 = load i10 %x_addr_35" [cnn_ip/src/cnn.c:57]   --->   Operation 829 'load' 'x_load_35' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln31_23 = zext i9 %select_ln31_11" [cnn_ip/src/cnn.c:31]   --->   Operation 830 'zext' 'zext_ln31_23' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_17 : Operation 831 [1/1] (0.00ns)   --->   "%weight1_addr_22 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 831 'getelementptr' 'weight1_addr_22' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_17 : Operation 832 [2/2] (3.25ns)   --->   "%weight1_load_22 = load i9 %weight1_addr_22" [cnn_ip/src/cnn.c:31]   --->   Operation 832 'load' 'weight1_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_17 : Operation 833 [1/2] (3.25ns)   --->   "%weight1_load_23 = load i9 %weight1_addr_23" [cnn_ip/src/cnn.c:31]   --->   Operation 833 'load' 'weight1_load_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_17 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln31_25 = bitcast i32 %weight1_load_24" [cnn_ip/src/cnn.c:31]   --->   Operation 834 'bitcast' 'bitcast_ln31_25' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_17 : Operation 835 [3/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 835 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 836 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %x_load_15, i32 %bitcast_ln31_28" [cnn_ip/src/cnn.c:57]   --->   Operation 836 'fmul' 'mul_1' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 837 [2/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 837 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 838 [3/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 838 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 839 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 839 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 840 [1/2] (3.25ns)   --->   "%x_load_34 = load i10 %x_addr_34" [cnn_ip/src/cnn.c:57]   --->   Operation 840 'load' 'x_load_34' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 841 [1/2] (3.25ns)   --->   "%x_load_35 = load i10 %x_addr_35" [cnn_ip/src/cnn.c:57]   --->   Operation 841 'load' 'x_load_35' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 842 [1/1] (1.73ns)   --->   "%add_ln57_30 = add i10 %sext_ln49, i10 %select_ln33_14" [cnn_ip/src/cnn.c:57]   --->   Operation 842 'add' 'add_ln57_30' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln57_21 = zext i10 %add_ln57_30" [cnn_ip/src/cnn.c:57]   --->   Operation 843 'zext' 'zext_ln57_21' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_17 : Operation 844 [1/1] (0.00ns)   --->   "%x_addr_36 = getelementptr i32 %x, i64 0, i64 %zext_ln57_21" [cnn_ip/src/cnn.c:57]   --->   Operation 844 'getelementptr' 'x_addr_36' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_17 : Operation 845 [2/2] (3.25ns)   --->   "%x_load_36 = load i10 %x_addr_36" [cnn_ip/src/cnn.c:57]   --->   Operation 845 'load' 'x_load_36' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 846 [1/1] (1.73ns)   --->   "%add_ln57_31 = add i10 %trunc_ln46_cast51, i10 %select_ln33_14" [cnn_ip/src/cnn.c:57]   --->   Operation 846 'add' 'add_ln57_31' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln57_22 = zext i10 %add_ln57_31" [cnn_ip/src/cnn.c:57]   --->   Operation 847 'zext' 'zext_ln57_22' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 848 [1/1] (0.00ns)   --->   "%x_addr_37 = getelementptr i32 %x, i64 0, i64 %zext_ln57_22" [cnn_ip/src/cnn.c:57]   --->   Operation 848 'getelementptr' 'x_addr_37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 849 [2/2] (3.25ns)   --->   "%x_load_37 = load i10 %x_addr_37" [cnn_ip/src/cnn.c:57]   --->   Operation 849 'load' 'x_load_37' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 850 [1/1] (1.73ns)   --->   "%add_ln57_32 = add i10 %zext_ln49, i10 %select_ln33_14" [cnn_ip/src/cnn.c:57]   --->   Operation 850 'add' 'add_ln57_32' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 851 [1/1] (1.73ns)   --->   "%add_ln57_33 = add i10 %sext_ln49, i10 %select_ln33_15" [cnn_ip/src/cnn.c:57]   --->   Operation 851 'add' 'add_ln57_33' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 852 [1/1] (1.73ns)   --->   "%add_ln57_34 = add i10 %trunc_ln46_cast51, i10 %select_ln33_15" [cnn_ip/src/cnn.c:57]   --->   Operation 852 'add' 'add_ln57_34' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 853 [1/1] (1.73ns)   --->   "%add_ln57_35 = add i10 %zext_ln49, i10 %select_ln33_15" [cnn_ip/src/cnn.c:57]   --->   Operation 853 'add' 'add_ln57_35' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 854 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %weight1_load_1" [cnn_ip/src/cnn.c:31]   --->   Operation 854 'bitcast' 'bitcast_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 855 [1/1] (1.82ns)   --->   "%add_ln31_14 = add i9 %select_ln31_11, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 855 'add' 'add_ln31_14' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln31_22 = zext i9 %add_ln31_14" [cnn_ip/src/cnn.c:31]   --->   Operation 856 'zext' 'zext_ln31_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_18 : Operation 857 [1/1] (0.00ns)   --->   "%weight1_addr_21 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 857 'getelementptr' 'weight1_addr_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_18 : Operation 858 [2/2] (3.25ns)   --->   "%weight1_load_21 = load i9 %weight1_addr_21" [cnn_ip/src/cnn.c:31]   --->   Operation 858 'load' 'weight1_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_18 : Operation 859 [1/2] (3.25ns)   --->   "%weight1_load_22 = load i9 %weight1_addr_22" [cnn_ip/src/cnn.c:31]   --->   Operation 859 'load' 'weight1_load_22' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_18 : Operation 860 [2/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 860 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 861 [1/4] (5.70ns)   --->   "%mul_1_0_1 = fmul i32 %x_load_16, i32 %bitcast_ln31_27" [cnn_ip/src/cnn.c:57]   --->   Operation 861 'fmul' 'mul_1_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 862 [2/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 862 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 863 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 863 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 864 [4/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 864 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 865 [1/2] (3.25ns)   --->   "%x_load_36 = load i10 %x_addr_36" [cnn_ip/src/cnn.c:57]   --->   Operation 865 'load' 'x_load_36' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 866 [1/2] (3.25ns)   --->   "%x_load_37 = load i10 %x_addr_37" [cnn_ip/src/cnn.c:57]   --->   Operation 866 'load' 'x_load_37' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln57_23 = zext i10 %add_ln57_32" [cnn_ip/src/cnn.c:57]   --->   Operation 867 'zext' 'zext_ln57_23' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_18 : Operation 868 [1/1] (0.00ns)   --->   "%x_addr_38 = getelementptr i32 %x, i64 0, i64 %zext_ln57_23" [cnn_ip/src/cnn.c:57]   --->   Operation 868 'getelementptr' 'x_addr_38' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_18 : Operation 869 [2/2] (3.25ns)   --->   "%x_load_38 = load i10 %x_addr_38" [cnn_ip/src/cnn.c:57]   --->   Operation 869 'load' 'x_load_38' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln57_24 = zext i10 %add_ln57_33" [cnn_ip/src/cnn.c:57]   --->   Operation 870 'zext' 'zext_ln57_24' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_18 : Operation 871 [1/1] (0.00ns)   --->   "%x_addr_39 = getelementptr i32 %x, i64 0, i64 %zext_ln57_24" [cnn_ip/src/cnn.c:57]   --->   Operation 871 'getelementptr' 'x_addr_39' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_18 : Operation 872 [2/2] (3.25ns)   --->   "%x_load_39 = load i10 %x_addr_39" [cnn_ip/src/cnn.c:57]   --->   Operation 872 'load' 'x_load_39' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 873 [1/1] (0.00ns)   --->   "%empty_91 = or i5 %tmp_s, i5 2"   --->   Operation 873 'or' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 874 [1/1] (0.00ns)   --->   "%p_cast11 = zext i5 %empty_91"   --->   Operation 874 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 875 [1/1] (0.00ns)   --->   "%p_shl9_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_91, i2 0"   --->   Operation 875 'bitconcatenate' 'p_shl9_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 876 [1/1] (0.00ns)   --->   "%p_shl9_2_cast = zext i7 %p_shl9_2"   --->   Operation 876 'zext' 'p_shl9_2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 877 [1/1] (1.87ns)   --->   "%empty_92 = sub i8 %p_shl9_2_cast, i8 %p_cast11"   --->   Operation 877 'sub' 'empty_92' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 878 [1/1] (0.00ns)   --->   "%p_cast12 = sext i8 %empty_92"   --->   Operation 878 'sext' 'p_cast12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 879 [1/1] (0.00ns)   --->   "%empty_93 = trunc i8 %empty_92"   --->   Operation 879 'trunc' 'empty_93' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 880 [1/1] (0.00ns)   --->   "%p_shl12_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_93, i2 0"   --->   Operation 880 'bitconcatenate' 'p_shl12_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 881 [1/1] (1.82ns)   --->   "%empty_94 = sub i9 %p_shl12_2, i9 %p_cast12"   --->   Operation 881 'sub' 'empty_94' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 882 [1/1] (0.00ns)   --->   "%p_mid1183 = or i5 %p_mid, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 882 'or' 'p_mid1183' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 883 [1/1] (0.00ns)   --->   "%p_cast11_mid1 = zext i5 %p_mid1183" [cnn_ip/src/cnn.c:31]   --->   Operation 883 'zext' 'p_cast11_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 884 [1/1] (0.00ns)   --->   "%p_shl9_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1183, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 884 'bitconcatenate' 'p_shl9_2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 885 [1/1] (0.00ns)   --->   "%p_shl9_2_cast_mid1 = zext i7 %p_shl9_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 885 'zext' 'p_shl9_2_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 886 [1/1] (1.87ns)   --->   "%p_mid1185 = sub i8 %p_shl9_2_cast_mid1, i8 %p_cast11_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 886 'sub' 'p_mid1185' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 887 [1/1] (0.00ns)   --->   "%p_cast12_mid1 = sext i8 %p_mid1185" [cnn_ip/src/cnn.c:31]   --->   Operation 887 'sext' 'p_cast12_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 888 [1/1] (0.00ns)   --->   "%empty_146 = trunc i8 %p_mid1185" [cnn_ip/src/cnn.c:31]   --->   Operation 888 'trunc' 'empty_146' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 889 [1/1] (0.00ns)   --->   "%p_shl12_2_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_146, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 889 'bitconcatenate' 'p_shl12_2_0_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 890 [1/1] (1.82ns)   --->   "%p_mid1187 = sub i9 %p_shl12_2_0_mid1, i9 %p_cast12_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 890 'sub' 'p_mid1187' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 891 [1/1] (0.96ns)   --->   "%select_ln31_10 = select i1 %icmp_ln33, i9 %p_mid1187, i9 %empty_94" [cnn_ip/src/cnn.c:31]   --->   Operation 891 'select' 'select_ln31_10' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 892 [1/1] (1.82ns)   --->   "%add_ln31_13 = add i9 %select_ln31_11, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 892 'add' 'add_ln31_13' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln31_21 = zext i9 %add_ln31_13" [cnn_ip/src/cnn.c:31]   --->   Operation 893 'zext' 'zext_ln31_21' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 894 [1/1] (0.00ns)   --->   "%weight1_addr_20 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 894 'getelementptr' 'weight1_addr_20' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 895 [2/2] (3.25ns)   --->   "%weight1_load_20 = load i9 %weight1_addr_20" [cnn_ip/src/cnn.c:31]   --->   Operation 895 'load' 'weight1_load_20' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_19 : Operation 896 [1/2] (3.25ns)   --->   "%weight1_load_21 = load i9 %weight1_addr_21" [cnn_ip/src/cnn.c:31]   --->   Operation 896 'load' 'weight1_load_21' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_19 : Operation 897 [1/1] (0.00ns)   --->   "%bitcast_ln31_24 = bitcast i32 %weight1_load_23" [cnn_ip/src/cnn.c:31]   --->   Operation 897 'bitcast' 'bitcast_ln31_24' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_19 : Operation 898 [1/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 898 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 899 [1/4] (5.70ns)   --->   "%mul_1_0_2 = fmul i32 %x_load_17, i32 %bitcast_ln31_26" [cnn_ip/src/cnn.c:57]   --->   Operation 899 'fmul' 'mul_1_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 900 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 900 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 901 [3/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 901 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 902 [4/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 902 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 903 [1/2] (3.25ns)   --->   "%x_load_38 = load i10 %x_addr_38" [cnn_ip/src/cnn.c:57]   --->   Operation 903 'load' 'x_load_38' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_19 : Operation 904 [1/2] (3.25ns)   --->   "%x_load_39 = load i10 %x_addr_39" [cnn_ip/src/cnn.c:57]   --->   Operation 904 'load' 'x_load_39' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_19 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln57_25 = zext i10 %add_ln57_34" [cnn_ip/src/cnn.c:57]   --->   Operation 905 'zext' 'zext_ln57_25' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_19 : Operation 906 [1/1] (0.00ns)   --->   "%x_addr_40 = getelementptr i32 %x, i64 0, i64 %zext_ln57_25" [cnn_ip/src/cnn.c:57]   --->   Operation 906 'getelementptr' 'x_addr_40' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_19 : Operation 907 [2/2] (3.25ns)   --->   "%x_load_40 = load i10 %x_addr_40" [cnn_ip/src/cnn.c:57]   --->   Operation 907 'load' 'x_load_40' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_19 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln57_26 = zext i10 %add_ln57_35" [cnn_ip/src/cnn.c:57]   --->   Operation 908 'zext' 'zext_ln57_26' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 909 [1/1] (0.00ns)   --->   "%x_addr_41 = getelementptr i32 %x, i64 0, i64 %zext_ln57_26" [cnn_ip/src/cnn.c:57]   --->   Operation 909 'getelementptr' 'x_addr_41' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_19 : Operation 910 [2/2] (3.25ns)   --->   "%x_load_41 = load i10 %x_addr_41" [cnn_ip/src/cnn.c:57]   --->   Operation 910 'load' 'x_load_41' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln31_20 = zext i9 %select_ln31_10" [cnn_ip/src/cnn.c:31]   --->   Operation 911 'zext' 'zext_ln31_20' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_20 : Operation 912 [1/1] (0.00ns)   --->   "%weight1_addr_19 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 912 'getelementptr' 'weight1_addr_19' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_20 : Operation 913 [2/2] (3.25ns)   --->   "%weight1_load_19 = load i9 %weight1_addr_19" [cnn_ip/src/cnn.c:31]   --->   Operation 913 'load' 'weight1_load_19' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_20 : Operation 914 [1/2] (3.25ns)   --->   "%weight1_load_20 = load i9 %weight1_addr_20" [cnn_ip/src/cnn.c:31]   --->   Operation 914 'load' 'weight1_load_20' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_20 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln31_23 = bitcast i32 %weight1_load_22" [cnn_ip/src/cnn.c:31]   --->   Operation 915 'bitcast' 'bitcast_ln31_23' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_20 : Operation 916 [1/1] (0.69ns)   --->   "%select_ln49_1 = select i1 %select_ln33_16, i32 %select_ln49, i32 %sum_5_0_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 916 'select' 'select_ln49_1' <Predicate = (!icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 917 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %x_load_18, i32 %bitcast_ln31_25" [cnn_ip/src/cnn.c:57]   --->   Operation 917 'fmul' 'mul_1_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 918 [2/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 918 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 919 [3/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 919 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 920 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 920 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 921 [1/2] (3.25ns)   --->   "%x_load_40 = load i10 %x_addr_40" [cnn_ip/src/cnn.c:57]   --->   Operation 921 'load' 'x_load_40' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>
ST_20 : Operation 922 [1/2] (3.25ns)   --->   "%x_load_41 = load i10 %x_addr_41" [cnn_ip/src/cnn.c:57]   --->   Operation 922 'load' 'x_load_41' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 784> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 923 [1/1] (0.00ns)   --->   "%or_ln31_1 = or i9 %select_ln31_10, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 923 'or' 'or_ln31_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_21 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln31_19 = zext i9 %or_ln31_1" [cnn_ip/src/cnn.c:31]   --->   Operation 924 'zext' 'zext_ln31_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_21 : Operation 925 [1/1] (0.00ns)   --->   "%weight1_addr_18 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 925 'getelementptr' 'weight1_addr_18' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_21 : Operation 926 [2/2] (3.25ns)   --->   "%weight1_load_18 = load i9 %weight1_addr_18" [cnn_ip/src/cnn.c:31]   --->   Operation 926 'load' 'weight1_load_18' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_21 : Operation 927 [1/2] (3.25ns)   --->   "%weight1_load_19 = load i9 %weight1_addr_19" [cnn_ip/src/cnn.c:31]   --->   Operation 927 'load' 'weight1_load_19' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_21 : Operation 928 [1/1] (0.00ns)   --->   "%bitcast_ln31_22 = bitcast i32 %weight1_load_21" [cnn_ip/src/cnn.c:31]   --->   Operation 928 'bitcast' 'bitcast_ln31_22' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_21 : Operation 929 [5/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 929 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 930 [1/4] (5.70ns)   --->   "%mul_1_1_1 = fmul i32 %x_load_19, i32 %bitcast_ln31_2" [cnn_ip/src/cnn.c:57]   --->   Operation 930 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 931 [2/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 931 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 932 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 932 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 933 [4/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 933 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 934 [1/1] (1.82ns)   --->   "%add_ln31_12 = add i9 %select_ln31_10, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 934 'add' 'add_ln31_12' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i9 %add_ln31_12" [cnn_ip/src/cnn.c:31]   --->   Operation 935 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_22 : Operation 936 [1/1] (0.00ns)   --->   "%weight1_addr_17 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 936 'getelementptr' 'weight1_addr_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_22 : Operation 937 [2/2] (3.25ns)   --->   "%weight1_load_17 = load i9 %weight1_addr_17" [cnn_ip/src/cnn.c:31]   --->   Operation 937 'load' 'weight1_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_22 : Operation 938 [1/2] (3.25ns)   --->   "%weight1_load_18 = load i9 %weight1_addr_18" [cnn_ip/src/cnn.c:31]   --->   Operation 938 'load' 'weight1_load_18' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_22 : Operation 939 [1/1] (0.00ns)   --->   "%bitcast_ln31_21 = bitcast i32 %weight1_load_20" [cnn_ip/src/cnn.c:31]   --->   Operation 939 'bitcast' 'bitcast_ln31_21' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_22 : Operation 940 [4/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 940 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 941 [1/4] (5.70ns)   --->   "%mul_1_1_2 = fmul i32 %x_load_20, i32 %bitcast_ln31_24" [cnn_ip/src/cnn.c:57]   --->   Operation 941 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 942 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 942 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 943 [3/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 943 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 944 [4/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 944 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 945 [1/1] (0.00ns)   --->   "%empty_95 = or i8 %empty_92, i8 1"   --->   Operation 945 'or' 'empty_95' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 946 [1/1] (0.00ns)   --->   "%p_cast13 = sext i8 %empty_95"   --->   Operation 946 'sext' 'p_cast13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 947 [1/1] (0.00ns)   --->   "%empty_96 = trunc i8 %empty_95"   --->   Operation 947 'trunc' 'empty_96' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 948 [1/1] (0.00ns)   --->   "%p_shl12_2_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_96, i2 0"   --->   Operation 948 'bitconcatenate' 'p_shl12_2_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 949 [1/1] (1.82ns)   --->   "%empty_97 = sub i9 %p_shl12_2_1, i9 %p_cast13"   --->   Operation 949 'sub' 'empty_97' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 950 [1/1] (1.91ns)   --->   "%empty_98 = add i8 %empty_92, i8 2"   --->   Operation 950 'add' 'empty_98' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 951 [1/1] (0.00ns)   --->   "%p_cast14 = sext i8 %empty_98"   --->   Operation 951 'sext' 'p_cast14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 952 [1/1] (0.00ns)   --->   "%empty_99 = trunc i8 %empty_98"   --->   Operation 952 'trunc' 'empty_99' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 953 [1/1] (0.00ns)   --->   "%p_shl12_2_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_99, i2 0"   --->   Operation 953 'bitconcatenate' 'p_shl12_2_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 954 [1/1] (1.82ns)   --->   "%empty_100 = sub i9 %p_shl12_2_2, i9 %p_cast14"   --->   Operation 954 'sub' 'empty_100' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 955 [1/1] (0.00ns)   --->   "%p_mid1189 = or i8 %p_mid1185, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 955 'or' 'p_mid1189' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 956 [1/1] (0.00ns)   --->   "%p_cast13_mid1 = sext i8 %p_mid1189" [cnn_ip/src/cnn.c:31]   --->   Operation 956 'sext' 'p_cast13_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 957 [1/1] (0.00ns)   --->   "%empty_147 = trunc i8 %p_mid1189" [cnn_ip/src/cnn.c:31]   --->   Operation 957 'trunc' 'empty_147' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 958 [1/1] (0.00ns)   --->   "%p_shl12_2_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_147, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 958 'bitconcatenate' 'p_shl12_2_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 959 [1/1] (1.82ns)   --->   "%p_mid1191 = sub i9 %p_shl12_2_1_mid1, i9 %p_cast13_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 959 'sub' 'p_mid1191' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 960 [1/1] (0.96ns)   --->   "%select_ln31_5 = select i1 %icmp_ln33, i9 %p_mid1191, i9 %empty_97" [cnn_ip/src/cnn.c:31]   --->   Operation 960 'select' 'select_ln31_5' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 961 [1/1] (1.91ns)   --->   "%p_mid1193 = add i8 %p_mid1185, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 961 'add' 'p_mid1193' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 962 [1/1] (0.00ns)   --->   "%p_cast14_mid1 = sext i8 %p_mid1193" [cnn_ip/src/cnn.c:31]   --->   Operation 962 'sext' 'p_cast14_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 963 [1/1] (0.00ns)   --->   "%empty_148 = trunc i8 %p_mid1193" [cnn_ip/src/cnn.c:31]   --->   Operation 963 'trunc' 'empty_148' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 964 [1/1] (0.00ns)   --->   "%p_shl12_2_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_148, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 964 'bitconcatenate' 'p_shl12_2_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 965 [1/1] (1.82ns)   --->   "%p_mid1195 = sub i9 %p_shl12_2_2_mid1, i9 %p_cast14_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 965 'sub' 'p_mid1195' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 966 [1/1] (0.96ns)   --->   "%select_ln31_9 = select i1 %icmp_ln33, i9 %p_mid1195, i9 %empty_100" [cnn_ip/src/cnn.c:31]   --->   Operation 966 'select' 'select_ln31_9' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln31_17 = zext i9 %select_ln31_5" [cnn_ip/src/cnn.c:31]   --->   Operation 967 'zext' 'zext_ln31_17' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_23 : Operation 968 [1/1] (0.00ns)   --->   "%weight1_addr_16 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 968 'getelementptr' 'weight1_addr_16' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_23 : Operation 969 [2/2] (3.25ns)   --->   "%weight1_load_16 = load i9 %weight1_addr_16" [cnn_ip/src/cnn.c:31]   --->   Operation 969 'load' 'weight1_load_16' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_23 : Operation 970 [1/2] (3.25ns)   --->   "%weight1_load_17 = load i9 %weight1_addr_17" [cnn_ip/src/cnn.c:31]   --->   Operation 970 'load' 'weight1_load_17' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_23 : Operation 971 [1/1] (0.00ns)   --->   "%bitcast_ln31_20 = bitcast i32 %weight1_load_19" [cnn_ip/src/cnn.c:31]   --->   Operation 971 'bitcast' 'bitcast_ln31_20' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_23 : Operation 972 [3/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 972 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 973 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %x_load_21, i32 %bitcast_ln31_23" [cnn_ip/src/cnn.c:57]   --->   Operation 973 'fmul' 'mul_1_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 974 [2/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 974 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 975 [3/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 975 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 976 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 976 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 977 [1/1] (1.82ns)   --->   "%add_ln31_3 = add i9 %select_ln31_5, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 977 'add' 'add_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i9 %add_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 978 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 979 [1/1] (0.00ns)   --->   "%weight1_addr_2 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 979 'getelementptr' 'weight1_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 980 [2/2] (3.25ns)   --->   "%weight1_load_2 = load i9 %weight1_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 980 'load' 'weight1_load_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_24 : Operation 981 [1/2] (3.25ns)   --->   "%weight1_load_16 = load i9 %weight1_addr_16" [cnn_ip/src/cnn.c:31]   --->   Operation 981 'load' 'weight1_load_16' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_24 : Operation 982 [1/1] (0.00ns)   --->   "%bitcast_ln31_19 = bitcast i32 %weight1_load_18" [cnn_ip/src/cnn.c:31]   --->   Operation 982 'bitcast' 'bitcast_ln31_19' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_24 : Operation 983 [2/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 983 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 984 [1/4] (5.70ns)   --->   "%mul_1_2_1 = fmul i32 %x_load_22, i32 %bitcast_ln31_22" [cnn_ip/src/cnn.c:57]   --->   Operation 984 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 985 [2/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 985 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 986 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 986 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 987 [4/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 987 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 988 [1/2] (3.25ns)   --->   "%weight1_load_2 = load i9 %weight1_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 988 'load' 'weight1_load_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_25 : Operation 989 [1/1] (1.82ns)   --->   "%add_ln31_11 = add i9 %select_ln31_5, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 989 'add' 'add_ln31_11' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln31_16 = zext i9 %add_ln31_11" [cnn_ip/src/cnn.c:31]   --->   Operation 990 'zext' 'zext_ln31_16' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_25 : Operation 991 [1/1] (0.00ns)   --->   "%weight1_addr_15 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 991 'getelementptr' 'weight1_addr_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_25 : Operation 992 [2/2] (3.25ns)   --->   "%weight1_load_15 = load i9 %weight1_addr_15" [cnn_ip/src/cnn.c:31]   --->   Operation 992 'load' 'weight1_load_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_25 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln31_18 = bitcast i32 %weight1_load_17" [cnn_ip/src/cnn.c:31]   --->   Operation 993 'bitcast' 'bitcast_ln31_18' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_25 : Operation 994 [1/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln49_1, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 994 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 995 [1/4] (5.70ns)   --->   "%mul_1_2_2 = fmul i32 %x_load_23, i32 %bitcast_ln31_21" [cnn_ip/src/cnn.c:57]   --->   Operation 995 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 996 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 996 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 997 [3/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 997 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 998 [4/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 998 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i9 %select_ln31_9" [cnn_ip/src/cnn.c:31]   --->   Operation 999 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_26 : Operation 1000 [1/1] (0.00ns)   --->   "%weight1_addr_14 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1000 'getelementptr' 'weight1_addr_14' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_26 : Operation 1001 [2/2] (3.25ns)   --->   "%weight1_load_14 = load i9 %weight1_addr_14" [cnn_ip/src/cnn.c:31]   --->   Operation 1001 'load' 'weight1_load_14' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_26 : Operation 1002 [1/2] (3.25ns)   --->   "%weight1_load_15 = load i9 %weight1_addr_15" [cnn_ip/src/cnn.c:31]   --->   Operation 1002 'load' 'weight1_load_15' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_26 : Operation 1003 [1/1] (0.00ns)   --->   "%bitcast_ln31_17 = bitcast i32 %weight1_load_16" [cnn_ip/src/cnn.c:31]   --->   Operation 1003 'bitcast' 'bitcast_ln31_17' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_26 : Operation 1004 [1/1] (0.69ns)   --->   "%select_ln49_2 = select i1 %or_ln49_1, i32 %select_ln49_1, i32 %sum_5_0_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1004 'select' 'select_ln49_2' <Predicate = (!icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1005 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %x_load_24, i32 %bitcast_ln31_20" [cnn_ip/src/cnn.c:57]   --->   Operation 1005 'fmul' 'mul_2' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1006 [2/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 1006 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1007 [3/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 1007 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1008 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 1008 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 1009 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %weight1_load_2" [cnn_ip/src/cnn.c:31]   --->   Operation 1009 'bitcast' 'bitcast_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 1010 [1/1] (0.00ns)   --->   "%or_ln31 = or i9 %select_ln31_9, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1010 'or' 'or_ln31' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_27 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln31_14 = zext i9 %or_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 1011 'zext' 'zext_ln31_14' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_27 : Operation 1012 [1/1] (0.00ns)   --->   "%weight1_addr_13 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1012 'getelementptr' 'weight1_addr_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_27 : Operation 1013 [2/2] (3.25ns)   --->   "%weight1_load_13 = load i9 %weight1_addr_13" [cnn_ip/src/cnn.c:31]   --->   Operation 1013 'load' 'weight1_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_27 : Operation 1014 [1/2] (3.25ns)   --->   "%weight1_load_14 = load i9 %weight1_addr_14" [cnn_ip/src/cnn.c:31]   --->   Operation 1014 'load' 'weight1_load_14' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_27 : Operation 1015 [5/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1015 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1016 [1/4] (5.70ns)   --->   "%mul_2_0_1 = fmul i32 %x_load_25, i32 %bitcast_ln31_19" [cnn_ip/src/cnn.c:57]   --->   Operation 1016 'fmul' 'mul_2_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1017 [2/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 1017 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1018 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 1018 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1019 [4/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1019 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 1020 [1/1] (0.00ns)   --->   "%empty_101 = or i5 %tmp_s, i5 3"   --->   Operation 1020 'or' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1021 [1/1] (0.00ns)   --->   "%p_cast16 = zext i5 %empty_101"   --->   Operation 1021 'zext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1022 [1/1] (0.00ns)   --->   "%p_shl9_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_101, i2 0"   --->   Operation 1022 'bitconcatenate' 'p_shl9_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1023 [1/1] (0.00ns)   --->   "%p_shl9_3_cast = zext i7 %p_shl9_3"   --->   Operation 1023 'zext' 'p_shl9_3_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1024 [1/1] (1.87ns)   --->   "%empty_102 = sub i8 %p_shl9_3_cast, i8 %p_cast16"   --->   Operation 1024 'sub' 'empty_102' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1025 [1/1] (0.00ns)   --->   "%p_cast17 = sext i8 %empty_102"   --->   Operation 1025 'sext' 'p_cast17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 1026 [1/1] (0.00ns)   --->   "%empty_103 = trunc i8 %empty_102"   --->   Operation 1026 'trunc' 'empty_103' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 1027 [1/1] (0.00ns)   --->   "%p_shl12_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_103, i2 0"   --->   Operation 1027 'bitconcatenate' 'p_shl12_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 1028 [1/1] (1.82ns)   --->   "%empty_104 = sub i9 %p_shl12_3, i9 %p_cast17"   --->   Operation 1028 'sub' 'empty_104' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1029 [1/1] (0.00ns)   --->   "%p_mid1197 = or i5 %p_mid, i5 3" [cnn_ip/src/cnn.c:31]   --->   Operation 1029 'or' 'p_mid1197' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 1030 [1/1] (0.00ns)   --->   "%p_cast16_mid1 = zext i5 %p_mid1197" [cnn_ip/src/cnn.c:31]   --->   Operation 1030 'zext' 'p_cast16_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 1031 [1/1] (0.00ns)   --->   "%p_shl9_3_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid1197, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 1031 'bitconcatenate' 'p_shl9_3_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 1032 [1/1] (0.00ns)   --->   "%p_shl9_3_cast_mid1 = zext i7 %p_shl9_3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 1032 'zext' 'p_shl9_3_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 1033 [1/1] (1.87ns)   --->   "%p_mid1199 = sub i8 %p_shl9_3_cast_mid1, i8 %p_cast16_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 1033 'sub' 'p_mid1199' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1034 [1/1] (0.00ns)   --->   "%p_cast17_mid1 = sext i8 %p_mid1199" [cnn_ip/src/cnn.c:31]   --->   Operation 1034 'sext' 'p_cast17_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 1035 [1/1] (0.00ns)   --->   "%empty_149 = trunc i8 %p_mid1199" [cnn_ip/src/cnn.c:31]   --->   Operation 1035 'trunc' 'empty_149' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 1036 [1/1] (0.00ns)   --->   "%p_shl12_3_0_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_149, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 1036 'bitconcatenate' 'p_shl12_3_0_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 1037 [1/1] (1.82ns)   --->   "%p_mid1201 = sub i9 %p_shl12_3_0_mid1, i9 %p_cast17_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 1037 'sub' 'p_mid1201' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1038 [1/1] (0.96ns)   --->   "%select_ln31_8 = select i1 %icmp_ln33, i9 %p_mid1201, i9 %empty_104" [cnn_ip/src/cnn.c:31]   --->   Operation 1038 'select' 'select_ln31_8' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1039 [1/1] (1.82ns)   --->   "%add_ln31_10 = add i9 %select_ln31_9, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 1039 'add' 'add_ln31_10' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln31_13 = zext i9 %add_ln31_10" [cnn_ip/src/cnn.c:31]   --->   Operation 1040 'zext' 'zext_ln31_13' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_28 : Operation 1041 [1/1] (0.00ns)   --->   "%weight1_addr_12 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1041 'getelementptr' 'weight1_addr_12' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_28 : Operation 1042 [2/2] (3.25ns)   --->   "%weight1_load_12 = load i9 %weight1_addr_12" [cnn_ip/src/cnn.c:31]   --->   Operation 1042 'load' 'weight1_load_12' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_28 : Operation 1043 [1/2] (3.25ns)   --->   "%weight1_load_13 = load i9 %weight1_addr_13" [cnn_ip/src/cnn.c:31]   --->   Operation 1043 'load' 'weight1_load_13' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_28 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln31_16 = bitcast i32 %weight1_load_15" [cnn_ip/src/cnn.c:31]   --->   Operation 1044 'bitcast' 'bitcast_ln31_16' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_28 : Operation 1045 [4/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1045 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1046 [1/4] (5.70ns)   --->   "%mul_2_0_2 = fmul i32 %x_load_26, i32 %bitcast_ln31_18" [cnn_ip/src/cnn.c:57]   --->   Operation 1046 'fmul' 'mul_2_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1047 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 1047 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1048 [3/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1048 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1049 [4/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1049 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i9 %select_ln31_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1050 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_29 : Operation 1051 [1/1] (0.00ns)   --->   "%weight1_addr_11 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1051 'getelementptr' 'weight1_addr_11' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_29 : Operation 1052 [2/2] (3.25ns)   --->   "%weight1_load_11 = load i9 %weight1_addr_11" [cnn_ip/src/cnn.c:31]   --->   Operation 1052 'load' 'weight1_load_11' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_29 : Operation 1053 [1/2] (3.25ns)   --->   "%weight1_load_12 = load i9 %weight1_addr_12" [cnn_ip/src/cnn.c:31]   --->   Operation 1053 'load' 'weight1_load_12' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_29 : Operation 1054 [1/1] (0.00ns)   --->   "%bitcast_ln31_15 = bitcast i32 %weight1_load_14" [cnn_ip/src/cnn.c:31]   --->   Operation 1054 'bitcast' 'bitcast_ln31_15' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_29 : Operation 1055 [3/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1055 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1056 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %x_load_27, i32 %bitcast_ln31_17" [cnn_ip/src/cnn.c:57]   --->   Operation 1056 'fmul' 'mul_2_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1057 [2/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1057 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1058 [3/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1058 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1059 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1059 'fmul' 'mul_2_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 1060 [1/1] (1.82ns)   --->   "%add_ln31_9 = add i9 %select_ln31_8, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1060 'add' 'add_ln31_9' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i9 %add_ln31_9" [cnn_ip/src/cnn.c:31]   --->   Operation 1061 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_30 : Operation 1062 [1/1] (0.00ns)   --->   "%weight1_addr_10 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1062 'getelementptr' 'weight1_addr_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_30 : Operation 1063 [2/2] (3.25ns)   --->   "%weight1_load_10 = load i9 %weight1_addr_10" [cnn_ip/src/cnn.c:31]   --->   Operation 1063 'load' 'weight1_load_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_30 : Operation 1064 [1/2] (3.25ns)   --->   "%weight1_load_11 = load i9 %weight1_addr_11" [cnn_ip/src/cnn.c:31]   --->   Operation 1064 'load' 'weight1_load_11' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_30 : Operation 1065 [1/1] (0.00ns)   --->   "%bitcast_ln31_14 = bitcast i32 %weight1_load_13" [cnn_ip/src/cnn.c:31]   --->   Operation 1065 'bitcast' 'bitcast_ln31_14' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_30 : Operation 1066 [2/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1066 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1067 [1/4] (5.70ns)   --->   "%mul_2_1_1 = fmul i32 %x_load_28, i32 %bitcast_ln31_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1067 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1068 [2/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1068 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1069 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1069 'fmul' 'mul_2_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1070 [4/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1070 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 1071 [1/1] (1.91ns)   --->   "%empty_105 = add i8 %empty_102, i8 1"   --->   Operation 1071 'add' 'empty_105' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1072 [1/1] (0.00ns)   --->   "%p_cast18 = sext i8 %empty_105"   --->   Operation 1072 'sext' 'p_cast18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1073 [1/1] (0.00ns)   --->   "%empty_106 = trunc i8 %empty_105"   --->   Operation 1073 'trunc' 'empty_106' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1074 [1/1] (0.00ns)   --->   "%p_shl12_3_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_106, i2 0"   --->   Operation 1074 'bitconcatenate' 'p_shl12_3_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1075 [1/1] (1.82ns)   --->   "%empty_107 = sub i9 %p_shl12_3_1, i9 %p_cast18"   --->   Operation 1075 'sub' 'empty_107' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1076 [1/1] (1.91ns)   --->   "%empty_108 = add i8 %empty_102, i8 2"   --->   Operation 1076 'add' 'empty_108' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1077 [1/1] (0.00ns)   --->   "%p_cast19 = sext i8 %empty_108"   --->   Operation 1077 'sext' 'p_cast19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1078 [1/1] (0.00ns)   --->   "%empty_109 = trunc i8 %empty_108"   --->   Operation 1078 'trunc' 'empty_109' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1079 [1/1] (0.00ns)   --->   "%p_shl12_3_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_109, i2 0"   --->   Operation 1079 'bitconcatenate' 'p_shl12_3_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1080 [1/1] (1.82ns)   --->   "%empty_110 = sub i9 %p_shl12_3_2, i9 %p_cast19"   --->   Operation 1080 'sub' 'empty_110' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1081 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1081 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1082 [1/1] (1.63ns)   --->   "%add_ln31_20 = add i11 %indvar_flatten409_load, i11 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1082 'add' 'add_ln31_20' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1083 [1/1] (1.91ns)   --->   "%p_mid1203 = add i8 %p_mid1199, i8 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1083 'add' 'p_mid1203' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1084 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = sext i8 %p_mid1203" [cnn_ip/src/cnn.c:31]   --->   Operation 1084 'sext' 'p_cast18_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1085 [1/1] (0.00ns)   --->   "%empty_150 = trunc i8 %p_mid1203" [cnn_ip/src/cnn.c:31]   --->   Operation 1085 'trunc' 'empty_150' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1086 [1/1] (0.00ns)   --->   "%p_shl12_3_1_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_150, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 1086 'bitconcatenate' 'p_shl12_3_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1087 [1/1] (1.82ns)   --->   "%p_mid1205 = sub i9 %p_shl12_3_1_mid1, i9 %p_cast18_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 1087 'sub' 'p_mid1205' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1088 [1/1] (0.96ns)   --->   "%select_ln31_6 = select i1 %icmp_ln33, i9 %p_mid1205, i9 %empty_107" [cnn_ip/src/cnn.c:31]   --->   Operation 1088 'select' 'select_ln31_6' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1089 [1/1] (1.91ns)   --->   "%p_mid1207 = add i8 %p_mid1199, i8 2" [cnn_ip/src/cnn.c:31]   --->   Operation 1089 'add' 'p_mid1207' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1090 [1/1] (0.00ns)   --->   "%p_cast19_mid1 = sext i8 %p_mid1207" [cnn_ip/src/cnn.c:31]   --->   Operation 1090 'sext' 'p_cast19_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1091 [1/1] (0.00ns)   --->   "%empty_151 = trunc i8 %p_mid1207" [cnn_ip/src/cnn.c:31]   --->   Operation 1091 'trunc' 'empty_151' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1092 [1/1] (0.00ns)   --->   "%p_shl12_3_2_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_151, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 1092 'bitconcatenate' 'p_shl12_3_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 1093 [1/1] (1.82ns)   --->   "%p_mid1209 = sub i9 %p_shl12_3_2_mid1, i9 %p_cast19_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 1093 'sub' 'p_mid1209' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1094 [1/1] (0.96ns)   --->   "%select_ln31_7 = select i1 %icmp_ln33, i9 %p_mid1209, i9 %empty_110" [cnn_ip/src/cnn.c:31]   --->   Operation 1094 'select' 'select_ln31_7' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1095 [1/1] (1.82ns)   --->   "%add_ln31_8 = add i9 %select_ln31_8, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 1095 'add' 'add_ln31_8' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i9 %add_ln31_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1096 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_31 : Operation 1097 [1/1] (0.00ns)   --->   "%weight1_addr_9 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1097 'getelementptr' 'weight1_addr_9' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_31 : Operation 1098 [2/2] (3.25ns)   --->   "%weight1_load_9 = load i9 %weight1_addr_9" [cnn_ip/src/cnn.c:31]   --->   Operation 1098 'load' 'weight1_load_9' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_31 : Operation 1099 [1/2] (3.25ns)   --->   "%weight1_load_10 = load i9 %weight1_addr_10" [cnn_ip/src/cnn.c:31]   --->   Operation 1099 'load' 'weight1_load_10' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_31 : Operation 1100 [1/1] (0.00ns)   --->   "%bitcast_ln31_13 = bitcast i32 %weight1_load_12" [cnn_ip/src/cnn.c:31]   --->   Operation 1100 'bitcast' 'bitcast_ln31_13' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 0.00>
ST_31 : Operation 1101 [1/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln49_2, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1101 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1102 [1/4] (5.70ns)   --->   "%mul_2_1_2 = fmul i32 %x_load_29, i32 %bitcast_ln31_16" [cnn_ip/src/cnn.c:57]   --->   Operation 1102 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1103 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1103 'fmul' 'mul_2_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1104 [3/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1104 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1105 [4/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1105 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1106 [1/1] (1.58ns)   --->   "%store_ln35 = store i11 %add_ln31_20, i11 %indvar_flatten409" [cnn_ip/src/cnn.c:35]   --->   Operation 1106 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i9 %select_ln31_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1107 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_32 : Operation 1108 [1/1] (0.00ns)   --->   "%weight1_addr_8 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1108 'getelementptr' 'weight1_addr_8' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_32 : Operation 1109 [2/2] (3.25ns)   --->   "%weight1_load_8 = load i9 %weight1_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1109 'load' 'weight1_load_8' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_32 : Operation 1110 [1/2] (3.25ns)   --->   "%weight1_load_9 = load i9 %weight1_addr_9" [cnn_ip/src/cnn.c:31]   --->   Operation 1110 'load' 'weight1_load_9' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_32 : Operation 1111 [1/1] (0.00ns)   --->   "%bitcast_ln31_12 = bitcast i32 %weight1_load_11" [cnn_ip/src/cnn.c:31]   --->   Operation 1111 'bitcast' 'bitcast_ln31_12' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 0.00>
ST_32 : Operation 1112 [1/1] (0.69ns)   --->   "%select_ln49_3 = select i1 %tmp_3, i32 %select_ln49_2, i32 %sum_5_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1112 'select' 'select_ln49_3' <Predicate = (!icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1113 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %x_load_30, i32 %bitcast_ln31_15" [cnn_ip/src/cnn.c:57]   --->   Operation 1113 'fmul' 'mul_2_2' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1114 [2/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1114 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1115 [3/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1115 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1116 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1116 'fmul' 'mul_3' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 1117 [1/1] (1.82ns)   --->   "%add_ln31_4 = add i9 %select_ln31_6, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1117 'add' 'add_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i9 %add_ln31_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1118 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_33 : Operation 1119 [1/1] (0.00ns)   --->   "%weight1_addr_3 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1119 'getelementptr' 'weight1_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_33 : Operation 1120 [2/2] (3.25ns)   --->   "%weight1_load_3 = load i9 %weight1_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 1120 'load' 'weight1_load_3' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_33 : Operation 1121 [1/2] (3.25ns)   --->   "%weight1_load_8 = load i9 %weight1_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1121 'load' 'weight1_load_8' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_33 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln31_11 = bitcast i32 %weight1_load_10" [cnn_ip/src/cnn.c:31]   --->   Operation 1122 'bitcast' 'bitcast_ln31_11' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 0.00>
ST_33 : Operation 1123 [5/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1123 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1124 [1/4] (5.70ns)   --->   "%mul_2_2_1 = fmul i32 %x_load_31, i32 %bitcast_ln31_14" [cnn_ip/src/cnn.c:57]   --->   Operation 1124 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1125 [2/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1125 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1126 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1126 'fmul' 'mul_3' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1127 [4/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1127 'fmul' 'mul_3_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 1128 [1/2] (3.25ns)   --->   "%weight1_load_3 = load i9 %weight1_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 1128 'load' 'weight1_load_3' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_34 : Operation 1129 [1/1] (1.82ns)   --->   "%add_ln31_7 = add i9 %select_ln31_6, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 1129 'add' 'add_ln31_7' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i9 %add_ln31_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1130 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_34 : Operation 1131 [1/1] (0.00ns)   --->   "%weight1_addr_7 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1131 'getelementptr' 'weight1_addr_7' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 0.00>
ST_34 : Operation 1132 [2/2] (3.25ns)   --->   "%weight1_load_7 = load i9 %weight1_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1132 'load' 'weight1_load_7' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_34 : Operation 1133 [1/1] (0.00ns)   --->   "%bitcast_ln31_10 = bitcast i32 %weight1_load_9" [cnn_ip/src/cnn.c:31]   --->   Operation 1133 'bitcast' 'bitcast_ln31_10' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 0.00>
ST_34 : Operation 1134 [4/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1134 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1135 [1/4] (5.70ns)   --->   "%mul_2_2_2 = fmul i32 %x_load_32, i32 %bitcast_ln31_13" [cnn_ip/src/cnn.c:57]   --->   Operation 1135 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln31 & !or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1136 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1136 'fmul' 'mul_3' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1137 [3/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1137 'fmul' 'mul_3_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1138 [4/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1138 'fmul' 'mul_3_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i9 %select_ln31_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1139 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_35 : Operation 1140 [1/1] (0.00ns)   --->   "%weight1_addr_6 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1140 'getelementptr' 'weight1_addr_6' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_35 : Operation 1141 [2/2] (3.25ns)   --->   "%weight1_load_6 = load i9 %weight1_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1141 'load' 'weight1_load_6' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_35 : Operation 1142 [1/2] (3.25ns)   --->   "%weight1_load_7 = load i9 %weight1_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1142 'load' 'weight1_load_7' <Predicate = (!icmp_ln31 & !icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_35 : Operation 1143 [1/1] (0.00ns)   --->   "%bitcast_ln31_9 = bitcast i32 %weight1_load_8" [cnn_ip/src/cnn.c:31]   --->   Operation 1143 'bitcast' 'bitcast_ln31_9' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 0.00>
ST_35 : Operation 1144 [3/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1144 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1145 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %x_load_33, i32 %bitcast_ln31_12" [cnn_ip/src/cnn.c:57]   --->   Operation 1145 'fmul' 'mul_3' <Predicate = (!icmp_ln31 & !tmp_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1146 [2/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1146 'fmul' 'mul_3_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1147 [3/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1147 'fmul' 'mul_3_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1148 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1148 'fmul' 'mul_3_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 1149 [1/1] (1.02ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i4 %add_ln31, i4 %och_1" [cnn_ip/src/cnn.c:31]   --->   Operation 1149 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1150 [1/1] (0.00ns)   --->   "%bitcast_ln31_4 = bitcast i32 %weight1_load_3" [cnn_ip/src/cnn.c:31]   --->   Operation 1150 'bitcast' 'bitcast_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 1151 [1/1] (1.82ns)   --->   "%add_ln31_6 = add i9 %select_ln31_7, i9 1" [cnn_ip/src/cnn.c:31]   --->   Operation 1151 'add' 'add_ln31_6' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i9 %add_ln31_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1152 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_36 : Operation 1153 [1/1] (0.00ns)   --->   "%weight1_addr_5 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1153 'getelementptr' 'weight1_addr_5' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 0.00>
ST_36 : Operation 1154 [2/2] (3.25ns)   --->   "%weight1_load_5 = load i9 %weight1_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1154 'load' 'weight1_load_5' <Predicate = (!icmp_ln31 & !select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_36 : Operation 1155 [1/2] (3.25ns)   --->   "%weight1_load_6 = load i9 %weight1_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1155 'load' 'weight1_load_6' <Predicate = (!icmp_ln31 & !select_ln33_5 & !or_ln49_2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_36 : Operation 1156 [1/1] (1.02ns)   --->   "%select_ln33_17 = select i1 %and_ln31_1, i4 %p_dup7, i4 %select_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 1156 'select' 'select_ln33_17' <Predicate = (!icmp_ln31)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1157 [2/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1157 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1158 [1/4] (5.70ns)   --->   "%mul_3_0_1 = fmul i32 %x_load_34, i32 %bitcast_ln31_11" [cnn_ip/src/cnn.c:57]   --->   Operation 1158 'fmul' 'mul_3_0_1' <Predicate = (!icmp_ln31 & !select_ln33_16)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1159 [2/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1159 'fmul' 'mul_3_0_2' <Predicate = (!icmp_ln31 & !or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1160 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1160 'fmul' 'mul_3_1' <Predicate = (!icmp_ln31 & !tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1161 [4/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1161 'fmul' 'mul_3_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1162 [1/1] (1.91ns)   --->   "%add_ln33 = add i8 %indvar_flatten_load, i8 1" [cnn_ip/src/cnn.c:33]   --->   Operation 1162 'add' 'add_ln33' <Predicate = (!icmp_ln31 & !icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1163 [1/1] (1.24ns)   --->   "%select_ln33_18 = select i1 %icmp_ln33, i8 1, i8 %add_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 1163 'select' 'select_ln33_18' <Predicate = (!icmp_ln31)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1164 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %select_ln31_2, i4 %och" [cnn_ip/src/cnn.c:35]   --->   Operation 1164 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_36 : Operation 1165 [1/1] (1.58ns)   --->   "%store_ln35 = store i8 %select_ln33_18, i8 %indvar_flatten" [cnn_ip/src/cnn.c:35]   --->   Operation 1165 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_36 : Operation 1166 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %select_ln33_17, i4 %h" [cnn_ip/src/cnn.c:35]   --->   Operation 1166 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 1167 [1/1] (1.82ns)   --->   "%add_ln31_5 = add i9 %select_ln31_7, i9 2" [cnn_ip/src/cnn.c:31]   --->   Operation 1167 'add' 'add_ln31_5' <Predicate = (!or_ln49_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i9 %add_ln31_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1168 'zext' 'zext_ln31_5' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_37 : Operation 1169 [1/1] (0.00ns)   --->   "%weight1_addr_4 = getelementptr i32 %weight1, i64 0, i64 %zext_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1169 'getelementptr' 'weight1_addr_4' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_37 : Operation 1170 [2/2] (3.25ns)   --->   "%weight1_load_4 = load i9 %weight1_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1170 'load' 'weight1_load_4' <Predicate = (!or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_37 : Operation 1171 [1/2] (3.25ns)   --->   "%weight1_load_5 = load i9 %weight1_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1171 'load' 'weight1_load_5' <Predicate = (!select_ln33_5)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_37 : Operation 1172 [1/1] (0.00ns)   --->   "%bitcast_ln31_8 = bitcast i32 %weight1_load_7" [cnn_ip/src/cnn.c:31]   --->   Operation 1172 'bitcast' 'bitcast_ln31_8' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_37 : Operation 1173 [1/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln49_3, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1173 'fadd' 'sum_5_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1174 [1/4] (5.70ns)   --->   "%mul_3_0_2 = fmul i32 %x_load_35, i32 %bitcast_ln31_10" [cnn_ip/src/cnn.c:57]   --->   Operation 1174 'fmul' 'mul_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1175 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1175 'fmul' 'mul_3_1' <Predicate = (!tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1176 [3/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1176 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1177 [4/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1177 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 1178 [1/2] (3.25ns)   --->   "%weight1_load_4 = load i9 %weight1_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1178 'load' 'weight1_load_4' <Predicate = (!or_ln49_3)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 288> <RAM>
ST_38 : Operation 1179 [1/1] (0.00ns)   --->   "%bitcast_ln31_7 = bitcast i32 %weight1_load_6" [cnn_ip/src/cnn.c:31]   --->   Operation 1179 'bitcast' 'bitcast_ln31_7' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 0.00>
ST_38 : Operation 1180 [5/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1180 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1181 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %x_load_36, i32 %bitcast_ln31_9" [cnn_ip/src/cnn.c:57]   --->   Operation 1181 'fmul' 'mul_3_1' <Predicate = (!tmp_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1182 [2/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1182 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1183 [3/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1183 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1184 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1184 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 1185 [1/1] (0.00ns)   --->   "%bitcast_ln31_6 = bitcast i32 %weight1_load_5" [cnn_ip/src/cnn.c:31]   --->   Operation 1185 'bitcast' 'bitcast_ln31_6' <Predicate = (!select_ln33_5)> <Delay = 0.00>
ST_39 : Operation 1186 [4/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1186 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1187 [1/4] (5.70ns)   --->   "%mul_3_1_1 = fmul i32 %x_load_37, i32 %bitcast_ln31_4" [cnn_ip/src/cnn.c:57]   --->   Operation 1187 'fmul' 'mul_3_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1188 [2/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1188 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1189 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1189 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1190 [4/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1190 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 1191 [1/1] (0.00ns)   --->   "%bitcast_ln31_5 = bitcast i32 %weight1_load_4" [cnn_ip/src/cnn.c:31]   --->   Operation 1191 'bitcast' 'bitcast_ln31_5' <Predicate = (!or_ln49_3)> <Delay = 0.00>
ST_40 : Operation 1192 [3/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1192 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1193 [1/4] (5.70ns)   --->   "%mul_3_1_2 = fmul i32 %x_load_38, i32 %bitcast_ln31_8" [cnn_ip/src/cnn.c:57]   --->   Operation 1193 'fmul' 'mul_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1194 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1194 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1195 [3/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1195 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1196 [4/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1196 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 1197 [2/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1197 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1198 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %x_load_39, i32 %bitcast_ln31_7" [cnn_ip/src/cnn.c:57]   --->   Operation 1198 'fmul' 'mul_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1199 [2/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1199 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1200 [3/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1200 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 1201 [1/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1201 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1202 [1/4] (5.70ns)   --->   "%mul_3_2_1 = fmul i32 %x_load_40, i32 %bitcast_ln31_6" [cnn_ip/src/cnn.c:57]   --->   Operation 1202 'fmul' 'mul_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1203 [2/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1203 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 1204 [1/1] (0.69ns)   --->   "%select_ln49_4 = select i1 %icmp_ln49, i32 %sum_5_0_1_1, i32 %sum_5_0_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1204 'select' 'select_ln49_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1205 [1/4] (5.70ns)   --->   "%mul_3_2_2 = fmul i32 %x_load_41, i32 %bitcast_ln31_5" [cnn_ip/src/cnn.c:57]   --->   Operation 1205 'fmul' 'mul_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 1206 [5/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1206 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 1207 [4/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1207 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 1208 [3/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1208 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 1209 [2/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1209 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 1210 [1/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln49_4, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1210 'fadd' 'sum_5_0_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 0.69>
ST_49 : Operation 1211 [1/1] (0.69ns)   --->   "%select_ln49_5 = select i1 %or_ln49_2, i32 %select_ln49_4, i32 %sum_5_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1211 'select' 'select_ln49_5' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 1212 [5/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1212 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 1213 [4/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1213 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 1214 [3/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1214 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 1215 [2/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1215 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 1216 [1/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln49_5, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1216 'fadd' 'sum_5_0_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 0.69>
ST_55 : Operation 1217 [1/1] (0.69ns)   --->   "%sum_2_0_2_1 = select i1 %select_ln33_5, i32 %select_ln49_4, i32 %sum_5_0_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1217 'select' 'sum_2_0_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 1218 [5/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1218 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 1219 [4/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1219 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 1220 [3/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1220 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 1221 [2/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1221 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 1222 [1/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1222 'fadd' 'sum_5_0_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 0.69>
ST_61 : Operation 1223 [1/1] (0.69ns)   --->   "%select_ln49_6 = select i1 %or_ln49_3, i32 %sum_2_0_2_1, i32 %sum_5_0_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1223 'select' 'select_ln49_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 1224 [5/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1224 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 1225 [4/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1225 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 1226 [3/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1226 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 1227 [2/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1227 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 1228 [1/5] (7.25ns)   --->   "%sum_5_1 = fadd i32 %select_ln49_6, i32 %mul_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1228 'fadd' 'sum_5_1' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 0.69>
ST_67 : Operation 1229 [1/1] (0.69ns)   --->   "%select_ln49_7 = select i1 %tmp_2, i32 %select_ln49_6, i32 %sum_5_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1229 'select' 'select_ln49_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 1230 [5/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1230 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 1231 [4/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1231 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 1232 [3/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1232 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 1233 [2/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1233 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 1234 [1/5] (7.25ns)   --->   "%sum_5_1_0_1 = fadd i32 %select_ln49_7, i32 %mul_1_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1234 'fadd' 'sum_5_1_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 0.69>
ST_73 : Operation 1235 [1/1] (0.69ns)   --->   "%select_ln49_8 = select i1 %select_ln33_16, i32 %select_ln49_7, i32 %sum_5_1_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1235 'select' 'select_ln49_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 1236 [5/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1236 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 1237 [4/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1237 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 1238 [3/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1238 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 1239 [2/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1239 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 1240 [1/5] (7.25ns)   --->   "%sum_5_1_0_2 = fadd i32 %select_ln49_8, i32 %mul_1_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1240 'fadd' 'sum_5_1_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 0.69>
ST_79 : Operation 1241 [1/1] (0.69ns)   --->   "%select_ln49_9 = select i1 %or_ln49_1, i32 %select_ln49_8, i32 %sum_5_1_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1241 'select' 'select_ln49_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 1242 [5/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1242 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 1243 [4/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1243 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 1244 [3/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1244 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 1245 [2/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1245 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 1246 [1/5] (7.25ns)   --->   "%sum_5_1_1 = fadd i32 %select_ln49_9, i32 %mul_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1246 'fadd' 'sum_5_1_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 0.69>
ST_85 : Operation 1247 [1/1] (0.69ns)   --->   "%select_ln49_10 = select i1 %tmp_3, i32 %select_ln49_9, i32 %sum_5_1_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1247 'select' 'select_ln49_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 1248 [5/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1248 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 1249 [4/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1249 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 1250 [3/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1250 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 1251 [2/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1251 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 1252 [1/5] (7.25ns)   --->   "%sum_5_1_1_1 = fadd i32 %select_ln49_10, i32 %mul_1_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1252 'fadd' 'sum_5_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 1253 [5/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1253 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 1254 [4/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1254 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 1255 [3/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1255 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 1256 [2/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1256 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 1257 [1/5] (7.25ns)   --->   "%sum_5_1_1_2 = fadd i32 %sum_5_1_1_1, i32 %mul_1_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1257 'fadd' 'sum_5_1_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 0.69>
ST_96 : Operation 1258 [1/1] (0.69ns)   --->   "%select_ln49_11 = select i1 %icmp_ln49, i32 %sum_5_1_1_1, i32 %sum_5_1_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1258 'select' 'select_ln49_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 1259 [5/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1259 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 1260 [4/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1260 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 1261 [3/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1261 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 1262 [2/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1262 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 1263 [1/5] (7.25ns)   --->   "%sum_5_1_2 = fadd i32 %select_ln49_11, i32 %mul_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1263 'fadd' 'sum_5_1_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 0.69>
ST_102 : Operation 1264 [1/1] (0.69ns)   --->   "%select_ln49_12 = select i1 %or_ln49_2, i32 %select_ln49_11, i32 %sum_5_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1264 'select' 'select_ln49_12' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 1265 [5/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1265 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 1266 [4/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1266 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 1267 [3/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1267 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 1268 [2/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1268 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 1269 [1/5] (7.25ns)   --->   "%sum_5_1_2_1 = fadd i32 %select_ln49_12, i32 %mul_1_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1269 'fadd' 'sum_5_1_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 0.69>
ST_108 : Operation 1270 [1/1] (0.69ns)   --->   "%sum_2_1_2_1 = select i1 %select_ln33_5, i32 %select_ln49_11, i32 %sum_5_1_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1270 'select' 'sum_2_1_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 1271 [5/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1271 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 1272 [4/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1272 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 1273 [3/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1273 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 1274 [2/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1274 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 1275 [1/5] (7.25ns)   --->   "%sum_5_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul_1_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1275 'fadd' 'sum_5_1_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 0.69>
ST_114 : Operation 1276 [1/1] (0.69ns)   --->   "%select_ln49_13 = select i1 %or_ln49_3, i32 %sum_2_1_2_1, i32 %sum_5_1_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1276 'select' 'select_ln49_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 1277 [5/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1277 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 1278 [4/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1278 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 1279 [3/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1279 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 1280 [2/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1280 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 1281 [1/5] (7.25ns)   --->   "%sum_5_2 = fadd i32 %select_ln49_13, i32 %mul_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1281 'fadd' 'sum_5_2' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 0.69>
ST_120 : Operation 1282 [1/1] (0.69ns)   --->   "%select_ln49_14 = select i1 %tmp_2, i32 %select_ln49_13, i32 %sum_5_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1282 'select' 'select_ln49_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 1283 [5/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1283 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 1284 [4/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1284 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 1285 [3/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1285 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 1286 [2/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1286 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 1287 [1/5] (7.25ns)   --->   "%sum_5_2_0_1 = fadd i32 %select_ln49_14, i32 %mul_2_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1287 'fadd' 'sum_5_2_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 0.69>
ST_126 : Operation 1288 [1/1] (0.69ns)   --->   "%select_ln49_15 = select i1 %select_ln33_16, i32 %select_ln49_14, i32 %sum_5_2_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1288 'select' 'select_ln49_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 1289 [5/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1289 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 1290 [4/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1290 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 1291 [3/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1291 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 1292 [2/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1292 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 1293 [1/5] (7.25ns)   --->   "%sum_5_2_0_2 = fadd i32 %select_ln49_15, i32 %mul_2_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1293 'fadd' 'sum_5_2_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 0.69>
ST_132 : Operation 1294 [1/1] (0.69ns)   --->   "%select_ln49_16 = select i1 %or_ln49_1, i32 %select_ln49_15, i32 %sum_5_2_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1294 'select' 'select_ln49_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 1295 [5/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1295 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 1296 [4/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1296 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 1297 [3/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1297 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 1298 [2/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1298 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 1299 [1/5] (7.25ns)   --->   "%sum_5_2_1 = fadd i32 %select_ln49_16, i32 %mul_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1299 'fadd' 'sum_5_2_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 0.69>
ST_138 : Operation 1300 [1/1] (0.69ns)   --->   "%select_ln49_17 = select i1 %tmp_3, i32 %select_ln49_16, i32 %sum_5_2_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1300 'select' 'select_ln49_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 1301 [5/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1301 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 1302 [4/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1302 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 1303 [3/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1303 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 1304 [2/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1304 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 1305 [1/5] (7.25ns)   --->   "%sum_5_2_1_1 = fadd i32 %select_ln49_17, i32 %mul_2_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1305 'fadd' 'sum_5_2_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 1306 [5/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1306 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 1307 [4/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1307 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 1308 [3/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1308 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 1309 [2/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1309 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 1310 [1/5] (7.25ns)   --->   "%sum_5_2_1_2 = fadd i32 %sum_5_2_1_1, i32 %mul_2_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1310 'fadd' 'sum_5_2_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 0.69>
ST_149 : Operation 1311 [1/1] (0.69ns)   --->   "%select_ln49_18 = select i1 %icmp_ln49, i32 %sum_5_2_1_1, i32 %sum_5_2_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1311 'select' 'select_ln49_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 1312 [5/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1312 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 1313 [4/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1313 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 1314 [3/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1314 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 1315 [2/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1315 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 1316 [1/5] (7.25ns)   --->   "%sum_5_2_2 = fadd i32 %select_ln49_18, i32 %mul_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1316 'fadd' 'sum_5_2_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 0.69>
ST_155 : Operation 1317 [1/1] (0.69ns)   --->   "%select_ln49_19 = select i1 %or_ln49_2, i32 %select_ln49_18, i32 %sum_5_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1317 'select' 'select_ln49_19' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 1318 [5/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1318 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 1319 [4/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1319 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 1320 [3/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1320 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 1321 [2/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1321 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 1322 [1/5] (7.25ns)   --->   "%sum_5_2_2_1 = fadd i32 %select_ln49_19, i32 %mul_2_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1322 'fadd' 'sum_5_2_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 0.69>
ST_161 : Operation 1323 [1/1] (0.69ns)   --->   "%sum_2_2_2_1 = select i1 %select_ln33_5, i32 %select_ln49_18, i32 %sum_5_2_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1323 'select' 'sum_2_2_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 1324 [5/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1324 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 1325 [4/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1325 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 1326 [3/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1326 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 1327 [2/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1327 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 1328 [1/5] (7.25ns)   --->   "%sum_5_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul_2_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1328 'fadd' 'sum_5_2_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 0.69>
ST_167 : Operation 1329 [1/1] (0.69ns)   --->   "%select_ln49_20 = select i1 %or_ln49_3, i32 %sum_2_2_2_1, i32 %sum_5_2_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1329 'select' 'select_ln49_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 1330 [5/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1330 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 1331 [4/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1331 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 1332 [3/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1332 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 1333 [2/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1333 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 1334 [1/5] (7.25ns)   --->   "%sum_5_3 = fadd i32 %select_ln49_20, i32 %mul_3" [cnn_ip/src/cnn.c:57]   --->   Operation 1334 'fadd' 'sum_5_3' <Predicate = (!tmp_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 0.69>
ST_173 : Operation 1335 [1/1] (0.69ns)   --->   "%select_ln49_21 = select i1 %tmp_2, i32 %select_ln49_20, i32 %sum_5_3" [cnn_ip/src/cnn.c:49]   --->   Operation 1335 'select' 'select_ln49_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 1336 [5/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1336 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 1337 [4/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1337 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 1338 [3/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1338 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 1339 [2/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1339 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 1340 [1/5] (7.25ns)   --->   "%sum_5_3_0_1 = fadd i32 %select_ln49_21, i32 %mul_3_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1340 'fadd' 'sum_5_3_0_1' <Predicate = (!select_ln33_16)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 0.69>
ST_179 : Operation 1341 [1/1] (0.69ns)   --->   "%select_ln49_22 = select i1 %select_ln33_16, i32 %select_ln49_21, i32 %sum_5_3_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1341 'select' 'select_ln49_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 1342 [5/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1342 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 1343 [4/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1343 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 1344 [3/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1344 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 1345 [2/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1345 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 1346 [1/5] (7.25ns)   --->   "%sum_5_3_0_2 = fadd i32 %select_ln49_22, i32 %mul_3_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1346 'fadd' 'sum_5_3_0_2' <Predicate = (!or_ln49_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 0.69>
ST_185 : Operation 1347 [1/1] (0.69ns)   --->   "%select_ln49_23 = select i1 %or_ln49_1, i32 %select_ln49_22, i32 %sum_5_3_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1347 'select' 'select_ln49_23' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 1348 [5/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1348 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 1349 [4/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1349 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 1350 [3/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1350 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 1351 [2/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1351 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 1352 [1/5] (7.25ns)   --->   "%sum_5_3_1 = fadd i32 %select_ln49_23, i32 %mul_3_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1352 'fadd' 'sum_5_3_1' <Predicate = (!tmp_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1403 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [cnn_ip/src/cnn.c:69]   --->   Operation 1403 'ret' 'ret_ln69' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 191 <SV = 190> <Delay = 0.69>
ST_191 : Operation 1353 [1/1] (0.69ns)   --->   "%select_ln49_24 = select i1 %tmp_3, i32 %select_ln49_23, i32 %sum_5_3_1" [cnn_ip/src/cnn.c:49]   --->   Operation 1353 'select' 'select_ln49_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.25>
ST_192 : Operation 1354 [5/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1354 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 1355 [4/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1355 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.25>
ST_194 : Operation 1356 [3/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1356 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.25>
ST_195 : Operation 1357 [2/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1357 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.25>
ST_196 : Operation 1358 [1/5] (7.25ns)   --->   "%sum_5_3_1_1 = fadd i32 %select_ln49_24, i32 %mul_3_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1358 'fadd' 'sum_5_3_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.25>
ST_197 : Operation 1359 [5/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1359 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.25>
ST_198 : Operation 1360 [4/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1360 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.25>
ST_199 : Operation 1361 [3/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1361 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 1362 [2/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1362 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 1363 [1/5] (7.25ns)   --->   "%sum_5_3_1_2 = fadd i32 %sum_5_3_1_1, i32 %mul_3_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1363 'fadd' 'sum_5_3_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 0.69>
ST_202 : Operation 1364 [1/1] (0.69ns)   --->   "%select_ln49_25 = select i1 %icmp_ln49, i32 %sum_5_3_1_1, i32 %sum_5_3_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1364 'select' 'select_ln49_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 1365 [5/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1365 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 1366 [4/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1366 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 1367 [3/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1367 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 1368 [2/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1368 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 1369 [1/5] (7.25ns)   --->   "%sum_5_3_2 = fadd i32 %select_ln49_25, i32 %mul_3_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1369 'fadd' 'sum_5_3_2' <Predicate = (!select_ln33_5 & !or_ln49_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 0.69>
ST_208 : Operation 1370 [1/1] (0.69ns)   --->   "%select_ln49_26 = select i1 %or_ln49_2, i32 %select_ln49_25, i32 %sum_5_3_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1370 'select' 'select_ln49_26' <Predicate = (!select_ln33_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.25>
ST_209 : Operation 1371 [5/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1371 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.25>
ST_210 : Operation 1372 [4/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1372 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.25>
ST_211 : Operation 1373 [3/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1373 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.25>
ST_212 : Operation 1374 [2/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1374 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.25>
ST_213 : Operation 1375 [1/5] (7.25ns)   --->   "%sum_5_3_2_1 = fadd i32 %select_ln49_26, i32 %mul_3_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 1375 'fadd' 'sum_5_3_2_1' <Predicate = (!select_ln33_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 0.69>
ST_214 : Operation 1376 [1/1] (0.69ns)   --->   "%sum_2_3_2_1 = select i1 %select_ln33_5, i32 %select_ln49_25, i32 %sum_5_3_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 1376 'select' 'sum_2_3_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 1377 [5/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1377 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.25>
ST_216 : Operation 1378 [4/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1378 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.25>
ST_217 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %select_ln31_2" [cnn_ip/src/cnn.c:31]   --->   Operation 1379 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1380 [1/1] (0.00ns)   --->   "%bias1_addr = getelementptr i32 %bias1, i64 0, i64 %zext_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 1380 'getelementptr' 'bias1_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1381 [2/2] (2.32ns)   --->   "%bias1_load = load i3 %bias1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 1381 'load' 'bias1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_217 : Operation 1382 [3/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1382 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 1383 [1/2] (2.32ns)   --->   "%bias1_load = load i3 %bias1_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 1383 'load' 'bias1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_218 : Operation 1384 [2/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1384 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 1385 [1/5] (7.25ns)   --->   "%sum_5_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul_3_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 1385 'fadd' 'sum_5_3_2_2' <Predicate = (!or_ln49_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 0.69>
ST_220 : Operation 1386 [1/1] (0.69ns)   --->   "%select_ln49_27 = select i1 %or_ln49_3, i32 %sum_2_3_2_1, i32 %sum_5_3_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 1386 'select' 'select_ln49_27' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 1387 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %bias1_load" [cnn_ip/src/cnn.c:31]   --->   Operation 1387 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1388 [5/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1388 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 1389 [4/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1389 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.25>
ST_223 : Operation 1390 [3/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1390 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.25>
ST_224 : Operation 1391 [2/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1391 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.25>
ST_225 : Operation 1392 [1/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_27, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 1392 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 3.25>
ST_226 : Operation 1393 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 1393 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1394 [1/1] (0.00ns)   --->   "%empty_137 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1568, i64 1568, i64 1568"   --->   Operation 1394 'speclooptripcount' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1395 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1395 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1396 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 1396 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1397 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1397 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1398 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [cnn_ip/src/cnn.c:35]   --->   Operation 1398 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i11 %add_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 1399 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1400 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 1400 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1401 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %sum, i11 %y_addr" [cnn_ip/src/cnn.c:65]   --->   Operation 1401 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_226 : Operation 1402 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:35]   --->   Operation 1402 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.19ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'load' operation ('indvar_flatten_load', cnn_ip/src/cnn.c:33) on local variable 'indvar_flatten' [182]  (0 ns)
	'icmp' operation ('icmp_ln33', cnn_ip/src/cnn.c:33) [186]  (1.55 ns)
	'select' operation ('select_ln31', cnn_ip/src/cnn.c:31) [187]  (1.02 ns)
	'add' operation ('p_dup7', cnn_ip/src/cnn.c:31) [479]  (1.74 ns)
	'sub' operation ('p_mid135', cnn_ip/src/cnn.c:31) [504]  (1.92 ns)
	'select' operation ('select_ln33_4', cnn_ip/src/cnn.c:33) [505]  (0.968 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'shl' operation ('empty_70') [29]  (0 ns)
	'sub' operation ('empty_71') [31]  (1.87 ns)
	'add' operation ('empty_111', cnn_ip/src/cnn.c:33) [107]  (1.92 ns)
	'sub' operation ('empty_113', cnn_ip/src/cnn.c:33) [112]  (1.64 ns)
	'select' operation ('select_ln31_15', cnn_ip/src/cnn.c:31) [459]  (0 ns)
	'select' operation ('select_ln33_1', cnn_ip/src/cnn.c:33) [492]  (0 ns)
	'add' operation ('add_ln65', cnn_ip/src/cnn.c:65) [840]  (1.64 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln57', cnn_ip/src/cnn.c:57) [583]  (1.82 ns)
	'getelementptr' operation ('x_addr', cnn_ip/src/cnn.c:57) [585]  (0 ns)
	'load' operation ('x_load', cnn_ip/src/cnn.c:57) on array 'x' [586]  (3.25 ns)

 <State 4>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', cnn_ip/src/cnn.c:46) [597]  (1.74 ns)
	'add' operation ('add_ln57_2', cnn_ip/src/cnn.c:57) [602]  (1.82 ns)
	'getelementptr' operation ('x_addr_8', cnn_ip/src/cnn.c:57) [604]  (0 ns)
	'load' operation ('x_load_8', cnn_ip/src/cnn.c:57) on array 'x' [605]  (3.25 ns)

 <State 5>: 6.04ns
The critical path consists of the following:
	'or' operation ('empty_75') [37]  (0 ns)
	'sub' operation ('empty_77') [41]  (1.82 ns)
	'select' operation ('select_ln31_3', cnn_ip/src/cnn.c:31) [212]  (0.968 ns)
	'getelementptr' operation ('weight1_addr_32', cnn_ip/src/cnn.c:57) [436]  (0 ns)
	'load' operation ('weight1_load_32', cnn_ip/src/cnn.c:31) on array 'weight1' [437]  (3.25 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [587]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [587]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [587]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [588]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [588]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [588]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [588]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnn_ip/src/cnn.c:57) [588]  (7.26 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_0_2', cnn_ip/src/cnn.c:57) [635]  (5.7 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [595]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [595]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [595]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [595]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnn_ip/src/cnn.c:57) [595]  (7.26 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1', cnn_ip/src/cnn.c:57) [678]  (5.7 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [607]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [607]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [607]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [607]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnn_ip/src/cnn.c:57) [607]  (7.26 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', cnn_ip/src/cnn.c:57) [719]  (5.7 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [615]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [615]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [615]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [615]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnn_ip/src/cnn.c:57) [615]  (7.26 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2_2', cnn_ip/src/cnn.c:57) [760]  (5.7 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [622]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [622]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [622]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [622]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnn_ip/src/cnn.c:57) [622]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [628]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [628]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [628]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [628]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnn_ip/src/cnn.c:57) [628]  (7.26 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3_2_2', cnn_ip/src/cnn.c:57) [836]  (5.7 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [636]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [636]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [636]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [636]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnn_ip/src/cnn.c:57) [636]  (7.26 ns)

 <State 49>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_5', cnn_ip/src/cnn.c:49) [637]  (0.698 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [643]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [643]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [643]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [643]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnn_ip/src/cnn.c:57) [643]  (7.26 ns)

 <State 55>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_0_2_1', cnn_ip/src/cnn.c:33) [644]  (0.698 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [651]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [651]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [651]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [651]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnn_ip/src/cnn.c:57) [651]  (7.26 ns)

 <State 61>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_6', cnn_ip/src/cnn.c:49) [652]  (0.698 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [658]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [658]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [658]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [658]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', cnn_ip/src/cnn.c:57) [658]  (7.26 ns)

 <State 67>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_7', cnn_ip/src/cnn.c:49) [659]  (0.698 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [665]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [665]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [665]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [665]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_1', cnn_ip/src/cnn.c:57) [665]  (7.26 ns)

 <State 73>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_8', cnn_ip/src/cnn.c:49) [666]  (0.698 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [672]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [672]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [672]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [672]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_0_2', cnn_ip/src/cnn.c:57) [672]  (7.26 ns)

 <State 79>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_9', cnn_ip/src/cnn.c:49) [673]  (0.698 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [679]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [679]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [679]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [679]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1', cnn_ip/src/cnn.c:57) [679]  (7.26 ns)

 <State 85>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_10', cnn_ip/src/cnn.c:49) [680]  (0.698 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [686]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [686]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [686]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [686]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_1', cnn_ip/src/cnn.c:57) [686]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [692]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [692]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [692]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [692]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_1_2', cnn_ip/src/cnn.c:57) [692]  (7.26 ns)

 <State 96>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_11', cnn_ip/src/cnn.c:49) [693]  (0.698 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [699]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [699]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [699]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [699]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2', cnn_ip/src/cnn.c:57) [699]  (7.26 ns)

 <State 102>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_12', cnn_ip/src/cnn.c:49) [700]  (0.698 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [706]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [706]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [706]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [706]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_1', cnn_ip/src/cnn.c:57) [706]  (7.26 ns)

 <State 108>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_1_2_1', cnn_ip/src/cnn.c:33) [707]  (0.698 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [713]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [713]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [713]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [713]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1_2_2', cnn_ip/src/cnn.c:57) [713]  (7.26 ns)

 <State 114>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_13', cnn_ip/src/cnn.c:49) [714]  (0.698 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [720]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [720]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [720]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [720]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', cnn_ip/src/cnn.c:57) [720]  (7.26 ns)

 <State 120>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_14', cnn_ip/src/cnn.c:49) [721]  (0.698 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [727]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [727]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [727]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [727]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_1', cnn_ip/src/cnn.c:57) [727]  (7.26 ns)

 <State 126>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_15', cnn_ip/src/cnn.c:49) [728]  (0.698 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [734]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [734]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [734]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [734]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_0_2', cnn_ip/src/cnn.c:57) [734]  (7.26 ns)

 <State 132>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_16', cnn_ip/src/cnn.c:49) [735]  (0.698 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [741]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [741]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [741]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [741]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1', cnn_ip/src/cnn.c:57) [741]  (7.26 ns)

 <State 138>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_17', cnn_ip/src/cnn.c:49) [742]  (0.698 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [748]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [748]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [748]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [748]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_1', cnn_ip/src/cnn.c:57) [748]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [754]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [754]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [754]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [754]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_1_2', cnn_ip/src/cnn.c:57) [754]  (7.26 ns)

 <State 149>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_18', cnn_ip/src/cnn.c:49) [755]  (0.698 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [761]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [761]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [761]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [761]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2', cnn_ip/src/cnn.c:57) [761]  (7.26 ns)

 <State 155>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_19', cnn_ip/src/cnn.c:49) [762]  (0.698 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [768]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [768]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [768]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [768]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_1', cnn_ip/src/cnn.c:57) [768]  (7.26 ns)

 <State 161>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_2_2_1', cnn_ip/src/cnn.c:33) [769]  (0.698 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [775]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [775]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [775]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [775]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2_2_2', cnn_ip/src/cnn.c:57) [775]  (7.26 ns)

 <State 167>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_20', cnn_ip/src/cnn.c:49) [776]  (0.698 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [782]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [782]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [782]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [782]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', cnn_ip/src/cnn.c:57) [782]  (7.26 ns)

 <State 173>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_21', cnn_ip/src/cnn.c:49) [783]  (0.698 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [789]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [789]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [789]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [789]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_1', cnn_ip/src/cnn.c:57) [789]  (7.26 ns)

 <State 179>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_22', cnn_ip/src/cnn.c:49) [790]  (0.698 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [796]  (7.26 ns)

 <State 181>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [796]  (7.26 ns)

 <State 182>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [796]  (7.26 ns)

 <State 183>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [796]  (7.26 ns)

 <State 184>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_0_2', cnn_ip/src/cnn.c:57) [796]  (7.26 ns)

 <State 185>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_23', cnn_ip/src/cnn.c:49) [797]  (0.698 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [803]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [803]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [803]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [803]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1', cnn_ip/src/cnn.c:57) [803]  (7.26 ns)

 <State 191>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_24', cnn_ip/src/cnn.c:49) [804]  (0.698 ns)

 <State 192>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [810]  (7.26 ns)

 <State 193>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [810]  (7.26 ns)

 <State 194>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [810]  (7.26 ns)

 <State 195>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [810]  (7.26 ns)

 <State 196>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_1', cnn_ip/src/cnn.c:57) [810]  (7.26 ns)

 <State 197>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [816]  (7.26 ns)

 <State 198>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [816]  (7.26 ns)

 <State 199>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [816]  (7.26 ns)

 <State 200>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [816]  (7.26 ns)

 <State 201>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_1_2', cnn_ip/src/cnn.c:57) [816]  (7.26 ns)

 <State 202>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_25', cnn_ip/src/cnn.c:49) [817]  (0.698 ns)

 <State 203>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [823]  (7.26 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [823]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [823]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [823]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2', cnn_ip/src/cnn.c:57) [823]  (7.26 ns)

 <State 208>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_26', cnn_ip/src/cnn.c:49) [824]  (0.698 ns)

 <State 209>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [830]  (7.26 ns)

 <State 210>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [830]  (7.26 ns)

 <State 211>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [830]  (7.26 ns)

 <State 212>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [830]  (7.26 ns)

 <State 213>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_1', cnn_ip/src/cnn.c:57) [830]  (7.26 ns)

 <State 214>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_3_2_1', cnn_ip/src/cnn.c:33) [831]  (0.698 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [837]  (7.26 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [837]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [837]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [837]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3_2_2', cnn_ip/src/cnn.c:57) [837]  (7.26 ns)

 <State 220>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_27', cnn_ip/src/cnn.c:49) [838]  (0.698 ns)

 <State 221>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [839]  (7.26 ns)

 <State 222>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [839]  (7.26 ns)

 <State 223>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [839]  (7.26 ns)

 <State 224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [839]  (7.26 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [839]  (7.26 ns)

 <State 226>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnn_ip/src/cnn.c:65) [842]  (0 ns)
	'store' operation ('store_ln65', cnn_ip/src/cnn.c:65) of variable 'sum', cnn_ip/src/cnn.c:63 on array 'y' [843]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
