<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 16 17:43:44 2024" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="rs_en_test" PACKAGE="clg400" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="simend_0" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simend">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="simend"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="simstart_0" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simstart">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="simstart"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/RS_EN_GEN_0" HWVERSION="1.0" INSTANCE="RS_EN_GEN_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RS_EN_GEN" VLNV="xilinx.com:module_ref:RS_EN_GEN:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="rs_en_test_RS_EN_GEN_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simstart" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="simstart_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simend" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="simend_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="10"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="1000"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="rs_en_test_sim_clk_gen_0_0"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
