0.6
2017.4
Dec 15 2017
21:07:18
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sim_1/new/top_sim.v,1606405752,verilog,,,,top_sim,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v,1606380602,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/CPU.v,1606446750,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ControlUnit.v,,CPU,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ControlUnit.v,1606462642,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Datamem.v,,ControlUnit,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Datamem.v,1606386957,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/InstrucMem.v,,Datamem,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/InstrucMem.v,1606462654,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Mux32.v,,InstrucMem,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Mux32.v,1606388863,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Mux5.v,,Mux32,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Mux5.v,1606388955,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v,,Mux5,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v,1606463468,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/RegFile.v,,PC,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/RegFile.v,1606461432,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SignExtend.v,,RegFile,,,,,,,,
D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SignExtend.v,1606446750,verilog,,D:/Vivado project/single_cycle_cpu/single_cycle_cpu.srcs/sim_1/new/top_sim.v,,SignExtend,,,,,,,,
