module CNT24B();
	input clk;
	output  cnt;
	reg[3:0] count=0;
always@(posedge clk)
begin
	count = count+1;
	if(count == 24'hffffff)
		count = 0;
end
assign cnt = (count==24'hffffff)?1:0;