`timescale 1ns/10ps

module testbench;

reg spdif_data, rst_n, clk;
wire decoded_data, decoder_clk;

decoder dcdr1(spdif_data, rst_n, clk, decoded_data, decoder_clk);

initial
begin
	clk = 0;
	rst_n = 0;
	spdif_data = 0;
end
	
always 
	#5 clk = ~clk;

initial
begin
	#1 rst_n = 1'b0;
	#2 rst_n = 1'b1;
	#100;
 	$display("d_out ", decoded_data, "clk_out ", decoder_clk);
	
	// $write("freqv @ clk=100MHz f1=%f", ratio);
	$finish;
end

always @(posedge clk)
	spdif_data = ~spdif_data;
	
// always @(negedge clk) $write("Time %t clk %b rst %b f1 %b f2 %b \n", $time, clk, rst, f1, f2); 
endmodule
