Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 15 00:06:05 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   217 |
|    Minimum number of control sets                        |   217 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   530 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   217 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    12 |
| >= 16              |    62 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             571 |          177 |
| No           | No                    | Yes                    |              50 |           18 |
| No           | Yes                   | No                     |             540 |          194 |
| Yes          | No                    | No                     |            1773 |          503 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |            1056 |          290 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/tx_reset_lanes_i                                                  |                1 |              1 |         1.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                  |                1 |              1 |         1.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/verify_watchdog_r0                                                        |                                                                                                                                                      |                1 |              2 |         2.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              2 |         2.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg_0                                                   |                1 |              2 |         2.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6_0                                   |                1 |              2 |         2.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/do_cc_r                                                                                          |                1 |              3 |         3.00 |
|  clk_int                                       | core_inst/eth_axis_tx_inst/ptr_reg[3]_i_1__2_n_0                                                                                                             | sync_reset_inst/Q[0]                                                                                                                                 |                1 |              4 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | sync_reset_inst/AS[0]                                                                                                                                |                1 |              4 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/tx_channel_up_i_0                                                 |                2 |              4 |         2.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_cplllock_cdc_sync/E[0]                                                                                        | AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                                        |                2 |              4 |         2.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                    | eth_pcspma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |         2.00 |
|  clk_int                                       |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                          |                4 |              4 |         1.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0                                                       |                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0                                                         |                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0                                                       |                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_next                                                                             | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_reg[5]_i_1__0_n_0                                                        |                1 |              4 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0                                                       |                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                      | eth_pcspma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              4 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                                                                   | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                                                                 |                2 |              4 |         2.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                                                                      | sync_reset_inst/Q[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                                                            | sync_reset_inst/Q[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  clk_int                                       |                                                                                                                                                              | core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                             |                2 |              5 |         2.50 |
|  clk_int                                       |                                                                                                                                                              | sync_reset_inst/rst0                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_int                                       |                                                                                                                                                              | sync_reset_pcspma_inst/sync_reg_reg[3]_0                                                                                                             |                3 |              5 |         1.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/ptr_reg[4]_i_1__0_n_0                                                                  | sync_reset_inst/Q[0]                                                                                                                                 |                3 |              5 |         1.67 |
|  clk_int                                       |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                1 |              5 |         5.00 |
|  clk_int                                       |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                1 |              5 |         5.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN                           |                1 |              5 |         5.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                                   |                                                                                                                                                      |                3 |              5 |         1.67 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              5 |         5.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0 | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                2 |              5 |         2.50 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg[4]_i_2__0_n_0                                                                  | core_inst/eth_axis_rx_inst/SR[0]                                                                                                                     |                1 |              5 |         5.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                             |                2 |              5 |         2.50 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | sync_reset_pcspma_inst/sync_reg_reg[3]_0                                                                                                             |                2 |              5 |         2.50 |
|  clk_int                                       |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                1 |              6 |         6.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg_reg_0                                                                        | core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_dest_ip_reg_reg[31]_0                                                                               |                1 |              7 |         7.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg0                                                 | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_ecp_r_reg_n_0_[1]                                |                2 |              7 |         3.50 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1_n_0                                          | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_ecp_r_reg_n_0_[1]                                |                2 |              7 |         3.50 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                                                                     | AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/tx_channel_up_i_0                                                 |                2 |              7 |         3.50 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_tx_err_detect_simplex_i/SS[0]                                        |                2 |              7 |         3.50 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0                                          | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/p_1_in16_in                                          |                2 |              7 |         3.50 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                                                            |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_2                                                                     |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_3                                                                     |                                                                                                                                                      |                1 |              8 |         8.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                    |                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                                                                     |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                                                                     |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count                                                         | eth_pcspma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                              | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                  |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                                                                        |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                                                                      |                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1__0_n_0                                                                                                  |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                                                                         |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1__0_n_0                                                                                                  |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                                                                     |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                                                             |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                                                              |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                                                              |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                                                             |                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                                                              |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                                                             |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_payload_fifo/E[0]                                                                                                                              | sync_reset_inst/Q[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count                                                         | eth_pcspma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                                                            |                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                                                               |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                           | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                  |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                                                               |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                                                              |                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                                                              |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[7]_i_1_n_0                                                               |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                                                              |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                                                              |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                                                              |                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                                                               |                                                                                                                                                      |                2 |              8 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg[7]_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_next                                                                                        | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                      |                2 |              8 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_last_word                                                                                          |                                                                                                                                                      |                3 |              8 |         2.67 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                     |                                                                                                                                                      |                1 |              8 |         8.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                                        |                6 |              8 |         1.33 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1_n_0                                          | AURORA0/inst/aurora_8b10b_0_tx_aurora_lane_simplex_gtx_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/p_1_in16_in                                          |                2 |              8 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count                                                                                                    | AURORA0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                                        |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_1                                                                                    |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_last_word                                                                                          |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_0                                                                                       |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_0                                                                                    |                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_1                                                                                       |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_last_word                                                                          |                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_version_ihl                                                                     |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_1                                                                     |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_1                                                                        |                                                                                                                                                      |                1 |              8 |         8.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_protocol                                                                        |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_last_word                                                                          |                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_0                                                                     |                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_0                                                                        |                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_0[0]                                                |                                                                                                                                                      |                2 |              9 |         4.50 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/E[0]                                                                                  |                                                                                                                                                      |                2 |              9 |         4.50 |
|  eth_pcspma/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                              |                                                                                                                                                      |                2 |              9 |         4.50 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1_n_0                                                                   | sync_reset_inst/Q[0]                                                                                                                                 |                5 |              9 |         1.80 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                                                                          |                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/grant_encoded_reg_reg[0]_5[0]                                                         |                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                                                                    |                                                                                                                                                      |                4 |             10 |         2.50 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg                                                     |                                                                                                                                                      |                3 |             10 |         3.33 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                                                         | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                    |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/E[0]                                                                                                                |                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0                                           |                                                                                                                                                      |                5 |             10 |         2.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/temp_m_udp_payload_axis_tvalid_next23_out                                                                |                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                                                                     |                                                                                                                                                      |                2 |             10 |         5.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tvalid_next0_out                                                       |                                                                                                                                                      |                2 |             10 |         5.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tuser_reg                                                                             |                                                                                                                                                      |                5 |             10 |         2.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0                                                     |                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/temp_m_ip_payload_axis_tvalid_next13_out                                                                 |                                                                                                                                                      |                3 |             10 |         3.33 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                     | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__0_n_0                                                |                                                                                                                                                      |                4 |             10 |         2.50 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_payload_axis_tdata_reg[7]_i_1_n_0                                                                           |                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/eth_axis_rx_inst/m_eth_payload_axis_tuser_reg                                                                                                      |                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_int                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_reg_reg[0]                                                                                            |                                                                                                                                                      |                2 |             10 |         5.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/standard_cc_module_i/count_24d_srl_r0                                                                                                           | AURORA0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                   |                2 |             11 |         5.50 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                           | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                               | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/p_0_in_0                                                                             | sync_reset_inst/Q[0]                                                                                                                                 |                3 |             12 |         4.00 |
|  clk_int                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                                                                   | core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                             |                3 |             13 |         4.33 |
|  eth_pcspma/inst/core_clocking_i/userclk       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                         | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                 |                4 |             13 |         3.25 |
|  clk_int                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg[12]_i_1_n_0                                                                                              | core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                             |                3 |             13 |         4.33 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                              | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                             |                3 |             13 |         4.33 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_response_valid_reg_reg_2                                                          | sync_reset_inst/Q[0]                                                                                                                                 |                7 |             13 |         1.86 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                                                             | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_reg[15]_i_1_n_0                                                          |                4 |             13 |         3.25 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0           |                5 |             13 |         2.60 |
|  clk_int                                       | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                              | core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                             |                4 |             13 |         3.25 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/E[0]                                                                                                | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                       |                3 |             13 |         4.33 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             13 |         3.25 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[12]_i_1__0_n_0                                                                                           | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                       |                2 |             13 |         6.50 |
|  clk_int                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1_n_0                                                                                    | core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                             |                4 |             14 |         3.50 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/p_0_in_0                                                                                                 | sync_reset_inst/Q[0]                                                                                                                                 |                4 |             14 |         3.50 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                                                              |                                                                                                                                                      |                3 |             14 |         4.67 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0                                                                                 | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                       |                4 |             14 |         3.50 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[1]                                                                     | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[2]                                                             |                4 |             14 |         3.50 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TX_RST_SM0                                                                 |                4 |             15 |         3.75 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/word_count_reg[15]_i_1_n_0                                                               |                                                                                                                                                      |                5 |             15 |         3.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT            | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                5 |             15 |         3.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/standard_cc_module_i/count_16d_srl_r0                                                                                                           | AURORA0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                   |                3 |             15 |         5.00 |
|  eth_pcspma/inst/core_clocking_i/gtrefclk_out  |                                                                                                                                                              |                                                                                                                                                      |                3 |             15 |         5.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_RST_SM0                                                                 |                5 |             15 |         3.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | sync_reset_pcspma_inst/Q[0]                                                                                                                          |                8 |             15 |         1.88 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/word_count_next                                                                          |                                                                                                                                                      |                7 |             16 |         2.29 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/word_count_next_0                                                                                        |                                                                                                                                                      |                4 |             16 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                                                | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                   |                4 |             16 |         4.00 |
|  clk_int                                       |                                                                                                                                                              | eth_pcspma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |               11 |             16 |         1.45 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                     | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt0                                                  |                4 |             16 |         4.00 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                             | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                        |                4 |             16 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next16_out                                                             |                                                                                                                                                      |                5 |             16 |         3.20 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_next                                                                                      | sync_reset_pcspma_inst/Q[0]                                                                                                                          |                6 |             16 |         2.67 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]              |                6 |             16 |         2.67 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/word_count_next                                                                                          |                                                                                                                                                      |                5 |             16 |         3.20 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                                   | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[0]_i_1_n_0                                                           |                5 |             17 |         3.40 |
|  eth_pcspma/inst/core_clocking_i/userclk       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                            | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                           |                5 |             17 |         3.40 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/aurora_8b10b_0_tx_global_logic_simplex_i/tx_channel_err_detect_simplex_i/wait_for_lane_up_r0                                            |                5 |             17 |         3.40 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                                                                   | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                                             |                5 |             17 |         3.40 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                       | AURORA0/inst/gt_wrapper_i/gt_txresetfsm_i/clear                                                                                                      |                5 |             17 |         3.40 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                                                              | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                           |                5 |             18 |         3.60 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                     |                4 |             18 |         4.50 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/simplex_timer_r[0]_i_2_n_0                                                                                                                      | AURORA0/inst/core_reset_logic_i/simplex_timer_r0                                                                                                     |                5 |             18 |         3.60 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter                                                        | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                          |                5 |             19 |         3.80 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter                                                        | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                  |                5 |             19 |         3.80 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              | AURORA0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                   |                6 |             20 |         3.33 |
|  clk_int                                       | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count                                                     |                                                                                                                                                      |                5 |             20 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                3 |             22 |         7.33 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[10]_i_1_n_0                                                           | sync_reset_inst/Q[0]                                                                                                                                 |                7 |             23 |         3.29 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg                                                                              | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                                                                 |                5 |             23 |         4.60 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                                                                   | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                       |                4 |             25 |         6.25 |
|  clk_int                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                                                                   | core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                             |                4 |             25 |         6.25 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/toggle                                                                                                      | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                6 |             26 |         4.33 |
|  clk_int                                       | core_inst/udp_payload_fifo/rd_ptr_reg_rep[12]_i_1_n_0                                                                                                        | sync_reset_inst/Q[0]                                                                                                                                 |                8 |             27 |         3.38 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg_1                                                           |                                                                                                                                                      |                9 |             27 |         3.00 |
|  clk_int                                       |                                                                                                                                                              | core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                             |                8 |             28 |         3.50 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                       |                7 |             28 |         4.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_2_n_0                                                                               | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1__0_n_0                                                                    |               11 |             32 |         2.91 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/update_crc                                                                                          | core_inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state[31]_i_1_n_0                                                                       |                9 |             32 |         3.56 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_ip_hdr                                                                                             |                                                                                                                                                      |                9 |             32 |         3.56 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/E[0]                                                                                 |                                                                                                                                                      |               17 |             32 |         1.88 |
|  clk_int                                       |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/SR[0]                                                           |               13 |             33 |         2.54 |
|  clk_int                                       | core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_1_n_0                                                                                          | core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                             |               10 |             38 |         3.80 |
|  eth_pcspma/inst/core_clocking_i/userclk2      | core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_1__0_n_0                                                                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                             |               10 |             38 |         3.80 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                9 |             39 |         4.33 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |               12 |             40 |         3.33 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              | eth_pcspma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |               14 |             44 |         3.14 |
|  clk_int                                       |                                                                                                                                                              | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                                                               |               13 |             48 |         3.69 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/outgoing_eth_dest_mac_next                                                                              |                                                                                                                                                      |               12 |             48 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/store_eth_hdr                                                                          |                                                                                                                                                      |               13 |             49 |         3.77 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/store_udp_hdr                                                                                     |                                                                                                                                                      |               13 |             49 |         3.77 |
|  clk_int                                       | core_inst/eth_axis_tx_inst/store_eth_hdr                                                                                                                     |                                                                                                                                                      |               15 |             50 |         3.33 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/frame_reg0                                                                            |                                                                                                                                                      |               11 |             50 |         4.55 |
|  eth_pcspma/inst/core_clocking_i/userclk       | AURORA0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                                                                     |                                                                                                                                                      |               15 |             52 |         3.47 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/grant_valid_reg_reg_2[0]                                                                                |                                                                                                                                                      |               22 |             63 |         2.86 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/E[0]                                                                                   |                                                                                                                                                      |               19 |             80 |         4.21 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_write                                                                             |                                                                                                                                                      |               17 |             80 |         4.71 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                                                                      |                                                                                                                                                      |               18 |             94 |         5.22 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0[0]                                                             | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                           |               23 |             99 |         4.30 |
|  clk_int                                       |                                                                                                                                                              | sync_reset_inst/Q[0]                                                                                                                                 |               49 |            102 |         2.08 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/udp_length_reg[15]_i_1_n_0                                                                               |                                                                                                                                                      |               33 |            110 |         3.33 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_ip_hdr                                                                             |                                                                                                                                                      |               37 |            112 |         3.03 |
|  clk_int                                       |                                                                                                                                                              |                                                                                                                                                      |               52 |            116 |         2.23 |
|  clk_int                                       | core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/store_frame                                                                            |                                                                                                                                                      |               33 |            132 |         4.00 |
|  clk_int                                       | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                                                            |                                                                                                                                                      |               18 |            144 |         8.00 |
|  eth_pcspma/inst/core_clocking_i/userclk2      |                                                                                                                                                              |                                                                                                                                                      |               55 |            178 |         3.24 |
|  eth_pcspma/inst/core_clocking_i/userclk       |                                                                                                                                                              |                                                                                                                                                      |               66 |            280 |         4.24 |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


