// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv1_p_HH_
#define _conv1_p_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv1_p_weight_tebkb.h"

namespace ap_rtl {

struct conv1_p : public sc_module {
    // Port declarations 63
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_in< sc_lv<8> > input_V_q0;
    sc_out< sc_logic > m_axi_weight_V_AWVALID;
    sc_in< sc_logic > m_axi_weight_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_weight_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_weight_V_AWID;
    sc_out< sc_lv<32> > m_axi_weight_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_weight_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_weight_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_weight_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_weight_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_weight_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_weight_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_weight_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_weight_V_AWUSER;
    sc_out< sc_logic > m_axi_weight_V_WVALID;
    sc_in< sc_logic > m_axi_weight_V_WREADY;
    sc_out< sc_lv<8> > m_axi_weight_V_WDATA;
    sc_out< sc_lv<1> > m_axi_weight_V_WSTRB;
    sc_out< sc_logic > m_axi_weight_V_WLAST;
    sc_out< sc_lv<1> > m_axi_weight_V_WID;
    sc_out< sc_lv<1> > m_axi_weight_V_WUSER;
    sc_out< sc_logic > m_axi_weight_V_ARVALID;
    sc_in< sc_logic > m_axi_weight_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_weight_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_weight_V_ARID;
    sc_out< sc_lv<32> > m_axi_weight_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_weight_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_weight_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_weight_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_weight_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_weight_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_weight_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_weight_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_weight_V_ARUSER;
    sc_in< sc_logic > m_axi_weight_V_RVALID;
    sc_out< sc_logic > m_axi_weight_V_RREADY;
    sc_in< sc_lv<8> > m_axi_weight_V_RDATA;
    sc_in< sc_logic > m_axi_weight_V_RLAST;
    sc_in< sc_lv<1> > m_axi_weight_V_RID;
    sc_in< sc_lv<1> > m_axi_weight_V_RUSER;
    sc_in< sc_lv<2> > m_axi_weight_V_RRESP;
    sc_in< sc_logic > m_axi_weight_V_BVALID;
    sc_out< sc_logic > m_axi_weight_V_BREADY;
    sc_in< sc_lv<2> > m_axi_weight_V_BRESP;
    sc_in< sc_lv<1> > m_axi_weight_V_BID;
    sc_in< sc_lv<1> > m_axi_weight_V_BUSER;
    sc_in< sc_lv<32> > conv1_weight_V3;
    sc_out< sc_lv<5> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<15> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_in< sc_lv<8> > output_V_q0;


    // Module declarations
    conv1_p(sc_module_name name);
    SC_HAS_PROCESS(conv1_p);

    ~conv1_p();

    sc_trace_file* mVcdFile;

    conv1_p_weight_tebkb* weight_temp_V_U;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > weight_V_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_1757;
    sc_signal< sc_logic > weight_V_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<10> > indvar_flatten14_reg_262;
    sc_signal< sc_lv<5> > i_reg_273;
    sc_signal< sc_lv<6> > indvar_flatten13_reg_285;
    sc_signal< sc_lv<2> > j_reg_296;
    sc_signal< sc_lv<4> > indvar_flatten_reg_308;
    sc_signal< sc_lv<2> > k_reg_320;
    sc_signal< sc_lv<2> > p_reg_332;
    sc_signal< sc_lv<15> > indvar_flatten15_reg_344;
    sc_signal< sc_lv<5> > i_1_reg_355;
    sc_signal< sc_lv<12> > indvar_flatten16_reg_367;
    sc_signal< sc_lv<6> > j_1_reg_378;
    sc_signal< sc_lv<6> > k_1_reg_390;
    sc_signal< sc_lv<15> > indvar_flatten17_reg_469;
    sc_signal< sc_lv<5> > i_2_reg_480;
    sc_signal< sc_lv<12> > indvar_flatten18_reg_491;
    sc_signal< sc_lv<6> > j_2_reg_502;
    sc_signal< sc_lv<6> > k_2_reg_513;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_524_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_weight_V_ARREADY;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_exitcond_flatten_reg_1757;
    sc_signal< sc_lv<10> > indvar_flatten_next2_fu_530_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten18_fu_536_p2;
    sc_signal< sc_lv<1> > exitcond_flatten18_reg_1766;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten18_reg_1766;
    sc_signal< sc_lv<6> > indvar_flatten_next1_fu_548_p3;
    sc_signal< sc_lv<5> > i_cast_mid2_v_fu_569_p3;
    sc_signal< sc_lv<5> > i_cast_mid2_v_reg_1781;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_576_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_reg_1788;
    sc_signal< sc_lv<1> > exitcond_flatten19_fu_581_p2;
    sc_signal< sc_lv<1> > exitcond_flatten19_reg_1793;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_fu_587_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_reg_1798;
    sc_signal< sc_lv<1> > tmp_618_fu_599_p2;
    sc_signal< sc_lv<1> > tmp_618_reg_1803;
    sc_signal< sc_lv<2> > j_cast_mid2_fu_604_p3;
    sc_signal< sc_lv<2> > j_cast_mid2_reg_1809;
    sc_signal< sc_lv<4> > indvar_flatten_op_fu_612_p2;
    sc_signal< sc_lv<4> > indvar_flatten_op_reg_1815;
    sc_signal< sc_lv<2> > p_mid2_fu_723_p3;
    sc_signal< sc_lv<2> > p_mid2_reg_1820;
    sc_signal< sc_lv<2> > k_cast_mid2_fu_731_p3;
    sc_signal< sc_lv<2> > k_cast_mid2_reg_1825;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_622_fu_743_p2;
    sc_signal< sc_lv<32> > tmp_622_reg_1830;
    sc_signal< sc_lv<2> > p_1_fu_749_p2;
    sc_signal< sc_lv<2> > p_1_reg_1836;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_755_p3;
    sc_signal< sc_lv<32> > tmp_624_fu_774_p2;
    sc_signal< sc_lv<32> > tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter4_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter5_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter6_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter7_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter8_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter9_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter10_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter11_tmp_624_reg_1846;
    sc_signal< sc_lv<32> > weight_V_addr_reg_1851;
    sc_signal< sc_lv<8> > weight_V_addr_read_reg_1857;
    sc_signal< sc_lv<1> > exitcond_flatten20_fu_791_p2;
    sc_signal< sc_lv<1> > exitcond_flatten20_reg_1862;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter1_exitcond_flatten20_reg_1862;
    sc_signal< sc_lv<15> > indvar_flatten_next2_2_fu_797_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten21_fu_803_p2;
    sc_signal< sc_lv<1> > exitcond_flatten21_reg_1871;
    sc_signal< sc_lv<1> > exitcond79_mid_fu_821_p2;
    sc_signal< sc_lv<1> > exitcond79_mid_reg_1877;
    sc_signal< sc_lv<6> > k_1_mid2_fu_833_p3;
    sc_signal< sc_lv<6> > k_1_mid2_reg_1882;
    sc_signal< sc_lv<6> > ap_reg_pp1_iter1_k_1_mid2_reg_1882;
    sc_signal< sc_lv<12> > indvar_flatten_next2_1_fu_847_p3;
    sc_signal< sc_lv<5> > i_1_cast_mid2_v_fu_868_p3;
    sc_signal< sc_lv<5> > i_1_cast_mid2_v_reg_1893;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<6> > j_1_cast_mid2_fu_916_p3;
    sc_signal< sc_lv<6> > j_1_cast_mid2_reg_1898;
    sc_signal< sc_lv<11> > tmp_629_fu_927_p2;
    sc_signal< sc_lv<11> > tmp_629_reg_1903;
    sc_signal< sc_lv<6> > k_4_fu_933_p2;
    sc_signal< sc_lv<11> > h_cast_cast_fu_976_p1;
    sc_signal< sc_lv<11> > h_cast_cast_reg_1919;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > exitcond52_fu_980_p2;
    sc_signal< sc_lv<16> > w_cast_cast_fu_986_p1;
    sc_signal< sc_lv<16> > w_cast_cast_reg_1928;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<6> > h_34_fu_996_p2;
    sc_signal< sc_lv<1> > exitcond53_fu_990_p2;
    sc_signal< sc_lv<32> > m_cast_fu_1002_p1;
    sc_signal< sc_lv<32> > m_cast_reg_1941;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<2> > m_7_fu_1012_p2;
    sc_signal< sc_lv<2> > m_7_reg_1949;
    sc_signal< sc_lv<8> > tmp_cast_cast_fu_1034_p1;
    sc_signal< sc_lv<8> > tmp_cast_cast_reg_1954;
    sc_signal< sc_lv<1> > exitcond55_fu_1006_p2;
    sc_signal< sc_lv<6> > w_44_fu_1038_p2;
    sc_signal< sc_lv<11> > n_cast_cast_fu_1044_p1;
    sc_signal< sc_lv<11> > n_cast_cast_reg_1964;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<2> > n_7_fu_1054_p2;
    sc_signal< sc_lv<2> > n_7_reg_1972;
    sc_signal< sc_lv<13> > tmp_150_cast_cast_fu_1076_p1;
    sc_signal< sc_lv<13> > tmp_150_cast_cast_reg_1977;
    sc_signal< sc_lv<1> > exitcond56_fu_1048_p2;
    sc_signal< sc_lv<9> > ci_cast9_cast_fu_1080_p1;
    sc_signal< sc_lv<9> > ci_cast9_cast_reg_1982;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<12> > input_V_addr_reg_1987;
    sc_signal< sc_lv<2> > ci_16_fu_1161_p2;
    sc_signal< sc_lv<2> > ci_16_reg_1995;
    sc_signal< sc_lv<15> > output_V_addr_2_reg_2000;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<11> > tmp_2147_fu_1296_p1;
    sc_signal< sc_lv<11> > tmp_2147_reg_2005;
    sc_signal< sc_lv<9> > tmp_2148_fu_1300_p1;
    sc_signal< sc_lv<9> > tmp_2148_reg_2010;
    sc_signal< sc_lv<1> > exitcond58_fu_1304_p2;
    sc_signal< sc_lv<1> > exitcond58_reg_2015;
    sc_signal< sc_lv<5> > co_34_fu_1310_p2;
    sc_signal< sc_lv<5> > co_34_reg_2019;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<8> > weight_temp_V_q0;
    sc_signal< sc_lv<8> > weight_temp_V_load_reg_2029;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<8> > input_V_load_reg_2034;
    sc_signal< sc_lv<16> > p_Val2_67_fu_1344_p2;
    sc_signal< sc_lv<16> > p_Val2_67_reg_2039;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<8> > p_Val2_s_reg_2044;
    sc_signal< sc_lv<1> > tmp_2150_reg_2049;
    sc_signal< sc_lv<16> > p_Val2_68_fu_1369_p2;
    sc_signal< sc_lv<16> > p_Val2_68_reg_2054;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<1> > signbit_reg_2059;
    sc_signal< sc_lv<8> > p_Val2_70_fu_1403_p2;
    sc_signal< sc_lv<8> > p_Val2_70_reg_2066;
    sc_signal< sc_lv<1> > newsignbit_fu_1409_p3;
    sc_signal< sc_lv<1> > newsignbit_reg_2072;
    sc_signal< sc_lv<1> > carry_fu_1423_p2;
    sc_signal< sc_lv<1> > carry_reg_2078;
    sc_signal< sc_lv<2> > tmp_254_reg_2085;
    sc_signal< sc_lv<1> > p_38_i_i_fu_1481_p2;
    sc_signal< sc_lv<1> > p_38_i_i_reg_2091;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > tmp_159_fu_1497_p2;
    sc_signal< sc_lv<1> > tmp_159_reg_2096;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_fu_1508_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_reg_2101;
    sc_signal< sc_lv<1> > underflow_fu_1525_p2;
    sc_signal< sc_lv<1> > underflow_reg_2106;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_1530_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_reg_2111;
    sc_signal< sc_lv<1> > exitcond_flatten22_fu_1566_p2;
    sc_signal< sc_lv<1> > exitcond_flatten22_reg_2116;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_flag00011001;
    sc_signal< sc_lv<15> > indvar_flatten_next2_4_fu_1572_p2;
    sc_signal< sc_lv<15> > indvar_flatten_next2_4_reg_2120;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<6> > j_2_mid_fu_1590_p3;
    sc_signal< sc_lv<6> > j_2_mid_reg_2125;
    sc_signal< sc_lv<5> > i_2_cast7_mid2_v_fu_1598_p3;
    sc_signal< sc_lv<5> > i_2_cast7_mid2_v_reg_2131;
    sc_signal< sc_lv<1> > exitcond_mid_fu_1618_p2;
    sc_signal< sc_lv<1> > exitcond_mid_reg_2138;
    sc_signal< sc_lv<6> > k_2_mid2_fu_1630_p3;
    sc_signal< sc_lv<6> > k_2_mid2_reg_2143;
    sc_signal< sc_lv<12> > indvar_flatten_next2_3_fu_1644_p3;
    sc_signal< sc_lv<12> > indvar_flatten_next2_3_reg_2149;
    sc_signal< sc_lv<6> > j_2_cast6_mid2_fu_1685_p3;
    sc_signal< sc_lv<6> > j_2_cast6_mid2_reg_2154;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state33_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state35_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_flag00011001;
    sc_signal< sc_lv<11> > tmp_636_fu_1695_p2;
    sc_signal< sc_lv<11> > tmp_636_reg_2159;
    sc_signal< sc_lv<6> > k_6_fu_1701_p2;
    sc_signal< sc_lv<6> > k_6_reg_2165;
    sc_signal< sc_lv<15> > output_V_addr_1_reg_2170;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< bool > ap_block_pp1_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp2_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state32;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage1_flag00011011;
    sc_signal< sc_lv<10> > weight_temp_V_address0;
    sc_signal< sc_logic > weight_temp_V_ce0;
    sc_signal< sc_logic > weight_temp_V_we0;
    sc_signal< sc_lv<8> > weight_temp_V_d0;
    sc_signal< sc_lv<5> > i_phi_fu_277_p4;
    sc_signal< sc_lv<2> > j_phi_fu_300_p4;
    sc_signal< sc_lv<4> > indvar_flatten_phi_fu_312_p4;
    sc_signal< sc_lv<2> > k_phi_fu_324_p4;
    sc_signal< sc_lv<2> > p_phi_fu_336_p4;
    sc_signal< sc_lv<5> > i_1_phi_fu_359_p4;
    sc_signal< bool > ap_block_pp1_stage0_flag00000000;
    sc_signal< sc_lv<6> > j_1_phi_fu_382_p4;
    sc_signal< sc_lv<6> > k_1_phi_fu_394_p4;
    sc_signal< sc_lv<6> > h_reg_401;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<6> > w_reg_413;
    sc_signal< sc_lv<2> > m_reg_425;
    sc_signal< sc_lv<2> > n_reg_436;
    sc_signal< sc_lv<1> > exitcond57_fu_1155_p2;
    sc_signal< sc_lv<2> > ci_reg_447;
    sc_signal< sc_lv<5> > co_reg_458;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<15> > indvar_flatten17_phi_fu_473_p4;
    sc_signal< bool > ap_block_pp2_stage0_flag00000000;
    sc_signal< sc_lv<5> > i_2_phi_fu_484_p4;
    sc_signal< sc_lv<12> > indvar_flatten18_phi_fu_495_p4;
    sc_signal< sc_lv<6> > j_2_phi_fu_506_p4;
    sc_signal< sc_lv<6> > k_2_phi_fu_517_p4;
    sc_signal< sc_lv<32> > i_1_cast_mid2_fu_875_p1;
    sc_signal< sc_lv<32> > tmp_764_cast_fu_971_p1;
    sc_signal< sc_lv<32> > tmp_781_cast_fu_1150_p1;
    sc_signal< sc_lv<32> > tmp_789_cast_fu_1237_p1;
    sc_signal< sc_lv<32> > tmp_798_cast_fu_1333_p1;
    sc_signal< sc_lv<32> > tmp_773_cast_fu_1739_p1;
    sc_signal< sc_lv<32> > sum_fu_780_p2;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_weight_V_ARREADY;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<8> > this_assign_1_fu_1557_p3;
    sc_signal< sc_lv<1> > tmp_2143_fu_1744_p3;
    sc_signal< bool > ap_block_pp2_stage1_flag00000000;
    sc_signal< sc_lv<6> > indvar_flatten13_op_fu_542_p2;
    sc_signal< sc_lv<5> > i_6_fu_556_p2;
    sc_signal< sc_lv<2> > j_mid_fu_562_p3;
    sc_signal< sc_lv<2> > j_6_fu_593_p2;
    sc_signal< sc_lv<7> > tmp_fu_621_p3;
    sc_signal< sc_lv<8> > p_shl2_cast_fu_628_p1;
    sc_signal< sc_lv<8> > i_cast_mid2_cast_fu_618_p1;
    sc_signal< sc_lv<8> > tmp_617_fu_632_p2;
    sc_signal< sc_lv<1> > exitcond_fu_642_p2;
    sc_signal< sc_lv<9> > j_cast_mid2_cast_fu_660_p1;
    sc_signal< sc_lv<9> > tmp_744_cast_fu_638_p1;
    sc_signal< sc_lv<9> > tmp_619_fu_663_p2;
    sc_signal< sc_lv<11> > tmp_2138_fu_673_p3;
    sc_signal< sc_lv<32> > p_shl1_fu_681_p1;
    sc_signal< sc_lv<32> > tmp_746_cast_fu_669_p1;
    sc_signal< sc_lv<1> > exitcond_flatten_not_fu_691_p2;
    sc_signal< sc_lv<1> > exitcond82_mid_fu_648_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_4_fu_696_p2;
    sc_signal< sc_lv<2> > k_mid_fu_653_p3;
    sc_signal< sc_lv<1> > exitcond82_mid1_fu_701_p2;
    sc_signal< sc_lv<1> > tmp_621_fu_713_p2;
    sc_signal< sc_lv<1> > tmp_2139_fu_718_p2;
    sc_signal< sc_lv<2> > k_5_fu_707_p2;
    sc_signal< sc_lv<32> > k_cast_mid2_cast_fu_739_p1;
    sc_signal< sc_lv<32> > tmp_620_fu_685_p2;
    sc_signal< sc_lv<32> > tmp_2140_fu_761_p2;
    sc_signal< sc_lv<32> > p_cast_fu_771_p1;
    sc_signal< sc_lv<32> > tmp_623_fu_766_p2;
    sc_signal< sc_lv<1> > exitcond51_fu_815_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_1_fu_809_p2;
    sc_signal< sc_lv<1> > tmp_628_fu_827_p2;
    sc_signal< sc_lv<12> > indvar_flatten44_op_fu_841_p2;
    sc_signal< sc_lv<5> > i_7_fu_855_p2;
    sc_signal< sc_lv<10> > tmp_625_fu_880_p3;
    sc_signal< sc_lv<6> > tmp_626_fu_892_p3;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_888_p1;
    sc_signal< sc_lv<11> > p_shl6_cast_fu_900_p1;
    sc_signal< sc_lv<6> > j_1_mid_fu_861_p3;
    sc_signal< sc_lv<6> > j_7_fu_910_p2;
    sc_signal< sc_lv<11> > j_1_cast_mid2_cast_fu_923_p1;
    sc_signal< sc_lv<11> > tmp_627_fu_904_p2;
    sc_signal< sc_lv<12> > tmp_2141_fu_945_p3;
    sc_signal< sc_lv<16> > p_shl3_cast_fu_938_p3;
    sc_signal< sc_lv<16> > p_shl4_cast_fu_952_p1;
    sc_signal< sc_lv<16> > k_1_cast_cast_fu_962_p1;
    sc_signal< sc_lv<16> > tmp_630_fu_956_p2;
    sc_signal< sc_lv<16> > tmp_631_fu_965_p2;
    sc_signal< sc_lv<2> > tmp1_fu_1018_p2;
    sc_signal< sc_lv<6> > tmp1_cast_fu_1024_p1;
    sc_signal< sc_lv<6> > tmp_s_fu_1028_p2;
    sc_signal< sc_lv<2> > tmp2_fu_1060_p2;
    sc_signal< sc_lv<6> > tmp2_cast_fu_1066_p1;
    sc_signal< sc_lv<6> > tmp_150_fu_1070_p2;
    sc_signal< sc_lv<7> > tmp_639_fu_1084_p3;
    sc_signal< sc_lv<3> > tmp_640_fu_1096_p3;
    sc_signal< sc_lv<8> > p_shl9_cast_fu_1092_p1;
    sc_signal< sc_lv<8> > p_shl10_cast_fu_1104_p1;
    sc_signal< sc_lv<8> > tmp_641_fu_1108_p2;
    sc_signal< sc_lv<8> > tmp_642_fu_1114_p2;
    sc_signal< sc_lv<9> > tmp_2144_fu_1127_p3;
    sc_signal< sc_lv<13> > p_shl7_cast_fu_1119_p3;
    sc_signal< sc_lv<13> > p_shl8_cast_fu_1135_p1;
    sc_signal< sc_lv<13> > tmp_643_fu_1139_p2;
    sc_signal< sc_lv<13> > tmp_644_fu_1145_p2;
    sc_signal< sc_lv<10> > tmp_645_fu_1171_p3;
    sc_signal< sc_lv<6> > tmp_646_fu_1183_p3;
    sc_signal< sc_lv<11> > p_shl17_cast_fu_1191_p1;
    sc_signal< sc_lv<11> > p_shl16_cast_fu_1179_p1;
    sc_signal< sc_lv<11> > tmp_647_fu_1195_p2;
    sc_signal< sc_lv<11> > tmp_648_fu_1201_p2;
    sc_signal< sc_lv<12> > tmp_2145_fu_1214_p3;
    sc_signal< sc_lv<16> > p_shl15_cast_fu_1222_p1;
    sc_signal< sc_lv<16> > p_shl14_cast_fu_1206_p3;
    sc_signal< sc_lv<16> > tmp_649_fu_1226_p2;
    sc_signal< sc_lv<16> > tmp_650_fu_1232_p2;
    sc_signal< sc_lv<7> > tmp_651_fu_1242_p3;
    sc_signal< sc_lv<8> > p_shl13_cast_fu_1250_p1;
    sc_signal< sc_lv<8> > co_cast8_cast_fu_1167_p1;
    sc_signal< sc_lv<8> > tmp_652_fu_1254_p2;
    sc_signal< sc_lv<9> > tmp_791_cast_fu_1260_p1;
    sc_signal< sc_lv<9> > tmp_653_fu_1264_p2;
    sc_signal< sc_lv<11> > tmp_2146_fu_1273_p3;
    sc_signal< sc_lv<32> > p_shl_fu_1281_p1;
    sc_signal< sc_lv<32> > tmp_792_cast_fu_1269_p1;
    sc_signal< sc_lv<32> > tmp_654_fu_1285_p2;
    sc_signal< sc_lv<32> > tmp_655_fu_1291_p2;
    sc_signal< sc_lv<11> > p_shl11_cast_fu_1316_p3;
    sc_signal< sc_lv<11> > tmp_656_fu_1323_p2;
    sc_signal< sc_lv<11> > tmp_657_fu_1328_p2;
    sc_signal< sc_lv<8> > p_Val2_67_fu_1344_p0;
    sc_signal< sc_lv<8> > p_Val2_67_fu_1344_p1;
    sc_signal< sc_lv<14> > tmp_152_fu_1358_p3;
    sc_signal< sc_lv<16> > tmp_152_cast_fu_1365_p1;
    sc_signal< sc_lv<8> > tmp_155_fu_1392_p1;
    sc_signal< sc_lv<8> > p_Val2_69_fu_1382_p4;
    sc_signal< sc_lv<1> > tmp_2151_fu_1395_p3;
    sc_signal< sc_lv<1> > tmp_156_fu_1417_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1446_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1451_p2;
    sc_signal< sc_lv<1> > tmp_2153_fu_1439_p3;
    sc_signal< sc_lv<1> > tmp_157_fu_1463_p2;
    sc_signal< sc_lv<1> > p_41_i_i_fu_1469_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1456_p3;
    sc_signal< sc_lv<1> > p_not_i_i_fu_1486_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_1492_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_1474_p3;
    sc_signal< sc_lv<1> > tmp3_demorgan_fu_1513_p2;
    sc_signal< sc_lv<1> > tmp3_fu_1519_p2;
    sc_signal< sc_lv<1> > overflow_fu_1502_p2;
    sc_signal< sc_lv<1> > tmp4_fu_1536_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_1540_p2;
    sc_signal< sc_lv<8> > p_Val2_187_mux_fu_1545_p3;
    sc_signal< sc_lv<8> > p_Val2_s_504_fu_1551_p3;
    sc_signal< sc_lv<1> > exitcond_flatten23_fu_1584_p2;
    sc_signal< sc_lv<5> > i_8_fu_1578_p2;
    sc_signal< sc_lv<1> > exitcond54_fu_1612_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_2_fu_1606_p2;
    sc_signal< sc_lv<1> > tmp_635_fu_1624_p2;
    sc_signal< sc_lv<12> > indvar_flatten66_op_fu_1638_p2;
    sc_signal< sc_lv<10> > tmp_632_fu_1652_p3;
    sc_signal< sc_lv<6> > tmp_633_fu_1663_p3;
    sc_signal< sc_lv<11> > p_shl20_cast_fu_1659_p1;
    sc_signal< sc_lv<11> > p_shl21_cast_fu_1670_p1;
    sc_signal< sc_lv<6> > j_8_fu_1680_p2;
    sc_signal< sc_lv<11> > j_2_cast6_mid2_cast_fu_1691_p1;
    sc_signal< sc_lv<11> > tmp_634_fu_1674_p2;
    sc_signal< sc_lv<12> > tmp_2142_fu_1713_p3;
    sc_signal< sc_lv<16> > p_shl18_cast_fu_1706_p3;
    sc_signal< sc_lv<16> > p_shl19_cast_fu_1720_p1;
    sc_signal< sc_lv<16> > k_2_cast5_cast_fu_1730_p1;
    sc_signal< sc_lv<16> > tmp_637_fu_1724_p2;
    sc_signal< sc_lv<16> > tmp_638_fu_1733_p2;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_pp1_stage0;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_state20;
    static const sc_lv<20> ap_ST_fsm_state21;
    static const sc_lv<20> ap_ST_fsm_state22;
    static const sc_lv<20> ap_ST_fsm_state23;
    static const sc_lv<20> ap_ST_fsm_state24;
    static const sc_lv<20> ap_ST_fsm_state25;
    static const sc_lv<20> ap_ST_fsm_state26;
    static const sc_lv<20> ap_ST_fsm_state27;
    static const sc_lv<20> ap_ST_fsm_state28;
    static const sc_lv<20> ap_ST_fsm_state29;
    static const sc_lv<20> ap_ST_fsm_state30;
    static const sc_lv<20> ap_ST_fsm_state31;
    static const sc_lv<20> ap_ST_fsm_pp2_stage0;
    static const sc_lv<20> ap_ST_fsm_pp2_stage1;
    static const sc_lv<20> ap_ST_fsm_state36;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<10> ap_const_lv10_288;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<15> ap_const_lv15_6000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<12> ap_const_lv12_400;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<32> ap_const_lv32_13;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_1446_p2();
    void thread_Range1_all_zeros_fu_1451_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state36();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp1_stage0_flag00000000();
    void thread_ap_block_pp1_stage0_flag00011001();
    void thread_ap_block_pp1_stage0_flag00011011();
    void thread_ap_block_pp2_stage0_flag00000000();
    void thread_ap_block_pp2_stage0_flag00011001();
    void thread_ap_block_pp2_stage0_flag00011011();
    void thread_ap_block_pp2_stage1_flag00000000();
    void thread_ap_block_pp2_stage1_flag00011001();
    void thread_ap_block_pp2_stage1_flag00011011();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state16_pp1_stage0_iter0();
    void thread_ap_block_state17_pp1_stage0_iter1();
    void thread_ap_block_state18_pp1_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state32_pp2_stage0_iter0();
    void thread_ap_block_state33_pp2_stage1_iter0();
    void thread_ap_block_state34_pp2_stage0_iter1();
    void thread_ap_block_state35_pp2_stage1_iter1();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state16();
    void thread_ap_condition_pp2_exit_iter0_state32();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_weight_V_ARREADY();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_brmerge40_demorgan_i_fu_1508_p2();
    void thread_brmerge_i_i_fu_1492_p2();
    void thread_brmerge_i_i_i_fu_1530_p2();
    void thread_carry_fu_1423_p2();
    void thread_ci_16_fu_1161_p2();
    void thread_ci_cast9_cast_fu_1080_p1();
    void thread_co_34_fu_1310_p2();
    void thread_co_cast8_cast_fu_1167_p1();
    void thread_deleted_ones_fu_1474_p3();
    void thread_deleted_zeros_fu_1456_p3();
    void thread_exitcond51_fu_815_p2();
    void thread_exitcond52_fu_980_p2();
    void thread_exitcond53_fu_990_p2();
    void thread_exitcond54_fu_1612_p2();
    void thread_exitcond55_fu_1006_p2();
    void thread_exitcond56_fu_1048_p2();
    void thread_exitcond57_fu_1155_p2();
    void thread_exitcond58_fu_1304_p2();
    void thread_exitcond79_mid_fu_821_p2();
    void thread_exitcond82_mid1_fu_701_p2();
    void thread_exitcond82_mid_fu_648_p2();
    void thread_exitcond_flatten18_fu_536_p2();
    void thread_exitcond_flatten19_fu_581_p2();
    void thread_exitcond_flatten20_fu_791_p2();
    void thread_exitcond_flatten21_fu_803_p2();
    void thread_exitcond_flatten22_fu_1566_p2();
    void thread_exitcond_flatten23_fu_1584_p2();
    void thread_exitcond_flatten_fu_524_p2();
    void thread_exitcond_flatten_mid_fu_587_p2();
    void thread_exitcond_flatten_not_fu_691_p2();
    void thread_exitcond_fu_642_p2();
    void thread_exitcond_mid_fu_1618_p2();
    void thread_h_34_fu_996_p2();
    void thread_h_cast_cast_fu_976_p1();
    void thread_i_1_cast_mid2_fu_875_p1();
    void thread_i_1_cast_mid2_v_fu_868_p3();
    void thread_i_1_phi_fu_359_p4();
    void thread_i_2_cast7_mid2_v_fu_1598_p3();
    void thread_i_2_phi_fu_484_p4();
    void thread_i_6_fu_556_p2();
    void thread_i_7_fu_855_p2();
    void thread_i_8_fu_1578_p2();
    void thread_i_cast_mid2_cast_fu_618_p1();
    void thread_i_cast_mid2_v_fu_569_p3();
    void thread_i_phi_fu_277_p4();
    void thread_indvar_flatten13_op_fu_542_p2();
    void thread_indvar_flatten17_phi_fu_473_p4();
    void thread_indvar_flatten18_phi_fu_495_p4();
    void thread_indvar_flatten44_op_fu_841_p2();
    void thread_indvar_flatten66_op_fu_1638_p2();
    void thread_indvar_flatten_next1_fu_548_p3();
    void thread_indvar_flatten_next2_1_fu_847_p3();
    void thread_indvar_flatten_next2_2_fu_797_p2();
    void thread_indvar_flatten_next2_3_fu_1644_p3();
    void thread_indvar_flatten_next2_4_fu_1572_p2();
    void thread_indvar_flatten_next2_fu_530_p2();
    void thread_indvar_flatten_next_fu_755_p3();
    void thread_indvar_flatten_op_fu_612_p2();
    void thread_indvar_flatten_phi_fu_312_p4();
    void thread_input_V_address0();
    void thread_input_V_ce0();
    void thread_j_1_cast_mid2_cast_fu_923_p1();
    void thread_j_1_cast_mid2_fu_916_p3();
    void thread_j_1_mid_fu_861_p3();
    void thread_j_1_phi_fu_382_p4();
    void thread_j_2_cast6_mid2_cast_fu_1691_p1();
    void thread_j_2_cast6_mid2_fu_1685_p3();
    void thread_j_2_mid_fu_1590_p3();
    void thread_j_2_phi_fu_506_p4();
    void thread_j_6_fu_593_p2();
    void thread_j_7_fu_910_p2();
    void thread_j_8_fu_1680_p2();
    void thread_j_cast_mid2_cast_fu_660_p1();
    void thread_j_cast_mid2_fu_604_p3();
    void thread_j_mid_fu_562_p3();
    void thread_j_phi_fu_300_p4();
    void thread_k_1_cast_cast_fu_962_p1();
    void thread_k_1_mid2_fu_833_p3();
    void thread_k_1_phi_fu_394_p4();
    void thread_k_2_cast5_cast_fu_1730_p1();
    void thread_k_2_mid2_fu_1630_p3();
    void thread_k_2_phi_fu_517_p4();
    void thread_k_4_fu_933_p2();
    void thread_k_5_fu_707_p2();
    void thread_k_6_fu_1701_p2();
    void thread_k_cast_mid2_cast_fu_739_p1();
    void thread_k_cast_mid2_fu_731_p3();
    void thread_k_mid_fu_653_p3();
    void thread_k_phi_fu_324_p4();
    void thread_m_7_fu_1012_p2();
    void thread_m_axi_weight_V_ARADDR();
    void thread_m_axi_weight_V_ARBURST();
    void thread_m_axi_weight_V_ARCACHE();
    void thread_m_axi_weight_V_ARID();
    void thread_m_axi_weight_V_ARLEN();
    void thread_m_axi_weight_V_ARLOCK();
    void thread_m_axi_weight_V_ARPROT();
    void thread_m_axi_weight_V_ARQOS();
    void thread_m_axi_weight_V_ARREGION();
    void thread_m_axi_weight_V_ARSIZE();
    void thread_m_axi_weight_V_ARUSER();
    void thread_m_axi_weight_V_ARVALID();
    void thread_m_axi_weight_V_AWADDR();
    void thread_m_axi_weight_V_AWBURST();
    void thread_m_axi_weight_V_AWCACHE();
    void thread_m_axi_weight_V_AWID();
    void thread_m_axi_weight_V_AWLEN();
    void thread_m_axi_weight_V_AWLOCK();
    void thread_m_axi_weight_V_AWPROT();
    void thread_m_axi_weight_V_AWQOS();
    void thread_m_axi_weight_V_AWREGION();
    void thread_m_axi_weight_V_AWSIZE();
    void thread_m_axi_weight_V_AWUSER();
    void thread_m_axi_weight_V_AWVALID();
    void thread_m_axi_weight_V_BREADY();
    void thread_m_axi_weight_V_RREADY();
    void thread_m_axi_weight_V_WDATA();
    void thread_m_axi_weight_V_WID();
    void thread_m_axi_weight_V_WLAST();
    void thread_m_axi_weight_V_WSTRB();
    void thread_m_axi_weight_V_WUSER();
    void thread_m_axi_weight_V_WVALID();
    void thread_m_cast_fu_1002_p1();
    void thread_n_7_fu_1054_p2();
    void thread_n_cast_cast_fu_1044_p1();
    void thread_newsignbit_fu_1409_p3();
    void thread_not_exitcond_flatten_1_fu_809_p2();
    void thread_not_exitcond_flatten_2_fu_1606_p2();
    void thread_not_exitcond_flatten_4_fu_696_p2();
    void thread_not_exitcond_flatten_fu_576_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_overflow_fu_1502_p2();
    void thread_p_1_fu_749_p2();
    void thread_p_38_i_i_fu_1481_p2();
    void thread_p_41_i_i_fu_1469_p2();
    void thread_p_Val2_187_mux_fu_1545_p3();
    void thread_p_Val2_67_fu_1344_p0();
    void thread_p_Val2_67_fu_1344_p1();
    void thread_p_Val2_67_fu_1344_p2();
    void thread_p_Val2_68_fu_1369_p2();
    void thread_p_Val2_69_fu_1382_p4();
    void thread_p_Val2_70_fu_1403_p2();
    void thread_p_Val2_s_504_fu_1551_p3();
    void thread_p_cast_fu_771_p1();
    void thread_p_mid2_fu_723_p3();
    void thread_p_not_i_i_fu_1486_p2();
    void thread_p_phi_fu_336_p4();
    void thread_p_shl10_cast_fu_1104_p1();
    void thread_p_shl11_cast_fu_1316_p3();
    void thread_p_shl13_cast_fu_1250_p1();
    void thread_p_shl14_cast_fu_1206_p3();
    void thread_p_shl15_cast_fu_1222_p1();
    void thread_p_shl16_cast_fu_1179_p1();
    void thread_p_shl17_cast_fu_1191_p1();
    void thread_p_shl18_cast_fu_1706_p3();
    void thread_p_shl19_cast_fu_1720_p1();
    void thread_p_shl1_fu_681_p1();
    void thread_p_shl20_cast_fu_1659_p1();
    void thread_p_shl21_cast_fu_1670_p1();
    void thread_p_shl2_cast_fu_628_p1();
    void thread_p_shl3_cast_fu_938_p3();
    void thread_p_shl4_cast_fu_952_p1();
    void thread_p_shl5_cast_fu_888_p1();
    void thread_p_shl6_cast_fu_900_p1();
    void thread_p_shl7_cast_fu_1119_p3();
    void thread_p_shl8_cast_fu_1135_p1();
    void thread_p_shl9_cast_fu_1092_p1();
    void thread_p_shl_fu_1281_p1();
    void thread_sum_fu_780_p2();
    void thread_this_assign_1_fu_1557_p3();
    void thread_tmp1_cast_fu_1024_p1();
    void thread_tmp1_fu_1018_p2();
    void thread_tmp2_cast_fu_1066_p1();
    void thread_tmp2_fu_1060_p2();
    void thread_tmp3_demorgan_fu_1513_p2();
    void thread_tmp3_fu_1519_p2();
    void thread_tmp4_fu_1536_p2();
    void thread_tmp_150_cast_cast_fu_1076_p1();
    void thread_tmp_150_fu_1070_p2();
    void thread_tmp_152_cast_fu_1365_p1();
    void thread_tmp_152_fu_1358_p3();
    void thread_tmp_155_fu_1392_p1();
    void thread_tmp_156_fu_1417_p2();
    void thread_tmp_157_fu_1463_p2();
    void thread_tmp_159_fu_1497_p2();
    void thread_tmp_2138_fu_673_p3();
    void thread_tmp_2139_fu_718_p2();
    void thread_tmp_2140_fu_761_p2();
    void thread_tmp_2141_fu_945_p3();
    void thread_tmp_2142_fu_1713_p3();
    void thread_tmp_2143_fu_1744_p3();
    void thread_tmp_2144_fu_1127_p3();
    void thread_tmp_2145_fu_1214_p3();
    void thread_tmp_2146_fu_1273_p3();
    void thread_tmp_2147_fu_1296_p1();
    void thread_tmp_2148_fu_1300_p1();
    void thread_tmp_2151_fu_1395_p3();
    void thread_tmp_2153_fu_1439_p3();
    void thread_tmp_617_fu_632_p2();
    void thread_tmp_618_fu_599_p2();
    void thread_tmp_619_fu_663_p2();
    void thread_tmp_620_fu_685_p2();
    void thread_tmp_621_fu_713_p2();
    void thread_tmp_622_fu_743_p2();
    void thread_tmp_623_fu_766_p2();
    void thread_tmp_624_fu_774_p2();
    void thread_tmp_625_fu_880_p3();
    void thread_tmp_626_fu_892_p3();
    void thread_tmp_627_fu_904_p2();
    void thread_tmp_628_fu_827_p2();
    void thread_tmp_629_fu_927_p2();
    void thread_tmp_630_fu_956_p2();
    void thread_tmp_631_fu_965_p2();
    void thread_tmp_632_fu_1652_p3();
    void thread_tmp_633_fu_1663_p3();
    void thread_tmp_634_fu_1674_p2();
    void thread_tmp_635_fu_1624_p2();
    void thread_tmp_636_fu_1695_p2();
    void thread_tmp_637_fu_1724_p2();
    void thread_tmp_638_fu_1733_p2();
    void thread_tmp_639_fu_1084_p3();
    void thread_tmp_640_fu_1096_p3();
    void thread_tmp_641_fu_1108_p2();
    void thread_tmp_642_fu_1114_p2();
    void thread_tmp_643_fu_1139_p2();
    void thread_tmp_644_fu_1145_p2();
    void thread_tmp_645_fu_1171_p3();
    void thread_tmp_646_fu_1183_p3();
    void thread_tmp_647_fu_1195_p2();
    void thread_tmp_648_fu_1201_p2();
    void thread_tmp_649_fu_1226_p2();
    void thread_tmp_650_fu_1232_p2();
    void thread_tmp_651_fu_1242_p3();
    void thread_tmp_652_fu_1254_p2();
    void thread_tmp_653_fu_1264_p2();
    void thread_tmp_654_fu_1285_p2();
    void thread_tmp_655_fu_1291_p2();
    void thread_tmp_656_fu_1323_p2();
    void thread_tmp_657_fu_1328_p2();
    void thread_tmp_744_cast_fu_638_p1();
    void thread_tmp_746_cast_fu_669_p1();
    void thread_tmp_764_cast_fu_971_p1();
    void thread_tmp_773_cast_fu_1739_p1();
    void thread_tmp_781_cast_fu_1150_p1();
    void thread_tmp_789_cast_fu_1237_p1();
    void thread_tmp_791_cast_fu_1260_p1();
    void thread_tmp_792_cast_fu_1269_p1();
    void thread_tmp_798_cast_fu_1333_p1();
    void thread_tmp_cast_cast_fu_1034_p1();
    void thread_tmp_fu_621_p3();
    void thread_tmp_s_fu_1028_p2();
    void thread_underflow_fu_1525_p2();
    void thread_underflow_not_fu_1540_p2();
    void thread_w_44_fu_1038_p2();
    void thread_w_cast_cast_fu_986_p1();
    void thread_weight_V_blk_n_AR();
    void thread_weight_V_blk_n_R();
    void thread_weight_temp_V_address0();
    void thread_weight_temp_V_ce0();
    void thread_weight_temp_V_d0();
    void thread_weight_temp_V_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
