

================================================================
== Vitis HLS Report for 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G'
================================================================
* Date:           Wed Nov 19 13:45:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_G_Col_Loop_G  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg13 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg12 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg7 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg6 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%win2 = alloca i32 1" [edge_detect.cpp:20]   --->   Operation 12 'alloca' 'win2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win1 = alloca i32 1" [edge_detect.cpp:19]   --->   Operation 13 'alloca' 'win1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win0 = alloca i32 1" [edge_detect.cpp:18]   --->   Operation 14 'alloca' 'win0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [edge_detect.cpp:25]   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:23]   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win2_6 = alloca i32 1" [edge_detect.cpp:20]   --->   Operation 18 'alloca' 'win2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win1_6 = alloca i32 1" [edge_detect.cpp:19]   --->   Operation 19 'alloca' 'win1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win0_6 = alloca i32 1" [edge_detect.cpp:18]   --->   Operation 20 'alloca' 'win0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_stream, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gauss_stream, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [edge_detect.cpp:16]   --->   Operation 23 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound" [edge_detect.cpp:16]   --->   Operation 24 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 0, i8 %win0_6" [edge_detect.cpp:18]   --->   Operation 25 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 0, i8 %win1_6" [edge_detect.cpp:19]   --->   Operation 26 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 0, i8 %win2_6" [edge_detect.cpp:20]   --->   Operation 27 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln23 = store i31 0, i31 %r" [edge_detect.cpp:23]   --->   Operation 29 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln25 = store i31 0, i31 %c" [edge_detect.cpp:25]   --->   Operation 30 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 0, i8 %win0" [edge_detect.cpp:18]   --->   Operation 31 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 0, i8 %win1" [edge_detect.cpp:19]   --->   Operation 32 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 0, i8 %win2" [edge_detect.cpp:20]   --->   Operation 33 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg6"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg7"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg12"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg13"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [edge_detect.cpp:23]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%icmp_ln23 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_read" [edge_detect.cpp:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln23 = add i64 %indvar_flatten_load, i64 1" [edge_detect.cpp:23]   --->   Operation 43 'add' 'add_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc76.loopexit.i, void %gauss_stage.exit.exitStub" [edge_detect.cpp:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c_load = load i31 %c" [edge_detect.cpp:25]   --->   Operation 45 'load' 'c_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %c_load" [edge_detect.cpp:25]   --->   Operation 46 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%icmp_ln25 = icmp_slt  i32 %zext_ln25_1, i32 %cols_read" [edge_detect.cpp:25]   --->   Operation 47 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.25ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i31 %c_load, i31 0" [edge_detect.cpp:23]   --->   Operation 48 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %select_ln23" [edge_detect.cpp:25]   --->   Operation 49 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.00ns)   --->   "%in_stream_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [edge_detect.cpp:28]   --->   Operation 50 'read' 'in_stream_read' <Predicate = (!icmp_ln23)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr = getelementptr i8 %gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf, i64 0, i64 %zext_ln25" [edge_detect.cpp:30]   --->   Operation 51 'getelementptr' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr = getelementptr i8 %gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3, i64 0, i64 %zext_ln25" [edge_detect.cpp:30]   --->   Operation 52 'getelementptr' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr = getelementptr i8 %gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4, i64 0, i64 %zext_ln25" [edge_detect.cpp:30]   --->   Operation 53 'getelementptr' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%reuse_addr_reg13_load = load i64 %reuse_addr_reg13"   --->   Operation 54 'load' 'reuse_addr_reg13_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr" [edge_detect.cpp:40]   --->   Operation 55 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 56 [1/1] (1.14ns)   --->   "%addr_cmp16 = icmp_eq  i64 %reuse_addr_reg13_load, i64 %zext_ln25" [edge_detect.cpp:25]   --->   Operation 56 'icmp' 'addr_cmp16' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%reuse_addr_reg7_load = load i64 %reuse_addr_reg7"   --->   Operation 57 'load' 'reuse_addr_reg7_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr" [edge_detect.cpp:44]   --->   Operation 58 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 59 [1/1] (1.14ns)   --->   "%addr_cmp10 = icmp_eq  i64 %reuse_addr_reg7_load, i64 %zext_ln25" [edge_detect.cpp:25]   --->   Operation 59 'icmp' 'addr_cmp10' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 60 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr" [edge_detect.cpp:48]   --->   Operation 61 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 62 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln25" [edge_detect.cpp:25]   --->   Operation 62 'icmp' 'addr_cmp' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln25 = store i64 %zext_ln25, i64 %reuse_addr_reg13" [edge_detect.cpp:25]   --->   Operation 63 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln25 = store i64 %zext_ln25, i64 %reuse_addr_reg7" [edge_detect.cpp:25]   --->   Operation 64 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (1.17ns)   --->   "%store_ln36 = store i8 %in_stream_read, i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr" [edge_detect.cpp:36]   --->   Operation 65 'store' 'store_ln36' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln25 = store i64 %zext_ln25, i64 %reuse_addr_reg" [edge_detect.cpp:25]   --->   Operation 66 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln23, i32 1, i32 30" [edge_detect.cpp:52]   --->   Operation 67 'partselect' 'tmp_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.86ns)   --->   "%icmp_ln52 = icmp_ne  i30 %tmp_8, i30 0" [edge_detect.cpp:52]   --->   Operation 68 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln23)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.87ns)   --->   "%add_ln25 = add i31 %select_ln23, i31 1" [edge_detect.cpp:25]   --->   Operation 69 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %indvar_flatten" [edge_detect.cpp:23]   --->   Operation 70 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln25 = store i31 %add_ln25, i31 %c" [edge_detect.cpp:25]   --->   Operation 71 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%win2_9 = load i8 %win2_6"   --->   Operation 72 'load' 'win2_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%win1_9 = load i8 %win1_6" [edge_detect.cpp:63]   --->   Operation 73 'load' 'win1_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%win0_9 = load i8 %win0_6"   --->   Operation 74 'load' 'win0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%win2_load = load i8 %win2" [edge_detect.cpp:58]   --->   Operation 75 'load' 'win2_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%win1_load = load i8 %win1"   --->   Operation 76 'load' 'win1_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:23]   --->   Operation 77 'load' 'r_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.87ns)   --->   "%add_ln23_1 = add i31 %r_load, i31 1" [edge_detect.cpp:23]   --->   Operation 78 'add' 'add_ln23_1' <Predicate = (!icmp_ln23 & !icmp_ln25)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.25ns)   --->   "%select_ln23_1 = select i1 %icmp_ln25, i31 %r_load, i31 %add_ln23_1" [edge_detect.cpp:23]   --->   Operation 79 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln23_1, i32 1, i32 30" [edge_detect.cpp:23]   --->   Operation 80 'partselect' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.86ns)   --->   "%icmp = icmp_ne  i30 %tmp_7, i30 0" [edge_detect.cpp:23]   --->   Operation 81 'icmp' 'icmp' <Predicate = (!icmp_ln23)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%reuse_reg12_load = load i8 %reuse_reg12"   --->   Operation 82 'load' 'reuse_reg12_load' <Predicate = (!icmp_ln23 & addr_cmp16)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr" [edge_detect.cpp:40]   --->   Operation 83 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 84 [1/1] (0.30ns)   --->   "%win0_10 = select i1 %addr_cmp16, i8 %reuse_reg12_load, i8 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load" [edge_detect.cpp:25]   --->   Operation 84 'select' 'win0_10' <Predicate = (!icmp_ln23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%reuse_reg6_load = load i8 %reuse_reg6"   --->   Operation 85 'load' 'reuse_reg6_load' <Predicate = (!icmp_ln23 & addr_cmp10)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr" [edge_detect.cpp:44]   --->   Operation 86 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 87 [1/1] (0.30ns)   --->   "%win1_10 = select i1 %addr_cmp10, i8 %reuse_reg6_load, i8 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load" [edge_detect.cpp:25]   --->   Operation 87 'select' 'win1_10' <Predicate = (!icmp_ln23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 88 'load' 'reuse_reg_load' <Predicate = (!icmp_ln23 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr" [edge_detect.cpp:48]   --->   Operation 89 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 90 [1/1] (0.30ns)   --->   "%win2_10 = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load" [edge_detect.cpp:25]   --->   Operation 90 'select' 'win2_10' <Predicate = (!icmp_ln23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.17ns)   --->   "%store_ln34 = store i8 %win1_10, i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr" [edge_detect.cpp:34]   --->   Operation 91 'store' 'store_ln34' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln25 = store i8 %win1_10, i8 %reuse_reg12" [edge_detect.cpp:25]   --->   Operation 92 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 93 [1/1] (1.17ns)   --->   "%store_ln35 = store i8 %win2_10, i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr" [edge_detect.cpp:35]   --->   Operation 93 'store' 'store_ln35' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln25 = store i8 %win2_10, i8 %reuse_reg6" [edge_detect.cpp:25]   --->   Operation 94 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln28 = store i8 %in_stream_read, i8 %reuse_reg" [edge_detect.cpp:28]   --->   Operation 95 'store' 'store_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %win0_10" [edge_detect.cpp:58]   --->   Operation 96 'zext' 'zext_ln58' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i8 %win2_load" [edge_detect.cpp:58]   --->   Operation 97 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %win2_10" [edge_detect.cpp:63]   --->   Operation 98 'zext' 'zext_ln63' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%win0_13_cast_i = zext i8 %win0_9"   --->   Operation 99 'zext' 'win0_13_cast_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%win1_12_cast_i = zext i8 %win1_load"   --->   Operation 100 'zext' 'win1_12_cast_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%win2_13_cast = zext i8 %win2_9"   --->   Operation 101 'zext' 'win2_13_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.70ns)   --->   "%empty = add i9 %win1_12_cast_i, i9 %win0_13_cast_i"   --->   Operation 102 'add' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast_i = zext i9 %empty"   --->   Operation 103 'zext' 'p_cast_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%win1_14_cast = zext i8 %win1_10" [edge_detect.cpp:25]   --->   Operation 104 'zext' 'win1_14_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.70ns)   --->   "%tmp = add i9 %win2_13_cast, i9 %win1_14_cast" [edge_detect.cpp:25]   --->   Operation 105 'add' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp" [edge_detect.cpp:25]   --->   Operation 106 'zext' 'tmp_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.71ns)   --->   "%tmp41_i = add i10 %tmp_cast, i10 %p_cast_i" [edge_detect.cpp:25]   --->   Operation 107 'add' 'tmp41_i' <Predicate = (!icmp_ln23)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln63_1 = add i9 %zext_ln58, i9 %zext_ln63" [edge_detect.cpp:63]   --->   Operation 108 'add' 'add_ln63_1' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i9 %add_ln63_1" [edge_detect.cpp:63]   --->   Operation 109 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.71ns)   --->   "%add_ln63_2 = add i10 %zext_ln63_3, i10 %zext_ln58_1" [edge_detect.cpp:63]   --->   Operation 110 'add' 'add_ln63_2' <Predicate = (!icmp_ln23)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 %win0_10, i8 %win0_6" [edge_detect.cpp:18]   --->   Operation 111 'store' 'store_ln18' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %win1_10, i8 %win1_6" [edge_detect.cpp:19]   --->   Operation 112 'store' 'store_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 %win2_10, i8 %win2_6" [edge_detect.cpp:20]   --->   Operation 113 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln23 = store i31 %select_ln23_1, i31 %r" [edge_detect.cpp:23]   --->   Operation 114 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %win1_9, i8 %win1" [edge_detect.cpp:19]   --->   Operation 115 'store' 'store_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 %win2_9, i8 %win2" [edge_detect.cpp:20]   --->   Operation 116 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%win0_load = load i8 %win0" [edge_detect.cpp:53]   --->   Operation 117 'load' 'win0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Loop_G_Col_Loop_G_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [edge_detect.cpp:26]   --->   Operation 119 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node out_pix_1)   --->   "%and_ln52 = and i1 %icmp, i1 %icmp_ln52" [edge_detect.cpp:52]   --->   Operation 120 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %win0_load" [edge_detect.cpp:53]   --->   Operation 121 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %win1_9, i2 0" [edge_detect.cpp:63]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln63_cast_i = zext i10 %shl_ln" [edge_detect.cpp:63]   --->   Operation 123 'zext' 'shl_ln63_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp5_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp41_i, i1 0" [edge_detect.cpp:25]   --->   Operation 124 'bitconcatenate' 'tmp5_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i11 %tmp5_i" [edge_detect.cpp:63]   --->   Operation 125 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63 = add i11 %shl_ln63_cast_i, i11 %zext_ln53" [edge_detect.cpp:63]   --->   Operation 126 'add' 'add_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i10 %add_ln63_2" [edge_detect.cpp:63]   --->   Operation 127 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln63_3 = add i11 %zext_ln63_4, i11 %add_ln63" [edge_detect.cpp:63]   --->   Operation 128 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i11 %add_ln63_3" [edge_detect.cpp:63]   --->   Operation 129 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.73ns)   --->   "%sum = add i12 %zext_ln63_2, i12 %zext_ln63_1" [edge_detect.cpp:63]   --->   Operation 130 'add' 'sum' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node out_pix_1)   --->   "%out_pix = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sum, i32 4, i32 11" [edge_detect.cpp:69]   --->   Operation 131 'partselect' 'out_pix' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_pix_1 = select i1 %and_ln52, i8 %out_pix, i8 0" [edge_detect.cpp:52]   --->   Operation 132 'select' 'out_pix_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (1.35ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %gauss_stream, i8 %out_pix_1" [edge_detect.cpp:72]   --->   Operation 133 'write' 'write_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_4 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 %win0_9, i8 %win0" [edge_detect.cpp:18]   --->   Operation 134 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body11.i" [edge_detect.cpp:25]   --->   Operation 135 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ gauss_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg13                                                       (alloca        ) [ 01100]
reuse_reg12                                                            (alloca        ) [ 01110]
reuse_addr_reg7                                                        (alloca        ) [ 01100]
reuse_reg6                                                             (alloca        ) [ 01110]
reuse_addr_reg                                                         (alloca        ) [ 01100]
reuse_reg                                                              (alloca        ) [ 01110]
win2                                                                   (alloca        ) [ 01110]
win1                                                                   (alloca        ) [ 01110]
win0                                                                   (alloca        ) [ 01111]
c                                                                      (alloca        ) [ 01100]
r                                                                      (alloca        ) [ 01110]
indvar_flatten                                                         (alloca        ) [ 01100]
win2_6                                                                 (alloca        ) [ 01110]
win1_6                                                                 (alloca        ) [ 01110]
win0_6                                                                 (alloca        ) [ 01110]
specinterface_ln0                                                      (specinterface ) [ 00000]
specinterface_ln0                                                      (specinterface ) [ 00000]
cols_read                                                              (read          ) [ 01100]
bound_read                                                             (read          ) [ 01100]
store_ln18                                                             (store         ) [ 00000]
store_ln19                                                             (store         ) [ 00000]
store_ln20                                                             (store         ) [ 00000]
store_ln0                                                              (store         ) [ 00000]
store_ln23                                                             (store         ) [ 00000]
store_ln25                                                             (store         ) [ 00000]
store_ln18                                                             (store         ) [ 00000]
store_ln19                                                             (store         ) [ 00000]
store_ln20                                                             (store         ) [ 00000]
store_ln0                                                              (store         ) [ 00000]
store_ln0                                                              (store         ) [ 00000]
store_ln0                                                              (store         ) [ 00000]
store_ln0                                                              (store         ) [ 00000]
store_ln0                                                              (store         ) [ 00000]
store_ln0                                                              (store         ) [ 00000]
br_ln0                                                                 (br            ) [ 00000]
indvar_flatten_load                                                    (load          ) [ 00000]
icmp_ln23                                                              (icmp          ) [ 01110]
add_ln23                                                               (add           ) [ 00000]
br_ln23                                                                (br            ) [ 00000]
c_load                                                                 (load          ) [ 00000]
zext_ln25_1                                                            (zext          ) [ 00000]
icmp_ln25                                                              (icmp          ) [ 01010]
select_ln23                                                            (select        ) [ 00000]
zext_ln25                                                              (zext          ) [ 00000]
in_stream_read                                                         (read          ) [ 01010]
gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr   (getelementptr ) [ 01010]
gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr (getelementptr ) [ 01010]
gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr (getelementptr ) [ 01010]
reuse_addr_reg13_load                                                  (load          ) [ 00000]
addr_cmp16                                                             (icmp          ) [ 01010]
reuse_addr_reg7_load                                                   (load          ) [ 00000]
addr_cmp10                                                             (icmp          ) [ 01010]
reuse_addr_reg_load                                                    (load          ) [ 00000]
addr_cmp                                                               (icmp          ) [ 01010]
store_ln25                                                             (store         ) [ 00000]
store_ln25                                                             (store         ) [ 00000]
store_ln36                                                             (store         ) [ 00000]
store_ln25                                                             (store         ) [ 00000]
tmp_8                                                                  (partselect    ) [ 00000]
icmp_ln52                                                              (icmp          ) [ 01011]
add_ln25                                                               (add           ) [ 00000]
store_ln23                                                             (store         ) [ 00000]
store_ln25                                                             (store         ) [ 00000]
win2_9                                                                 (load          ) [ 00000]
win1_9                                                                 (load          ) [ 01001]
win0_9                                                                 (load          ) [ 01001]
win2_load                                                              (load          ) [ 00000]
win1_load                                                              (load          ) [ 00000]
r_load                                                                 (load          ) [ 00000]
add_ln23_1                                                             (add           ) [ 00000]
select_ln23_1                                                          (select        ) [ 00000]
tmp_7                                                                  (partselect    ) [ 00000]
icmp                                                                   (icmp          ) [ 01001]
reuse_reg12_load                                                       (load          ) [ 00000]
gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load   (load          ) [ 00000]
win0_10                                                                (select        ) [ 00000]
reuse_reg6_load                                                        (load          ) [ 00000]
gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load (load          ) [ 00000]
win1_10                                                                (select        ) [ 00000]
reuse_reg_load                                                         (load          ) [ 00000]
gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load (load          ) [ 00000]
win2_10                                                                (select        ) [ 00000]
store_ln34                                                             (store         ) [ 00000]
store_ln25                                                             (store         ) [ 00000]
store_ln35                                                             (store         ) [ 00000]
store_ln25                                                             (store         ) [ 00000]
store_ln28                                                             (store         ) [ 00000]
zext_ln58                                                              (zext          ) [ 00000]
zext_ln58_1                                                            (zext          ) [ 00000]
zext_ln63                                                              (zext          ) [ 00000]
win0_13_cast_i                                                         (zext          ) [ 00000]
win1_12_cast_i                                                         (zext          ) [ 00000]
win2_13_cast                                                           (zext          ) [ 00000]
empty                                                                  (add           ) [ 00000]
p_cast_i                                                               (zext          ) [ 00000]
win1_14_cast                                                           (zext          ) [ 00000]
tmp                                                                    (add           ) [ 00000]
tmp_cast                                                               (zext          ) [ 00000]
tmp41_i                                                                (add           ) [ 01001]
add_ln63_1                                                             (add           ) [ 00000]
zext_ln63_3                                                            (zext          ) [ 00000]
add_ln63_2                                                             (add           ) [ 01001]
store_ln18                                                             (store         ) [ 00000]
store_ln19                                                             (store         ) [ 00000]
store_ln20                                                             (store         ) [ 00000]
store_ln23                                                             (store         ) [ 00000]
store_ln19                                                             (store         ) [ 00000]
store_ln20                                                             (store         ) [ 00000]
win0_load                                                              (load          ) [ 00000]
specloopname_ln0                                                       (specloopname  ) [ 00000]
specpipeline_ln26                                                      (specpipeline  ) [ 00000]
and_ln52                                                               (and           ) [ 00000]
zext_ln53                                                              (zext          ) [ 00000]
shl_ln                                                                 (bitconcatenate) [ 00000]
shl_ln63_cast_i                                                        (zext          ) [ 00000]
tmp5_i                                                                 (bitconcatenate) [ 00000]
zext_ln63_1                                                            (zext          ) [ 00000]
add_ln63                                                               (add           ) [ 00000]
zext_ln63_4                                                            (zext          ) [ 00000]
add_ln63_3                                                             (add           ) [ 00000]
zext_ln63_2                                                            (zext          ) [ 00000]
sum                                                                    (add           ) [ 00000]
out_pix                                                                (partselect    ) [ 00000]
out_pix_1                                                              (select        ) [ 00000]
write_ln72                                                             (write         ) [ 00000]
store_ln18                                                             (store         ) [ 00000]
br_ln25                                                                (br            ) [ 00000]
ret_ln0                                                                (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gauss_stream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_stream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_G_Col_Loop_G_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="reuse_addr_reg13_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg13/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="reuse_reg12_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg12/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="reuse_addr_reg7_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg7/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="reuse_reg6_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg6/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="reuse_addr_reg_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="reuse_reg_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="win2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="win1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="win0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="win2_6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win2_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="win1_6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win1_6/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="win0_6_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win0_6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cols_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bound_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_stream_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln72_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="31" slack="0"/>
<pin id="165" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="31" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="31" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="1"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load/2 store_ln34/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="1"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="200" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load/2 store_ln35/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load/2 store_ln36/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln18_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln19_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln20_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln23_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="31" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln25_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln18_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln19_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln20_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln23_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="1"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln23_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="c_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="1"/>
<pin id="300" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln25_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln25_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln23_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="31" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln25_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="reuse_addr_reg13_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg13_load/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="addr_cmp16_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp16/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="reuse_addr_reg7_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg7_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="addr_cmp10_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="31" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp10/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="reuse_addr_reg_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="addr_cmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="31" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln25_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln25_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln25_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="1"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="30" slack="0"/>
<pin id="369" dir="0" index="1" bw="31" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln52_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="30" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln25_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln23_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="1"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln25_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="0"/>
<pin id="396" dir="0" index="1" bw="31" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="win2_9_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="2"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win2_9/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="win1_9_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="2"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win1_9/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="win0_9_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="2"/>
<pin id="407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win0_9/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="win2_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="2"/>
<pin id="410" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win2_load/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="win1_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="2"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win1_load/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="r_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="2"/>
<pin id="416" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln23_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln23_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="31" slack="0"/>
<pin id="426" dir="0" index="2" bw="31" slack="0"/>
<pin id="427" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="30" slack="0"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="30" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="reuse_reg12_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="2"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg12_load/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="win0_10_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="0" index="2" bw="8" slack="0"/>
<pin id="453" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win0_10/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="reuse_reg6_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="2"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg6_load/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="win1_10_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win1_10/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="reuse_reg_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="2"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="win2_10_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="win2_10/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln25_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="2"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln25_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="2"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln28_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="0" index="1" bw="8" slack="2"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln58_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln58_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln63_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="win0_13_cast_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="win0_13_cast_i/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="win1_12_cast_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="win1_12_cast_i/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="win2_13_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="win2_13_cast/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="empty_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_cast_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_i/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="win1_14_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="win1_14_cast/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="0"/>
<pin id="533" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp41_i_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="9" slack="0"/>
<pin id="542" dir="0" index="1" bw="9" slack="0"/>
<pin id="543" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp41_i/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln63_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln63_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_3/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln63_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln18_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="2"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln19_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="2"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln20_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="2"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln23_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="31" slack="0"/>
<pin id="579" dir="0" index="1" bw="31" slack="2"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln19_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="2"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln20_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="2"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="win0_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="3"/>
<pin id="594" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win0_load/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln52_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="1" slack="2"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln53_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shl_ln_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="1"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="shl_ln63_cast_i_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shl_ln63_cast_i/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp5_i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="1"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5_i/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln63_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln63_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln63_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="1"/>
<pin id="633" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_4/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln63_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="11" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_3/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln63_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_2/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sum_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="0"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="out_pix_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="0" index="3" bw="5" slack="0"/>
<pin id="655" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_pix/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="out_pix_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_pix_1/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln18_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="0" index="1" bw="8" slack="3"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="673" class="1005" name="reuse_addr_reg13_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg13 "/>
</bind>
</comp>

<comp id="680" class="1005" name="reuse_reg12_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg12 "/>
</bind>
</comp>

<comp id="687" class="1005" name="reuse_addr_reg7_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg7 "/>
</bind>
</comp>

<comp id="694" class="1005" name="reuse_reg6_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg6 "/>
</bind>
</comp>

<comp id="701" class="1005" name="reuse_addr_reg_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="708" class="1005" name="reuse_reg_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="715" class="1005" name="win2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win2 "/>
</bind>
</comp>

<comp id="722" class="1005" name="win1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="win0_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win0 "/>
</bind>
</comp>

<comp id="736" class="1005" name="c_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="31" slack="0"/>
<pin id="738" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="743" class="1005" name="r_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="31" slack="0"/>
<pin id="745" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="750" class="1005" name="indvar_flatten_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="757" class="1005" name="win2_6_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win2_6 "/>
</bind>
</comp>

<comp id="764" class="1005" name="win1_6_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win1_6 "/>
</bind>
</comp>

<comp id="771" class="1005" name="win0_6_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="win0_6 "/>
</bind>
</comp>

<comp id="778" class="1005" name="cols_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="bound_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln23_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="792" class="1005" name="icmp_ln25_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="797" class="1005" name="in_stream_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="1"/>
<pin id="799" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="11" slack="1"/>
<pin id="804" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr "/>
</bind>
</comp>

<comp id="808" class="1005" name="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="1"/>
<pin id="810" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="11" slack="1"/>
<pin id="816" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="addr_cmp16_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp16 "/>
</bind>
</comp>

<comp id="824" class="1005" name="addr_cmp10_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp10 "/>
</bind>
</comp>

<comp id="829" class="1005" name="addr_cmp_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="834" class="1005" name="icmp_ln52_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="2"/>
<pin id="836" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="839" class="1005" name="win1_9_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="win1_9 "/>
</bind>
</comp>

<comp id="844" class="1005" name="win0_9_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="win0_9 "/>
</bind>
</comp>

<comp id="849" class="1005" name="icmp_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp41_i_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp41_i "/>
</bind>
</comp>

<comp id="859" class="1005" name="add_ln63_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="1"/>
<pin id="861" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="161" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="201"><net_src comp="168" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="207"><net_src comp="175" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="148" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="298" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="318" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="318" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="318" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="318" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="318" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="318" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="310" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="381"><net_src comp="367" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="310" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="292" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="383" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="414" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="417" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="423" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="14" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="444"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="182" pin="7"/><net_sink comp="449" pin=2"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="192" pin="7"/><net_sink comp="459" pin=2"/></net>

<net id="466"><net_src comp="459" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="202" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="482"><net_src comp="459" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="470" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="495"><net_src comp="449" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="408" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="470" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="405" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="411" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="399" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="508" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="504" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="459" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="512" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="522" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="492" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="500" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="496" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="449" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="459" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="470" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="423" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="402" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="399" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="60" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="62" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="613"><net_src comp="603" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="64" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="624"><net_src comp="614" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="610" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="599" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="625" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="621" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="656"><net_src comp="68" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="70" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="72" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="665"><net_src comp="595" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="650" pin="4"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="34" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="660" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="676"><net_src comp="76" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="683"><net_src comp="80" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="690"><net_src comp="84" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="697"><net_src comp="88" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="704"><net_src comp="92" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="711"><net_src comp="96" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="718"><net_src comp="100" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="725"><net_src comp="104" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="732"><net_src comp="108" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="739"><net_src comp="112" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="746"><net_src comp="116" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="753"><net_src comp="120" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="760"><net_src comp="124" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="767"><net_src comp="128" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="774"><net_src comp="132" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="781"><net_src comp="136" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="786"><net_src comp="142" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="791"><net_src comp="287" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="305" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="800"><net_src comp="148" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="805"><net_src comp="161" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="811"><net_src comp="168" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="817"><net_src comp="175" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="822"><net_src comp="328" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="827"><net_src comp="337" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="832"><net_src comp="346" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="837"><net_src comp="377" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="842"><net_src comp="402" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="847"><net_src comp="405" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="852"><net_src comp="440" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="857"><net_src comp="540" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="862"><net_src comp="556" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="631" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf | {3 }
	Port: gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3 | {3 }
	Port: gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4 | {2 }
	Port: gauss_stream | {4 }
 - Input state : 
	Port: gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G : bound | {1 }
	Port: gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G : cols | {1 }
	Port: gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G : in_stream | {2 }
	Port: gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G : gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf | {2 3 }
	Port: gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G : gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3 | {2 3 }
	Port: gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G : gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4 | {2 3 }
  - Chain level:
	State 1
		store_ln18 : 1
		store_ln19 : 1
		store_ln20 : 1
		store_ln0 : 1
		store_ln23 : 1
		store_ln25 : 1
		store_ln18 : 1
		store_ln19 : 1
		store_ln20 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		zext_ln25_1 : 1
		icmp_ln25 : 2
		select_ln23 : 3
		zext_ln25 : 4
		gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr : 5
		gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr : 5
		gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr : 5
		gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load : 6
		addr_cmp16 : 5
		gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load : 6
		addr_cmp10 : 5
		gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load : 6
		addr_cmp : 5
		store_ln25 : 5
		store_ln25 : 5
		store_ln36 : 6
		store_ln25 : 5
		tmp_8 : 4
		icmp_ln52 : 5
		add_ln25 : 4
		store_ln23 : 2
		store_ln25 : 5
	State 3
		add_ln23_1 : 1
		select_ln23_1 : 2
		tmp_7 : 3
		icmp : 4
		win0_10 : 1
		win1_10 : 1
		win2_10 : 1
		store_ln34 : 2
		store_ln25 : 2
		store_ln35 : 2
		store_ln25 : 2
		zext_ln58 : 2
		zext_ln58_1 : 1
		zext_ln63 : 2
		win0_13_cast_i : 1
		win1_12_cast_i : 1
		win2_13_cast : 1
		empty : 2
		p_cast_i : 3
		win1_14_cast : 2
		tmp : 3
		tmp_cast : 4
		tmp41_i : 5
		add_ln63_1 : 3
		zext_ln63_3 : 4
		add_ln63_2 : 5
		store_ln18 : 2
		store_ln19 : 2
		store_ln20 : 2
		store_ln23 : 3
		store_ln19 : 1
		store_ln20 : 1
	State 4
		zext_ln53 : 1
		shl_ln63_cast_i : 1
		zext_ln63_1 : 1
		add_ln63 : 2
		add_ln63_3 : 3
		zext_ln63_2 : 4
		sum : 5
		out_pix : 6
		out_pix_1 : 7
		write_ln72 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln23_fu_287      |    0    |    71   |
|          |      icmp_ln25_fu_305      |    0    |    39   |
|          |      addr_cmp16_fu_328     |    0    |    71   |
|   icmp   |      addr_cmp10_fu_337     |    0    |    71   |
|          |       addr_cmp_fu_346      |    0    |    71   |
|          |      icmp_ln52_fu_377      |    0    |    37   |
|          |         icmp_fu_440        |    0    |    37   |
|----------|----------------------------|---------|---------|
|          |       add_ln23_fu_292      |    0    |    71   |
|          |       add_ln25_fu_383      |    0    |    38   |
|          |      add_ln23_1_fu_417     |    0    |    38   |
|          |        empty_fu_516        |    0    |    15   |
|          |         tmp_fu_530         |    0    |    15   |
|    add   |       tmp41_i_fu_540       |    0    |    16   |
|          |      add_ln63_1_fu_546     |    0    |    15   |
|          |      add_ln63_2_fu_556     |    0    |    16   |
|          |       add_ln63_fu_625      |    0    |    18   |
|          |      add_ln63_3_fu_634     |    0    |    17   |
|          |         sum_fu_644         |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |     select_ln23_fu_310     |    0    |    31   |
|          |    select_ln23_1_fu_423    |    0    |    31   |
|  select  |       win0_10_fu_449       |    0    |    8    |
|          |       win1_10_fu_459       |    0    |    8    |
|          |       win2_10_fu_470       |    0    |    8    |
|          |      out_pix_1_fu_660      |    0    |    8    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln52_fu_595      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |    cols_read_read_fu_136   |    0    |    0    |
|   read   |   bound_read_read_fu_142   |    0    |    0    |
|          | in_stream_read_read_fu_148 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln72_write_fu_154  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln25_1_fu_301     |    0    |    0    |
|          |      zext_ln25_fu_318      |    0    |    0    |
|          |      zext_ln58_fu_492      |    0    |    0    |
|          |     zext_ln58_1_fu_496     |    0    |    0    |
|          |      zext_ln63_fu_500      |    0    |    0    |
|          |    win0_13_cast_i_fu_504   |    0    |    0    |
|          |    win1_12_cast_i_fu_508   |    0    |    0    |
|          |     win2_13_cast_fu_512    |    0    |    0    |
|   zext   |       p_cast_i_fu_522      |    0    |    0    |
|          |     win1_14_cast_fu_526    |    0    |    0    |
|          |       tmp_cast_fu_536      |    0    |    0    |
|          |     zext_ln63_3_fu_552     |    0    |    0    |
|          |      zext_ln53_fu_599      |    0    |    0    |
|          |   shl_ln63_cast_i_fu_610   |    0    |    0    |
|          |     zext_ln63_1_fu_621     |    0    |    0    |
|          |     zext_ln63_4_fu_631     |    0    |    0    |
|          |     zext_ln63_2_fu_640     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_8_fu_367        |    0    |    0    |
|partselect|        tmp_7_fu_430        |    0    |    0    |
|          |       out_pix_fu_650       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_603       |    0    |    0    |
|          |        tmp5_i_fu_614       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   770   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------+--------+
|                                                                              |   FF   |
+------------------------------------------------------------------------------+--------+
|                              add_ln63_2_reg_859                              |   10   |
|                              addr_cmp10_reg_824                              |    1   |
|                              addr_cmp16_reg_819                              |    1   |
|                               addr_cmp_reg_829                               |    1   |
|                              bound_read_reg_783                              |   64   |
|                                   c_reg_736                                  |   31   |
|                               cols_read_reg_778                              |   32   |
|gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr_reg_808|   11   |
|gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr_reg_814|   11   |
| gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr_reg_802 |   11   |
|                               icmp_ln23_reg_788                              |    1   |
|                               icmp_ln25_reg_792                              |    1   |
|                               icmp_ln52_reg_834                              |    1   |
|                                 icmp_reg_849                                 |    1   |
|                            in_stream_read_reg_797                            |    8   |
|                            indvar_flatten_reg_750                            |   64   |
|                                   r_reg_743                                  |   31   |
|                           reuse_addr_reg13_reg_673                           |   64   |
|                            reuse_addr_reg7_reg_687                           |   64   |
|                            reuse_addr_reg_reg_701                            |   64   |
|                              reuse_reg12_reg_680                             |    8   |
|                              reuse_reg6_reg_694                              |    8   |
|                               reuse_reg_reg_708                              |    8   |
|                                tmp41_i_reg_854                               |   10   |
|                                win0_6_reg_771                                |    8   |
|                                win0_9_reg_844                                |    8   |
|                                 win0_reg_729                                 |    8   |
|                                win1_6_reg_764                                |    8   |
|                                win1_9_reg_839                                |    8   |
|                                 win1_reg_722                                 |    8   |
|                                win2_6_reg_757                                |    8   |
|                                 win2_reg_715                                 |    8   |
+------------------------------------------------------------------------------+--------+
|                                     Total                                    |   570  |
+------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_192 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   770  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   570  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   570  |   797  |
+-----------+--------+--------+--------+
