#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  3 18:52:22 2023
# Process ID: 1868
# Current directory: D:/FHH/code/DigitalCircuits/project_4_FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24300 D:\FHH\code\DigitalCircuits\project_4_FIFO\project_4_FIFO.xpr
# Log file: D:/FHH/code/DigitalCircuits/project_4_FIFO/vivado.log
# Journal file: D:/FHH/code/DigitalCircuits/project_4_FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
synth_design -rtl -name rtl_1
open_run impl_1
current_design rtl_1
launch_simulation
open_wave_config D:/FHH/code/DigitalCircuits/project_4_FIFO/test_FIFO_behav.wcfg
source test_FIFO.tcl
close_sim
close_project
create_project RF C:/Users/Flynn/Desktop/RF -part xc7vx485tffg1157-1
add_files -norecurse D:/FHH/code/UCAS-COD-2023/prj1/reg_file.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
write_schematic -format pdf -orientation portrait D:/FHH/code/UCAS-COD-2023/prj1/RF_schematic.pdf
write_schematic -format pdf -orientation portrait -scope visible D:/FHH/code/UCAS-COD-2023/prj1/RF_schematic_V2.pdf
close_project
create_project ALU C:/Users/Flynn/Desktop/ALU -part xc7vx485tffg1157-1
add_files -norecurse D:/FHH/code/UCAS-COD-2023/prj1/alu.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
write_schematic -format pdf -orientation portrait D:/FHH/code/UCAS-COD-2023/prj1/ALU_schematic.pdf
