-- D Flip-Flop
-- Memory Element

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity D_FlipF is
port(
		input	: in std_logic;
		CLK	: in std_logic;
		output	: out std_logic);
end D_FlipF;

architecture Behavior_FlipF of D_FlipF is
begin
		FlipF	: process(input,CLK)
		begin
			if (rising_edge(CLK)) then output <= input;
			end if;
		end process FlipF;
end Behavior_FlipF;	
			