# reflect_env.py ä½¿ç”¨æŒ‡å— (v2.1)

## ç®€ä»‹

`reflect_env.py` æ˜¯ ChiseLLM é¡¹ç›®çš„æ ¸å¿ƒæ¨¡å—,æä¾›äº†è‡ªåŠ¨åŒ–æµ‹è¯• Chisel ä»£ç çš„å®Œæ•´åŠŸèƒ½ã€‚v2.1 ç‰ˆæœ¬åœ¨ v2.0 åŸºç¡€ä¸Šå¢åŠ äº†è‡ªå®šä¹‰è¾“å‡ºæ–‡ä»¶åçš„åŠŸèƒ½ã€‚

## æ ¸å¿ƒæ¦‚å¿µ

**"åå°„"(Reflection)** çš„å«ä¹‰:
- ä½ ç»™å®ƒä¸€æ®µ Chisel ä»£ç (å­—ç¬¦ä¸²æˆ–æ–‡ä»¶)
- å®ƒè¿”å›è¿™æ®µä»£ç çš„"è´¨é‡æŠ¥å‘Š"(å­—å…¸)
- å°±åƒé•œå­åå°„å…‰ä¸€æ ·,å®ƒ"åå°„"ä»£ç çš„è´¨é‡çŠ¶æ€

**å…³é”®ç‰¹æ€§** (v2.1):
- âœ… æ”¯æŒè‡ªå®šä¹‰æ¨¡å—åç§°
- âœ… æ”¯æŒè‡ªå®šä¹‰ testbench æ–‡ä»¶
- âœ… æ”¯æŒè‡ªå®šä¹‰ Verilog è¾“å‡ºæ–‡ä»¶å â­æ–°å¢
- âœ… æ”¯æŒè‡ªå®šä¹‰ç»“æœ JSON æ–‡ä»¶å â­æ–°å¢
- âœ… è‡ªåŠ¨ä¿å­˜ Verilog å’Œæµ‹è¯•æŠ¥å‘Š
- âœ… å‘½ä»¤è¡Œå·¥å…· `run_reflect.py`
- âœ… å…¨è‡ªåŠ¨åŒ–,æ— éœ€æ‰‹åŠ¨æ“ä½œ
- âœ… å®Œæ•´çš„é”™è¯¯åé¦ˆ

## å¿«é€Ÿå¼€å§‹

### å‘½ä»¤è¡Œæ–¹å¼ (æ¨è)

æœ€ç®€å•çš„ä½¿ç”¨æ–¹å¼æ˜¯é€šè¿‡å‘½ä»¤è¡Œå·¥å…·:

```bash
# 1. ä»…ç¼–è¯‘å’Œé˜è¿°(ç”Ÿæˆ Verilog)
python src/run_reflect.py --file my_module.scala

# 2. å®Œæ•´æµ‹è¯•(åŒ…å«ä»¿çœŸ)
python src/run_reflect.py --file my_module.scala --testbench tb_my_module.cpp

# 3. æŒ‡å®šè¾“å‡ºç›®å½•
python src/run_reflect.py --file my_module.scala --testbench tb.cpp --output tests

# 4. è‡ªå®šä¹‰è¾“å‡ºæ–‡ä»¶å â­æ–°å¢
python src/run_reflect.py --file my_module.scala --verilog my_design.v --result my_test.json
```

**ç¤ºä¾‹è¾“å‡º**:
```
â„¹ è‡ªåŠ¨æ£€æµ‹åˆ°æ¨¡å—å: SimpleAdder
============================================================
ChiseLLM åå°„ç¯å¢ƒæµ‹è¯•
============================================================
æºæ–‡ä»¶:   tests/test_adder.scala
æ¨¡å—å:   SimpleAdder
Testbench: tests/tb_simple_adder.cpp
è¾“å‡ºç›®å½•: tests
============================================================

â³ ç¼–è¯‘å’Œé˜è¿°ä¸­...
âœ“ ç¼–è¯‘æˆåŠŸ
âœ“ é˜è¿°æˆåŠŸ
âœ“ Verilog å·²ä¿å­˜åˆ°: tests/related_Verilog.v
â³ Verilator ç¼–è¯‘ä¸­...
âœ“ Verilator ç¼–è¯‘æˆåŠŸ
â³ C++ ç¼–è¯‘ä¸­...
âœ“ C++ ç¼–è¯‘æˆåŠŸ
â³ è¿è¡Œä»¿çœŸ...
âœ“ ä»¿çœŸæµ‹è¯•é€šè¿‡
âœ“ æµ‹è¯•æŠ¥å‘Šå·²ä¿å­˜åˆ°: tests/result.json

============================================================
æµ‹è¯•ç»“æœæ‘˜è¦
============================================================
ç¼–è¯‘çŠ¶æ€:   âœ“ æˆåŠŸ
é˜è¿°çŠ¶æ€:   âœ“ æˆåŠŸ
ä»¿çœŸçŠ¶æ€:   âœ“ é€šè¿‡
å¤±è´¥é˜¶æ®µ:   passed
æ—¶é—´æˆ³:     2025-11-16T21:39:27.188659
============================================================
âœ“ æ‰€æœ‰æµ‹è¯•é€šè¿‡!
```

### Python API æ–¹å¼

å¦‚æœéœ€è¦åœ¨ Python ä»£ç ä¸­è°ƒç”¨:

### Python API æ–¹å¼

å¦‚æœéœ€è¦åœ¨ Python ä»£ç ä¸­è°ƒç”¨:

```python
from src.reflect_env import reflect

# è¯»å–ä½ çš„ Chisel ä»£ç 
with open('my_adder.scala', 'r') as f:
    code = f.read()

# è°ƒç”¨ reflect å‡½æ•°
result = reflect(
    chisel_code_string=code,
    module_name="MyAdder",
    testbench_path="tb_my_adder.cpp",  # å¯é€‰
    output_dir="tests",                 # å¯é€‰
    verilog_file="my_adder.v",         # å¯é€‰ â­æ–°å¢
    result_file="my_adder_test.json"   # å¯é€‰ â­æ–°å¢
)

# æŸ¥çœ‹ç»“æœ
if result['stage'] == 'passed':
    print("âœ“ æµ‹è¯•é€šè¿‡!")
    print(f"Verilog: tests/my_adder.v")
    print(f"æ—¥å¿—: tests/my_adder_test.json")
else:
    print(f"âœ— å¤±è´¥äº: {result['stage']}")
    print(f"é”™è¯¯: {result['error_log']}")
```

## å‘½ä»¤è¡Œå·¥å…·è¯¦è§£

## å‘½ä»¤è¡Œå·¥å…·è¯¦è§£

### åŸºæœ¬ç”¨æ³•

```bash
python src/run_reflect.py --file <scala_file> [é€‰é¡¹]
```

### å‘½ä»¤è¡Œå‚æ•°

| å‚æ•° | ç®€å†™ | å¿…éœ€ | è¯´æ˜ |
|------|------|------|------|
| `--file` | `-f` | æ˜¯ | Chisel/Scala æºæ–‡ä»¶è·¯å¾„ |
| `--testbench` | `-t` | å¦ | C++ testbench æ–‡ä»¶è·¯å¾„ |
| `--output` | `-o` | å¦ | è¾“å‡ºç›®å½•(é»˜è®¤: `tests/`) |
| `--module` | `-m` | å¦ | æ¨¡å—åç§°(é»˜è®¤è‡ªåŠ¨æ£€æµ‹) |
| `--verilog` | `-v` | å¦ | Verilog è¾“å‡ºæ–‡ä»¶å(é»˜è®¤: `related_Verilog.v`) â­æ–°å¢ |
| `--result` | `-r` | å¦ | ç»“æœ JSON æ–‡ä»¶å(é»˜è®¤: `result.json`) â­æ–°å¢ |
| `--no-save` | - | å¦ | ä¸ä¿å­˜æ–‡ä»¶,ä»…è¾“å‡ºåˆ°æ§åˆ¶å° |

### ä½¿ç”¨åœºæ™¯

**åœºæ™¯ 1: ä»…éªŒè¯ä»£ç èƒ½å¦ç¼–è¯‘å’Œé˜è¿°**

```bash
python src/run_reflect.py --file my_design.scala
```

è¿™ä¼š:
- âœ… ç¼–è¯‘ Scala ä»£ç 
- âœ… é˜è¿°ä¸º Verilog
- âœ… ä¿å­˜ Verilog åˆ° `tests/related_Verilog.v`
- âœ… ä¿å­˜æŠ¥å‘Šåˆ° `tests/result.json`
- â­ è·³è¿‡ä»¿çœŸ

**åœºæ™¯ 2: å®Œæ•´æµ‹è¯•(åŒ…å«ä»¿çœŸ)**

```bash
python src/run_reflect.py --file my_design.scala --testbench my_tb.cpp
```

è¿™ä¼šæ‰§è¡Œå®Œæ•´çš„æµ‹è¯•æµç¨‹:
1. ç¼–è¯‘
2. é˜è¿°
3. Verilator ç¼–è¯‘
4. C++ ç¼–è¯‘
5. è¿è¡Œä»¿çœŸ
6. ä¿å­˜æ‰€æœ‰ç»“æœ

**åœºæ™¯ 3: æŒ‡å®šè¾“å‡ºç›®å½•**

```bash
python src/run_reflect.py --file my_design.scala --output my_tests
```

ç»“æœä¼šä¿å­˜åˆ° `my_tests/` ç›®å½•ã€‚

**åœºæ™¯ 4: æ‰‹åŠ¨æŒ‡å®šæ¨¡å—å**

```bash
python src/run_reflect.py --file my_design.scala --module MyCustomModule
```

å½“è‡ªåŠ¨æ£€æµ‹å¤±è´¥æ—¶ä½¿ç”¨ã€‚

**åœºæ™¯ 5: è‡ªå®šä¹‰è¾“å‡ºæ–‡ä»¶å** â­æ–°å¢

```bash
python src/run_reflect.py --file my_design.scala \
    --testbench my_tb.cpp \
    --verilog my_custom_design.v \
    --result my_test_result.json
```

è¿™ä¼š:
- âœ… å°† Verilog ä¿å­˜ä¸º `tests/my_custom_design.v`
- âœ… å°†æµ‹è¯•æŠ¥å‘Šä¿å­˜ä¸º `tests/my_test_result.json`

**åœºæ™¯ 6: æ‰¹é‡æµ‹è¯•ä¸åŒè®¾è®¡**

```bash
# ä¸ºæ¯ä¸ªè®¾è®¡ä½¿ç”¨ç‹¬ç«‹çš„è¾“å‡ºæ–‡ä»¶
python src/run_reflect.py --file adder.scala --verilog adder.v --result adder_result.json
python src/run_reflect.py --file counter.scala --verilog counter.v --result counter_result.json
python src/run_reflect.py --file alu.scala --verilog alu.v --result alu_result.json
```

## Python API è¯¦è§£

## Python API è¯¦è§£

### reflect() å‡½æ•°ç­¾å

```python
def reflect(
    chisel_code_string: str, 
    module_name: str,
    testbench_path: Optional[str] = None,
    output_dir: Optional[str] = None,
    verilog_file: Optional[str] = None,
    result_file: Optional[str] = None
) -> dict
```

**å‚æ•°**:

- `chisel_code_string` (str): Chisel/Scala ä»£ç å­—ç¬¦ä¸²
- `module_name` (str): æ¨¡å—åç§°(å¿…é¡»ä¸ä»£ç ä¸­çš„ class åç§°ä¸€è‡´)
- `testbench_path` (str, å¯é€‰): C++ testbench æ–‡ä»¶è·¯å¾„ã€‚å¦‚æœä¸º None,ä»…è¿›è¡Œç¼–è¯‘å’Œé˜è¿°
- `output_dir` (str, å¯é€‰): è¾“å‡ºç›®å½•è·¯å¾„ã€‚å¦‚æœä¸º None,ä¸ä¿å­˜æ–‡ä»¶
- `verilog_file` (str, å¯é€‰): Verilog è¾“å‡ºæ–‡ä»¶å(é»˜è®¤: "related_Verilog.v") â­æ–°å¢
- `result_file` (str, å¯é€‰): ç»“æœ JSON æ–‡ä»¶å(é»˜è®¤: "result.json") â­æ–°å¢

**è¿”å›å€¼** (dict):

| å­—æ®µ | ç±»å‹ | è¯´æ˜ |
|------|------|------|
| `compiled` | bool | Scala ç¼–è¯‘æ˜¯å¦æˆåŠŸ |
| `elaborated` | bool | Chisel é˜è¿°æ˜¯å¦æˆåŠŸ |
| `sim_passed` | bool/None | ä»¿çœŸæ˜¯å¦é€šè¿‡(None è¡¨ç¤ºæœªæµ‹è¯•) |
| `error_log` | str \| None | é”™è¯¯æ—¥å¿—(å¦‚æœæœ‰) |
| `generated_verilog` | str \| None | ç”Ÿæˆçš„ Verilog ä»£ç  |
| `full_stdout` | str \| None | å®Œæ•´çš„æ ‡å‡†è¾“å‡º |
| `full_stderr` | str \| None | å®Œæ•´çš„æ ‡å‡†é”™è¯¯è¾“å‡º |
| `stage` | str | å½“å‰é˜¶æ®µ("compilation", "elaboration", "simulation", "passed", "exception") |
| `timestamp` | str | æµ‹è¯•æ—¶é—´æˆ³(ISO æ ¼å¼) |
| `module_name` | str | æ¨¡å—åç§° |

## å·¥ä½œæµç¨‹

```
ä½ çš„ä»£ç å­—ç¬¦ä¸²
    â†“
åˆ›å»ºä¸´æ—¶ç›®å½•
    â†“
ç”Ÿæˆ build.sbt (é…ç½® Chisel 6.0 + ç¼–è¯‘å™¨æ’ä»¶)
    â†“
ç”Ÿæˆ Scala æºæ–‡ä»¶ (ä½ çš„ä»£ç  + Harness)
    â†“
æ‰§è¡Œ sbt run
    â”œâ”€ Scala ç¼–è¯‘ (scalac)
    â””â”€ Chisel é˜è¿° (ç”Ÿæˆ Verilog)
    â†“
Verilator ç¼–è¯‘ (Verilog â†’ C++)
    â†“
ç¼–è¯‘ C++ (make)
    â†“
è¿è¡Œå¯æ‰§è¡Œæ–‡ä»¶ (testbench)
    â†“
åˆ†æè¾“å‡º (æŸ¥æ‰¾ "TEST PASSED")
    â†“
è¿”å›æµ‹è¯•æŠ¥å‘Š
    â†“
åˆ é™¤ä¸´æ—¶ç›®å½•
```

## è¯¦ç»†ä½¿ç”¨ç¤ºä¾‹

### ç¤ºä¾‹1: æˆåŠŸçš„ä»£ç 

```python
from src.reflect_env import reflect

code = """import chisel3._
class TestModule extends Module {
  val io = IO(new Bundle {
    val a = Input(UInt(4.W))
    val b = Input(UInt(4.W))
    val c = Output(UInt(4.W))
  })
  io.c := io.a + io.b
}"""

result = reflect(code)

# è¾“å‡º:
# {
#   "compiled": True,
#   "elaborated": True,
#   "sim_passed": True,
#   "error_log": None,
#   "generated_verilog": "module TestModule(...",
#   ...
# }

if result['sim_passed']:
    print("âœ… æµ‹è¯•é€šè¿‡!")
    print("ç”Ÿæˆçš„ Verilog:")
    print(result['generated_verilog'])
```

### ç¤ºä¾‹2: ç¼–è¯‘é”™è¯¯

```python
code = """import chisel3._
class TestModule extends Module {
  val io = IO(new Bundle {
    val a = Input(UInt(4.W))
    val b = Input(UInt(4.W))
    val c = Output(UInt(4.W))
  })
  io.c := io.a + io.b +  // è¯­æ³•é”™è¯¯: ç¼ºå°‘å³æ“ä½œæ•°
}"""

result = reflect(code)

# è¾“å‡º:
# {
#   "compiled": False,
#   "elaborated": False,
#   "sim_passed": False,
#   "error_log": "Compilation Error:\n[error] /tmp/.../TestModule.scala:...",
#   ...
# }

if not result['compiled']:
    print("âŒ ç¼–è¯‘å¤±è´¥!")
    print("é”™è¯¯ä¿¡æ¯:")
    print(result['error_log'])
```

### ç¤ºä¾‹3: é€»è¾‘é”™è¯¯

```python
code = """import chisel3._
class TestModule extends Module {
  val io = IO(new Bundle {
    val a = Input(UInt(4.W))
    val b = Input(UInt(4.W))
    val c = Output(UInt(4.W))
  })
  val wrong = Wire(UInt(3.W))  // åªæœ‰3ä½
  wrong := io.a + io.b         // ä½†åŠ æ³•ç»“æœå¯èƒ½éœ€è¦5ä½
  io.c := wrong                // ç»“æœè¢«æˆªæ–­
}"""

result = reflect(code)

# è¾“å‡º:
# {
#   "compiled": True,
#   "elaborated": True,
#   "sim_passed": False,
#   "error_log": "Simulation Test Failed:\nTEST FAILED: 0 + 8 => 0 (expected 8)\n...",
#   ...
# }

if result['compiled'] and result['elaborated'] and not result['sim_passed']:
    print("âŒ é€»è¾‘é”™è¯¯!")
    print("ä»£ç ç¼–è¯‘å’Œé˜è¿°æˆåŠŸ,ä½†ä»¿çœŸå¤±è´¥")
    print(result['error_log'])
```

## ä½¿ç”¨åœºæ™¯

### åœºæ™¯1: å•æ¬¡æµ‹è¯•

```python
from src.reflect_env import reflect

code = load_chisel_code_from_somewhere()
result = reflect(code)

if result['sim_passed']:
    save_verilog(result['generated_verilog'])
else:
    log_error(result['error_log'])
```

### åœºæ™¯2: æ‰¹é‡æµ‹è¯•

```python
from src.reflect_env import reflect

codes = [code1, code2, code3, ...]
results = []

for i, code in enumerate(codes):
    print(f"æµ‹è¯• {i+1}/{len(codes)}...")
    result = reflect(code)
    results.append(result)

# ç»Ÿè®¡
pass_count = sum(r['sim_passed'] for r in results)
print(f"é€šè¿‡ç‡: {pass_count}/{len(codes)} = {pass_count/len(codes)*100:.1f}%")
```

### åœºæ™¯3: LLM åé¦ˆå¾ªç¯

```python
from src.reflect_env import reflect

def llm_generate(prompt):
    """LLM ç”Ÿæˆä»£ç """
    # è¿™é‡Œè°ƒç”¨ä½ çš„ LLM
    return generated_code

def llm_fix(code, error):
    """LLM ä¿®å¤ä»£ç """
    prompt = f"""
    è¿™æ®µä»£ç æœ‰é”™è¯¯:
    {code}
    
    é”™è¯¯ä¿¡æ¯:
    {error}
    
    è¯·ä¿®å¤è¿™æ®µä»£ç ã€‚
    """
    return llm_generate(prompt)

# é¦–æ¬¡ç”Ÿæˆ
code = llm_generate("å†™ä¸€ä¸ª4ä½åŠ æ³•å™¨")
result = reflect(code)

# è¿­ä»£ä¿®å¤
max_attempts = 5
for attempt in range(max_attempts):
    if result['sim_passed']:
        print(f"âœ… ç¬¬ {attempt+1} æ¬¡å°è¯•æˆåŠŸ!")
        break
    
    print(f"âŒ ç¬¬ {attempt+1} æ¬¡å°è¯•å¤±è´¥,å°è¯•ä¿®å¤...")
    code = llm_fix(code, result['error_log'])
    result = reflect(code)
else:
    print(f"âŒ ç»è¿‡ {max_attempts} æ¬¡å°è¯•ä»ç„¶å¤±è´¥")
```

### åœºæ™¯4: æ•™å­¦æ¼”ç¤º

```python
from src.reflect_env import reflect

# æ¼”ç¤ºå¸¸è§é”™è¯¯
examples = {
    "è¯­æ³•é”™è¯¯": """
        class TestModule extends Module {
          val io = IO(new Bundle {
            val a = Input(UInt(4.W))
          })
          io.c := io.a +  // ç¼ºå°‘æ“ä½œæ•°
        }
    """,
    "ç±»å‹é”™è¯¯": """
        class TestModule extends Module {
          val io = IO(new Bundle {
            val a = Input(UInt(4.W))
            val c = Output(Bool())
          })
          io.c := io.a  // ç±»å‹ä¸åŒ¹é…
        }
    """,
}

for name, code in examples.items():
    print(f"\n=== {name} ===")
    result = reflect(code)
    print(f"ç¼–è¯‘: {result['compiled']}")
    print(f"é”™è¯¯: {result['error_log'][:200]}...")
```

## é”™è¯¯å¤„ç†

### é”™è¯¯ç±»å‹åˆ¤æ–­

```python
result = reflect(code)

if not result['compiled']:
    print("è¿™æ˜¯ä¸€ä¸ª Scala ç¼–è¯‘é”™è¯¯")
    # é€šå¸¸æ˜¯è¯­æ³•é”™è¯¯ã€ç±»å‹é”™è¯¯ã€ç¼ºå°‘ import ç­‰
    
elif not result['elaborated']:
    print("è¿™æ˜¯ä¸€ä¸ª Chisel é˜è¿°é”™è¯¯")
    # é€šå¸¸æ˜¯ Chisel è¿è¡Œæ—¶é”™è¯¯ã€ä½å®½é—®é¢˜ç­‰
    
elif not result['sim_passed']:
    print("è¿™æ˜¯ä¸€ä¸ªåŠŸèƒ½é€»è¾‘é”™è¯¯")
    # ä»£ç èƒ½ç¼–è¯‘å’Œé˜è¿°,ä½†åŠŸèƒ½ä¸æ­£ç¡®
    
else:
    print("ä»£ç å®Œå…¨æ­£ç¡®!")
```

### è·å–è¯¦ç»†é”™è¯¯ä¿¡æ¯

```python
result = reflect(code)

if result['error_log']:
    # ç®€çŸ­é”™è¯¯æ‘˜è¦
    print("é”™è¯¯æ‘˜è¦:", result['error_log'][:200])
    
    # å®Œæ•´çš„ç¼–è¯‘è¾“å‡º
    if result['full_stdout']:
        print("å®Œæ•´è¾“å‡º:", result['full_stdout'])
    
    # å®Œæ•´çš„é”™è¯¯è¾“å‡º
    if result['full_stderr']:
        print("é”™è¯¯è¾“å‡º:", result['full_stderr'])
```

## é™åˆ¶å’Œæ³¨æ„äº‹é¡¹

### å½“å‰é™åˆ¶

1. **æ¨¡å—åå¿…é¡»æ˜¯ TestModule**
   ```scala
   // âœ… æ­£ç¡®
   class TestModule extends Module { ... }
   
   // âŒ é”™è¯¯
   class MyAdder extends Module { ... }
   ```

2. **æ¥å£å›ºå®šä¸º 4 ä½åŠ æ³•å™¨**
   ```scala
   // âœ… æ­£ç¡®
   val io = IO(new Bundle {
     val a = Input(UInt(4.W))
     val b = Input(UInt(4.W))
     val c = Output(UInt(4.W))
   })
   
   // âŒ ä¸æ”¯æŒå…¶ä»–æ¥å£
   ```

3. **ä¸€æ¬¡åªèƒ½æµ‹è¯•ä¸€ä¸ªæ¨¡å—**
   - ä¸æ”¯æŒå¹¶å‘æµ‹è¯•
   - æ¯æ¬¡è°ƒç”¨ `reflect()` éƒ½æ˜¯ç‹¬ç«‹çš„

### æ€§èƒ½è€ƒè™‘

- **é¦–æ¬¡è¿è¡Œ**: çº¦ 10 ç§’(éœ€è¦ä¸‹è½½ä¾èµ–)
- **åç»­è¿è¡Œ**: çº¦ 4-5 ç§’
- **å»ºè®®**: å¯¹äºå¤§é‡æµ‹è¯•,è€ƒè™‘æ‰¹å¤„ç†å’Œç¼“å­˜

### ç¯å¢ƒè¦æ±‚

- å¿…é¡»åœ¨é…ç½®å¥½çš„ conda ç¯å¢ƒä¸­è¿è¡Œ
- éœ€è¦ç³»ç»Ÿå®‰è£…: Java, sbt, Verilator, g++
- ç¡®ä¿æœ‰è¶³å¤Ÿçš„ç£ç›˜ç©ºé—´ç”¨äºä¸´æ—¶æ–‡ä»¶

## é«˜çº§ç”¨æ³•

### æå–ç”Ÿæˆçš„ Verilog

```python
result = reflect(code)

if result['sim_passed']:
    verilog = result['generated_verilog']
    
    # ä¿å­˜åˆ°æ–‡ä»¶
    with open('output.v', 'w') as f:
        f.write(verilog)
    
    # æˆ–è¿›è¡Œè¿›ä¸€æ­¥å¤„ç†
    lines = verilog.split('\n')
    print(f"ç”Ÿæˆçš„ Verilog æœ‰ {len(lines)} è¡Œ")
```

### è‡ªå®šä¹‰è¶…æ—¶

å½“å‰å®ç°ä¸­ç¼–è¯‘è¶…æ—¶è®¾ç½®ä¸º 180 ç§’,å¦‚éœ€ä¿®æ”¹å¯ä»¥ç¼–è¾‘ `reflect_env.py`:

```python
# åœ¨ run_compile_and_elaborate å‡½æ•°ä¸­
process = subprocess.run(
    ["sbt", "run"],
    ...
    timeout=180  # ä¿®æ”¹è¿™é‡Œ
)
```

### è°ƒè¯•æ¨¡å¼

æŸ¥çœ‹å®Œæ•´çš„ç¼–è¯‘è¿‡ç¨‹:

```python
result = reflect(code)

print("=== STDOUT ===")
print(result['full_stdout'])

print("\n=== STDERR ===")
print(result['full_stderr'])
```

## å¸¸è§é—®é¢˜ (FAQ)

**Q: ä¸ºä»€ä¹ˆç¬¬ä¸€æ¬¡è¿è¡Œå¾ˆæ…¢?**  
A: sbt éœ€è¦ä¸‹è½½ Scala å’Œ Chisel ä¾èµ–,é¦–æ¬¡è¿è¡Œçº¦éœ€ 10 ç§’ã€‚åç»­è¿è¡Œä¼šå¿«å¾ˆå¤šã€‚

**Q: å¯ä»¥æµ‹è¯•å…¶ä»–ç±»å‹çš„æ¨¡å—å—?**  
A: å¯ä»¥!v2.0+ ç‰ˆæœ¬æ”¯æŒä»»æ„ Chisel æ¨¡å—,åªéœ€æä¾›ç›¸åº”çš„ testbenchã€‚

**Q: å¦‚ä½•çŸ¥é“æˆ‘çš„ä»£ç å“ªé‡Œé”™äº†?**  
A: æŸ¥çœ‹ `result['error_log']`,å®ƒåŒ…å«è¯¦ç»†çš„é”™è¯¯ä¿¡æ¯å’Œè¡Œå·ã€‚

**Q: ä¸´æ—¶æ–‡ä»¶ä¼šè¢«æ¸…ç†å—?**  
A: æ˜¯çš„,`reflect()` ä½¿ç”¨ `tempfile.TemporaryDirectory()`,å‡½æ•°è¿”å›åä¼šè‡ªåŠ¨åˆ é™¤æ‰€æœ‰ä¸´æ—¶æ–‡ä»¶ã€‚

**Q: å¯ä»¥å¹¶å‘è°ƒç”¨ reflect() å—?**  
A: å¯ä»¥,æ¯æ¬¡è°ƒç”¨ä½¿ç”¨ç‹¬ç«‹çš„ä¸´æ—¶ç›®å½•,äº’ä¸å¹²æ‰°ã€‚ä½†æ³¨æ„ç³»ç»Ÿèµ„æºé™åˆ¶ã€‚

**Q: æ”¯æŒå“ªäº› Chisel ç‰ˆæœ¬?**  
A: å½“å‰ä½¿ç”¨ Chisel 6.0.0ã€‚ç†è®ºä¸Šæ”¯æŒ Chisel 3.x/5.x/6.x,ä½†æœªç»å……åˆ†æµ‹è¯•ã€‚

## æ€»ç»“

`reflect_env.py` æä¾›äº†ä¸€ä¸ªå¼ºå¤§è€Œç®€å•çš„æ¥å£æ¥æµ‹è¯• Chisel ä»£ç :

âœ… **ç®€å•**: åªéœ€ä¼ å…¥ä»£ç å­—ç¬¦ä¸²  
âœ… **è‡ªåŠ¨**: å…¨æµç¨‹è‡ªåŠ¨åŒ–,æ— éœ€æ‰‹åŠ¨æ“ä½œ  
âœ… **è¯¦ç»†**: æä¾›å®Œæ•´çš„é”™è¯¯ä¿¡æ¯å’Œç”Ÿæˆä»£ç   
âœ… **å¯é **: è‡ªåŠ¨æ¸…ç†,ä¸ç•™åƒåœ¾æ–‡ä»¶

å®ƒæ˜¯ ChiseLLM é¡¹ç›®çš„åŸºçŸ³,ä¸ºåç»­çš„ LLM è®­ç»ƒå’Œè‡ªæˆ‘ä¿®å¤æä¾›äº†å…³é”®çš„åé¦ˆæœºåˆ¶ã€‚

## å‚è€ƒèµ„æ–™

- [Chisel å®˜æ–¹æ–‡æ¡£](https://www.chisel-lang.org/)
- [Verilator æ–‡æ¡£](https://verilator.org/)
- [ç¬¬ä¸€é˜¶æ®µå®Œæˆæ€»ç»“](./ç¬¬ä¸€é˜¶æ®µå®Œæˆæ€»ç»“.md)
- [AI-Chisel ç§‘ç ”æŒ‡å—](./AIChisel-Verilogç§‘ç ”æŒ‡å—.md)

## v2.1 æ›´æ–°æ—¥å¿— (2025-11-16)

### æ–°åŠŸèƒ½
- âœ¨ æ”¯æŒè‡ªå®šä¹‰ Verilog è¾“å‡ºæ–‡ä»¶å (`--verilog` å‚æ•°)
- âœ¨ æ”¯æŒè‡ªå®šä¹‰ç»“æœ JSON æ–‡ä»¶å (`--result` å‚æ•°)
- ğŸ’¡ æ›´çµæ´»çš„æ–‡ä»¶ç®¡ç†,æ–¹ä¾¿æ‰¹é‡æµ‹è¯•

### æ”¹è¿›
- ğŸ“ ä¼˜åŒ–äº†å‘½ä»¤è¡Œè¾“å‡º,æ˜¾ç¤ºè‡ªå®šä¹‰æ–‡ä»¶åä¿¡æ¯
- ğŸ”§ å®Œå–„äº† API æ–‡æ¡£

---

**æ–‡æ¡£ç‰ˆæœ¬**: 2.1  
**æ›´æ–°æ—¥æœŸ**: 2025å¹´11æœˆ16æ—¥
