

================================================================
== Vivado HLS Report for 'Block_Mat_exit27932_s'
================================================================
* Date:           Mon Apr  8 12:37:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     3.890|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     45|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|       5|     47|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------+-----------------------------------+-----------+
    |               Instance               |               Module              | Expression|
    +--------------------------------------+-----------------------------------+-----------+
    |canny_edge_mul_mul_9ns_20s_20_3_1_U1  |canny_edge_mul_mul_9ns_20s_20_3_1  |  i0 * i1  |
    +--------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |packets_cast_out_out_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  45|          9|    3|          9|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  4|   0|    4|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | Block_Mat.exit27932_ | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | Block_Mat.exit27932_ | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | Block_Mat.exit27932_ | return value |
|ap_done                      | out |    1| ap_ctrl_hs | Block_Mat.exit27932_ | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | Block_Mat.exit27932_ | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | Block_Mat.exit27932_ | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | Block_Mat.exit27932_ | return value |
|rows_V                       |  in |   32|  ap_stable |        rows_V        |    scalar    |
|cols_V                       |  in |   32|  ap_stable |        cols_V        |    scalar    |
|packets_cast_out_out_din     | out |   20|   ap_fifo  | packets_cast_out_out |    pointer   |
|packets_cast_out_out_full_n  |  in |    1|   ap_fifo  | packets_cast_out_out |    pointer   |
|packets_cast_out_out_write   | out |    1|   ap_fifo  | packets_cast_out_out |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

