#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12d727d10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12d71fcd0 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0x12d738fe0_0 .var "a", 2 0;
v0x12d7390d0_0 .var "b", 2 0;
v0x12d739160_0 .net "s", 0 0, v0x12d738e50_0;  1 drivers
S_0x12d725530 .scope module, "comp" "comp" 3 4, 4 2 0, S_0x12d71fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 1 "result";
v0x12d738c00_0 .net "a", 2 0, v0x12d738fe0_0;  1 drivers
v0x12d738cb0_0 .net "b", 2 0, v0x12d7390d0_0;  1 drivers
v0x12d738d80_0 .net "co", 0 0, L_0x12d73cc60;  1 drivers
v0x12d738e50_0 .var "result", 0 0;
v0x12d738ee0_0 .net "s", 2 0, L_0x12d73d140;  1 drivers
E_0x12d727e80 .event edge, v0x12d735b80_0;
S_0x12d71d4f0 .scope module, "sub" "sub" 4 5, 5 2 0, S_0x12d725530;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 1 "co";
v0x12d7386b0_0 .net "B", 2 0, L_0x12d739e40;  1 drivers
L_0x130078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12d738770_0 .net/2s *"_ivl_2", 0 0, L_0x130078010;  1 drivers
v0x12d738810_0 .net "a", 2 0, v0x12d738fe0_0;  alias, 1 drivers
v0x12d7388d0_0 .net "b", 2 0, v0x12d7390d0_0;  alias, 1 drivers
v0x12d738990_0 .net "c", 2 0, L_0x12d73c6b0;  1 drivers
v0x12d738a70_0 .net "co", 0 0, L_0x12d73cc60;  alias, 1 drivers
v0x12d738b00_0 .net "s", 2 0, L_0x12d73d140;  alias, 1 drivers
L_0x12d73b980 .part v0x12d738fe0_0, 0, 1;
L_0x12d73baa0 .part L_0x12d739e40, 0, 1;
L_0x12d73bbc0 .part L_0x12d73c6b0, 0, 1;
L_0x12d73c2d0 .part v0x12d738fe0_0, 1, 1;
L_0x12d73c470 .part L_0x12d739e40, 1, 1;
L_0x12d73c610 .part L_0x12d73c6b0, 1, 1;
L_0x12d73c6b0 .concat8 [ 1 1 1 0], L_0x130078010, L_0x12d73b830, L_0x12d73c180;
L_0x12d73cd90 .part v0x12d738fe0_0, 2, 1;
L_0x12d73ceb0 .part L_0x12d739e40, 2, 1;
L_0x12d73d020 .part L_0x12d73c6b0, 2, 1;
L_0x12d73d140 .concat8 [ 1 1 1 0], L_0x12d73b430, L_0x12d73bd00, L_0x12d73c840;
S_0x12d71ab30 .scope module, "f0" "faddr" 5 7, 6 2 0, S_0x12d71d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x12d73b3c0 .functor XOR 1, L_0x12d73b980, L_0x12d73baa0, C4<0>, C4<0>;
L_0x12d73b430 .functor XOR 1, L_0x12d73b3c0, L_0x12d73bbc0, C4<0>, C4<0>;
L_0x12d73b4a0 .functor AND 1, L_0x12d73b980, L_0x12d73baa0, C4<1>, C4<1>;
L_0x12d73b5d0 .functor AND 1, L_0x12d73b980, L_0x12d73bbc0, C4<1>, C4<1>;
L_0x12d73b680 .functor OR 1, L_0x12d73b4a0, L_0x12d73b5d0, C4<0>, C4<0>;
L_0x12d73b7c0 .functor AND 1, L_0x12d73baa0, L_0x12d73bbc0, C4<1>, C4<1>;
L_0x12d73b830 .functor OR 1, L_0x12d73b680, L_0x12d73b7c0, C4<0>, C4<0>;
v0x12d70f450_0 .net *"_ivl_0", 0 0, L_0x12d73b3c0;  1 drivers
v0x12d7342e0_0 .net *"_ivl_10", 0 0, L_0x12d73b7c0;  1 drivers
v0x12d734390_0 .net *"_ivl_4", 0 0, L_0x12d73b4a0;  1 drivers
v0x12d734450_0 .net *"_ivl_6", 0 0, L_0x12d73b5d0;  1 drivers
v0x12d734500_0 .net *"_ivl_8", 0 0, L_0x12d73b680;  1 drivers
v0x12d7345f0_0 .net "a", 0 0, L_0x12d73b980;  1 drivers
v0x12d734690_0 .net "b", 0 0, L_0x12d73baa0;  1 drivers
v0x12d734730_0 .net "ci", 0 0, L_0x12d73bbc0;  1 drivers
v0x12d7347d0_0 .net "co", 0 0, L_0x12d73b830;  1 drivers
v0x12d7348e0_0 .net "s", 0 0, L_0x12d73b430;  1 drivers
S_0x12d7349f0 .scope module, "f1" "faddr" 5 8, 6 2 0, S_0x12d71d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x12d73b550 .functor XOR 1, L_0x12d73c2d0, L_0x12d73c470, C4<0>, C4<0>;
L_0x12d73bd00 .functor XOR 1, L_0x12d73b550, L_0x12d73c610, C4<0>, C4<0>;
L_0x12d73bdf0 .functor AND 1, L_0x12d73c2d0, L_0x12d73c470, C4<1>, C4<1>;
L_0x12d73bf20 .functor AND 1, L_0x12d73c2d0, L_0x12d73c610, C4<1>, C4<1>;
L_0x12d73bfd0 .functor OR 1, L_0x12d73bdf0, L_0x12d73bf20, C4<0>, C4<0>;
L_0x12d73c110 .functor AND 1, L_0x12d73c470, L_0x12d73c610, C4<1>, C4<1>;
L_0x12d73c180 .functor OR 1, L_0x12d73bfd0, L_0x12d73c110, C4<0>, C4<0>;
v0x12d734c30_0 .net *"_ivl_0", 0 0, L_0x12d73b550;  1 drivers
v0x12d734cc0_0 .net *"_ivl_10", 0 0, L_0x12d73c110;  1 drivers
v0x12d734d60_0 .net *"_ivl_4", 0 0, L_0x12d73bdf0;  1 drivers
v0x12d734e20_0 .net *"_ivl_6", 0 0, L_0x12d73bf20;  1 drivers
v0x12d734ed0_0 .net *"_ivl_8", 0 0, L_0x12d73bfd0;  1 drivers
v0x12d734fc0_0 .net "a", 0 0, L_0x12d73c2d0;  1 drivers
v0x12d735060_0 .net "b", 0 0, L_0x12d73c470;  1 drivers
v0x12d735100_0 .net "ci", 0 0, L_0x12d73c610;  1 drivers
v0x12d7351a0_0 .net "co", 0 0, L_0x12d73c180;  1 drivers
v0x12d7352b0_0 .net "s", 0 0, L_0x12d73bd00;  1 drivers
S_0x12d7353c0 .scope module, "f2" "faddr" 5 9, 6 2 0, S_0x12d71d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x12d73c7d0 .functor XOR 1, L_0x12d73cd90, L_0x12d73ceb0, C4<0>, C4<0>;
L_0x12d73c840 .functor XOR 1, L_0x12d73c7d0, L_0x12d73d020, C4<0>, C4<0>;
L_0x12d73c8f0 .functor AND 1, L_0x12d73cd90, L_0x12d73ceb0, C4<1>, C4<1>;
L_0x12d73ca00 .functor AND 1, L_0x12d73cd90, L_0x12d73d020, C4<1>, C4<1>;
L_0x12d73cab0 .functor OR 1, L_0x12d73c8f0, L_0x12d73ca00, C4<0>, C4<0>;
L_0x12d73cbf0 .functor AND 1, L_0x12d73ceb0, L_0x12d73d020, C4<1>, C4<1>;
L_0x12d73cc60 .functor OR 1, L_0x12d73cab0, L_0x12d73cbf0, C4<0>, C4<0>;
v0x12d735600_0 .net *"_ivl_0", 0 0, L_0x12d73c7d0;  1 drivers
v0x12d735690_0 .net *"_ivl_10", 0 0, L_0x12d73cbf0;  1 drivers
v0x12d735740_0 .net *"_ivl_4", 0 0, L_0x12d73c8f0;  1 drivers
v0x12d735800_0 .net *"_ivl_6", 0 0, L_0x12d73ca00;  1 drivers
v0x12d7358b0_0 .net *"_ivl_8", 0 0, L_0x12d73cab0;  1 drivers
v0x12d7359a0_0 .net "a", 0 0, L_0x12d73cd90;  1 drivers
v0x12d735a40_0 .net "b", 0 0, L_0x12d73ceb0;  1 drivers
v0x12d735ae0_0 .net "ci", 0 0, L_0x12d73d020;  1 drivers
v0x12d735b80_0 .net "co", 0 0, L_0x12d73cc60;  alias, 1 drivers
v0x12d735c90_0 .net "s", 0 0, L_0x12d73c840;  1 drivers
S_0x12d735da0 .scope module, "hosu" "hosu" 5 6, 7 2 0, S_0x12d71d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 3 "out";
L_0x12d73b1d0 .functor NOT 3, v0x12d7390d0_0, C4<000>, C4<000>, C4<000>;
L_0x12d739e40 .functor BUFZ 3, L_0x12d73b090, C4<000>, C4<000>, C4<000>;
v0x12d7383c0_0 .net "c", 0 0, L_0x12d73ab90;  1 drivers
v0x12d7384a0_0 .net "in", 2 0, v0x12d7390d0_0;  alias, 1 drivers
v0x12d738530_0 .net "out", 2 0, L_0x12d739e40;  alias, 1 drivers
v0x12d7385d0_0 .net "s", 2 0, L_0x12d73b090;  1 drivers
S_0x12d735f60 .scope module, "ra0" "raddr" 7 5, 8 2 0, S_0x12d735da0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x130078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12d737f80_0 .net/2s *"_ivl_2", 0 0, L_0x130078058;  1 drivers
v0x12d738010_0 .net "a", 2 0, L_0x12d73b1d0;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12d7380a0_0 .net "b", 2 0, L_0x1300780a0;  1 drivers
v0x12d738140_0 .net "c", 2 0, L_0x12d73a5d0;  1 drivers
v0x12d7381f0_0 .net "co", 0 0, L_0x12d73ab90;  alias, 1 drivers
v0x12d7382c0_0 .net "s", 2 0, L_0x12d73b090;  alias, 1 drivers
L_0x12d7398f0 .part L_0x12d73b1d0, 0, 1;
L_0x12d739a10 .part L_0x1300780a0, 0, 1;
L_0x12d739b30 .part L_0x12d73a5d0, 0, 1;
L_0x12d73a270 .part L_0x12d73b1d0, 1, 1;
L_0x12d73a390 .part L_0x1300780a0, 1, 1;
L_0x12d73a4b0 .part L_0x12d73a5d0, 1, 1;
L_0x12d73a5d0 .concat8 [ 1 1 1 0], L_0x130078058, L_0x12d7397a0, L_0x12d73a120;
L_0x12d73ace0 .part L_0x12d73b1d0, 2, 1;
L_0x12d73ae00 .part L_0x1300780a0, 2, 1;
L_0x12d73af70 .part L_0x12d73a5d0, 2, 1;
L_0x12d73b090 .concat8 [ 1 1 1 0], L_0x12d739320, L_0x12d739ca0, L_0x12d73a7e0;
S_0x12d736180 .scope module, "f0" "faddr" 8 5, 6 2 0, S_0x12d735f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x12d739230 .functor XOR 1, L_0x12d7398f0, L_0x12d739a10, C4<0>, C4<0>;
L_0x12d739320 .functor XOR 1, L_0x12d739230, L_0x12d739b30, C4<0>, C4<0>;
L_0x12d739410 .functor AND 1, L_0x12d7398f0, L_0x12d739a10, C4<1>, C4<1>;
L_0x12d739540 .functor AND 1, L_0x12d7398f0, L_0x12d739b30, C4<1>, C4<1>;
L_0x12d7395f0 .functor OR 1, L_0x12d739410, L_0x12d739540, C4<0>, C4<0>;
L_0x12d739730 .functor AND 1, L_0x12d739a10, L_0x12d739b30, C4<1>, C4<1>;
L_0x12d7397a0 .functor OR 1, L_0x12d7395f0, L_0x12d739730, C4<0>, C4<0>;
v0x12d736400_0 .net *"_ivl_0", 0 0, L_0x12d739230;  1 drivers
v0x12d7364c0_0 .net *"_ivl_10", 0 0, L_0x12d739730;  1 drivers
v0x12d736570_0 .net *"_ivl_4", 0 0, L_0x12d739410;  1 drivers
v0x12d736630_0 .net *"_ivl_6", 0 0, L_0x12d739540;  1 drivers
v0x12d7366e0_0 .net *"_ivl_8", 0 0, L_0x12d7395f0;  1 drivers
v0x12d7367d0_0 .net "a", 0 0, L_0x12d7398f0;  1 drivers
v0x12d736870_0 .net "b", 0 0, L_0x12d739a10;  1 drivers
v0x12d736910_0 .net "ci", 0 0, L_0x12d739b30;  1 drivers
v0x12d7369b0_0 .net "co", 0 0, L_0x12d7397a0;  1 drivers
v0x12d736ac0_0 .net "s", 0 0, L_0x12d739320;  1 drivers
S_0x12d736bd0 .scope module, "f1" "faddr" 8 6, 6 2 0, S_0x12d735f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x12d739bd0 .functor XOR 1, L_0x12d73a270, L_0x12d73a390, C4<0>, C4<0>;
L_0x12d739ca0 .functor XOR 1, L_0x12d739bd0, L_0x12d73a4b0, C4<0>, C4<0>;
L_0x12d739d90 .functor AND 1, L_0x12d73a270, L_0x12d73a390, C4<1>, C4<1>;
L_0x12d739ec0 .functor AND 1, L_0x12d73a270, L_0x12d73a4b0, C4<1>, C4<1>;
L_0x12d739f70 .functor OR 1, L_0x12d739d90, L_0x12d739ec0, C4<0>, C4<0>;
L_0x12d73a0b0 .functor AND 1, L_0x12d73a390, L_0x12d73a4b0, C4<1>, C4<1>;
L_0x12d73a120 .functor OR 1, L_0x12d739f70, L_0x12d73a0b0, C4<0>, C4<0>;
v0x12d736e10_0 .net *"_ivl_0", 0 0, L_0x12d739bd0;  1 drivers
v0x12d736ea0_0 .net *"_ivl_10", 0 0, L_0x12d73a0b0;  1 drivers
v0x12d736f40_0 .net *"_ivl_4", 0 0, L_0x12d739d90;  1 drivers
v0x12d737000_0 .net *"_ivl_6", 0 0, L_0x12d739ec0;  1 drivers
v0x12d7370b0_0 .net *"_ivl_8", 0 0, L_0x12d739f70;  1 drivers
v0x12d7371a0_0 .net "a", 0 0, L_0x12d73a270;  1 drivers
v0x12d737240_0 .net "b", 0 0, L_0x12d73a390;  1 drivers
v0x12d7372e0_0 .net "ci", 0 0, L_0x12d73a4b0;  1 drivers
v0x12d737380_0 .net "co", 0 0, L_0x12d73a120;  1 drivers
v0x12d737490_0 .net "s", 0 0, L_0x12d739ca0;  1 drivers
S_0x12d7375a0 .scope module, "f2" "faddr" 8 7, 6 2 0, S_0x12d735f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0x12d73a770 .functor XOR 1, L_0x12d73ace0, L_0x12d73ae00, C4<0>, C4<0>;
L_0x12d73a7e0 .functor XOR 1, L_0x12d73a770, L_0x12d73af70, C4<0>, C4<0>;
L_0x12d73a890 .functor AND 1, L_0x12d73ace0, L_0x12d73ae00, C4<1>, C4<1>;
L_0x12d73a980 .functor AND 1, L_0x12d73ace0, L_0x12d73af70, C4<1>, C4<1>;
L_0x12d73aa30 .functor OR 1, L_0x12d73a890, L_0x12d73a980, C4<0>, C4<0>;
L_0x12d73ab20 .functor AND 1, L_0x12d73ae00, L_0x12d73af70, C4<1>, C4<1>;
L_0x12d73ab90 .functor OR 1, L_0x12d73aa30, L_0x12d73ab20, C4<0>, C4<0>;
v0x12d7377e0_0 .net *"_ivl_0", 0 0, L_0x12d73a770;  1 drivers
v0x12d737870_0 .net *"_ivl_10", 0 0, L_0x12d73ab20;  1 drivers
v0x12d737920_0 .net *"_ivl_4", 0 0, L_0x12d73a890;  1 drivers
v0x12d7379e0_0 .net *"_ivl_6", 0 0, L_0x12d73a980;  1 drivers
v0x12d737a90_0 .net *"_ivl_8", 0 0, L_0x12d73aa30;  1 drivers
v0x12d737b80_0 .net "a", 0 0, L_0x12d73ace0;  1 drivers
v0x12d737c20_0 .net "b", 0 0, L_0x12d73ae00;  1 drivers
v0x12d737cc0_0 .net "ci", 0 0, L_0x12d73af70;  1 drivers
v0x12d737d60_0 .net "co", 0 0, L_0x12d73ab90;  alias, 1 drivers
v0x12d737e70_0 .net "s", 0 0, L_0x12d73a7e0;  1 drivers
    .scope S_0x12d725530;
T_0 ;
Ewait_0 .event/or E_0x12d727e80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12d738d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d738e50_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d738e50_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12d71fcd0;
T_1 ;
    %vpi_call/w 3 6 "$dumpfile", "raddr.vcd" {0 0 0};
    %vpi_call/w 3 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12d71fcd0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x12d738fe0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12d7390d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12d738fe0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12d7390d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12d738fe0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12d7390d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12d738fe0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12d7390d0_0, 0, 3;
    %delay 10, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test.sv";
    "comp.sv";
    "sub.sv";
    "faddr.sv";
    "hosu.sv";
    "raddr.sv";
