Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 27 21:42:13 2025
| Host         : T480 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_nexys_a7_rtc_vga_bounce_control_sets_placed.rpt
| Design       : top_nexys_a7_rtc_vga_bounce
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             155 |           44 |
| Yes          | No                    | No                     |              24 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------------+------------------+----------------+--------------+
|     Clock Signal     |     Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------+------------------------+------------------+----------------+--------------+
|  clk100mhz_IBUF_BUFG |                      | core/nS_units_0        |                2 |              4 |         2.00 |
|  clk100mhz_IBUF_BUFG | tg/tick_1hz          | tg/tick_1hz_reg_4[0]   |                3 |              4 |         1.33 |
|  clk100mhz_IBUF_BUFG | tg/tick_1hz          | tg/SR[0]               |                2 |              5 |         2.50 |
|  clk100mhz_IBUF_BUFG | tg/tick_1hz_reg_0[0] |                        |                2 |              7 |         3.50 |
|  clk100mhz_IBUF_BUFG | tg/E[0]              |                        |                2 |              7 |         3.50 |
|  pclk                |                      | sync/SR[0]             |                3 |             10 |         3.33 |
|  pclk                |                      | sync/vc_reg[9]_0[0]    |                3 |             10 |         3.33 |
|  pclk                | sync/vc_1            |                        |                3 |             10 |         3.33 |
|  pclk                |                      |                        |                7 |             16 |         2.29 |
|  clk100mhz_IBUF_BUFG |                      | dbD/cnt[20]_i_1__1_n_0 |                7 |             21 |         3.00 |
|  clk100mhz_IBUF_BUFG |                      | dbU/cnt[20]_i_1__0_n_0 |                6 |             21 |         3.50 |
|  clk100mhz_IBUF_BUFG |                      | dbR/cnt[20]_i_1__3_n_0 |                5 |             21 |         4.20 |
|  clk100mhz_IBUF_BUFG |                      | dbC/cnt[20]_i_1_n_0    |                5 |             21 |         4.20 |
|  clk100mhz_IBUF_BUFG |                      | dbL/cnt[20]_i_1__2_n_0 |                6 |             21 |         3.50 |
|  clk100mhz_IBUF_BUFG |                      | tg/c1[26]_i_1_n_0      |                7 |             26 |         3.71 |
|  clk100mhz_IBUF_BUFG |                      |                        |               30 |             53 |         1.77 |
+----------------------+----------------------+------------------------+------------------+----------------+--------------+


