INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:16:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 buffer6/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer6/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.662ns (26.696%)  route 4.564ns (73.304%))
  Logic Levels:           20  (CARRY4=7 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=933, unset)          0.508     0.508    buffer6/clk
    SLICE_X8Y96          FDRE                                         r  buffer6/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer6/dataReg_reg[0]/Q
                         net (fo=4, routed)           0.474     1.236    buffer6/control/outs_reg[31]_i_3_0[0]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.043     1.279 f  buffer6/control/dataReg[0]_i_1/O
                         net (fo=5, routed)           0.323     1.602    buffer11/control/result0_carry__0[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.043     1.645 r  buffer11/control/result0_carry_i_4__1/O
                         net (fo=1, routed)           0.225     1.870    cmpi0/result0_carry__0_0[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     2.146 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.146    cmpi0/result0_carry_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.196 r  cmpi0/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.196    cmpi0/result0_carry__0_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.246 r  cmpi0/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.246    cmpi0/result0_carry__1_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.296 r  cmpi0/result0_carry__2/CO[3]
                         net (fo=41, routed)          0.526     2.822    init0/control/CO[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.043     2.865 r  init0/control/start_ready_INST_0_i_16/O
                         net (fo=27, routed)          0.244     3.109    init0/control/dataReg_reg[0]
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.043     3.152 r  init0/control/fullReg_i_2__2/O
                         net (fo=36, routed)          0.375     3.528    init5/control/result0_carry__1
    SLICE_X7Y96          LUT5 (Prop_lut5_I4_O)        0.043     3.571 f  init5/control/result0_carry_i_9__0/O
                         net (fo=1, routed)           0.172     3.743    init5/control/result0_carry_i_9__0_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.043     3.786 f  init5/control/result0_carry_i_5__0/O
                         net (fo=1, routed)           0.316     4.102    init5/control/result0_carry_i_5__0_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.043     4.145 r  init5/control/result0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.145    cmpi2/S[3]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.332 r  cmpi2/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    cmpi2/result0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.381 r  cmpi2/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.381    cmpi2/result0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.488 r  cmpi2/result0_carry__1/CO[2]
                         net (fo=8, routed)           0.273     4.761    init5/control/CO[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.123     4.884 f  init5/control/transmitValue_i_4__3/O
                         net (fo=1, routed)           0.089     4.973    init5/control/transmitValue_i_4__3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.043     5.016 f  init5/control/transmitValue_i_2__6/O
                         net (fo=8, routed)           0.173     5.188    buffer32/fifo/transmitValue_reg_2
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.043     5.231 r  buffer32/fifo/start_ready_INST_0_i_15/O
                         net (fo=4, routed)           0.327     5.558    buffer10/fifo/transmitValue_reg_2
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.043     5.601 r  buffer10/fifo/transmitValue_i_2__2/O
                         net (fo=2, routed)           0.428     6.029    buffer31/fifo/transmitValue_reg_6
    SLICE_X11Y99         LUT6 (Prop_lut6_I1_O)        0.043     6.072 r  buffer31/fifo/fullReg_i_4/O
                         net (fo=17, routed)          0.279     6.351    fork3/control/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X10Y96         LUT6 (Prop_lut6_I4_O)        0.043     6.394 r  fork3/control/generateBlocks[0].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.340     6.734    buffer6/E[0]
    SLICE_X11Y96         FDRE                                         r  buffer6/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=933, unset)          0.483     6.183    buffer6/clk
    SLICE_X11Y96         FDRE                                         r  buffer6/dataReg_reg[14]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer6/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                 -0.780    




