Assigned Driver generic 1.00.a for instance nfa_accept_samples_generic_hw_top_0
nfa_accept_samples_generic_hw_top_0 has been added to the project
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nfa_accept_samples_generic_hw_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nfa_accept_samples_generic_hw_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nfa_accept_samples_generic_hw_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nfa_accept_samples_generic_hw_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nfa_accept_samples_generic_hw_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nfa_accept_samples_generic_hw_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral nfa_accept_samples_generic_hw_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\system.mhs line 124 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x00400000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x00400000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4125 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE: nfa_accept_samples_generic_hw_top_0, PORT: aresetn - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_DPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_IPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 7 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 3 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER C_SPLB_SLV0_DWIDTH value to 64 - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_generic_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER C_SPLB_SLV0_NUM_MASTERS value to 7 - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_generic_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\system.mhs line 124 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x00400000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x00400000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_DPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_IPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 7 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 3 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER C_SPLB_SLV0_DWIDTH value to 64 - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_generic_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER C_SPLB_SLV0_NUM_MASTERS value to 7 - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_generic_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\system.mhs line 124 
WARNING:EDK:4181 - PORT: Interconnect_aresetn, CONNECTOR: proc_sys_reset_0_Interconnect_aresetn - floating connection - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\system.mhs line 95 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x00400000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x00400000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Done!

********************************************************************************
At Local date and time: Sat Nov 08 15:27:08 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/syste
m.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x1000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 118 
WARNING:EDK:4181 - PORT: Interconnect_aresetn, CONNECTOR:
   proc_sys_reset_0_Interconnect_aresetn - floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 119 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 65 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 96 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 108 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 703.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Nov 08 16:24:19 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/syste
m.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x1000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Interconnect_aresetn, CONNECTOR:
   proc_sys_reset_0_Interconnect_aresetn - floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 119 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   proc_sys_reset_0_Peripheral_aresetn - floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 120 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 35 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 65 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 96 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 108 - Copying cache implementation netlist
IPNAME:nfa_accept_samples_generic_hw_top
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 123 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 114.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff and INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff and INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff - address space overlap!
ERROR:EDK:4056 - INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff and INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x00000fff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff and INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x00000fff - address space overlap!
ERROR:EDK:4056 - INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x00000fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff - address space overlap!
ERROR:EDK:4056 - INST:nfa_accept_samples_generic_hw_top_0 BASEADDR-HIGHADDR:0000000000-0x00000fff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00000fff - address space overlap!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Interconnect_aresetn, CONNECTOR: proc_sys_reset_0_Interconnect_aresetn - floating connection - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\system.mhs line 95 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR: proc_sys_reset_0_Peripheral_aresetn - floating connection - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\system.mhs line 95 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Done!

********************************************************************************
At Local date and time: Sat Nov 08 16:37:56 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/syste
m.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x1000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Interconnect_aresetn, CONNECTOR:
   proc_sys_reset_0_Interconnect_aresetn - floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 119 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   proc_sys_reset_0_Peripheral_aresetn - floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 120 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 35 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 96 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 108 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 65 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 147.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Nov 08 16:45:05 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Programas/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation 

Using Flow File:
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/fpga.flw 
Using Option File(s): 
 C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" ...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f8871898) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f8871898) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a8e9bcc6) REAL time: 26 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:a8e9bcc6) REAL time: 26 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:a8e9bcc6) REAL time: 39 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:a8e9bcc6) REAL time: 40 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:6ebc5b31) REAL time: 42 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6ebc5b31) REAL time: 42 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:6ebc5b31) REAL time: 42 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:6ebc5b31) REAL time: 42 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6ebc5b31) REAL time: 42 secs 

Phase 12.8  Global Placement
.............................................................................
.......................................................................
Phase 12.8  Global Placement (Checksum:b75332a1) REAL time: 48 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:b75332a1) REAL time: 48 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:b75332a1) REAL time: 48 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:7b478e0d) REAL time: 1 mins 9 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:7b478e0d) REAL time: 1 mins 9 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:7b478e0d) REAL time: 1 mins 9 secs 

Total REAL time to Placer completion: 1 mins 9 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 2,883 out of  28,800   10
    Number used as Flip Flops:               2,867
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      3,856 out of  28,800   13
    Number used as logic:                    3,598 out of  28,800   12
      Number using O6 output only:           2,960
      Number using O5 output only:             251
      Number using O5 and O6:                  387
    Number used as Memory:                     239 out of   7,680    3
      Number used as Dual Port RAM:            104
        Number using O6 output only:            20
        Number using O5 and O6:                 84
      Number used as Single Port RAM:           53
        Number using O5 and O6:                 53
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:        19
  Number of route-thrus:                       279
    Number using O6 output only:               267
    Number using O5 output only:                 9
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,257 out of   7,200   17
  Number of LUT Flip Flop pairs used:        4,385
    Number with an unused Flip Flop:         1,502 out of   4,385   34
    Number with an unused LUT:                 529 out of   4,385   12
    Number of fully used LUT-FF pairs:       2,354 out of   4,385   53
    Number of unique control sets:             352
    Number of slice register sites lost
      to control set restrictions:             665 out of  28,800    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     480    1
    Number of LOCed IOBs:                        2 out of       2  100
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       1 out of      60    1
    Number using BlockRAM only:                  1
    Total primitives used:
      Number of 36k BlockRAM used:               1
    Total Memory used (KB):                     36 out of   2,160    1
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                3.95

Peak Memory Usage:  659 MB
Total REAL time to MAP completion:  1 mins 15 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         1 out of 560     1
   Number of External IOBs                   2 out of 480     1
      Number of LOCed IOBs                   2 out of 2     100

   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                     1 out of 60      1
   Number of Slices                       1257 out of 7200   17
   Number of Slice Registers              2883 out of 28800   9
      Number used as Flip Flops           2867
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   3856 out of 28800  13
   Number of Slice LUT-Flip Flop pairs    4385 out of 28800  15


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 21952 unrouted;      REAL time: 13 secs 

Phase  2  : 18770 unrouted;      REAL time: 14 secs 

Phase  3  : 8341 unrouted;      REAL time: 19 secs 

Phase  4  : 8341 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   | 1091 |  0.371     |  1.870      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   63 |  0.189     |  1.688      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   20 |  2.020     |  2.594      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.990ns|     8.010ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.289ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.005ns|            0|            0|            0|       234687|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.010ns|          N/A|            0|            0|       234687|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 37 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  568 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 234687 paths, 0 nets, and 18741 connections

Design statistics:
   Minimum period:   8.010ns (Maximum frequency: 124.844MHz)


Analysis completed Sat Nov 08 16:47:54 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Sat Nov 08 16:48:04 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Nov 08 16:56:17 2014
 make -f system.make simmodel started...
IF NOT EXIST "bootloops" @mkdir "bootloops"
cp -f C:/Programas/Xilinx/14.7/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/  -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -X C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/ -m behavioral system.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx50tff1136-1 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -pe
microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -X
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/ -m
behavioral system.mhs 

MHS file              : \...\impl\impl_test_single\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc5vlx50tff1136-1 [ virtex5 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\

Library Path (-lp):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\


Simulation Model Generator started ...

Reading MHS file ...
lp : C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\

Reading MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x1000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Interconnect_aresetn, CONNECTOR:
   proc_sys_reset_0_Interconnect_aresetn - floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 119 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   proc_sys_reset_0_Peripheral_aresetn - floating connection -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\sy
   stem.mhs line 120 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x1000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\boot
loops\microblaze_0.elf" tag microblaze_0  -bx
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\simul
ation\behavioral -u   -p xc5vlx50tff1136-1 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_DPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_IPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 7 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 3 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER C_SPLB_SLV0_DWIDTH value to 64 - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_generic_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top, INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER C_SPLB_SLV0_NUM_MASTERS value to 7 - C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_generic_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be defined!
Done!

********************************************************************************
At Local date and time: Sat Nov 08 16:58:49 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sat Nov 08 16:59:05 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\etc\system.filters
Done writing Tab View settings to:
	C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\etc\system.gui

********************************************************************************
At Local date and time: Sat Nov 08 17:00:51 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/syste
m.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00000fff) dlmb_cntlr	dlmb
  (0000000000-0x00000fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x1000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 65 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 96 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 108 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-2 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-2 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-2 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 700.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Nov 08 17:16:53 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing nfa_accept_samples_generic_hw_top_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Programas/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation 

Using Flow File:
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/fpga.flw 
Using Option File(s): 
 C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-2 -nt timestamp -bm system.bmm
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-2 -nt timestamp -bm system.bmm
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" ...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-2".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7412874c) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7412874c) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f053594a) REAL time: 23 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:f053594a) REAL time: 23 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f053594a) REAL time: 36 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:f053594a) REAL time: 37 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:1d59aa85) REAL time: 38 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:1d59aa85) REAL time: 38 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:1d59aa85) REAL time: 38 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:1d59aa85) REAL time: 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:1d59aa85) REAL time: 39 secs 

Phase 12.8  Global Placement
..................................................................................................................................................................
..........................
Phase 12.8  Global Placement (Checksum:8a72b25) REAL time: 46 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:8a72b25) REAL time: 46 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:8a72b25) REAL time: 46 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:a66fbb6c) REAL time: 1 mins 4 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:a66fbb6c) REAL time: 1 mins 4 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:a66fbb6c) REAL time: 1 mins 4 secs 

Total REAL time to Placer completion: 1 mins 5 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 2,883 out of  28,800   10
    Number used as Flip Flops:               2,867
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      3,851 out of  28,800   13
    Number used as logic:                    3,594 out of  28,800   12
      Number using O6 output only:           2,956
      Number using O5 output only:             251
      Number using O5 and O6:                  387
    Number used as Memory:                     239 out of   7,680    3
      Number used as Dual Port RAM:            104
        Number using O6 output only:            20
        Number using O5 and O6:                 84
      Number used as Single Port RAM:           53
        Number using O5 and O6:                 53
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:        18
  Number of route-thrus:                       273
    Number using O6 output only:               267
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,757 out of   7,200   24
  Number of LUT Flip Flop pairs used:        4,905
    Number with an unused Flip Flop:         2,022 out of   4,905   41
    Number with an unused LUT:               1,054 out of   4,905   21
    Number of fully used LUT-FF pairs:       1,829 out of   4,905   37
    Number of unique control sets:             354
    Number of slice register sites lost
      to control set restrictions:             669 out of  28,800    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     480    1
    Number of LOCed IOBs:                        2 out of       2  100
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       1 out of      60    1
    Number using BlockRAM only:                  1
    Total primitives used:
      Number of 36k BlockRAM used:               1
    Total Memory used (KB):                     36 out of   2,160    1
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                3.95

Peak Memory Usage:  662 MB
Total REAL time to MAP completion:  1 mins 9 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         1 out of 560     1
   Number of External IOBs                   2 out of 480     1
      Number of LOCed IOBs                   2 out of 2     100

   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                     1 out of 60      1
   Number of Slices                       1757 out of 7200   24
   Number of Slice Registers              2883 out of 28800   9
      Number used as Flip Flops           2867
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   3851 out of 28800  13
   Number of Slice LUT-Flip Flop pairs    4905 out of 28800  17


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 22181 unrouted;      REAL time: 12 secs 

Phase  2  : 18897 unrouted;      REAL time: 13 secs 

Phase  3  : 7380 unrouted;      REAL time: 20 secs 

Phase  4  : 7380 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   | 1190 |  0.313     |  1.668      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   72 |  0.255     |  1.632      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  0.893     |  2.886      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    12.538ns|     7.462ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.268ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      3.731ns|            0|            0|            0|       234683|
| TS_clock_generator_0_clock_gen|     20.000ns|      7.462ns|          N/A|            0|            0|       234683|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  578 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-2 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 234683 paths, 0 nets, and 18947 connections

Design statistics:
   Minimum period:   7.462ns (Maximum frequency: 134.012MHz)


Analysis completed Sat Nov 08 17:19:48 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2
Opened constraints file system.pcf.

Sat Nov 08 17:19:57 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Sat Nov 08 17:20:19 2014
 xsdk.exe -hwspec C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
INFO:EDK:3692 - Change address size of dlmb_cntlr to match address size of ilmb_cntlr

********************************************************************************
At Local date and time: Sat Nov 08 17:31:58 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/syste
m.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 22 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 35 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 49 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 96 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 108 - Copying cache implementation netlist
IPNAME:nfa_accept_samples_generic_hw_top
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 121 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 65 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nfa_accept_samples_generic_hw_top_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-2 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 146.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Nov 08 17:37:40 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing nfa_accept_samples_generic_hw_top_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/fpga.flw 
Using Option File(s): 
 C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-2 -nt timestamp -bm system.bmm
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-2 -nt timestamp -bm system.bmm
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" ...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-2".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bc865f2f) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bc865f2f) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:64e762a7) REAL time: 25 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:64e762a7) REAL time: 25 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:64e762a7) REAL time: 37 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:64e762a7) REAL time: 37 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:ceca31fc) REAL time: 39 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:ceca31fc) REAL time: 39 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:ceca31fc) REAL time: 39 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:ceca31fc) REAL time: 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ceca31fc) REAL time: 39 secs 

Phase 12.8  Global Placement
............................................................................
...................................................
Phase 12.8  Global Placement (Checksum:870c73fe) REAL time: 45 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:870c73fe) REAL time: 45 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:870c73fe) REAL time: 45 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:f1d289dc) REAL time: 1 mins 5 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:f1d289dc) REAL time: 1 mins 5 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:f1d289dc) REAL time: 1 mins 5 secs 

Total REAL time to Placer completion: 1 mins 6 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 2,883 out of  28,800   10
    Number used as Flip Flops:               2,867
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      3,851 out of  28,800   13
    Number used as logic:                    3,594 out of  28,800   12
      Number using O6 output only:           2,956
      Number using O5 output only:             251
      Number using O5 and O6:                  387
    Number used as Memory:                     239 out of   7,680    3
      Number used as Dual Port RAM:            104
        Number using O6 output only:            20
        Number using O5 and O6:                 84
      Number used as Single Port RAM:           53
        Number using O5 and O6:                 53
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:        18
  Number of route-thrus:                       278
    Number using O6 output only:               267
    Number using O5 output only:                 9
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,300 out of   7,200   18
  Number of LUT Flip Flop pairs used:        4,416
    Number with an unused Flip Flop:         1,533 out of   4,416   34
    Number with an unused LUT:                 565 out of   4,416   12
    Number of fully used LUT-FF pairs:       2,318 out of   4,416   52
    Number of unique control sets:             354
    Number of slice register sites lost
      to control set restrictions:             669 out of  28,800    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     480    1
    Number of LOCed IOBs:                        2 out of       2  100
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       4 out of      60    6
    Number using BlockRAM only:                  4
    Total primitives used:
      Number of 36k BlockRAM used:               4
    Total Memory used (KB):                    144 out of   2,160    6
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  672 MB
Total REAL time to MAP completion:  1 mins 11 secs 
Total CPU time to MAP completion:   1 mins 10 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         1 out of 560     1
   Number of External IOBs                   2 out of 480     1
      Number of LOCed IOBs                   2 out of 2     100

   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                     4 out of 60      6
   Number of Slices                       1300 out of 7200   18
   Number of Slice Registers              2883 out of 28800   9
      Number used as Flip Flops           2867
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   3851 out of 28800  13
   Number of Slice LUT-Flip Flop pairs    4416 out of 28800  15


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 22264 unrouted;      REAL time: 12 secs 

Phase  2  : 18960 unrouted;      REAL time: 13 secs 

Phase  3  : 8314 unrouted;      REAL time: 18 secs 

Phase  4  : 8314 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   | 1114 |  0.311     |  1.672      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   69 |  0.118     |  1.477      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.730     |  2.360      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    13.262ns|     6.738ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.264ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      3.369ns|            0|            0|            0|       261459|
| TS_clock_generator_0_clock_gen|     20.000ns|      6.738ns|          N/A|            0|            0|       261459|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  579 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-2 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 261459 paths, 0 nets, and 18943 connections

Design statistics:
   Minimum period:   6.738ns (Maximum frequency: 148.412MHz)


Analysis completed Sat Nov 08 17:40:36 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2
Opened constraints file system.pcf.

Sat Nov 08 17:40:45 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Nov 08 17:46:41 2014
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Nov 08 18:21:14 2014
 make -f system.make simmodel started...
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/  -pe microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg __xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -pe
microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg
__xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs 

MHS file              : \...\impl\impl_test_single\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : Mentor Graphics ModelSim (MGM)
Part (-p) [ family ]  : xc5vlx50tff1136-2 [ virtex5 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\

Edklib (-E) : D:\xlx_lib\edk\
Xlib (-X)   : D:\xlx_lib\

Library Path (-lp):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\


Simulation Model Generator started ...

Reading MHS file ...
lp : C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\

Reading MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\ecli
pse_workspace\test_sim1\Debug\test_sim1.elf" tag microblaze_0  -bx
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\simul
ation\behavioral -u   -p xc5vlx50tff1136-2 

Generating simulator compile script ...

Using the following precompiled EDK libraries:
  D:\xlx_lib\edk\proc_common_v3_00_a\
  D:\xlx_lib\edk\plb_v46_v1_05_a\
  D:\xlx_lib\edk\clock_generator_v4_03_a\
  D:\xlx_lib\edk\axi_lite_ipif_v1_01_a\
  D:\xlx_lib\edk\plbv46_slave_single_v1_01_a\

ERROR:EDK:3593 - Unable to locate the precompiled library microblaze_v8_50_c.
   The file
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\hdl\vhdl\microblaze_types_pkg.vhd is distributed by Xilinx encrypted
   and will not be read by any simulator. Please use compxlib to setup the EDK
   precompiled libraries and provide the path to them using the -E switch.
ERROR:EDK:1172 - Error while creating simulator compile scriptDone!

********************************************************************************
At Local date and time: Sat Nov 08 18:26:33 2014
 compxlib.exe started...
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v3_00_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_sg_v3_00_a)' in the log file compxlib.log for details of compilation error(s).

INFO:Compxlib - Please refer to the messages between 'BEGIN_COMPILATION_MESSAGES(mti_se::axi_sg_v3_01_a)' and 'END_COMPILATION_MESSAGES(mti_se::axi_sg_v3_01_a)' in the log file compxlib.log for details of compilation error(s).

Done!

********************************************************************************
At Local date and time: Sat Nov 08 18:31:44 2014
 make -f system.make simmodel started...
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/  -pe microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg __xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -pe
microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg
__xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs 

MHS file              : \...\impl\impl_test_single\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : Mentor Graphics ModelSim (MGM)
Part (-p) [ family ]  : xc5vlx50tff1136-2 [ virtex5 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\

Edklib (-E) : D:\xlx_lib\edk\
Xlib (-X)   : D:\xlx_lib\

Library Path (-lp):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\


Simulation Model Generator started ...

Reading MHS file ...
lp : C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\

Reading MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\ecli
pse_workspace\test_sim1\Debug\test_sim1.elf" tag microblaze_0  -bx
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\simul
ation\behavioral -u   -p xc5vlx50tff1136-2 

Generating simulator compile script ...

Using the following precompiled EDK libraries:
  D:\xlx_lib\edk\proc_common_v3_00_a\
  D:\xlx_lib\edk\plb_v46_v1_05_a\
  D:\xlx_lib\edk\clock_generator_v4_03_a\
  D:\xlx_lib\edk\axi_lite_ipif_v1_01_a\
  D:\xlx_lib\edk\plbv46_slave_single_v1_01_a\
  D:\xlx_lib\edk\nfa_accept_samples_generic_hw_top_v1_01_a\

ERROR:EDK:3593 - Unable to locate the precompiled library microblaze_v8_50_c.
   The file
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\hdl\vhdl\microblaze_types_pkg.vhd is distributed by Xilinx encrypted
   and will not be read by any simulator. Please use compxlib to setup the EDK
   precompiled libraries and provide the path to them using the -E switch.
ERROR:EDK:1172 - Error while creating simulator compile scriptDone!

********************************************************************************
At Local date and time: Sat Nov 08 18:33:28 2014
 compxlib.exe started...
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
Done!

********************************************************************************
At Local date and time: Sat Nov 08 18:40:05 2014
 compxlib.exe started...
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
Done!

********************************************************************************
At Local date and time: Sat Nov 08 18:41:35 2014
 compxlib.exe started...
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
Done!

********************************************************************************
At Local date and time: Sat Nov 08 18:53:17 2014
 compxlib.exe started...
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
Done!

********************************************************************************
At Local date and time: Sun Nov 09 01:17:04 2014
 make -f system.make simmodel started...
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/  -pe microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg __xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -pe
microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg
__xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs 

MHS file              : \...\impl\impl_test_single\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : Mentor Graphics ModelSim (MGM)
Part (-p) [ family ]  : xc5vlx50tff1136-2 [ virtex5 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\

Edklib (-E) : D:\xlx_lib\edk\
Xlib (-X)   : D:\xlx_lib\

Library Path (-lp):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\


Simulation Model Generator started ...

Reading MHS file ...
lp : C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\

Reading MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\ecli
pse_workspace\test_sim1\Debug\test_sim1.elf" tag microblaze_0  -bx
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\simul
ation\behavioral -u   -p xc5vlx50tff1136-2 

Generating simulator compile script ...

Using the following precompiled EDK libraries:
  D:\xlx_lib\edk\microblaze_v8_50_c\
  D:\xlx_lib\edk\proc_common_v3_00_a\
  D:\xlx_lib\edk\plb_v46_v1_05_a\
  D:\xlx_lib\edk\lmb_v10_v2_00_b\
  D:\xlx_lib\edk\lmb_bram_if_cntlr_v3_10_c\
  D:\xlx_lib\edk\clock_generator_v4_03_a\
  D:\xlx_lib\edk\axi_lite_ipif_v1_01_a\
  D:\xlx_lib\edk\mdm_v2_10_a\
  D:\xlx_lib\edk\proc_sys_reset_v3_00_a\
  D:\xlx_lib\edk\plbv46_slave_single_v1_01_a\
  D:\xlx_lib\edk\nfa_accept_samples_generic_hw_top_v1_01_a\


Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Sun Nov 09 01:17:17 2014
 make -f system.make simmodel started...
make: No se hace nada para `simmodel'.
Done!

********************************************************************************
At Local date and time: Sun Nov 09 01:17:19 2014
 make -f system.make sim started...
cd simulation/behavioral & \
	start /B C:\Programas\modeltech64_10.1c\win64/vsim -gui -do system_setup.do
Done!

********************************************************************************
At Local date and time: Sun Nov 09 01:27:22 2014
 make -f system.make simmodel started...
make: No se hace nada para `simmodel'.
Done!

********************************************************************************
At Local date and time: Sun Nov 09 01:27:26 2014
 make -f system.make simmodel started...
make: No se hace nada para `simmodel'.
Done!

********************************************************************************
At Local date and time: Sun Nov 09 01:27:28 2014
 make -f system.make sim started...
cd simulation/behavioral & \
	start /B C:\Programas\modeltech64_10.1c\win64/vsim -gui -do system_setup.do
Done!

********************************************************************************
At Local date and time: Sun Nov 09 09:39:09 2014
 compxlib.exe started...
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/compxlib_defaults.acd> with local file <C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/compxlib_defaults.acd>
Done!

********************************************************************************
At Local date and time: Sun Nov 09 09:41:31 2014
 make -f system.make simmodel started...
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/  -pe microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg __xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs

Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx50tff1136-2 -lang vhdl -intstyle default -lp
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/solution_virtex5_plb/ -pe
microblaze_0 eclipse_workspace/test_sim1/Debug/test_sim1.elf -msg
__xps/ise/xmsgprops.lst -s mgm -tb -X D:/xlx_lib -m behavioral system.mhs 

MHS file              : \...\impl\impl_test_single\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : Mentor Graphics ModelSim (MGM)
Part (-p) [ family ]  : xc5vlx50tff1136-2 [ virtex5 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\

Edklib (-E) : D:\xlx_lib\edk\
Xlib (-X)   : D:\xlx_lib\

Library Path (-lp):
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\


Simulation Model Generator started ...

Reading MHS file ...
lp : C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\

Reading MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 7 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_i
   f_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\syste
m.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80000fff) nfa_accept_samples_generic_hw_top_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze
   _v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1
   _05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2
   _00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block
   _v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7 -
   C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_
   a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_DWIDTH value to 64 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 259 
INFO:EDK:4130 - IPNAME: nfa_accept_samples_generic_hw_top,
   INSTANCE:nfa_accept_samples_generic_hw_top_0 - tool is overriding PARAMETER
   C_SPLB_SLV0_NUM_MASTERS value to 7 -
   C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\imp
   l\pcores\nfa_accept_samples_generic_hw_top_v1_01_a\data\nfa_accept_samples_ge
   neric_hw_top_v2_1_0.mpd line 260 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd
"C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\ecli
pse_workspace\test_sim1\Debug\test_sim1.elf" tag microblaze_0  -bx
C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\simul
ation\behavioral -u   -p xc5vlx50tff1136-2 

Generating simulator compile script ...

Using the following precompiled EDK libraries:
  D:\xlx_lib\edk\microblaze_v8_50_c\
  D:\xlx_lib\edk\proc_common_v3_00_a\
  D:\xlx_lib\edk\plb_v46_v1_05_a\
  D:\xlx_lib\edk\lmb_v10_v2_00_b\
  D:\xlx_lib\edk\lmb_bram_if_cntlr_v3_10_c\
  D:\xlx_lib\edk\clock_generator_v4_03_a\
  D:\xlx_lib\edk\axi_lite_ipif_v1_01_a\
  D:\xlx_lib\edk\mdm_v2_10_a\
  D:\xlx_lib\edk\proc_sys_reset_v3_00_a\
  D:\xlx_lib\edk\plbv46_slave_single_v1_01_a\


Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Sun Nov 09 09:42:40 2014
 make -f system.make simmodel started...
make: No se hace nada para `simmodel'.
Done!

********************************************************************************
At Local date and time: Sun Nov 09 09:42:42 2014
 make -f system.make sim started...
cd simulation/behavioral & \
	start /B C:\Programas\modeltech64_10.1c\win64/vsim -gui -do system_setup.do
Done!
