/*
author: Annika MÃ¼tze <muetze.annika@gmail.com>
date: 10.2012

Litmus-Test: Stores Are Seen in a Consistent Order by Other Processors
 */

#define ADRESSE_X 1
#define ADRESSE_Y 2
#define BUFF_SIZE 5 	//size of Buffer
#define MEM_SIZE 5		//size of memory 
#include "x86_tso_buffer.pml"


/*Channel der die reads und writes verschickt (Type (also write,read); Adresse; Wert;... )*/
chan channelT1 = [0] of {mtype, short, short, short};
chan channelT2 = [0] of {mtype, short, short, short};
chan channelT3 = [0] of {mtype, short, short, short};
chan channelT4 = [0] of {mtype, short, short, short};

short r1 = 0;
short r2 = 0;
short r3 = 0;
short r4 = 0;

proctype process1(chan ch)
{
	write(ADRESSE_X, 1);	
}

proctype process2(chan ch)
{
	write(ADRESSE_Y, 1);
}

proctype process3(chan ch)
{
	read(ADRESSE_X, r1);
	read(ADRESSE_Y, r2);
	done:skip;
}
proctype process4(chan ch)
{
	read(ADRESSE_Y, r3);
	read(ADRESSE_X, r4);
	done:skip;
}

init {
	atomic{
	run process1(channelT1);
	run process2(channelT2);
	run process3(channelT3);
	run process4(channelT4);
	run bufferProcess(channelT1);
	run bufferProcess(channelT2);
	run bufferProcess(channelT3);
	run bufferProcess(channelT4);
	}
}


/*	atomic{ r1 == 1 -> assert(r4 == 1)};
	atomic{ r2 == 1 -> assert(r3 == 1)};
	atomic{ r1 == 0 -> assert(r4 == 0)};
	atomic{ r2 == 0 -> assert(r3 == 0)}; 
*/
ltl check { [] (process3 @ done && process4 @ done ->( ! (r1 == 1 && r3 == 1 && r2 == 0 && r4 == 0)))}; 