#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jan 10 18:08:13 2016
# Process ID: 6456
# Current directory: D:/SeniorProject/FFT_DMA_24102015
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5560 D:\SeniorProject\FFT_DMA_24102015\FFT_DMA_24102015.xpr
# Log file: D:/SeniorProject/FFT_DMA_24102015/vivado.log
# Journal file: D:/SeniorProject/FFT_DMA_24102015\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.xpr
INFO: [Project 1-313] Project file moved from 'F:/SeniorProj/FFT_DMA_24102015' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.ip_user_files', nor could it be found using path 'F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.ip_user_files'.
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory 'D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.ip_user_files/ipstatic', nor could it be found using path 'F:/SeniorProj/FFT_DMA_24102015/FFT_DMA_24102015.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 822.117 ; gain = 263.063
open_bd_design {D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <FFTDMADesign> from BD file <D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 983.090 ; gain = 160.973
regenerate_bd_layout
save_bd_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 18:09:21 2016...
