

================================================================
== Vitis HLS Report for 'handle_read_requests'
================================================================
* Date:           Tue Aug 15 18:30:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.631 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     279|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     210|    -|
|Register         |        -|     -|     349|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     349|     489|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_10_fu_432_p2            |         +|   0|  0|  31|          24|           1|
    |add_ln840_11_fu_321_p2            |         +|   0|  0|  55|          48|          11|
    |add_ln840_fu_357_p2               |         +|   0|  0|  55|          48|          11|
    |add_ln841_6_fu_328_p2             |         +|   0|  0|  39|          32|          12|
    |add_ln841_fu_364_p2               |         +|   0|  0|  39|          32|          12|
    |ap_condition_162                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_165                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_168                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_237                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_375                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op62_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_88_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1035_3_fu_315_p2           |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln1035_fu_345_p2             |      icmp|   0|  0|  18|          32|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 279|         260|          81|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                                |   9|          2|    1|          2|
    |ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4  |  13|          3|   32|         96|
    |ap_phi_mux_request_dma_length_V_new_2_i_phi_fu_158_p4  |   9|          2|   32|         64|
    |ap_phi_mux_request_dma_length_V_new_3_i_phi_fu_196_p6  |  13|          3|   32|         96|
    |ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4      |  13|          3|    1|          3|
    |ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6      |  17|          4|    1|          4|
    |ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4       |  13|          3|   48|        144|
    |ap_phi_mux_request_vaddr_V_new_2_i_phi_fu_148_p4       |   9|          2|   48|         96|
    |ap_phi_mux_request_vaddr_V_new_3_i_phi_fu_182_p6       |  13|          3|   48|        144|
    |ap_phi_reg_pp0_iter1_readLength_1_reg_231              |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_readLength_2_reg_207              |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_readOpcode_1_reg_218              |  13|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_readOpcode_reg_242                |  13|          3|    2|          6|
    |request_psn_V                                          |   9|          2|   24|         48|
    |rx_readEvenFifo_blk_n                                  |   9|          2|    1|          2|
    |rx_readEvenFifo_din                                    |  13|          3|  162|        486|
    |rx_readRequestFifo_blk_n                               |   9|          2|    1|          2|
    |rx_remoteMemCmd_blk_n                                  |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 210|         48|  503|       1402|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_readLength_1_reg_231  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_readLength_2_reg_207  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_readOpcode_1_reg_218  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter1_readOpcode_reg_242    |   2|   0|    2|          0|
    |hrr_fsmState                               |   1|   0|    1|          0|
    |hrr_fsmState_load_reg_469                  |   1|   0|    1|          0|
    |readAddr_V_reg_498                         |  48|   0|   48|          0|
    |readLength_reg_487                         |  32|   0|   32|          0|
    |request_dma_length_V                       |  32|   0|   32|          0|
    |request_psn_V                              |  24|   0|   24|          0|
    |request_qpn_V                              |  24|   0|   24|          0|
    |request_vaddr_V                            |  48|   0|   48|          0|
    |tmp_i_reg_478                              |   1|   0|    1|          0|
    |trunc_ln186_reg_506                        |  16|   0|   16|          0|
    |trunc_ln879_5_reg_493                      |  24|   0|   24|          0|
    |trunc_ln879_reg_482                        |  24|   0|   24|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 349|   0|  349|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  handle_read_requests|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  handle_read_requests|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  handle_read_requests|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  handle_read_requests|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  handle_read_requests|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  handle_read_requests|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  handle_read_requests|  return value|
|rx_readRequestFifo_dout            |   in|  160|     ap_fifo|    rx_readRequestFifo|       pointer|
|rx_readRequestFifo_num_data_valid  |   in|    4|     ap_fifo|    rx_readRequestFifo|       pointer|
|rx_readRequestFifo_fifo_cap        |   in|    4|     ap_fifo|    rx_readRequestFifo|       pointer|
|rx_readRequestFifo_empty_n         |   in|    1|     ap_fifo|    rx_readRequestFifo|       pointer|
|rx_readRequestFifo_read            |  out|    1|     ap_fifo|    rx_readRequestFifo|       pointer|
|rx_remoteMemCmd_din                |  out|  144|     ap_fifo|       rx_remoteMemCmd|       pointer|
|rx_remoteMemCmd_num_data_valid     |   in|   10|     ap_fifo|       rx_remoteMemCmd|       pointer|
|rx_remoteMemCmd_fifo_cap           |   in|   10|     ap_fifo|       rx_remoteMemCmd|       pointer|
|rx_remoteMemCmd_full_n             |   in|    1|     ap_fifo|       rx_remoteMemCmd|       pointer|
|rx_remoteMemCmd_write              |  out|    1|     ap_fifo|       rx_remoteMemCmd|       pointer|
|rx_readEvenFifo_din                |  out|  162|     ap_fifo|       rx_readEvenFifo|       pointer|
|rx_readEvenFifo_num_data_valid     |   in|   10|     ap_fifo|       rx_readEvenFifo|       pointer|
|rx_readEvenFifo_fifo_cap           |   in|   10|     ap_fifo|       rx_readEvenFifo|       pointer|
|rx_readEvenFifo_full_n             |   in|    1|     ap_fifo|       rx_readEvenFifo|       pointer|
|rx_readEvenFifo_write              |  out|    1|     ap_fifo|       rx_readEvenFifo|       pointer|
+-----------------------------------+-----+-----+------------+----------------------+--------------+

