0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/fa20_sp_fifo/fa20_sp_fifo.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/fa20_sp_fifo/fa20_sp_fifo.srcs/sim_1/new/tb.sv,1602096631,verilog,,,,tb,,,,,,,,
C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/fa20_sp_fifo/fa20_sp_fifo.srcs/sources_1/new/ram_model_1w1r.v,1600810936,verilog,,C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/fa20_sp_fifo/fa20_sp_fifo.srcs/sources_1/new/sp_fifo.v,,ram_model_1w1r,,,,,,,,
C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/fa20_sp_fifo/fa20_sp_fifo.srcs/sources_1/new/sp_fifo.v,1600695867,verilog,,C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/fa20_sp_fifo/fa20_sp_fifo.srcs/sim_1/new/tb.sv,,sp_fifo,,,,,,,,
