Timing Analyzer report for pcie_ed
Wed Mar 20 17:28:41 2024
Quartus Prime Version 23.4.1 Build 205 02/08/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Setup Data Delay Summary
 14. Recovery Data Delay Summary
 15. Minimum Pulse Width Summary
 16. Max Skew Summary Slow fix4 100C Model
 17. Max Skew Summary Slow fix4 0C Model
 18. Max Skew Summary Fast fix4 0C Model
 19. Max Skew Summary Fast fix4 100C Model
 20. Net Delay Summary
 21. Metastability Summary Slow fix4 100C Model
 22. Metastability Summary Slow fix4 0C Model
 23. Metastability Summary Fast fix4 0C Model
 24. Metastability Summary Fast fix4 100C Model
 25. Setup Transfers
 26. Hold Transfers
 27. Recovery Transfers
 28. Removal Transfers
---- Setup Reports ----
     ---- iopll0|iopll0_outclk1 Reports ----
           29. Command Info
           30. Summary of Paths
           31. Path #1: Setup slack is 0.265 
           32. Path #2: Setup slack is 0.298 
           33. Path #3: Setup slack is 0.322 
           34. Path #4: Setup slack is 0.322 
           35. Path #5: Setup slack is 0.322 
           36. Path #6: Setup slack is 0.322 
           37. Path #7: Setup slack is 0.322 
           38. Path #8: Setup slack is 0.322 
           39. Path #9: Setup slack is 0.322 
           40. Path #10: Setup slack is 0.322 
     ---- dut|dut|coreclkout_hip_pld_clk Reports ----
           41. Command Info
           42. Summary of Paths
           43. Path #1: Setup slack is 0.274 
           44. Path #2: Setup slack is 0.296 
           45. Path #3: Setup slack is 0.315 
           46. Path #4: Setup slack is 0.316 
           47. Path #5: Setup slack is 0.328 
           48. Path #6: Setup slack is 0.330 
           49. Path #7: Setup slack is 0.336 
           50. Path #8: Setup slack is 0.337 
           51. Path #9: Setup slack is 0.338 
           52. Path #10: Setup slack is 0.346 
     ---- pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
           53. Command Info
           54. Summary of Paths
           55. Path #1: Setup slack is 2.516 
           56. Path #2: Setup slack is 2.516 
           57. Path #3: Setup slack is 2.516 
           58. Path #4: Setup slack is 2.516 
           59. Path #5: Setup slack is 2.516 
           60. Path #6: Setup slack is 2.516 
           61. Path #7: Setup slack is 2.516 
           62. Path #8: Setup slack is 2.516 
           63. Path #9: Setup slack is 2.516 
           64. Path #10: Setup slack is 2.516 
     ---- dut|dut_avmm_clock0 Reports ----
           65. Command Info
           66. Summary of Paths
           67. Path #1: Setup slack is 6.553 
           68. Path #2: Setup slack is 6.573 
           69. Path #3: Setup slack is 6.583 
           70. Path #4: Setup slack is 6.585 
           71. Path #5: Setup slack is 6.947 
           72. Path #6: Setup slack is 6.963 
           73. Path #7: Setup slack is 6.969 
           74. Path #8: Setup slack is 7.061 
           75. Path #9: Setup slack is 7.176 
           76. Path #10: Setup slack is 7.255 
---- Hold Reports ----
     ---- dut|dut|coreclkout_hip_pld_clk Reports ----
           77. Command Info
           78. Summary of Paths
           79. Path #1: Hold slack is 0.046 
           80. Path #2: Hold slack is 0.048 
           81. Path #3: Hold slack is 0.048 
           82. Path #4: Hold slack is 0.049 
           83. Path #5: Hold slack is 0.050 
           84. Path #6: Hold slack is 0.050 
           85. Path #7: Hold slack is 0.050 
           86. Path #8: Hold slack is 0.050 
           87. Path #9: Hold slack is 0.050 
           88. Path #10: Hold slack is 0.050 
     ---- pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
           89. Command Info
           90. Summary of Paths
           91. Path #1: Hold slack is 0.049 
           92. Path #2: Hold slack is 0.051 
           93. Path #3: Hold slack is 0.052 
           94. Path #4: Hold slack is 0.052 
           95. Path #5: Hold slack is 0.054 
           96. Path #6: Hold slack is 0.054 
           97. Path #7: Hold slack is 0.054 
           98. Path #8: Hold slack is 0.054 
           99. Path #9: Hold slack is 0.055 
          100. Path #10: Hold slack is 0.055 
     ---- iopll0|iopll0_outclk1 Reports ----
          101. Command Info
          102. Summary of Paths
          103. Path #1: Hold slack is 0.113 
          104. Path #2: Hold slack is 0.115 
          105. Path #3: Hold slack is 0.116 
          106. Path #4: Hold slack is 0.116 
          107. Path #5: Hold slack is 0.118 
          108. Path #6: Hold slack is 0.118 
          109. Path #7: Hold slack is 0.119 
          110. Path #8: Hold slack is 0.119 
          111. Path #9: Hold slack is 0.120 
          112. Path #10: Hold slack is 0.120 
     ---- dut|dut_avmm_clock0 Reports ----
          113. Command Info
          114. Summary of Paths
          115. Path #1: Hold slack is 0.119 
          116. Path #2: Hold slack is 0.123 
          117. Path #3: Hold slack is 0.124 
          118. Path #4: Hold slack is 0.125 
          119. Path #5: Hold slack is 0.125 
          120. Path #6: Hold slack is 0.125 
          121. Path #7: Hold slack is 0.127 
          122. Path #8: Hold slack is 0.127 
          123. Path #9: Hold slack is 0.128 
          124. Path #10: Hold slack is 0.128 
---- Recovery Reports ----
     ---- iopll0|iopll0_outclk1 Reports ----
          125. Command Info
          126. Summary of Paths
          127. Path #1: Recovery slack is 0.388 
          128. Path #2: Recovery slack is 0.388 
          129. Path #3: Recovery slack is 0.388 
          130. Path #4: Recovery slack is 0.388 
          131. Path #5: Recovery slack is 0.388 
          132. Path #6: Recovery slack is 0.388 
          133. Path #7: Recovery slack is 0.388 
          134. Path #8: Recovery slack is 0.388 
          135. Path #9: Recovery slack is 0.388 
          136. Path #10: Recovery slack is 0.388 
     ---- dut|dut|coreclkout_hip_pld_clk Reports ----
          137. Command Info
          138. Summary of Paths
          139. Path #1: Recovery slack is 0.697 
          140. Path #2: Recovery slack is 0.697 
          141. Path #3: Recovery slack is 0.698 
          142. Path #4: Recovery slack is 0.698 
          143. Path #5: Recovery slack is 0.699 
          144. Path #6: Recovery slack is 0.699 
          145. Path #7: Recovery slack is 0.699 
          146. Path #8: Recovery slack is 0.699 
          147. Path #9: Recovery slack is 0.704 
          148. Path #10: Recovery slack is 0.715 
     ---- pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
          149. Command Info
          150. Summary of Paths
          151. Path #1: Recovery slack is 3.166 
          152. Path #2: Recovery slack is 3.166 
          153. Path #3: Recovery slack is 3.166 
          154. Path #4: Recovery slack is 3.166 
          155. Path #5: Recovery slack is 3.166 
          156. Path #6: Recovery slack is 3.166 
          157. Path #7: Recovery slack is 3.166 
          158. Path #8: Recovery slack is 3.166 
          159. Path #9: Recovery slack is 3.166 
          160. Path #10: Recovery slack is 3.166 
---- Removal Reports ----
     ---- iopll0|iopll0_outclk1 Reports ----
          161. Command Info
          162. Summary of Paths
          163. Path #1: Removal slack is 0.185 
          164. Path #2: Removal slack is 0.185 
          165. Path #3: Removal slack is 0.185 
          166. Path #4: Removal slack is 0.187 
          167. Path #5: Removal slack is 0.189 
          168. Path #6: Removal slack is 0.191 
          169. Path #7: Removal slack is 0.191 
          170. Path #8: Removal slack is 0.191 
          171. Path #9: Removal slack is 0.191 
          172. Path #10: Removal slack is 0.191 
     ---- dut|dut|coreclkout_hip_pld_clk Reports ----
          173. Command Info
          174. Summary of Paths
          175. Path #1: Removal slack is 0.188 
          176. Path #2: Removal slack is 0.190 
          177. Path #3: Removal slack is 0.190 
          178. Path #4: Removal slack is 0.192 
          179. Path #5: Removal slack is 0.195 
          180. Path #6: Removal slack is 0.196 
          181. Path #7: Removal slack is 0.196 
          182. Path #8: Removal slack is 0.197 
          183. Path #9: Removal slack is 0.197 
          184. Path #10: Removal slack is 0.198 
     ---- pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
          185. Command Info
          186. Summary of Paths
          187. Path #1: Removal slack is 0.306 
          188. Path #2: Removal slack is 0.308 
          189. Path #3: Removal slack is 0.308 
          190. Path #4: Removal slack is 0.310 
          191. Path #5: Removal slack is 0.312 
          192. Path #6: Removal slack is 0.313 
          193. Path #7: Removal slack is 0.313 
          194. Path #8: Removal slack is 0.313 
          195. Path #9: Removal slack is 0.314 
          196. Path #10: Removal slack is 0.315 
---- Setup Data Delay Reports ----
     ---- iopll0|iopll0_outclk1 Reports ----
          197. Command Info
          198. Summary of Paths
          199. Path #1: Setup slack is -0.224 (VIOLATED)
          200. Path #2: Setup slack is -0.002 (VIOLATED)
          201. Path #3: Setup slack is 0.040 
          202. Path #4: Setup slack is 0.766 
          203. Path #5: Setup slack is 0.786 
          204. Path #6: Setup slack is 0.808 
          205. Path #7: Setup slack is 0.826 
          206. Path #8: Setup slack is 0.826 
          207. Path #9: Setup slack is 0.828 
          208. Path #10: Setup slack is 0.838 
     ---- dut|dut|coreclkout_hip_pld_clk Reports ----
          209. Command Info
          210. Summary of Paths
          211. Path #1: Setup slack is 1.957 
     ---- pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 Reports ----
          212. Command Info
          213. Summary of Paths
          214. Path #1: Setup slack is 4.269 
          215. Path #2: Setup slack is 4.394 
          216. Path #3: Setup slack is 4.399 
          217. Path #4: Setup slack is 4.429 
          218. Path #5: Setup slack is 4.429 
          219. Path #6: Setup slack is 4.432 
          220. Path #7: Setup slack is 4.437 
          221. Path #8: Setup slack is 4.439 
          222. Path #9: Setup slack is 4.449 
          223. Path #10: Setup slack is 4.452 
     ---- dut|dut_avmm_clock0 Reports ----
          224. Command Info
          225. Summary of Paths
          226. Path #1: Setup slack is 6.667 
          227. Path #2: Setup slack is 6.742 
          228. Path #3: Setup slack is 6.826 
          229. Path #4: Setup slack is 6.843 
          230. Path #5: Setup slack is 6.866 
---- Recovery Data Delay Reports ----
     ---- dut|dut|coreclkout_hip_pld_clk Reports ----
          231. Command Info
          232. Summary of Paths
          233. Path #1: Recovery slack is 1.312 
          234. Path #2: Recovery slack is 1.321 
          235. Path #3: Recovery slack is 1.325 
          236. Path #4: Recovery slack is 1.420 
          237. Path #5: Recovery slack is 1.422 
          238. Path #6: Recovery slack is 1.425 
          239. Path #7: Recovery slack is 1.533 
          240. Path #8: Recovery slack is 1.569 
          241. Path #9: Recovery slack is 1.895 
          242. Path #10: Recovery slack is 1.896 
     ---- iopll0|iopll0_outclk1 Reports ----
          243. Command Info
          244. Summary of Paths
          245. Path #1: Recovery slack is 1.472 
          246. Path #2: Recovery slack is 1.488 
          247. Path #3: Recovery slack is 1.515 
          248. Path #4: Recovery slack is 1.515 
          249. Path #5: Recovery slack is 1.521 
          250. Path #6: Recovery slack is 1.721 
          251. Path #7: Recovery slack is 1.728 
          252. Path #8: Recovery slack is 1.729 
     ---- dut|dut_avmm_clock0 Reports ----
          253. Command Info
          254. Summary of Paths
          255. Path #1: Recovery slack is 5.131 
          256. Path #2: Recovery slack is 6.514 
          257. Path #3: Recovery slack is 6.514 
          258. Path #4: Recovery slack is 6.516 
          259. Path #5: Recovery slack is 6.516 
          260. Path #6: Recovery slack is 6.518 
          261. Path #7: Recovery slack is 6.529 
          262. Path #8: Recovery slack is 6.941 
263. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     264. Unconstrained Paths Summary
     265. Clock Status Summary
266. Timing Analyzer INI Usage
267. Multicorner Timing Analysis Summary
268. Design Assistant (Signoff) Results - 3 of 87 Rules Failed
269. TMC-20025 - Ignored or Overridden Constraints
270. TMC-20026 - Empty Collection Due To Unmatched Filter
271. CLK-30032 - Improper Clock Targets
272. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
273. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
274. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
275. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
276. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
277. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
278. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
279. CDC-50011 - Combinational Logic Before Synchronizer Chain
280. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
281. CLK-30026 - Missing Clock Assignment
282. CLK-30027 - Multiple Clock Assignments Found
283. CLK-30028 - Invalid Generated Clock
284. CLK-30029 - Invalid Clock Assignments
285. CLK-30030 - PLL Setting Violation
286. CLK-30033 - Invalid Clock Group Assignment
287. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
288. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
289. CLK-30042 - Incorrect Clock Group Type
290. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
291. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
292. RES-50001 - Asynchronous Reset Is Not Synchronized
293. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
294. RES-50003 - Asynchronous Reset with Insufficient Constraints
295. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
296. TMC-20011 - Missing Input Delay Constraint
297. TMC-20012 - Missing Output Delay Constraint
298. TMC-20013 - Partial Input Delay
299. TMC-20014 - Partial Output Delay
300. TMC-20015 - Inconsistent Min-Max Delay
301. TMC-20016 - Invalid Reference Pin
302. TMC-20017 - Loops Detected
303. TMC-20019 - Partial Multicycle Assignment
304. TMC-20022 - I/O Delay Assignment Missing Parameters
305. TMC-20023 - Invalid Set Net Delay Assignment
306. TMC-20027 - Collection Filter Matching Multiple Types
307. TMC-30041 - Constraint with Invalid Clock Reference
308. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
309. CLK-30031 - Input Delay Assigned to Clock
310. FLP-10000 - Physical RAM with Utilization Below Threshold
311. LNT-30023 - Reset Nets with Polarity Conflict
312. TMC-20018 - Unsupported Latches Detected
313. TMC-20021 - Partial Min-Max Delay Assignment
314. TMC-20024 - Synchronous Data Delay Assignment
315. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
316. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
317. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
318. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
319. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
320. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
321. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
322. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
323. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
324. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
325. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
326. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
327. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
328. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
329. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
330. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
331. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
332. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
333. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
334. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
335. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
336. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
337. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
338. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
339. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
340. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
341. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
342. CDC-50101 - Intra-Clock False Path Synchronizer
343. CDC-50102 - Synchronizer after CDC Topology with Control Signal
344. FLP-40006 - Pipelining Registers That Might Be Recoverable
345. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
346. RES-50010 - Reset Synchronizer Chains with Constant Output
347. RES-50101 - Intra-Clock False Path Reset Synchronizer
348. TMC-20020 - Invalid Multicycle Assignment
349. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
350. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
351. TMC-20552 - User Selected Duplication Candidate was Rejected
352. TMC-20601 - Registers with High Immediate Fan-Out Tension
353. TMC-20602 - Registers with High Timing Path Endpoint Tension
354. TMC-20603 - Registers with High Immediate Fan-Out Span
355. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 23.4.1 Build 205 02/08/2024 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; pcie_ed                                            ;
; Device Family         ; Agilex 5                                           ;
; Device                ; A5ED065BB32AE4SR0                                  ;
; Snapshot              ; final                                              ;
; Timing Models         ; Preliminary                                        ;
; Power Models          ; Preliminary                                        ;
; Device Status         ; Preliminary                                        ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 14     ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path                                                                                        ; Instance        ; Entity                                      ; Library                          ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
; ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc                                        ; dut|dut         ; pcie_ed_dut_intel_pcie_gts_300_qdefnma      ; intel_pcie_gts_300               ; No       ; OK     ; Wed Mar 20 17:28:33 2024 ; 00:00:00        ; No         ;
; ip/pcie_ed/pcie_ed_resetIP/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc ;                 ; altera_s10_user_rst_clkgate                 ; altera_s10_user_rst_clkgate_1947 ; No       ; OK     ; Wed Mar 20 17:28:33 2024 ; 00:00:00        ; No         ;
; ip/pcie_ed/pcie_ed_srcssIP/intel_srcss_gts_200/synth/pcie_ed_srcssIP_intel_srcss_gts_200_bg3co7q.sdc ; srcssip|srcssip ; pcie_ed_srcssIP_intel_srcss_gts_200_bg3co7q ; intel_srcss_gts_200              ; No       ; OK     ; Wed Mar 20 17:28:33 2024 ; 00:00:00        ; No         ;
; ip/pcie_ed/pcie_ed_pio0/intelclkctrl_200/synth/pcie_ed_pio0_intelclkctrl_200_f3nubzq.sdc             ;                 ; pcie_ed_pio0_intelclkctrl_200_f3nubzq       ; intelclkctrl_200                 ; No       ; OK     ; Wed Mar 20 17:28:33 2024 ; 00:00:00        ; No         ;
; ip/pcie_ed/pcie_ed_pio0/intel_pcie_pio_gts_234/synth/altera_pcie_s10_gen3x16_adapter.sdc             ; pio0|pio0       ; pcie_ed_pio0_intel_pcie_pio_gts_234_bnb5jay ; intel_pcie_pio_gts_234           ; Yes      ; OK     ; Wed Mar 20 17:28:33 2024 ; 00:00:00        ; No         ;
; ip/pcie_ed/pcie_ed_iopll0/altera_iopll_1931/synth/pcie_ed_iopll0_altera_iopll_1931_klgmlua.sdc       ;                 ; pcie_ed_iopll0_altera_iopll_1931_klgmlua    ; altera_iopll_1931                ; No       ; OK     ; Wed Mar 20 17:28:35 2024 ; 00:00:02        ; No         ;
; sm_pciess_ed.sdc.terp                                                                                ;                 ;                                             ;                                  ; No       ; OK     ; Wed Mar 20 17:28:35 2024 ; 00:00:00        ; No         ;
+------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+----------------------------------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/projects/axe5_eagle/pcie/pcie_ed/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period     ; Frequency  ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                 ; Source                                                                                                                           ; Targets                                                                                                                              ;
+----------------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; dut|dut_avmm_clock0                                            ; Generated ; 8.510      ; 117.5 MHz  ; 0.000 ; 4.255     ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; iopll0|iopll0_outclk0                  ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                            ; { dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2 }                                                ;
; dut|dut|coreclkout_hip_pld_clk                                 ; Generated ; 2.857      ; 350.02 MHz ; 0.000 ; 1.428     ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; dut|dut|coreclkout_hip_pld_clk_reg     ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ; { dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk } ;
; dut|dut|coreclkout_hip_pld_clk_ref                             ; Base      ; 2.857      ; 350.02 MHz ; 0.000 ; 1.428     ;            ;           ;             ;       ;        ;           ;            ;          ;                                        ;                                                                                                                                  ; { syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref }                                                   ;
; dut|dut|coreclkout_hip_pld_clk_reg                             ; Generated ; 2.857      ; 350.02 MHz ; 0.000 ; 1.428     ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; dut|dut|coreclkout_hip_pld_clk_ref     ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ; { dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg }          ;
; internal_clk                                                   ; Base      ; 10.000     ; 100.0 MHz  ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;                                        ;                                                                                                                                  ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock }                   ;
; iopll0|iopll0_m_cnt_clk                                        ; Generated ; 141000.000 ; 0.01 MHz   ; 0.000 ; 70500.000 ; 50.00      ; 1410      ; 1           ;       ;        ;           ;            ; false    ; iopll0|iopll0_n_cnt_clk                ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                          ; { iopll0|iopll0|tennm_ph2_iopll~mcntr_reg }                                                                                          ;
; iopll0|iopll0_n_cnt_clk                                        ; Generated ; 100.000    ; 10.0 MHz   ; 0.000 ; 50.000    ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0 ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                           ; { iopll0|iopll0|tennm_ph2_iopll~ncntr_reg }                                                                                          ;
; iopll0|iopll0_outclk0                                          ; Generated ; 4.255      ; 235.0 MHz  ; 0.000 ; 2.127     ; 50.00      ; 6         ; 141         ;       ;        ;           ;            ; false    ; iopll0|iopll0_n_cnt_clk                ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                          ; { iopll0|iopll0|tennm_ph2_iopll|out_clk[0] }                                                                                         ;
; iopll0|iopll0_outclk1                                          ; Generated ; 2.836      ; 352.5 MHz  ; 0.000 ; 1.418     ; 50.00      ; 4         ; 141         ;       ;        ;           ;            ; false    ; iopll0|iopll0_n_cnt_clk                ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                          ; { iopll0|iopll0|tennm_ph2_iopll|out_clk[1] }                                                                                         ;
; iopll0|iopll0_refclk                                           ; Base      ; 10.000     ; 100.0 MHz  ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;                                        ;                                                                                                                                  ; { refclk_clk }                                                                                                                       ;
; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; Generated ; 10.000     ; 100.0 MHz  ; 0.000 ; 5.000     ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; iopll0|iopll0_refclk                   ; refclk_clk                                                                                                                       ; { iopll0|iopll0|tennm_ph2_iopll|ref_clk0 }                                                                                           ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 ; Generated ; 2.857      ; 350.02 MHz ; 0.000 ; 1.428     ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; dut|dut|coreclkout_hip_pld_clk         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ; { pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 }                                                                   ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; Generated ; 5.714      ; 175.01 MHz ; 0.000 ; 2.857     ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; dut|dut|coreclkout_hip_pld_clk         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ; { pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 }                                                                   ;
+----------------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Fail        ;
;   Recovery Data Delay Summary                        ; Pass        ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Pass        ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Pass        ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; Medium      ;
+------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                   ;
+------------+-----------------+----------------------------------------------------------------+----------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                         ; Worst-Case Operating Conditions ;
+------------+-----------------+----------------------------------------------------------------+----------------------------------------------+---------------------------------+
; 312.7 MHz  ; 312.7 MHz       ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;                                              ; Slow fix4 0C Model              ;
; 387.15 MHz ; 387.15 MHz      ; dut|dut|coreclkout_hip_pld_clk                                 ;                                              ; Slow fix4 0C Model              ;
; 388.95 MHz ; 388.95 MHz      ; iopll0|iopll0_outclk1                                          ;                                              ; Slow fix4 0C Model              ;
; 510.99 MHz ; 125.0 MHz       ; dut|dut_avmm_clock0                                            ; limit due to minimum pulse width restriction ; Slow fix4 0C Model              ;
+------------+-----------------+----------------------------------------------------------------+----------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                 ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                          ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; iopll0|iopll0_outclk1                                          ; 0.265 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; 0.274 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2.516 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; dut|dut_avmm_clock0                                            ; 6.553 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                  ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                          ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; dut|dut|coreclkout_hip_pld_clk                                 ; 0.046 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.049 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; iopll0|iopll0_outclk1                                          ; 0.113 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; dut|dut_avmm_clock0                                            ; 0.119 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                              ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                          ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; iopll0|iopll0_outclk1                                          ; 0.388 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; 0.697 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 3.166 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                               ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                          ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; iopll0|iopll0_outclk1                                          ; 0.185 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; 0.188 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.306 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
+----------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Data Delay Summary                                                                                                                       ;
+----------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                                                          ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; iopll0|iopll0_outclk1                                          ; -0.224 ; -0.226        ; 2                  ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; 1.957  ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 4.269  ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; dut|dut_avmm_clock0                                            ; 6.667  ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+----------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+---------------------------------------------------------------------------------------------------------------+
; Recovery Data Delay Summary                                                                                   ;
+--------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                          ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+--------------------------------+-------+---------------+--------------------+---------------------------------+
; dut|dut|coreclkout_hip_pld_clk ; 1.312 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; iopll0|iopll0_outclk1          ; 1.472 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
; dut|dut_avmm_clock0            ; 5.131 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+--------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                    ;
+----------------------------------------------------------------+-----------+---------------+--------------------+------------+---------------------------------+
; Clock                                                          ; Slack     ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+-----------+---------------+--------------------+------------+---------------------------------+
; dut|dut_avmm_clock0                                            ; 0.510     ; 0.000         ; 0                  ; Min Period ; Slow fix4 100C Model            ;
; dut|dut|coreclkout_hip_pld_clk                                 ; 0.664     ; 0.000         ; 0                  ; High Pulse ; Slow fix4 100C Model            ;
; iopll0|iopll0_outclk1                                          ; 0.789     ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk_reg                             ; 1.029     ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 100C Model            ;
; iopll0|iopll0_outclk0                                          ; 1.444     ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2.358     ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; internal_clk                                                   ; 2.415     ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; 4.609     ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 100C Model            ;
; iopll0|iopll0_refclk                                           ; 4.786     ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; iopll0|iopll0_n_cnt_clk                                        ; 49.255    ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
; iopll0|iopll0_m_cnt_clk                                        ; 70499.644 ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
+----------------------------------------------------------------+-----------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Fast fix4 0C Model
Fast fix4 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow fix4 100C Model                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                         ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.689 ; 2.268         ; 0.579       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.717 ; 2.268         ; 0.551       ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                                  ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                           ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.754 ; 2.285         ; 0.531       ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.765 ; 2.268         ; 0.503       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.785 ; 2.268         ; 0.483       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.808 ; 2.285         ; 0.477       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.808 ; 2.285         ; 0.477       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.823 ; 2.285         ; 0.462       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.823 ; 2.285         ; 0.462       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.835 ; 2.268         ; 0.433       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                               ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.870 ; 2.285         ; 0.415       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.898 ; 2.285         ; 0.387       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.920 ; 2.285         ; 0.365       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 1.969 ; 2.285         ; 0.316       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.976 ; 2.285         ; 0.309       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                      ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.067 ; 4.571         ; 0.504       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.067 ; 4.571         ; 0.504       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.263 ; 4.571         ; 0.308       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 4.301 ; 4.571         ; 0.270       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.301 ; 4.571         ; 0.270       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow fix4 0C Model                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                         ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.606 ; 2.268         ; 0.662       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.635 ; 2.268         ; 0.633       ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                                  ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                           ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.673 ; 2.285         ; 0.612       ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.716 ; 2.268         ; 0.552       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.723 ; 2.268         ; 0.545       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.730 ; 2.285         ; 0.555       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.730 ; 2.285         ; 0.555       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.736 ; 2.285         ; 0.549       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.736 ; 2.285         ; 0.549       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 1.772 ; 2.268         ; 0.496       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                               ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.801 ; 2.285         ; 0.484       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.840 ; 2.285         ; 0.445       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.848 ; 2.285         ; 0.437       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 1.896 ; 2.285         ; 0.389       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                      ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.906 ; 2.285         ; 0.379       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 3.991 ; 4.571         ; 0.580       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 3.991 ; 4.571         ; 0.580       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.200 ; 4.571         ; 0.371       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 4.243 ; 4.571         ; 0.328       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.243 ; 4.571         ; 0.328       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast fix4 0C Model                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                         ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.922 ; 2.268         ; 0.346       ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                                  ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                           ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.944 ; 2.268         ; 0.324       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.976 ; 2.268         ; 0.292       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.994 ; 2.268         ; 0.274       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.999 ; 2.268         ; 0.269       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                               ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.025 ; 2.285         ; 0.260       ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 2.038 ; 2.285         ; 0.247       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.038 ; 2.285         ; 0.247       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 2.064 ; 2.285         ; 0.221       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.064 ; 2.285         ; 0.221       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 2.097 ; 2.285         ; 0.188       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 2.107 ; 2.285         ; 0.178       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.108 ; 2.285         ; 0.177       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.129 ; 2.285         ; 0.156       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                      ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.134 ; 2.285         ; 0.151       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.315 ; 4.571         ; 0.256       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.315 ; 4.571         ; 0.256       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.424 ; 4.571         ; 0.147       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 4.440 ; 4.571         ; 0.131       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.440 ; 4.571         ; 0.131       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast fix4 100C Model                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node                                                                                                                                         ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Options ; SDC Location                            ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+
; set_max_skew ; 1.912 ; 2.268         ; 0.356       ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}]                                                                                  ; [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}]                                                                                           ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 1.936 ; 2.268         ; 0.332       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.955 ; 2.268         ; 0.313       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                   ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.985 ; 2.268         ; 0.283       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 1.995 ; 2.268         ; 0.273       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                               ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.014 ; 2.285         ; 0.271       ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|*data_in_d1*}]                                                        ; [get_registers {dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|data_out*}]                                                                 ;              ;             ;         ; sm_pciess.sdc:551                       ;
; set_max_skew ; 2.032 ; 2.285         ; 0.253       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.032 ; 2.285         ; 0.253       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 2.055 ; 2.285         ; 0.230       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.055 ; 2.285         ; 0.230       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 2.094 ; 2.285         ; 0.191       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 2.096 ; 2.285         ; 0.189       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]           ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.101 ; 2.285         ; 0.184       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]        ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.127 ; 2.285         ; 0.158       ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                      ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                               ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 2.128 ; 2.285         ; 0.157       ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                            ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.298 ; 4.571         ; 0.273       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.298 ; 4.571         ; 0.273       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
; set_max_skew ; 4.421 ; 4.571         ; 0.150       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                                 ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                   ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:55  ;
; set_max_skew ; 4.438 ; 4.571         ; 0.133       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                       ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ;              ;             ;         ; sm_pciess.sdc:732                       ;
; set_max_skew ; 4.438 ; 4.571         ; 0.133       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                     ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ;              ;             ;         ; altera_pcie_s10_gen3x16_adapter.sdc:172 ;
+--------------+-------+---------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Net Delay Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------+-------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-----------------------------------------+---------------------------------+
; Name          ; Slack ; Required ; Actual ; From                                                                                                                                                    ; To                                                                                                                                                      ; Type ; SDC Location                            ; Worst-Case Operating Conditions ;
+---------------+-------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-----------------------------------------+---------------------------------+
; set_net_delay ; 1.444 ; 2.285    ; 0.841  ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                                                         ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.452 ; 2.285    ; 0.833  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}]                                             ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.452 ; 2.285    ; 0.833  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}]                                           ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.473 ; 2.285    ; 0.812  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.488 ; 2.268    ; 0.780  ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}]                                                            ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                               ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.503 ; 2.285    ; 0.782  ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}]                                                     ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                               ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.513 ; 2.268    ; 0.755  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}]              ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.521 ; 2.268    ; 0.747  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                 ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.521 ; 2.285    ; 0.764  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}]                        ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.524 ; 2.268    ; 0.744  ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}]                                                  ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.551 ; 2.285    ; 0.734  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}]                                             ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.551 ; 2.285    ; 0.734  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}]                                           ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.607 ; 2.268    ; 0.661  ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                               ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                               ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.650 ; 2.428    ; 0.778  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|din_gry*}]                                                       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx0|u_din_gry_sync|sync_regs_s1*}]                                   ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:57  ; Slow fix4 0C Model              ;
; set_net_delay ; 1.653 ; 2.285    ; 0.632  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.653 ; 2.285    ; 0.632  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.729 ; 2.285    ; 0.556  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.729 ; 2.285    ; 0.556  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 1.743 ; 2.268    ; 0.525  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.769 ; 2.268    ; 0.499  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.806 ; 2.285    ; 0.479  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_vf_err_if|u_app_ss_vf_err_flag|auto_generated|rs_dgwp|dffpipe*|dffe*}]                       ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_vf_err_if|u_app_ss_vf_err_flag|auto_generated|rs_dgwp|dffpipe*|dffe*}]                       ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.817 ; 2.285    ; 0.468  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.833 ; 2.268    ; 0.435  ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.850 ; 2.285    ; 0.435  ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                               ; [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                               ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.850 ; 2.285    ; 0.435  ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ; [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]                                            ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 1.860 ; 2.285    ; 0.425  ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ; [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}]           ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 2.429 ; 4.571    ; 2.142  ; [get_fanins -no_logic [get_keepers {pio0|pio0|*pio_rstn_d2*}]]                                                                                          ; [get_keepers {pio0|pio0|*pio_rstn_d2*}]                                                                                                                 ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:71  ; Slow fix4 0C Model              ;
; set_net_delay ; 2.442 ; 4.571    ; 2.129  ; [get_fanins -no_logic [get_keepers {pio0|pio0|*pio_rstn_d1*}]]                                                                                          ; [get_keepers {pio0|pio0|*pio_rstn_d1*}]                                                                                                                 ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:71  ; Slow fix4 0C Model              ;
; set_net_delay ; 3.722 ; 4.571    ; 0.849  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}]                                      ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 3.722 ; 4.571    ; 0.849  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}]                                    ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 3.753 ; 4.571    ; 0.818  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}]                                      ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:735                       ; Slow fix4 0C Model              ;
; set_net_delay ; 3.753 ; 4.571    ; 0.818  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}]                                    ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:175 ; Slow fix4 0C Model              ;
; set_net_delay ; 3.981 ; 4.571    ; 0.590  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 3.981 ; 4.571    ; 0.590  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 4.015 ; 4.571    ; 0.556  ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ; [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}]                                ; max  ; sm_pciess.sdc:746                       ; Slow fix4 0C Model              ;
; set_net_delay ; 4.015 ; 4.571    ; 0.556  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}]                              ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:187 ; Slow fix4 0C Model              ;
; set_net_delay ; 4.080 ; 4.856    ; 0.776  ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|din_gry*}]                                                       ; [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|*gx1|u_din_gry_sync|sync_regs_s1*}]                                   ; max  ; altera_pcie_s10_gen3x16_adapter.sdc:57  ; Slow fix4 0C Model              ;
+---------------+-------+----------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-----------------------------------------+---------------------------------+


----------------------------------------------
; Metastability Summary Slow fix4 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 166
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 14, or 8.4%

Worst Case Available Settling Time: 2.341 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 371.4



--------------------------------------------
; Metastability Summary Slow fix4 0C Model ;
--------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 166
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 14, or 8.4%

Worst Case Available Settling Time: 2.284 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 22.4



--------------------------------------------
; Metastability Summary Fast fix4 0C Model ;
--------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 166
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 14, or 8.4%

Worst Case Available Settling Time: 2.536 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 148.4



----------------------------------------------
; Metastability Summary Fast fix4 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 166
Shortest Synchronizer Chain: 1 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 14, or 8.4%

Worst Case Available Settling Time: 2.530 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2191.4



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                     ; To Clock                                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; dut|dut_avmm_clock0                                            ; dut|dut|coreclkout_hip_pld_clk                                 ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 1.957            ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut_avmm_clock0                                            ; 5          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 6.667            ; Slow fix4 0C Model              ;
; iopll0|iopll0_outclk1                                          ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 18         ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 4.269            ; Slow fix4 0C Model              ;
; dut|dut_avmm_clock0                                            ; dut|dut|coreclkout_hip_pld_clk                                 ; 1          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut_avmm_clock0                                            ; 7          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                   ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; iopll0|iopll0_outclk1                                          ; dut|dut|coreclkout_hip_pld_clk                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; iopll0|iopll0_outclk1                                          ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 38         ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; iopll0|iopll0_outclk1                                          ; 2          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 66         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 49.298           ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; dut|dut|coreclkout_hip_pld_clk                                 ; 68         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 48.825           ; Slow fix4 0C Model              ;
; dut|dut_avmm_clock0                                            ; dut|dut_avmm_clock0                                            ; 33         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 6.553            ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut|coreclkout_hip_pld_clk                                 ; 68012      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.274            ; Slow fix4 0C Model              ;
; iopll0|iopll0_outclk1                                          ; iopll0|iopll0_outclk1                                          ; 21373      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.265            ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 89438      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.516            ; Slow fix4 0C Model              ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                     ; To Clock                                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; dut|dut_avmm_clock0                                            ; dut|dut|coreclkout_hip_pld_clk                                 ; 1          ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut_avmm_clock0                                            ; 6          ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                                   ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; iopll0|iopll0_outclk1                                          ; dut|dut|coreclkout_hip_pld_clk                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; iopll0|iopll0_outclk1                                          ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 37         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; iopll0|iopll0_outclk1                                          ; 1          ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 52         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 49.995           ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; dut|dut|coreclkout_hip_pld_clk                                 ; 53         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 50.283           ; Fast fix4 0C Model              ;
; dut|dut_avmm_clock0                                            ; dut|dut_avmm_clock0                                            ; 33         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.119            ; Fast fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut|coreclkout_hip_pld_clk                                 ; 68918      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.046            ; Fast fix4 0C Model              ;
; iopll0|iopll0_outclk1                                          ; iopll0|iopll0_outclk1                                          ; 20095      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.113            ; Fast fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 90934      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.049            ; Fast fix4 0C Model              ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                     ; To Clock                                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut_avmm_clock0                                            ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 6.529            ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut_avmm_clock0                                            ; 5          ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                   ; dut|dut_avmm_clock0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                   ; dut|dut|coreclkout_hip_pld_clk                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                   ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; internal_clk                                                   ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; iopll0|iopll0_outclk1                                          ; dut|dut|coreclkout_hip_pld_clk                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; 47.905           ; Slow fix4 0C Model              ;
; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; iopll0|iopll0_outclk1                                          ; 12         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; --               ; --                              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; dut|dut|coreclkout_hip_pld_clk                                 ; 8          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)    ; --               ; --                              ;
; dut|dut_avmm_clock0                                            ; dut|dut_avmm_clock0                                            ; 36         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 6.514            ; Slow fix4 0C Model              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut|coreclkout_hip_pld_clk                                 ; 5247       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.697            ; Slow fix4 0C Model              ;
; iopll0|iopll0_outclk1                                          ; iopll0|iopll0_outclk1                                          ; 2909       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.388            ; Slow fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 1402       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 3.166            ; Slow fix4 0C Model              ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                     ; To Clock                                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut_avmm_clock0                                            ; 3          ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                                   ; dut|dut_avmm_clock0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                                   ; dut|dut|coreclkout_hip_pld_clk                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                                   ; iopll0|iopll0_outclk1                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                                   ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; iopll0|iopll0_outclk1                                          ; dut|dut|coreclkout_hip_pld_clk                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 50.770           ; Fast fix4 0C Model              ;
; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; iopll0|iopll0_outclk1                                          ; 6          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; dut|dut|coreclkout_hip_pld_clk                                 ; 4          ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; dut|dut_avmm_clock0                                            ; dut|dut_avmm_clock0                                            ; 18         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; --               ; --                              ;
; dut|dut|coreclkout_hip_pld_clk                                 ; dut|dut|coreclkout_hip_pld_clk                                 ; 5178       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.188            ; Fast fix4 0C Model              ;
; iopll0|iopll0_outclk1                                          ; iopll0|iopll0_outclk1                                          ; 2874       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.185            ; Fast fix4 0C Model              ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 1401       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.306            ; Fast fix4 0C Model              ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.265 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||iopll0|iopll0_outclk1} -to_clock [get_clocks {iopll0|iopll0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {iopll0|iopll0_outclk1}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {iopll0|iopll0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                   ; To Node                                                                                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; 0.265 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[117]                                                                  ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 2.478      ; Slow fix4 0C Model              ;
; 0.298 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[117]                                                                  ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 2.444      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
; 0.322 ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.048     ; 2.163      ; Slow fix4 0C Model              ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.265 
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Path Summary                                                                                        ;
+---------------------------------+-------------------------------------------------------------------+
; Property                        ; Value                                                             ;
+---------------------------------+-------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]       ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[117] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                             ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                             ;
; SDC Exception                   ; No SDC Exception on Path                                          ;
; Data Arrival Time               ; 7.396                                                             ;
; Data Required Time              ; 7.661                                                             ;
; Slack                           ; 0.265                                                             ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                ;
+---------------------------------+-------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.478  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 1.905       ; 77         ; 0.910  ; 0.995  ;
;    Cell                ;        ; 4     ; 0.237       ; 10         ; 0.000  ; 0.194  ;
;    uTco                ;        ; 1     ; 0.336       ; 14         ; 0.336  ; 0.336  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                           ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                         ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X18_Y31_N8            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]|clk                                            ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X18_Y31_N8            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]                                                ;
; 7.396   ; 2.478    ;    ;      ;        ;                          ;                    ; data path                                                                                                  ;
;   5.254 ;   0.336  ; RR ; uTco ; 124    ; FF_X18_Y31_N8            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]|q                                              ;
;   6.164 ;   0.910  ; RR ; IC   ; 1      ; LABCELL_X30_Y36_N57      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|axi_rx_pipe1_in_data[0]~181|datab                                       ;
;   6.358 ;   0.194  ; RR ; CELL ; 2      ; LABCELL_X30_Y36_N57      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|axi_rx_pipe1_in_data[0]~181|combout                                     ;
;   7.353 ;   0.995  ; RR ; IC   ; 1      ; MLABCELL_X17_Y30_N24     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~117|datae                                      ;
;   7.396 ;   0.043  ; RR ; CELL ; 1      ; MLABCELL_X17_Y30_N24     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~117|combout                                    ;
;   7.396 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N26           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[117]|d                                        ;
;   7.396 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N26           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[117]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; FF_X17_Y30_N26           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[117]|clk                                      ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N26           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[117]                                          ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                     ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 7.661   ; 0.079    ;    ; uTsu ; 1      ; FF_X17_Y30_N26           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[117]                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 0.298 
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Path Summary                                                                                        ;
+---------------------------------+-------------------------------------------------------------------+
; Property                        ; Value                                                             ;
+---------------------------------+-------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]       ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[117] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                             ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                             ;
; SDC Exception                   ; No SDC Exception on Path                                          ;
; Data Arrival Time               ; 7.362                                                             ;
; Data Required Time              ; 7.660                                                             ;
; Slack                           ; 0.298                                                             ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                ;
+---------------------------------+-------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.444  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 1.772       ; 73         ; 0.862  ; 0.910  ;
;    Cell                ;        ; 4     ; 0.336       ; 14         ; 0.000  ; 0.194  ;
;    uTco                ;        ; 1     ; 0.336       ; 14         ; 0.336  ; 0.336  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                           ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                         ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X18_Y31_N8            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]|clk                                            ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X18_Y31_N8            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]                                                ;
; 7.362   ; 2.444    ;    ;      ;        ;                          ;                    ; data path                                                                                                  ;
;   5.254 ;   0.336  ; RR ; uTco ; 124    ; FF_X18_Y31_N8            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_valid[1]|q                                              ;
;   6.164 ;   0.910  ; RR ; IC   ; 1      ; LABCELL_X30_Y36_N57      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|axi_rx_pipe1_in_data[0]~181|datab                                       ;
;   6.358 ;   0.194  ; RR ; CELL ; 2      ; LABCELL_X30_Y36_N57      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|axi_rx_pipe1_in_data[0]~181|combout                                     ;
;   7.220 ;   0.862  ; RR ; IC   ; 1      ; MLABCELL_X17_Y30_N39     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|axi_rx_pipe1_in_data[0]~406|datac                                       ;
;   7.327 ;   0.107  ; RF ; CELL ; 1      ; MLABCELL_X17_Y30_N39     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|axi_rx_pipe1_in_data[0]~406|combout                                     ;
;   7.362 ;   0.035  ; FR ; CELL ; 1      ; FF_X17_Y30_N41           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[117]|d                                        ;
;   7.362 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N41           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[117]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; FF_X17_Y30_N41           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[117]|clk                                      ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N41           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[117]                                          ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                     ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 7.660   ; 0.078    ;    ; uTsu ; 1      ; FF_X17_Y30_N41           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[117]                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N39            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N39            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N39            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N39            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N39            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N38            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N38            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N38            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N38            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N38            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N37            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N37            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N37            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N37            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N37            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N36            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N36            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N36            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N36            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N36            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N35            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N35            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N35            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N35            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N35            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N34            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N34            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N34            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N34            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N34            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N33            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N33            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N33            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N33            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N33            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.322 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                        ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                              ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                           ;
; Data Arrival Time               ; 7.093                                                                                                                              ;
; Data Required Time              ; 7.415                                                                                                                              ;
; Slack                           ; 0.322                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.048 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.163  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 2     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.341       ; 44         ; 0.000  ; 2.341  ;
;    Cell                ;        ; 13    ; 2.524       ; 47         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.250       ; 58         ; 0.123  ; 0.876  ;
;    Cell                ;        ; 5     ; 0.600       ; 28         ; 0.000  ; 0.193  ;
;    uTco                ;        ; 1     ; 0.313       ; 14         ; 0.313  ; 0.313  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.101       ; 45         ; 0.000  ; 2.101  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 8          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                             ;
; 4.930   ; 4.930    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                     ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                        ;
;   4.930 ;   2.341  ; RR ; IC   ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|clk                                                                              ;
;   4.930 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]                                                                                  ;
; 7.093   ; 2.163    ;    ;      ;        ;                          ;                    ; data path                                                                                                                                    ;
;   5.243 ;   0.313  ; RR ; uTco ; 1      ; FF_X17_Y32_N37           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_rd_count[3]|q                                                                                ;
;   5.366 ;   0.123  ; RR ; IC   ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|dataa                                                                                        ;
;   5.559 ;   0.193  ; RR ; CELL ; 5      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7|combout                                                                                      ;
;   5.676 ;   0.117  ; RF ; CELL ; 1      ; MLABCELL_X17_Y32_N6      ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|reduce_nor_7~cw_ml_mlab/laboutt[6]                                                                        ;
;   5.927 ;   0.251  ; FF ; IC   ; 1      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|dataa                                                                           ;
;   6.088 ;   0.161  ; FF ; CELL ; 3      ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2|combout                                                                         ;
;   6.217 ;   0.129  ; FR ; CELL ; 1128   ; MLABCELL_X23_Y32_N45     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|ss_app_st_rx_fifo_rdreq~2~cw_ml_mlab/laboutb[11]                                                          ;
;   7.093 ;   0.876  ; RR ; IC   ; 1      ; EC_X5_Y36_N32            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232|portbaddrstall ;
;   7.093 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N32            ; EC                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232~reg1           ;
+---------+----------+----+------+--------+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                    ;
; 7.718   ; 4.882    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                         ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                     ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                         ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                 ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                 ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                   ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                  ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                             ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                 ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                         ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                            ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                              ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                           ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                             ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                               ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                           ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                           ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                              ;
;   6.795 ;   2.101  ; RR ; IC   ; 1      ; EC_X5_Y36_N32            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232|clk1 ;
;   6.795 ;   0.000  ; RR ; CELL ; 1      ; EC_X5_Y36_N32            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232~reg1 ;
;   7.724 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                            ;
;   7.718 ;   -0.006 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                             ;
; 7.628   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                  ;
; 7.415   ; -0.213   ;    ; uTsu ; 1      ; EC_X5_Y36_N32            ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.274 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||dut|dut|coreclkout_hip_pld_clk} -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {dut|dut|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 0.274 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]           ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.069     ; 2.586      ; Slow fix4 0C Model              ;
; 0.296 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.069     ; 2.586      ; Slow fix4 0C Model              ;
; 0.315 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]           ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.069     ; 2.545      ; Slow fix4 0C Model              ;
; 0.316 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff                 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]           ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.069     ; 2.544      ; Slow fix4 0C Model              ;
; 0.328 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1                                       ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]                                                            ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.092     ; 2.508      ; Slow fix4 0C Model              ;
; 0.330 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1                                       ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[5]                                                            ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.092     ; 2.513      ; Slow fix4 0C Model              ;
; 0.336 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1                                       ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]~DUPLICATE                                                  ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.092     ; 2.500      ; Slow fix4 0C Model              ;
; 0.337 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.069     ; 2.545      ; Slow fix4 0C Model              ;
; 0.338 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff                 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.069     ; 2.544      ; Slow fix4 0C Model              ;
; 0.346 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[14]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17_dff ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[3]           ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.076     ; 2.511      ; Slow fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.274 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]                                           ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                       ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 5.978                                                                                                                                                                ;
; Data Required Time              ; 6.252                                                                                                                                                                ;
; Slack                           ; 0.274                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.069 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.586  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 4     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.687       ; 50         ; 1.687   ; 1.687   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.233       ; 48         ; 0.003   ; 0.390   ;
;    Cell                ;        ; 8     ; 1.008       ; 39         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.345       ; 13         ; 0.345   ; 0.345   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.494       ; 51         ; 1.494   ; 1.494   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                                   ; Element Type          ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                            ;                       ; launch edge time                                                                                                                                                         ;
; 3.392   ; 3.392   ;    ;      ;        ;                                            ;                       ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                                            ;                       ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                                                  ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                                         ;
;   3.392 ;   1.687 ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff|clk ;
;   3.392 ;   0.000 ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff     ;
; 5.978   ; 2.586   ;    ;      ;        ;                                            ;                       ; data path                                                                                                                                                                ;
;   3.737 ;   0.345 ; RR ; uTco ; 2      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff|q   ;
;   3.740 ;   0.003 ; RR ; IC   ; 2      ; FF_X39_Y21_N10                             ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|d                              ;
;   3.966 ;   0.226 ; RR ; CELL ; 2      ; FF_X39_Y21_N10                             ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|q                              ;
;   4.356 ;   0.390 ; RR ; IC   ; 1      ; MLABCELL_X41_Y20_N27                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|datac                                                         ;
;   4.510 ;   0.154 ; RF ; CELL ; 2      ; MLABCELL_X41_Y20_N27                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|combout                                                       ;
;   4.613 ;   0.103 ; FR ; CELL ; 1      ; MLABCELL_X41_Y20_N27                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12~cw_ml_mlab/laboutt[16]                                        ;
;   4.907 ;   0.294 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N51                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|dataa                                                  ;
;   5.188 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X41_Y21_N51                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|combout                                                ;
;   5.461 ;   0.273 ; FF ; IC   ; 1      ; LABCELL_X42_Y22_N57                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|datag                                                    ;
;   5.650 ;   0.189 ; FR ; CELL ; 1      ; LABCELL_X42_Y22_N57                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|combout                                                  ;
;   5.923 ;   0.273 ; RR ; IC   ; 1      ; LABCELL_X46_Y22_N39                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|dataf                                                        ;
;   5.945 ;   0.022 ; RF ; CELL ; 2      ; LABCELL_X46_Y22_N39                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|combout                                                      ;
;   5.978 ;   0.033 ; FR ; CELL ; 1      ; FF_X46_Y22_N41                             ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]|d                                             ;
;   5.978 ;   0.000 ; RR ; CELL ; 1      ; FF_X46_Y22_N41                             ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]                                               ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.180     ; 3.323     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.904 ;   1.494   ; RR ; IC   ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]|clk   ;
;   -80.904 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]       ;
;   6.180   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; 6.252     ; 0.072     ;    ; uTsu ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 0.296 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE                                 ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                       ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 5.978                                                                                                                                                                ;
; Data Required Time              ; 6.274                                                                                                                                                                ;
; Slack                           ; 0.296                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.069 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.586  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 4     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.687       ; 50         ; 1.687   ; 1.687   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.233       ; 48         ; 0.003   ; 0.390   ;
;    Cell                ;        ; 8     ; 1.008       ; 39         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.345       ; 13         ; 0.345   ; 0.345   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.494       ; 51         ; 1.494   ; 1.494   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                                   ; Element Type          ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                            ;                       ; launch edge time                                                                                                                                                         ;
; 3.392   ; 3.392   ;    ;      ;        ;                                            ;                       ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                                            ;                       ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                                                  ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                                         ;
;   3.392 ;   1.687 ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff|clk ;
;   3.392 ;   0.000 ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff     ;
; 5.978   ; 2.586   ;    ;      ;        ;                                            ;                       ; data path                                                                                                                                                                ;
;   3.737 ;   0.345 ; RR ; uTco ; 2      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[5]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y21_N0_I13_dff|q   ;
;   3.740 ;   0.003 ; RR ; IC   ; 2      ; FF_X39_Y21_N10                             ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|d                              ;
;   3.966 ;   0.226 ; RR ; CELL ; 2      ; FF_X39_Y21_N10                             ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|q                              ;
;   4.356 ;   0.390 ; RR ; IC   ; 1      ; MLABCELL_X41_Y20_N27                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|datac                                                         ;
;   4.510 ;   0.154 ; RF ; CELL ; 2      ; MLABCELL_X41_Y20_N27                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|combout                                                       ;
;   4.613 ;   0.103 ; FR ; CELL ; 1      ; MLABCELL_X41_Y20_N27                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12~cw_ml_mlab/laboutt[16]                                        ;
;   4.907 ;   0.294 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N51                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|dataa                                                  ;
;   5.188 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X41_Y21_N51                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|combout                                                ;
;   5.461 ;   0.273 ; FF ; IC   ; 1      ; LABCELL_X42_Y22_N57                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|datag                                                    ;
;   5.650 ;   0.189 ; FR ; CELL ; 1      ; LABCELL_X42_Y22_N57                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|combout                                                  ;
;   5.923 ;   0.273 ; RR ; IC   ; 1      ; LABCELL_X46_Y22_N39                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|dataf                                                        ;
;   5.945 ;   0.022 ; RF ; CELL ; 2      ; LABCELL_X46_Y22_N39                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|combout                                                      ;
;   5.978 ;   0.033 ; FR ; CELL ; 1      ; FF_X46_Y22_N40                             ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE|d                                   ;
;   5.978 ;   0.000 ; RR ; CELL ; 1      ; FF_X46_Y22_N40                             ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE                                     ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                        ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                  ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                          ;
; 6.180     ; 3.323     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                               ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                           ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                           ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                               ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                  ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk         ;
;   -80.904 ;   1.494   ; RR ; IC   ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE|clk ;
;   -80.904 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE     ;
;   6.180   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                  ;
; 6.274     ; 0.094     ;    ; uTsu ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE     ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 0.315 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]                           ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                                       ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                             ;
; Data Arrival Time               ; 5.937                                                                                                                                                ;
; Data Required Time              ; 6.252                                                                                                                                                ;
; Slack                           ; 0.315                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.069 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.545  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 4     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.687       ; 50         ; 1.687   ; 1.687   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 4     ; 1.230       ; 48         ; 0.273   ; 0.390   ;
;    Cell                ;        ; 9     ; 0.984       ; 39         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.331       ; 13         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.494       ; 51         ; 1.494   ; 1.494   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type          ; Element                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                       ; launch edge time                                                                                                                                         ;
; 3.392   ; 3.392   ;    ;      ;        ;                             ;                       ; clock path                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                       ; source latency                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                                  ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                         ;
;   3.392 ;   1.687 ; RR ; IC   ; 1      ; FF_X39_Y21_N62              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff|clk ;
;   3.392 ;   0.000 ; RR ; CELL ; 1      ; FF_X39_Y21_N62              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff     ;
; 5.937   ; 2.545   ;    ;      ;        ;                             ;                       ; data path                                                                                                                                                ;
;   3.723 ;   0.331 ; RR ; uTco ; 3      ; FF_X39_Y21_N62              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff|q   ;
;   3.723 ;   0.000 ; RR ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|ena            ;
;   3.925 ;   0.202 ; RR ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|q              ;
;   4.315 ;   0.390 ; RR ; IC   ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|datac                                         ;
;   4.469 ;   0.154 ; RF ; CELL ; 2      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|combout                                       ;
;   4.572 ;   0.103 ; FR ; CELL ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12~cw_ml_mlab/laboutt[16]                        ;
;   4.866 ;   0.294 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|dataa                                  ;
;   5.147 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|combout                                ;
;   5.420 ;   0.273 ; FF ; IC   ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|datag                                    ;
;   5.609 ;   0.189 ; FR ; CELL ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|combout                                  ;
;   5.882 ;   0.273 ; RR ; IC   ; 1      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|dataf                                        ;
;   5.904 ;   0.022 ; RF ; CELL ; 2      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|combout                                      ;
;   5.937 ;   0.033 ; FR ; CELL ; 1      ; FF_X46_Y22_N41              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]|d                             ;
;   5.937 ;   0.000 ; RR ; CELL ; 1      ; FF_X46_Y22_N41              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]                               ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.180     ; 3.323     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.904 ;   1.494   ; RR ; IC   ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]|clk   ;
;   -80.904 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]       ;
;   6.180   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; 6.252     ; 0.072     ;    ; uTsu ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.316 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]                            ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                              ;
; Data Arrival Time               ; 5.936                                                                                                                                                 ;
; Data Required Time              ; 6.252                                                                                                                                                 ;
; Slack                           ; 0.316                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.069 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.544  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 4     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.687       ; 50         ; 1.687   ; 1.687   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 4     ; 1.230       ; 48         ; 0.273   ; 0.390   ;
;    Cell                ;        ; 9     ; 0.978       ; 38         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.336       ; 13         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.494       ; 51         ; 1.494   ; 1.494   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type          ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                       ; launch edge time                                                                                                                                          ;
; 3.392   ; 3.392   ;    ;      ;        ;                             ;                       ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                       ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                          ;
;   3.392 ;   1.687 ; RR ; IC   ; 1      ; FF_X39_Y21_N63              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff|clk ;
;   3.392 ;   0.000 ; RR ; CELL ; 1      ; FF_X39_Y21_N63              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff     ;
; 5.936   ; 2.544   ;    ;      ;        ;                             ;                       ; data path                                                                                                                                                 ;
;   3.728 ;   0.336 ; FF ; uTco ; 3      ; FF_X39_Y21_N63              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff|q   ;
;   3.728 ;   0.000 ; FF ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|sclr            ;
;   3.924 ;   0.196 ; FR ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|q               ;
;   4.314 ;   0.390 ; RR ; IC   ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|datac                                          ;
;   4.468 ;   0.154 ; RF ; CELL ; 2      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|combout                                        ;
;   4.571 ;   0.103 ; FR ; CELL ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12~cw_ml_mlab/laboutt[16]                         ;
;   4.865 ;   0.294 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|dataa                                   ;
;   5.146 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|combout                                 ;
;   5.419 ;   0.273 ; FF ; IC   ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|datag                                     ;
;   5.608 ;   0.189 ; FR ; CELL ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|combout                                   ;
;   5.881 ;   0.273 ; RR ; IC   ; 1      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|dataf                                         ;
;   5.903 ;   0.022 ; RF ; CELL ; 2      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|combout                                       ;
;   5.936 ;   0.033 ; FR ; CELL ; 1      ; FF_X46_Y22_N41              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]|d                              ;
;   5.936 ;   0.000 ; RR ; CELL ; 1      ; FF_X46_Y22_N41              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]                                ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.180     ; 3.323     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.904 ;   1.494   ; RR ; IC   ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]|clk   ;
;   -80.904 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]       ;
;   6.180   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; 6.252     ; 0.072     ;    ; uTsu ; 1      ; FF_X46_Y22_N41              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.328 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1 ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]                                                       ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                  ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 5.909                                                                                                                           ;
; Data Required Time              ; 6.237                                                                                                                           ;
; Slack                           ; 0.328                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.092 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.508  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 5     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.696       ; 50         ; 1.696   ; 1.696   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.057       ; 42         ; 0.120   ; 0.459   ;
;    Cell                ;        ; 12    ; 1.178       ; 47         ; 0.000   ; 0.239   ;
;    uTco                ;        ; 1     ; 0.273       ; 11         ; 0.273   ; 0.273   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.481       ; 51         ; 1.481   ; 1.481   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                           ;
; 3.401   ; 3.401   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                    ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk           ;
;   3.401 ;   1.696 ; RR ; IC   ; 1      ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268|clk1            ;
;   3.401 ;   0.000 ; RR ; CELL ; 1      ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1            ;
; 5.909   ; 2.508   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                  ;
;   3.674 ;   0.273 ; RR ; uTco ; 11     ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268|portbdataout[0] ;
;   4.133 ;   0.459 ; RR ; IC   ; 1      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1|datae                                                                ;
;   4.163 ;   0.030 ; RF ; CELL ; 3      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1|combout                                                              ;
;   4.211 ;   0.048 ; FR ; CELL ; 1      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1~cw_ml_mlab/lab_lut5outb[4]                                           ;
;   4.331 ;   0.120 ; RR ; IC   ; 3      ; MLABCELL_X28_Y17_N30        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~1|datac                                                                   ;
;   4.570 ;   0.239 ; RF ; CELL ; 1      ; MLABCELL_X28_Y17_N33        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~6|cout                                                                    ;
;   4.570 ;   0.000 ; FF ; CELL ; 3      ; MLABCELL_X28_Y17_N36        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~11|cin                                                                    ;
;   4.775 ;   0.205 ; FR ; CELL ; 2      ; MLABCELL_X28_Y17_N36        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~11|sumout                                                                 ;
;   4.964 ;   0.189 ; RR ; IC   ; 1      ; LABCELL_X27_Y17_N21         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~36|dataf                                                                  ;
;   5.074 ;   0.110 ; RR ; CELL ; 1      ; LABCELL_X27_Y17_N21         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~36|combout                                                                ;
;   5.243 ;   0.169 ; RR ; IC   ; 2      ; LABCELL_X27_Y17_N39         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~11|datad                                                                  ;
;   5.438 ;   0.195 ; RR ; CELL ; 1      ; LABCELL_X27_Y17_N39         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~11|cout                                                                   ;
;   5.438 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X27_Y17_N42         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~16|cin                                                                    ;
;   5.667 ;   0.229 ; RR ; CELL ; 1      ; LABCELL_X27_Y17_N42         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~16|sumout                                                                 ;
;   5.787 ;   0.120 ; RR ; IC   ; 1      ; LABCELL_X27_Y17_N27         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~4|datad                                                                ;
;   5.866 ;   0.079 ; RF ; CELL ; 2      ; LABCELL_X27_Y17_N27         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~4|combout                                                              ;
;   5.909 ;   0.043 ; FR ; CELL ; 1      ; FF_X27_Y17_N29              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]|d                                                                ;
;   5.909 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y17_N29              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]                                                                  ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.166     ; 3.309     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.917 ;   1.481   ; RR ; IC   ; 1      ; FF_X27_Y17_N29              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]|clk                                                    ;
;   -80.917 ;   0.000   ; RR ; CELL ; 1      ; FF_X27_Y17_N29              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]                                                        ;
;   6.167   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.166   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.237     ; 0.071     ;    ; uTsu ; 1      ; FF_X27_Y17_N29              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]                                                        ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.330 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1 ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[5]                                                       ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                  ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 5.914                                                                                                                           ;
; Data Required Time              ; 6.244                                                                                                                           ;
; Slack                           ; 0.330                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.092 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.513  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 5     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.696       ; 50         ; 1.696   ; 1.696   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.090       ; 43         ; 0.120   ; 0.459   ;
;    Cell                ;        ; 14    ; 1.150       ; 46         ; 0.000   ; 0.239   ;
;    uTco                ;        ; 1     ; 0.273       ; 11         ; 0.273   ; 0.273   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.481       ; 51         ; 1.481   ; 1.481   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                           ;
; 3.401   ; 3.401   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                    ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk           ;
;   3.401 ;   1.696 ; RR ; IC   ; 1      ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268|clk1            ;
;   3.401 ;   0.000 ; RR ; CELL ; 1      ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1            ;
; 5.914   ; 2.513   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                  ;
;   3.674 ;   0.273 ; RR ; uTco ; 11     ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268|portbdataout[0] ;
;   4.133 ;   0.459 ; RR ; IC   ; 1      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1|datae                                                                ;
;   4.163 ;   0.030 ; RF ; CELL ; 3      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1|combout                                                              ;
;   4.211 ;   0.048 ; FR ; CELL ; 1      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1~cw_ml_mlab/lab_lut5outb[4]                                           ;
;   4.331 ;   0.120 ; RR ; IC   ; 3      ; MLABCELL_X28_Y17_N30        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~1|datac                                                                   ;
;   4.570 ;   0.239 ; RF ; CELL ; 1      ; MLABCELL_X28_Y17_N33        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~6|cout                                                                    ;
;   4.570 ;   0.000 ; FF ; CELL ; 3      ; MLABCELL_X28_Y17_N36        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~11|cin                                                                    ;
;   4.775 ;   0.205 ; FR ; CELL ; 2      ; MLABCELL_X28_Y17_N36        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~11|sumout                                                                 ;
;   4.964 ;   0.189 ; RR ; IC   ; 1      ; LABCELL_X27_Y17_N21         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~36|dataf                                                                  ;
;   5.074 ;   0.110 ; RR ; CELL ; 1      ; LABCELL_X27_Y17_N21         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~36|combout                                                                ;
;   5.243 ;   0.169 ; RR ; IC   ; 2      ; LABCELL_X27_Y17_N39         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~11|datad                                                                  ;
;   5.453 ;   0.210 ; RF ; CELL ; 1      ; LABCELL_X27_Y17_N39         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~11|cout                                                                   ;
;   5.453 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X27_Y17_N42         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~16|cin                                                                    ;
;   5.501 ;   0.048 ; FR ; CELL ; 1      ; LABCELL_X27_Y17_N45         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~26|cout                                                                   ;
;   5.501 ;   0.000 ; RR ; CELL ; 1      ; LABCELL_X27_Y17_N48         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~21|cin                                                                    ;
;   5.716 ;   0.215 ; RF ; CELL ; 1      ; LABCELL_X27_Y17_N48         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~21|sumout                                                                 ;
;   5.869 ;   0.153 ; FF ; IC   ; 1      ; LABCELL_X27_Y17_N24         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~5|datae                                                                ;
;   5.914 ;   0.045 ; FF ; CELL ; 1      ; LABCELL_X27_Y17_N24         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~5|combout                                                              ;
;   5.914 ;   0.000 ; FF ; CELL ; 1      ; FF_X27_Y17_N25              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[5]|d                                                                ;
;   5.914 ;   0.000 ; FF ; CELL ; 1      ; FF_X27_Y17_N25              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[5]                                                                  ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.166     ; 3.309     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.917 ;   1.481   ; RR ; IC   ; 1      ; FF_X27_Y17_N25              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[5]|clk                                                    ;
;   -80.917 ;   0.000   ; RR ; CELL ; 1      ; FF_X27_Y17_N25              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[5]                                                        ;
;   6.167   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.166   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.244     ; 0.078     ;    ; uTsu ; 1      ; FF_X27_Y17_N25              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[5]                                                        ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.336 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1 ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]~DUPLICATE                                             ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                  ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 5.901                                                                                                                           ;
; Data Required Time              ; 6.237                                                                                                                           ;
; Slack                           ; 0.336                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.092 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.500  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 5     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.696       ; 50         ; 1.696   ; 1.696   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.054       ; 42         ; 0.117   ; 0.459   ;
;    Cell                ;        ; 12    ; 1.173       ; 47         ; 0.000   ; 0.239   ;
;    uTco                ;        ; 1     ; 0.273       ; 11         ; 0.273   ; 0.273   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.481       ; 51         ; 1.481   ; 1.481   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                           ;
; 3.401   ; 3.401   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                 ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                    ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk           ;
;   3.401 ;   1.696 ; RR ; IC   ; 1      ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268|clk1            ;
;   3.401 ;   0.000 ; RR ; CELL ; 1      ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268~reg1            ;
; 5.901   ; 2.500   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                  ;
;   3.674 ;   0.273 ; RR ; uTco ; 11     ; EC_X29_Y18_N17              ; EC                  ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268|portbdataout[0] ;
;   4.133 ;   0.459 ; RR ; IC   ; 1      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1|datae                                                                ;
;   4.163 ;   0.030 ; RF ; CELL ; 3      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1|combout                                                              ;
;   4.211 ;   0.048 ; FR ; CELL ; 1      ; MLABCELL_X28_Y17_N57        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~1~cw_ml_mlab/lab_lut5outb[4]                                           ;
;   4.331 ;   0.120 ; RR ; IC   ; 3      ; MLABCELL_X28_Y17_N30        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~1|datac                                                                   ;
;   4.570 ;   0.239 ; RF ; CELL ; 1      ; MLABCELL_X28_Y17_N33        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~6|cout                                                                    ;
;   4.570 ;   0.000 ; FF ; CELL ; 3      ; MLABCELL_X28_Y17_N36        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~11|cin                                                                    ;
;   4.775 ;   0.205 ; FR ; CELL ; 2      ; MLABCELL_X28_Y17_N36        ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_4~11|sumout                                                                 ;
;   4.964 ;   0.189 ; RR ; IC   ; 1      ; LABCELL_X27_Y17_N21         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~36|dataf                                                                  ;
;   5.074 ;   0.110 ; RR ; CELL ; 1      ; LABCELL_X27_Y17_N21         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~36|combout                                                                ;
;   5.243 ;   0.169 ; RR ; IC   ; 2      ; LABCELL_X27_Y17_N39         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~11|datad                                                                  ;
;   5.453 ;   0.210 ; RF ; CELL ; 1      ; LABCELL_X27_Y17_N39         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~11|cout                                                                   ;
;   5.453 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X27_Y17_N42         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~16|cin                                                                    ;
;   5.666 ;   0.213 ; FF ; CELL ; 1      ; LABCELL_X27_Y17_N42         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|add_3~16|sumout                                                                 ;
;   5.783 ;   0.117 ; FF ; IC   ; 1      ; LABCELL_X27_Y17_N27         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~4|datad                                                                ;
;   5.861 ;   0.078 ; FR ; CELL ; 2      ; LABCELL_X27_Y17_N27         ; Combinational cell  ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|Mux_1574~4|combout                                                              ;
;   5.901 ;   0.040 ; RF ; CELL ; 1      ; FF_X27_Y17_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]~DUPLICATE|d                                                      ;
;   5.901 ;   0.000 ; FF ; CELL ; 1      ; FF_X27_Y17_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]~DUPLICATE                                                        ;
+---------+---------+----+------+--------+-----------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.166     ; 3.309     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.917 ;   1.481   ; RR ; IC   ; 1      ; FF_X27_Y17_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]~DUPLICATE|clk                                          ;
;   -80.917 ;   0.000   ; RR ; CELL ; 1      ; FF_X27_Y17_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]~DUPLICATE                                              ;
;   6.167   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.166   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.237     ; 0.071     ;    ; uTsu ; 1      ; FF_X27_Y17_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|altpcied_tx_packer_inst|tlast_count[3]~DUPLICATE                                              ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 0.337 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE                 ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                                       ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                             ;
; Data Arrival Time               ; 5.937                                                                                                                                                ;
; Data Required Time              ; 6.274                                                                                                                                                ;
; Slack                           ; 0.337                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.069 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.545  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 4     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.687       ; 50         ; 1.687   ; 1.687   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 4     ; 1.230       ; 48         ; 0.273   ; 0.390   ;
;    Cell                ;        ; 9     ; 0.984       ; 39         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.331       ; 13         ; 0.331   ; 0.331   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.494       ; 51         ; 1.494   ; 1.494   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type          ; Element                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                       ; launch edge time                                                                                                                                         ;
; 3.392   ; 3.392   ;    ;      ;        ;                             ;                       ; clock path                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                       ; source latency                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                                  ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                         ;
;   3.392 ;   1.687 ; RR ; IC   ; 1      ; FF_X39_Y21_N62              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff|clk ;
;   3.392 ;   0.000 ; RR ; CELL ; 1      ; FF_X39_Y21_N62              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff     ;
; 5.937   ; 2.545   ;    ;      ;        ;                             ;                       ; data path                                                                                                                                                ;
;   3.723 ;   0.331 ; RR ; uTco ; 3      ; FF_X39_Y21_N62              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATEENA_dff|q   ;
;   3.723 ;   0.000 ; RR ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|ena            ;
;   3.925 ;   0.202 ; RR ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|q              ;
;   4.315 ;   0.390 ; RR ; IC   ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|datac                                         ;
;   4.469 ;   0.154 ; RF ; CELL ; 2      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|combout                                       ;
;   4.572 ;   0.103 ; FR ; CELL ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12~cw_ml_mlab/laboutt[16]                        ;
;   4.866 ;   0.294 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|dataa                                  ;
;   5.147 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|combout                                ;
;   5.420 ;   0.273 ; FF ; IC   ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|datag                                    ;
;   5.609 ;   0.189 ; FR ; CELL ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|combout                                  ;
;   5.882 ;   0.273 ; RR ; IC   ; 1      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|dataf                                        ;
;   5.904 ;   0.022 ; RF ; CELL ; 2      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|combout                                      ;
;   5.937 ;   0.033 ; FR ; CELL ; 1      ; FF_X46_Y22_N40              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE|d                   ;
;   5.937 ;   0.000 ; RR ; CELL ; 1      ; FF_X46_Y22_N40              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE                     ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                        ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                  ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                          ;
; 6.180     ; 3.323     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                               ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                           ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                           ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                               ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                  ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk         ;
;   -80.904 ;   1.494   ; RR ; IC   ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE|clk ;
;   -80.904 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE     ;
;   6.180   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                  ;
; 6.274     ; 0.094     ;    ; uTsu ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE     ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 0.338 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE                  ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                              ;
; Data Arrival Time               ; 5.936                                                                                                                                                 ;
; Data Required Time              ; 6.274                                                                                                                                                 ;
; Slack                           ; 0.338                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.069 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.544  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 4     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.687       ; 50         ; 1.687   ; 1.687   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 4     ; 1.230       ; 48         ; 0.273   ; 0.390   ;
;    Cell                ;        ; 9     ; 0.978       ; 38         ; 0.000   ; 0.281   ;
;    uTco                ;        ; 1     ; 0.336       ; 13         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.494       ; 51         ; 1.494   ; 1.494   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type          ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                       ; launch edge time                                                                                                                                          ;
; 3.392   ; 3.392   ;    ;      ;        ;                             ;                       ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                       ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                          ;
;   3.392 ;   1.687 ; RR ; IC   ; 1      ; FF_X39_Y21_N63              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff|clk ;
;   3.392 ;   0.000 ; RR ; CELL ; 1      ; FF_X39_Y21_N63              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff     ;
; 5.936   ; 2.544   ;    ;      ;        ;                             ;                       ; data path                                                                                                                                                 ;
;   3.728 ;   0.336 ; FF ; uTco ; 3      ; FF_X39_Y21_N63              ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~DUPLICATESCLR_dff|q   ;
;   3.728 ;   0.000 ; FF ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|sclr            ;
;   3.924 ;   0.196 ; FR ; CELL ; 2      ; FF_X39_Y21_N10              ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[5]~.comb|q               ;
;   4.314 ;   0.390 ; RR ; IC   ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|datac                                          ;
;   4.468 ;   0.154 ; RF ; CELL ; 2      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12|combout                                        ;
;   4.571 ;   0.103 ; FR ; CELL ; 1      ; MLABCELL_X41_Y20_N27        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~12~cw_ml_mlab/laboutt[16]                         ;
;   4.865 ;   0.294 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|dataa                                   ;
;   5.146 ;   0.281 ; RF ; CELL ; 1      ; MLABCELL_X41_Y21_N51        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_36|combout                                 ;
;   5.419 ;   0.273 ; FF ; IC   ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|datag                                     ;
;   5.608 ;   0.189 ; FR ; CELL ; 1      ; LABCELL_X42_Y22_N57         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~2xsyn|combout                                   ;
;   5.881 ;   0.273 ; RR ; IC   ; 1      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|dataf                                         ;
;   5.903 ;   0.022 ; RF ; CELL ; 2      ; LABCELL_X46_Y22_N39         ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_4~1|combout                                       ;
;   5.936 ;   0.033 ; FR ; CELL ; 1      ; FF_X46_Y22_N40              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE|d                    ;
;   5.936 ;   0.000 ; RR ; CELL ; 1      ; FF_X46_Y22_N40              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE                      ;
+---------+---------+----+------+--------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                        ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                  ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                          ;
; 6.180     ; 3.323     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                               ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                           ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                           ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                               ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                  ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk         ;
;   -80.904 ;   1.494   ; RR ; IC   ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE|clk ;
;   -80.904 ;   0.000   ; RR ; CELL ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE     ;
;   6.180   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                  ;
; 6.274     ; 0.094     ;    ; uTsu ; 1      ; FF_X46_Y22_N40              ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[0]~DUPLICATE     ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.346 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[14]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17_dff ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[3]                                            ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                              ;
; Data Arrival Time               ; 5.906                                                                                                                                                                 ;
; Data Required Time              ; 6.252                                                                                                                                                                 ;
; Slack                           ; 0.346                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.076 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.511  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 4     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.690       ; 50         ; 1.690   ; 1.690   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 5     ; 1.020       ; 41         ; 0.001   ; 0.398   ;
;    Cell                ;        ; 7     ; 1.139       ; 45         ; 0.000   ; 0.272   ;
;    uTco                ;        ; 1     ; 0.352       ; 14         ; 0.352   ; 0.352   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.491       ; 51         ; 1.491   ; 1.491   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                                   ; Element Type          ; Element                                                                                                                                                                   ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                            ;                       ; launch edge time                                                                                                                                                          ;
; 3.395   ; 3.395   ;    ;      ;        ;                                            ;                       ; clock path                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                                            ;                       ; source latency                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP      ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                                                   ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP   ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk                                          ;
;   3.395 ;   1.690 ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[14]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17_dff|clk ;
;   3.395 ;   0.000 ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[14]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17_dff     ;
; 5.906   ; 2.511   ;    ;      ;        ;                                            ;                       ; data path                                                                                                                                                                 ;
;   3.747 ;   0.352 ; RR ; uTco ; 2      ; BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17 ; Hyper-Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|payload_crdt_r[14]~BLOCK_INPUT_MUX_PASSTHROUGH_X39_Y20_N0_I17_dff|q   ;
;   3.748 ;   0.001 ; RR ; IC   ; 2      ; FF_X39_Y20_N17                             ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[14]~DUPLICATE.comb|d                     ;
;   4.020 ;   0.272 ; RR ; CELL ; 3      ; FF_X39_Y20_N17                             ; Bypassed ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|memstore_p|payload_reg_store[14]~DUPLICATE.comb|q                     ;
;   4.418 ;   0.398 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N21                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~9|dataa                                                           ;
;   4.643 ;   0.225 ; RR ; CELL ; 2      ; MLABCELL_X41_Y21_N21                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~9|combout                                                         ;
;   4.782 ;   0.139 ; RR ; IC   ; 1      ; MLABCELL_X41_Y21_N45                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_35|datab                                                   ;
;   5.036 ;   0.254 ; RR ; CELL ; 1      ; MLABCELL_X41_Y21_N45                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|i87~15xsyn_35|combout                                                 ;
;   5.356 ;   0.320 ; RR ; IC   ; 1      ; MLABCELL_X43_Y22_N39                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_0~4|datab                                                         ;
;   5.617 ;   0.261 ; RF ; CELL ; 1      ; MLABCELL_X43_Y22_N39                       ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_0~4|combout                                                       ;
;   5.779 ;   0.162 ; FF ; IC   ; 1      ; MLABCELL_X43_Y22_N0                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_1~1xsyn|datag                                                     ;
;   5.871 ;   0.092 ; FR ; CELL ; 2      ; MLABCELL_X43_Y22_N0                        ; Combinational cell    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|Mux_1~1xsyn|combout                                                   ;
;   5.906 ;   0.035 ; RF ; CELL ; 1      ; FF_X43_Y22_N2                              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[3]|d                                              ;
;   5.906 ;   0.000 ; FF ; CELL ; 1      ; FF_X43_Y22_N2                              ; ALM Register          ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[3]                                                ;
+---------+---------+----+------+--------+--------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.176     ; 3.319     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.907 ;   1.491   ; RR ; IC   ; 1      ; FF_X43_Y22_N2               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[3]|clk   ;
;   -80.907 ;   0.000   ; RR ; CELL ; 1      ; FF_X43_Y22_N2               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[3]       ;
;   6.177   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.176   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.252     ; 0.076     ;    ; uTsu ; 1      ; FF_X43_Y22_N2               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|sm_pcie_csb2tx_credit_inst|state_machine_out_w[3]       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.516 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                             ; To Node                                                                                                                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a447~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a479~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a446~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a478~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a445~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a477~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a444~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a476~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a443~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
; 2.516 ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a475~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.080     ; 2.992      ; Slow fix4 0C Model              ;
+-------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a447~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N7               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a447|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N7               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a447~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N7               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a447|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N7               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a447~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N7               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a447~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a479~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N39              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a479|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N39              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a479~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N39              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a479|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N39              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a479~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N39              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a479~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a446~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N6               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a446|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N6               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a446~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N6               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a446|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N6               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a446~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N6               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a446~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a478~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N38              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a478|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N38              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a478~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N38              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a478|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N38              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a478~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N38              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a478~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a445~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N5               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a445|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N5               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a445~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N5               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a445|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N5               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a445~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N5               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a445~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a477~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N37              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a477|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N37              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a477~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N37              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a477|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N37              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a477~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N37              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a477~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a444~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N4               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a444|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N4               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a444~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N4               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a444|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N4               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a444~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N4               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a444~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a476~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N36              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a476|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N36              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a476~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N36              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a476|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N36              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a476~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N36              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a476~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a443~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N3               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a443|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N3               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a443~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N3               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a443|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N3               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a443~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N3               ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a443~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 2.516 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                          ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a475~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                       ;
; Data Arrival Time               ; 6.626                                                                                                                          ;
; Data Required Time              ; 9.142                                                                                                                          ;
; Slack                           ; 2.516                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Setup Relationship     ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.080 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.992  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.660       ; 46         ; 0.256   ; 1.404   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 2.439       ; 82         ; 0.965   ; 1.474   ;
;    Cell                ;        ; 3     ; 0.236       ; 8          ; 0.000   ; 0.130   ;
;    uTco                ;        ; 1     ; 0.317       ; 11         ; 0.317   ; 0.317   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.501       ; 48         ; 0.231   ; 1.270   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 50         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.634   ; 3.634   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   3.634 ;   1.404 ; RR ; IC   ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|clk                                                                        ;
;   3.634 ;   0.000 ; RR ; CELL ; 1      ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg                                                                            ;
; 6.626   ; 2.992   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.951 ;   0.317 ; RR ; uTco ; 15     ; FF_X80_Y29_N16              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|buffer_data_rd_reg|q                                                                          ;
;   5.425 ;   1.474 ; RR ; IC   ; 1      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|datad                                      ;
;   5.555 ;   0.130 ; RF ; CELL ; 2      ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102|combout                                    ;
;   5.661 ;   0.106 ; FR ; CELL ; 512    ; MLABCELL_X63_Y13_N15        ; Combinational cell  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|rtl~102~cw_ml_mlab/laboutt[8]                      ;
;   6.626 ;   0.965 ; RR ; IC   ; 1      ; EC_X56_Y20_N35              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a475|ena1   ;
;   6.626 ;   0.000 ; RR ; CELL ; 1      ; EC_X56_Y20_N35              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a475~reg1   ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 9.268     ; 3.554     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -77.806 ;   1.270   ; RR ; IC   ; 1      ; EC_X56_Y20_N35              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a475|clk1   ;
;   -77.806 ;   0.000   ; RR ; CELL ; 1      ; EC_X56_Y20_N35              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a475~reg1   ;
;   9.275   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   9.268   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 9.142     ; -0.126    ;    ; uTsu ; 1      ; EC_X56_Y20_N35              ; EC                  ; pio0|pio0|g_pipeline_en.pio|bam_sch_intf|writedata_fifo|auto_generated|dpfifo|FIFOram|altera_syncram_impl1|ram_block2a475~reg1   ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 6.553 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||dut|dut_avmm_clock0} -to_clock [get_clocks {dut|dut_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut_avmm_clock0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {dut|dut_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 6.553 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.122      ; 1.532      ; Slow fix4 0C Model              ;
; 6.573 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.092      ; 1.386      ; Slow fix4 0C Model              ;
; 6.583 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.122      ; 1.497      ; Slow fix4 0C Model              ;
; 6.585 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.092      ; 1.339      ; Slow fix4 0C Model              ;
; 6.947 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.106      ; 1.083      ; Slow fix4 0C Model              ;
; 6.963 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.106      ; 1.041      ; Slow fix4 0C Model              ;
; 6.969 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.119      ; 1.059      ; Slow fix4 0C Model              ;
; 7.061 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.119      ; 1.018      ; Slow fix4 0C Model              ;
; 7.176 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0] ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                                                                                                                                       ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; 0.117      ; 0.783      ; Slow fix4 0C Model              ;
; 7.255 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r              ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                  ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 8.510        ; -0.096     ; 1.145      ; Slow fix4 0C Model              ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 6.553 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 8.044                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.597                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.553                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.122 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.532 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.213       ; 79         ; 1.213  ; 1.213  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.319       ; 21         ; 0.319  ; 0.319  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.332       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 38         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N50               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N50               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                                     ;
; 8.044   ; 1.532    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.831 ;   0.319  ; RR ; uTco ; 2      ; FF_X1_Y13_N50               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|q                                                                                                                                                                                   ;
;   8.044 ;   1.213  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   8.044 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.144   ; 6.634    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.064 ;   1.454  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.064 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.165 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.144 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.054   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.597   ; -0.457   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 6.573 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.898                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.471                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.573                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.092 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.386 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.066       ; 77         ; 1.066  ; 1.066  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.320       ; 23         ; 0.320  ; 0.320  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.302       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 39         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N20               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N20               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                                     ;
; 7.898   ; 1.386    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.832 ;   0.320  ; RR ; uTco ; 2      ; FF_X1_Y13_N20               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|q                                                                                                                                                                                   ;
;   7.898 ;   1.066  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.898 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.114   ; 6.604    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.034 ;   1.424  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.034 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.135 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.114 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.024   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.471   ; -0.553   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 6.583 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 8.009                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.592                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.583                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.122 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.497 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.178       ; 79         ; 1.178  ; 1.178  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.319       ; 21         ; 0.319  ; 0.319  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.332       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 38         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N50               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N50               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]                                                                                                                                                                                     ;
; 8.009   ; 1.497    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.831 ;   0.319  ; RR ; uTco ; 2      ; FF_X1_Y13_N50               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[4]|q                                                                                                                                                                                   ;
;   8.009 ;   1.178  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   8.009 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.144   ; 6.634    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.064 ;   1.454  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.064 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.165 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.144 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.054   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.592   ; -0.462   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1784 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_3|one_lane_pcie_hal_top_p3|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 6.585 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.851                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.436                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.585                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.092 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.339 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 1.019       ; 76         ; 1.019  ; 1.019  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.320       ; 24         ; 0.320  ; 0.320  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.302       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 39         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N20               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N20               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]                                                                                                                                                                                     ;
; 7.851   ; 1.339    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.832 ;   0.320  ; RR ; uTco ; 2      ; FF_X1_Y13_N20               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[3]|q                                                                                                                                                                                   ;
;   7.851 ;   1.019  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   7.851 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.114   ; 6.604    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.034 ;   1.424  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.034 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.135 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.114 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.024   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.436   ; -0.588   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1783 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_2|one_lane_pcie_hal_top_p2|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 6.947 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.595                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.542                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.947                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.106 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.083 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.764       ; 71         ; 0.764  ; 0.764  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.319       ; 29         ; 0.319  ; 0.319  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.316       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 38         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N56               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N56               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                                                                                                                                                                     ;
; 7.595   ; 1.083    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.831 ;   0.319  ; RR ; uTco ; 2      ; FF_X1_Y13_N56               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|q                                                                                                                                                                                   ;
;   7.595 ;   0.764  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.595 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.128   ; 6.618    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.048 ;   1.438  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.048 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.149 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.128 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.038   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.542   ; -0.496   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 6.963 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.553                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.516                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.963                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.106 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.041 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.722       ; 69         ; 0.722  ; 0.722  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.319       ; 31         ; 0.319  ; 0.319  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.316       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 38         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N56               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N56               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                                                                                                                                                                     ;
; 7.553   ; 1.041    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.831 ;   0.319  ; RR ; uTco ; 2      ; FF_X1_Y13_N56               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|q                                                                                                                                                                                   ;
;   7.553 ;   0.722  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   7.553 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.128   ; 6.618    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.048 ;   1.438  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.048 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.149 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.128 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.038   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.516   ; -0.522   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1781 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_0|one_lane_pcie_hal_top_p0|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 6.969 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.571                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.540                                                                                                                                                                                                                                                          ;
; Slack                           ; 6.969                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.119 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.059 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.733       ; 69         ; 0.733  ; 0.733  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.326       ; 31         ; 0.326  ; 0.326  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.329       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 38         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N17               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N17               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                                     ;
; 7.571   ; 1.059    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.838 ;   0.326  ; RR ; uTco ; 2      ; FF_X1_Y13_N17               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|q                                                                                                                                                                                   ;
;   7.571 ;   0.733  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.571 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.141   ; 6.631    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.061 ;   1.451  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.061 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.162 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.141 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.051   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.540   ; -0.511   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 7.061 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 7.530                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 14.591                                                                                                                                                                                                                                                          ;
; Slack                           ; 7.061                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.119 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.018 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.692       ; 68         ; 0.692  ; 0.692  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.326       ; 32         ; 0.326  ; 0.326  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.329       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 38         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                                                                                                                                                                   ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                                 ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                                   ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                                  ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                             ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                                 ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                                         ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                            ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                              ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                           ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                                ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                             ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                               ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                           ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                           ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                              ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                                       ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                                     ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                                  ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                                        ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N17               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|clk                                                                                                                                                                                 ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N17               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]                                                                                                                                                                                     ;
; 7.530   ; 1.018    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                                                                                                                                                          ;
;   6.838 ;   0.326  ; RR ; uTco ; 2      ; FF_X1_Y13_N17               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|q                                                                                                                                                                                   ;
;   7.530 ;   0.692  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_rx_pld_rst_n ;
;   7.530 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                                                                                                                                                         ;
; 15.141   ; 6.631    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                                                                                                                                          ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                                                                                                                                              ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                                                                                                                                                      ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                                                                                                                                                      ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                                                                                                                                        ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                                                                                                                                       ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                                                                                                                                                  ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                                                                                                                                      ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                                                                                                                                              ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                                                                                                                                                 ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                                                                                                                                                   ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                                                                                                                                                ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                                                                                                                                                     ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                                                                                                                                                  ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                                                                                                                                                    ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                                                                                                                                                ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                                                                                                                                                ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                                                                                                                                                   ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                                                                                                                                            ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                                                                                                                                                          ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                                                                                                                                                       ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                                                                                                                                             ;
;   14.061 ;   1.451  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.061 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.162 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                                                                                                                                                 ;
;   15.141 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                                                                                                                                                  ;
; 15.051   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                                                                                                                                                       ;
; 14.591   ; -0.460   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1782 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|one_lane_pcie_inst_1|one_lane_pcie_hal_top_p1|pldif_hal_top_inst|pldif_hal_top|pldif_hal_coreip_inst|gen_sm_ch4_pldif_inst.ch4_pldif_no_deskew_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 7.176 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                            ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                       ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 7.295                                                                                                                     ;
; Data Required Time              ; 14.471                                                                                                                    ;
; Slack                           ; 7.176                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.117 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.783 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.501       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;       ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;       ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;       ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.460       ; 59         ; 0.460  ; 0.460  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.323       ; 41         ; 0.323  ; 0.323  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 3.327       ; 53         ; 0.000  ; 1.878  ;
;    Cell                ;       ; 15    ; 2.421       ; 38         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;       ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;       ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                             ;
; 6.512   ; 6.512    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                           ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                           ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                             ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                            ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                       ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                           ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                   ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                      ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                        ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                     ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                          ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                       ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                         ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                     ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                     ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                        ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                                 ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                               ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                            ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                                  ;
;   6.512 ;   1.407  ; RR ; IC   ; 1      ; FF_X1_Y13_N5                ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|clk                                           ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N5                ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                               ;
; 7.295   ; 0.783    ;    ;      ;        ;                             ;                     ; data path                                                                                                                                    ;
;   6.835 ;   0.323  ; RR ; uTco ; 2      ; FF_X1_Y13_N5                ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|q                                             ;
;   7.295 ;   0.460  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_rst_pld_adapter_tx_pld_rst_n ;
;   7.295 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg                    ;
+---------+----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                               ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                           ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                   ;
; 15.139   ; 6.629    ;    ;      ;        ;                             ;                     ; clock path                                                                                                                        ;
;   8.510  ;   0.000  ;    ;      ;        ;                             ;                     ; source latency                                                                                                                    ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                     ; I/O pad             ; refclk_clk                                                                                                                        ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|i                                                                                                                ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118       ; I/O input buffer    ; refclk_clk~input|o                                                                                                                ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                  ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36    ; REFTREE_BAL block   ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                 ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                            ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                        ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                           ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                             ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                          ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                               ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                            ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                              ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                          ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                          ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0          ; IOPLL               ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                             ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                      ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                    ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                 ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106     ; CLKDIVBLOCK         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                       ;
;   14.059 ;   1.449  ; RR ; IC   ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|i_hio_pld_reset_clk_row ;
;   14.059 ;   0.000  ; RR ; CELL ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
;   15.160 ;   1.101  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                           ;
;   15.139 ;   -0.021 ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                            ;
; 15.049   ; -0.090   ;    ;      ;        ;                             ;                     ; clock uncertainty                                                                                                                 ;
; 14.471   ; -0.578   ;    ; uTsu ; 0      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~pldif_reset_reg         ;
+----------+----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 7.255 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r              ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2] ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                            ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                       ;
; Data Arrival Time               ; 7.661                                                                                          ;
; Data Required Time              ; 14.916                                                                                         ;
; Slack                           ; 7.255                                                                                          ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 8.510  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.096 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.145  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.505       ; 51         ; 0.000  ; 2.094  ;
;    Cell                ;        ; 15    ; 2.764       ; 40         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 3     ; 0.639       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.628       ; 55         ; 0.628  ; 0.628  ;
;    Cell                ;        ; 3     ; 0.208       ; 18         ; 0.000  ; 0.173  ;
;    uTco                ;        ; 1     ; 0.309       ; 27         ; 0.309  ; 0.309  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.118       ; 51         ; 0.000  ; 1.878  ;
;    Cell                ;        ; 15    ; 2.421       ; 40         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 3     ; 0.560       ; 9          ; 0.125  ; 0.277  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+--------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+--------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                            ;
; 6.516   ; 6.516    ;    ;      ;        ;                          ;                    ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                          ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   2.744 ;   0.525  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   4.838 ;   2.094  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   4.838 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   5.020 ;   0.182  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   5.105 ;   0.085  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   6.516 ;   1.411  ; RR ; IC   ; 1      ; FF_X6_Y9_N1              ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|clk                       ;
;   6.516 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y9_N1              ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                           ;
; 7.661   ; 1.145    ;    ;      ;        ;                          ;                    ; data path                                                                                                   ;
;   6.825 ;   0.309  ; RR ; uTco ; 20     ; FF_X6_Y9_N1              ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                         ;
;   7.453 ;   0.628  ; RR ; IC   ; 1      ; LABCELL_X1_Y13_N15       ; Combinational cell ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~2|dataa                               ;
;   7.626 ;   0.173  ; RF ; CELL ; 1      ; LABCELL_X1_Y13_N15       ; Combinational cell ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~2|combout                             ;
;   7.661 ;   0.035  ; FR ; CELL ; 1      ; FF_X1_Y13_N17            ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|d            ;
;   7.661 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N17            ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]              ;
+---------+----------+----+------+--------+--------------------------+--------------------+-------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                    ;
+----------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+----------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 8.510    ; 8.510    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                             ;
; 14.930   ; 6.420    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   8.510  ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   8.510  ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   8.510  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   8.577  ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   9.513  ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   9.638  ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   10.020 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   10.092 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   10.255 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   10.255 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   10.380 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   10.507 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   9.748  ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   9.748  ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   9.773  ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   9.773  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   10.050 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   10.500 ;   0.450  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   12.378 ;   1.878  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   12.378 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   12.536 ;   0.158  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   12.610 ;   0.074  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   13.850 ;   1.240  ; RR ; IC   ; 1      ; FF_X1_Y13_N17            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]|clk          ;
;   13.850 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N17            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]              ;
;   14.951 ;   1.101  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                     ;
;   14.930 ;   -0.021 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                      ;
; 14.840   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                           ;
; 14.916   ; 0.076    ;    ; uTsu ; 1      ; FF_X1_Y13_N17            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[2]              ;
+----------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.046 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||dut|dut|coreclkout_hip_pld_clk} -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {dut|dut|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                  ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 0.046 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]~BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.158      ; Fast fix4 0C Model              ;
; 0.048 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]~BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.159      ; Fast fix4 0C Model              ;
; 0.048 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]~BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37_dff        ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.001      ; 0.161      ; Fast fix4 0C Model              ;
; 0.049 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q~BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8_dff ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; -0.001     ; 0.160      ; Fast fix4 0C Model              ;
; 0.050 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]~BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.159      ; Fast fix4 0C Model              ;
; 0.050 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]~BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.161      ; Fast fix4 0C Model              ;
; 0.050 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]~BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.001      ; 0.162      ; Fast fix4 0C Model              ;
; 0.050 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.001      ; 0.160      ; Fast fix4 0C Model              ;
; 0.050 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.001      ; 0.162      ; Fast fix4 0C Model              ;
; 0.050 ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]~BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41_dff       ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.168      ; Fast fix4 100C Model            ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.046 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]~BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.674                                                                                                            ;
; Data Required Time              ; -84.720                                                                                                            ;
; Slack                           ; 0.046                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.158 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.879       ; 48         ; 0.879   ; 0.879   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.024       ; 15         ; 0.024   ; 0.024   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 85         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.962       ; 46         ; 0.962   ; 0.962   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.832   ; -84.832   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.832 ;   0.879   ; RR ; IC   ; 1      ; FF_X27_Y42_N55                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]|clk                                                          ;
;   -84.832 ;   0.000   ; RR ; CELL ; 1      ; FF_X27_Y42_N55                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]                                                              ;
; -84.674   ; 0.158     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.698 ;   0.134   ; FF ; uTco ; 1      ; FF_X27_Y42_N55                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]|q                                                            ;
;   -84.674 ;   0.024   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]~BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63_dff|d             ;
;   -84.674 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]~BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.832   ; -84.832   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.081   ;   0.962   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]~BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63_dff|clk           ;
;   2.081   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]~BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63_dff               ;
;   -84.832 ;   -86.913 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.720   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[397]~BLOCK_INPUT_MUX_PASSTHROUGH_X27_Y42_N0_I63_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.048 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]~BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.677                                                                                                            ;
; Data Required Time              ; -84.725                                                                                                            ;
; Slack                           ; 0.048                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.159 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.875       ; 48         ; 0.875   ; 0.875   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.024       ; 15         ; 0.024   ; 0.024   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.135       ; 85         ; 0.135   ; 0.135   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.959       ; 46         ; 0.959   ; 0.959   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.836   ; -84.836   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.836 ;   0.875   ; RR ; IC   ; 1      ; FF_X30_Y39_N34                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]|clk                                                          ;
;   -84.836 ;   0.000   ; RR ; CELL ; 1      ; FF_X30_Y39_N34                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]                                                              ;
; -84.677   ; 0.159     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.135   ; FF ; uTco ; 1      ; FF_X30_Y39_N34                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]|q                                                            ;
;   -84.677 ;   0.024   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]~BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58_dff|d             ;
;   -84.677 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]~BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.836   ; -84.836   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.078   ;   0.959   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]~BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58_dff|clk           ;
;   2.078   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]~BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58_dff               ;
;   -84.836 ;   -86.914 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.725   ; 0.111     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[153]~BLOCK_INPUT_MUX_PASSTHROUGH_X30_Y39_N0_I58_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.048 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]~BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                    ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                          ;
; Data Arrival Time               ; -84.666                                                                                                           ;
; Data Required Time              ; -84.714                                                                                                           ;
; Slack                           ; 0.048                                                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.161 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.884       ; 48         ; 0.884   ; 0.884   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.027       ; 17         ; 0.027   ; 0.027   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 83         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.969       ; 46         ; 0.969   ; 0.969   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.827   ; -84.827   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.827 ;   0.884   ; RR ; IC   ; 1      ; FF_X22_Y39_N37                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]|clk                                                           ;
;   -84.827 ;   0.000   ; RR ; CELL ; 1      ; FF_X22_Y39_N37                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]                                                               ;
; -84.666   ; 0.161     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.693 ;   0.134   ; FF ; uTco ; 1      ; FF_X22_Y39_N37                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]|q                                                             ;
;   -84.666 ;   0.027   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]~BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37_dff|d              ;
;   -84.666 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]~BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37_dff                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.826   ; -84.826   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.088   ;   0.969   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]~BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37_dff|clk            ;
;   2.088   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]~BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37_dff                ;
;   -84.826 ;   -86.914 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.714   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[58]~BLOCK_INPUT_MUX_PASSTHROUGH_X22_Y39_N0_I37_dff                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.049 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q                                               ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q~BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                           ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                 ;
; Data Arrival Time               ; -84.665                                                                                                                  ;
; Data Required Time              ; -84.714                                                                                                                  ;
; Slack                           ; 0.049                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.160  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.886       ; 48         ; 0.886   ; 0.886   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.024       ; 15         ; 0.024   ; 0.024   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.136       ; 85         ; 0.136   ; 0.136   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.970       ; 46         ; 0.970   ; 0.970   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                  ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                           ;                     ; launch edge time                                                                                                                 ;
; -84.825   ; -84.825   ;    ;      ;        ;                                           ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                           ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.825 ;   0.886   ; RR ; IC   ; 1      ; FF_X38_Y37_N10                            ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q|clk                                                   ;
;   -84.825 ;   0.000   ; RR ; CELL ; 1      ; FF_X38_Y37_N10                            ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q                                                       ;
; -84.665   ; 0.160     ;    ;      ;        ;                                           ;                     ; data path                                                                                                                        ;
;   -84.689 ;   0.136   ; FF ; uTco ; 1      ; FF_X38_Y37_N10                            ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q|q                                                     ;
;   -84.665 ;   0.024   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8 ; Hyper-Register      ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q~BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8_dff|d       ;
;   -84.665 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8 ; Hyper-Register      ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q~BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8_dff         ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                              ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                  ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                           ;                     ; latch edge time                                                                                                                  ;
; -84.826   ; -84.826   ;    ;      ;        ;                                           ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                           ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.089   ;   0.970   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8 ; Hyper-Register      ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q~BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8_dff|clk     ;
;   2.089   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8 ; Hyper-Register      ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q~BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8_dff         ;
;   -84.826 ;   -86.915 ;    ;      ;        ;                                           ;                     ; clock pessimism removed                                                                                                          ;
; -84.714   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8 ; Hyper-Register      ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_rdreq_lo_q~BLOCK_INPUT_MUX_PASSTHROUGH_X38_Y37_N0_I8_dff         ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.050 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]~BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.659                                                                                                            ;
; Data Required Time              ; -84.709                                                                                                            ;
; Slack                           ; 0.050                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.159 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.893       ; 48         ; 0.893   ; 0.893   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.024       ; 15         ; 0.024   ; 0.024   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.135       ; 85         ; 0.135   ; 0.135   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.978       ; 47         ; 0.978   ; 0.978   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.818   ; -84.818   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.818 ;   0.893   ; RR ; IC   ; 1      ; FF_X16_Y39_N28                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]|clk                                                          ;
;   -84.818 ;   0.000   ; RR ; CELL ; 1      ; FF_X16_Y39_N28                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]                                                              ;
; -84.659   ; 0.159     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.683 ;   0.135   ; FF ; uTco ; 1      ; FF_X16_Y39_N28                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]|q                                                            ;
;   -84.659 ;   0.024   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]~BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22_dff|d             ;
;   -84.659 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]~BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.818   ; -84.818   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.097   ;   0.978   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]~BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22_dff|clk           ;
;   2.097   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]~BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22_dff               ;
;   -84.818 ;   -86.915 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.709   ; 0.109     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[193]~BLOCK_INPUT_MUX_PASSTHROUGH_X16_Y39_N0_I22_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.050 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]~BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.654                                                                                                            ;
; Data Required Time              ; -84.704                                                                                                            ;
; Slack                           ; 0.050                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.161 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.896       ; 48         ; 0.896   ; 0.896   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.026       ; 16         ; 0.026   ; 0.026   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.135       ; 84         ; 0.135   ; 0.135   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.980       ; 47         ; 0.980   ; 0.980   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.815   ; -84.815   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.815 ;   0.896   ; RR ; IC   ; 1      ; FF_X20_Y43_N7                              ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]|clk                                                          ;
;   -84.815 ;   0.000   ; RR ; CELL ; 1      ; FF_X20_Y43_N7                              ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]                                                              ;
; -84.654   ; 0.161     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.680 ;   0.135   ; FF ; uTco ; 1      ; FF_X20_Y43_N7                              ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]|q                                                            ;
;   -84.654 ;   0.026   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]~BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23_dff|d             ;
;   -84.654 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]~BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.815   ; -84.815   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.099   ;   0.980   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]~BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23_dff|clk           ;
;   2.099   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]~BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23_dff               ;
;   -84.815 ;   -86.914 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.704   ; 0.111     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[515]~BLOCK_INPUT_MUX_PASSTHROUGH_X20_Y43_N0_I23_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.050 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]~BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.675                                                                                                            ;
; Data Required Time              ; -84.725                                                                                                            ;
; Slack                           ; 0.050                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.162 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.874       ; 48         ; 0.874   ; 0.874   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.025       ; 15         ; 0.025   ; 0.025   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.137       ; 85         ; 0.137   ; 0.137   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.958       ; 46         ; 0.958   ; 0.958   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.837   ; -84.837   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.837 ;   0.874   ; RR ; IC   ; 1      ; FF_X28_Y40_N28                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]|clk                                                          ;
;   -84.837 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y40_N28                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]                                                              ;
; -84.675   ; 0.162     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.700 ;   0.137   ; FF ; uTco ; 1      ; FF_X28_Y40_N28                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]|q                                                            ;
;   -84.675 ;   0.025   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]~BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28_dff|d             ;
;   -84.675 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]~BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.836   ; -84.836   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.077   ;   0.958   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]~BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28_dff|clk           ;
;   2.077   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]~BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28_dff               ;
;   -84.836 ;   -86.913 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.725   ; 0.111     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[327]~BLOCK_INPUT_MUX_PASSTHROUGH_X28_Y40_N0_I28_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.050 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.656                                                                                                            ;
; Data Required Time              ; -84.706                                                                                                            ;
; Slack                           ; 0.050                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.160 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.895       ; 48         ; 0.895   ; 0.895   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.025       ; 16         ; 0.025   ; 0.025   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.135       ; 84         ; 0.135   ; 0.135   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.980       ; 47         ; 0.980   ; 0.980   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.816   ; -84.816   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.816 ;   0.895   ; RR ; IC   ; 1      ; FF_X18_Y41_N46                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]|clk                                                          ;
;   -84.816 ;   0.000   ; RR ; CELL ; 1      ; FF_X18_Y41_N46                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]                                                              ;
; -84.656   ; 0.160     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.681 ;   0.135   ; FF ; uTco ; 1      ; FF_X18_Y41_N46                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]|q                                                            ;
;   -84.656 ;   0.025   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71_dff|d             ;
;   -84.656 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.815   ; -84.815   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.099   ;   0.980   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71_dff|clk           ;
;   2.099   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71_dff               ;
;   -84.815 ;   -86.914 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.706   ; 0.109     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[355]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I71_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.050 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.654                                                                                                            ;
; Data Required Time              ; -84.704                                                                                                            ;
; Slack                           ; 0.050                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.162 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.895       ; 48         ; 0.895   ; 0.895   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.028       ; 17         ; 0.028   ; 0.028   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.134       ; 83         ; 0.134   ; 0.134   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.980       ; 47         ; 0.980   ; 0.980   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 53         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.816   ; -84.816   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.816 ;   0.895   ; RR ; IC   ; 1      ; FF_X18_Y41_N37                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]|clk                                                          ;
;   -84.816 ;   0.000   ; RR ; CELL ; 1      ; FF_X18_Y41_N37                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]                                                              ;
; -84.654   ; 0.162     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.682 ;   0.134   ; FF ; uTco ; 1      ; FF_X18_Y41_N37                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]|q                                                            ;
;   -84.654 ;   0.028   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21_dff|d             ;
;   -84.654 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.815   ; -84.815   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.099   ;   0.980   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21_dff|clk           ;
;   2.099   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21_dff               ;
;   -84.815 ;   -86.914 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.704   ; 0.111     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_1b|data0[350]~BLOCK_INPUT_MUX_PASSTHROUGH_X18_Y41_N0_I21_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.050 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]                                                ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]~BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41_dff ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; -84.355                                                                                                            ;
; Data Required Time              ; -84.405                                                                                                            ;
; Slack                           ; 0.050                                                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 100C Model                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.168 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.060       ; 49         ; 1.060   ; 1.060   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 1.087       ; 51         ; 1.087   ; 1.087   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.024       ; 14         ; 0.024   ; 0.024   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.144       ; 86         ; 0.144   ; 0.144   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 1.156       ; 48         ; 1.156   ; 1.156   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.254       ; 52         ; 1.254   ; 1.254   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.523   ; -84.523   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.583 ;   1.087   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.523 ;   1.060   ; RR ; IC   ; 1      ; FF_X14_Y38_N40                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]|clk                                                          ;
;   -84.523 ;   0.000   ; RR ; CELL ; 1      ; FF_X14_Y38_N40                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]                                                              ;
; -84.355   ; 0.168     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.379 ;   0.144   ; FF ; uTco ; 1      ; FF_X14_Y38_N40                             ; ALM Register        ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]|q                                                            ;
;   -84.355 ;   0.024   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]~BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41_dff|d             ;
;   -84.355 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]~BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.523   ; -84.523   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.254   ;   1.254   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.410   ;   1.156   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]~BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41_dff|clk           ;
;   2.410   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]~BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41_dff               ;
;   -84.523 ;   -86.933 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.405   ; 0.118     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41 ; Hyper-Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_avst_rx_pipeline_3b|data0[201]~BLOCK_INPUT_MUX_PASSTHROUGH_X14_Y38_N0_I41_dff               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.049 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                   ; To Node                                                  ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.049 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[159]           ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[159] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.164      ; Fast fix4 0C Model              ;
; 0.051 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[195]           ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[195] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.167      ; Fast fix4 0C Model              ;
; 0.052 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[146]           ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[146] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.164      ; Fast fix4 0C Model              ;
; 0.052 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[131]~DUPLICATE ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[131] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.163      ; Fast fix4 0C Model              ;
; 0.054 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[38]            ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[38]  ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.170      ; Fast fix4 0C Model              ;
; 0.054 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[257]           ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[257] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; -0.001     ; 0.162      ; Fast fix4 0C Model              ;
; 0.054 ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[91]        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[91]     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.174      ; Fast fix4 100C Model            ;
; 0.054 ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[82]        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[82]     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.163      ; Fast fix4 0C Model              ;
; 0.055 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[183]           ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[183] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.164      ; Fast fix4 0C Model              ;
; 0.055 ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[172]           ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[172] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.000      ; 0.174      ; Fast fix4 100C Model            ;
+-------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.049 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[159]              ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[159]       ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.515                                                        ;
; Data Required Time              ; -84.564                                                        ;
; Slack                           ; 0.049                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.164 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.910       ; 46         ; 0.153   ; 0.757   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.027       ; 16         ; 0.027   ; 0.027   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.137       ; 84         ; 0.137   ; 0.137   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.998       ; 44         ; 0.167   ; 0.831   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.679   ; -84.679   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.679 ;   0.757   ; RR ; IC   ; 1      ; FF_X67_Y18_N19                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[159]|clk                                                                            ;
;   -84.679 ;   0.000   ; RR ; CELL ; 1      ; FF_X67_Y18_N19                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[159]                                                                                ;
; -84.515   ; 0.164     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.542 ;   0.137   ; FF ; uTco ; 4      ; FF_X67_Y18_N19                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[159]|q                                                                              ;
;   -84.515 ;   0.027   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y18_N0_I34 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[159]|d                                                                       ;
;   -84.515 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y18_N0_I34 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[159]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.679   ; -84.679   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.247   ;   0.831   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y18_N0_I34 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[159]|clk                                                                     ;
;   2.247   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y18_N0_I34 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[159]                                                                         ;
;   -84.679 ;   -86.926 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.564   ; 0.115     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X67_Y18_N0_I34 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[159]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.051 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[195]              ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[195]       ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.509                                                        ;
; Data Required Time              ; -84.560                                                        ;
; Slack                           ; 0.051                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.167 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.913       ; 46         ; 0.153   ; 0.760   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.028       ; 17         ; 0.028   ; 0.028   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.139       ; 83         ; 0.139   ; 0.139   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.001       ; 44         ; 0.167   ; 0.834   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.676   ; -84.676   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.676 ;   0.760   ; RR ; IC   ; 1      ; FF_X61_Y17_N19                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[195]|clk                                                                            ;
;   -84.676 ;   0.000   ; RR ; CELL ; 1      ; FF_X61_Y17_N19                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[195]                                                                                ;
; -84.509   ; 0.167     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.537 ;   0.139   ; FF ; uTco ; 3      ; FF_X61_Y17_N19                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[195]|q                                                                              ;
;   -84.509 ;   0.028   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y17_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[195]|d                                                                       ;
;   -84.509 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y17_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[195]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.676   ; -84.676   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.250   ;   0.834   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y17_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[195]|clk                                                                     ;
;   2.250   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y17_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[195]                                                                         ;
;   -84.676 ;   -86.926 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.560   ; 0.116     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y17_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[195]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.052 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[146]              ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[146]       ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.521                                                        ;
; Data Required Time              ; -84.573                                                        ;
; Slack                           ; 0.052                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.164 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.904       ; 46         ; 0.153   ; 0.751   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.027       ; 16         ; 0.027   ; 0.027   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.137       ; 84         ; 0.137   ; 0.137   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.991       ; 44         ; 0.167   ; 0.824   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.685   ; -84.685   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.685 ;   0.751   ; RR ; IC   ; 1      ; FF_X59_Y15_N22                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[146]|clk                                                                            ;
;   -84.685 ;   0.000   ; RR ; CELL ; 1      ; FF_X59_Y15_N22                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[146]                                                                                ;
; -84.521   ; 0.164     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.548 ;   0.137   ; FF ; uTco ; 4      ; FF_X59_Y15_N22                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[146]|q                                                                              ;
;   -84.521 ;   0.027   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y15_N0_I21 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[146]|d                                                                       ;
;   -84.521 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y15_N0_I21 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[146]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.685   ; -84.685   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.240   ;   0.824   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y15_N0_I21 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[146]|clk                                                                     ;
;   2.240   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y15_N0_I21 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[146]                                                                         ;
;   -84.685 ;   -86.925 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.573   ; 0.112     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X59_Y15_N0_I21 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[146]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.052 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[131]~DUPLICATE    ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[131]       ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.508                                                        ;
; Data Required Time              ; -84.560                                                        ;
; Slack                           ; 0.052                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.163 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.918       ; 46         ; 0.153   ; 0.765   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.025       ; 15         ; 0.025   ; 0.025   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.138       ; 85         ; 0.138   ; 0.138   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.006       ; 45         ; 0.167   ; 0.839   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 53         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                  ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                           ;                     ; launch edge time                                                                                                                 ;
; -84.671   ; -84.671   ;    ;      ;        ;                                           ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                           ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.671 ;   0.765   ; RR ; IC   ; 1      ; FF_X63_Y16_N10                            ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[131]~DUPLICATE|clk                                                                  ;
;   -84.671 ;   0.000   ; RR ; CELL ; 1      ; FF_X63_Y16_N10                            ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[131]~DUPLICATE                                                                      ;
; -84.508   ; 0.163     ;    ;      ;        ;                                           ;                     ; data path                                                                                                                        ;
;   -84.533 ;   0.138   ; FF ; uTco ; 1      ; FF_X63_Y16_N10                            ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[131]~DUPLICATE|q                                                                    ;
;   -84.508 ;   0.025   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X63_Y16_N0_I7 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[131]|d                                                                       ;
;   -84.508 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X63_Y16_N0_I7 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[131]                                                                         ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                              ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                  ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                           ;                     ; latch edge time                                                                                                                  ;
; -84.671   ; -84.671   ;    ;      ;        ;                                           ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                           ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                 ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780               ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                   ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.255   ;   0.839   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X63_Y16_N0_I7 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[131]|clk                                                                     ;
;   2.255   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X63_Y16_N0_I7 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[131]                                                                         ;
;   -84.671 ;   -86.926 ;    ;      ;        ;                                           ;                     ; clock pessimism removed                                                                                                          ;
; -84.560   ; 0.111     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X63_Y16_N0_I7 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[131]                                                                         ;
+-----------+-----------+----+------+--------+-------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.054 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[38]               ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[38]        ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.503                                                        ;
; Data Required Time              ; -84.557                                                        ;
; Slack                           ; 0.054                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.170 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.916       ; 46         ; 0.153   ; 0.763   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.028       ; 16         ; 0.028   ; 0.028   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.142       ; 84         ; 0.142   ; 0.142   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.004       ; 45         ; 0.167   ; 0.837   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.673   ; -84.673   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.673 ;   0.763   ; RR ; IC   ; 1      ; FF_X66_Y16_N20                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[38]|clk                                                                             ;
;   -84.673 ;   0.000   ; RR ; CELL ; 1      ; FF_X66_Y16_N20                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[38]                                                                                 ;
; -84.503   ; 0.170     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.531 ;   0.142   ; FF ; uTco ; 2      ; FF_X66_Y16_N20                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[38]|q                                                                               ;
;   -84.503 ;   0.028   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y16_N0_I32 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[38]|d                                                                        ;
;   -84.503 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y16_N0_I32 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[38]                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.673   ; -84.673   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.253   ;   0.837   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y16_N0_I32 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[38]|clk                                                                      ;
;   2.253   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y16_N0_I32 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[38]                                                                          ;
;   -84.673 ;   -86.926 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.557   ; 0.116     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X66_Y16_N0_I32 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[38]                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.054 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[257]              ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[257]       ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.506                                                        ;
; Data Required Time              ; -84.560                                                        ;
; Slack                           ; 0.054                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.001 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.162  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 0.921       ; 46         ; 0.153   ; 0.768   ;
;    Cell                ;        ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 0.028       ; 17         ; 0.028   ; 0.028   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.134       ; 83         ; 0.134   ; 0.134   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.008       ; 45         ; 0.167   ; 0.841   ;
;    Cell                ;        ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;        ; 2     ; 1.206       ; 53         ; 0.087   ; 1.119   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.668   ; -84.668   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.668 ;   0.768   ; RR ; IC   ; 1      ; FF_X62_Y15_N52                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[257]|clk                                                                            ;
;   -84.668 ;   0.000   ; RR ; CELL ; 1      ; FF_X62_Y15_N52                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[257]                                                                                ;
; -84.506   ; 0.162     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.534 ;   0.134   ; FF ; uTco ; 1      ; FF_X62_Y15_N52                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[257]|q                                                                              ;
;   -84.506 ;   0.028   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y15_N0_I19 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[257]|d                                                                       ;
;   -84.506 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y15_N0_I19 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[257]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.669   ; -84.669   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.257   ;   0.841   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y15_N0_I19 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[257]|clk                                                                     ;
;   2.257   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y15_N0_I19 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[257]                                                                         ;
;   -84.669 ;   -86.926 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.560   ; 0.109     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y15_N0_I19 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[257]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.054 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[91]           ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[91]           ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.158                                                        ;
; Data Required Time              ; -84.212                                                        ;
; Slack                           ; 0.054                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 100C Model                                           ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.174 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.122       ; 48         ; 0.193   ; 0.929   ;
;    Cell                ;       ; 4     ; 0.042       ; 2          ; 0.000   ; 0.042   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.174       ; 50         ; 0.087   ; 1.087   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.025       ; 14         ; 0.025   ; 0.025   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 86         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.219       ; 47         ; 0.210   ; 1.009   ;
;    Cell                ;       ; 5     ; 0.044       ; 2          ; 0.000   ; 0.044   ;
;    uTco                ;       ; 2     ; 1.348       ; 52         ; 0.094   ; 1.254   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.332   ; -84.332   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.583 ;   1.087   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.390 ;   0.193   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.390 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.303 ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.261 ;   0.042   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.332 ;   0.929   ; RR ; IC   ; 1      ; FF_X62_Y49_N14                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[91]|clk                                                                         ;
;   -84.332 ;   0.000   ; RR ; CELL ; 1      ; FF_X62_Y49_N14                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[91]                                                                             ;
; -84.158   ; 0.174     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.183 ;   0.149   ; FF ; uTco ; 1      ; FF_X62_Y49_N14                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[91]|q                                                                           ;
;   -84.158 ;   0.025   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I33 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[91]|d                                                                           ;
;   -84.158 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I33 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[91]                                                                             ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.332   ; -84.332   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.254   ;   1.254   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.464   ;   0.210   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.464   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.558   ;   0.094   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.602   ;   0.044   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.611   ;   1.009   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I33 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[91]|clk                                                                         ;
;   2.611   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I33 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[91]                                                                             ;
;   -84.332 ;   -86.943 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.212   ; 0.120     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I33 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[91]                                                                             ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.054 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[82]           ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[82]           ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.494                                                        ;
; Data Required Time              ; -84.548                                                        ;
; Slack                           ; 0.054                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.163 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.932       ; 46         ; 0.153   ; 0.779   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.028       ; 17         ; 0.028   ; 0.028   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.135       ; 83         ; 0.135   ; 0.135   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.018       ; 45         ; 0.167   ; 0.851   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 53         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.657   ; -84.657   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.657 ;   0.779   ; RR ; IC   ; 1      ; FF_X62_Y49_N7                              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[82]|clk                                                                         ;
;   -84.657 ;   0.000   ; RR ; CELL ; 1      ; FF_X62_Y49_N7                              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[82]                                                                             ;
; -84.494   ; 0.163     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.522 ;   0.135   ; FF ; uTco ; 1      ; FF_X62_Y49_N7                              ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg3[82]|q                                                                           ;
;   -84.494 ;   0.028   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I60 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[82]|d                                                                           ;
;   -84.494 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I60 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[82]                                                                             ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.657   ; -84.657   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.267   ;   0.851   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I60 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[82]|clk                                                                         ;
;   2.267   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I60 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[82]                                                                             ;
;   -84.657 ;   -86.924 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.548   ; 0.109     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X62_Y49_N0_I60 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_cpl|cpl_hdr_reg4[82]                                                                             ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.055 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[183]              ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[183]       ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.523                                                        ;
; Data Required Time              ; -84.578                                                        ;
; Slack                           ; 0.055                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                             ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.164 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.902       ; 45         ; 0.153   ; 0.749   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 52         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.029       ; 18         ; 0.029   ; 0.029   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.135       ; 82         ; 0.135   ; 0.135   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.989       ; 44         ; 0.167   ; 0.822   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 54         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.687   ; -84.687   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.687 ;   0.749   ; RR ; IC   ; 1      ; FF_X57_Y16_N31                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[183]|clk                                                                            ;
;   -84.687 ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y16_N31                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[183]                                                                                ;
; -84.523   ; 0.164     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.552 ;   0.135   ; FF ; uTco ; 2      ; FF_X57_Y16_N31                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[183]|q                                                                              ;
;   -84.523 ;   0.029   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y16_N0_I30 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[183]|d                                                                       ;
;   -84.523 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y16_N0_I30 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[183]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.687   ; -84.687   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.238   ;   0.822   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y16_N0_I30 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[183]|clk                                                                     ;
;   2.238   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y16_N0_I30 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[183]                                                                         ;
;   -84.687 ;   -86.925 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.578   ; 0.109     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X57_Y16_N0_I30 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[183]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.055 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[172]              ;
; To Node                         ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[172]       ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; -84.222                                                        ;
; Data Required Time              ; -84.277                                                        ;
; Slack                           ; 0.055                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 100C Model                                           ;
+---------------------------------+----------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.174 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.058       ; 47         ; 0.193   ; 0.865   ;
;    Cell                ;       ; 4     ; 0.042       ; 2          ; 0.000   ; 0.042   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.174       ; 52         ; 0.087   ; 1.087   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.027       ; 16         ; 0.027   ; 0.027   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.147       ; 84         ; 0.147   ; 0.147   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 1.157       ; 45         ; 0.210   ; 0.947   ;
;    Cell                ;       ; 5     ; 0.044       ; 2          ; 0.000   ; 0.044   ;
;    uTco                ;       ; 2     ; 1.348       ; 53         ; 0.094   ; 1.254   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; launch edge time                                                                                                                 ;
; -84.396   ; -84.396   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.583 ;   1.087   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.390 ;   0.193   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.390 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.303 ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.261 ;   0.042   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.396 ;   0.865   ; RR ; IC   ; 1      ; FF_X61_Y24_N28                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[172]|clk                                                                            ;
;   -84.396 ;   0.000   ; RR ; CELL ; 1      ; FF_X61_Y24_N28                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[172]                                                                                ;
; -84.222   ; 0.174     ;    ;      ;        ;                                            ;                     ; data path                                                                                                                        ;
;   -84.249 ;   0.147   ; FF ; uTco ; 3      ; FF_X61_Y24_N28                             ; ALM Register        ; pio0|pio0|g_pipeline_en.pio|bam_rw|data_reg1[172]|q                                                                              ;
;   -84.222 ;   0.027   ; FR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y24_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[172]|d                                                                       ;
;   -84.222 ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y24_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[172]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                                   ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                                            ;                     ; latch edge time                                                                                                                  ;
; -84.396   ; -84.396   ;    ;      ;        ;                                            ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                                            ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956                  ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.254   ;   1.254   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780                ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.464   ;   0.210   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.464   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.558   ;   0.094   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.602   ;   0.044   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106                    ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.549   ;   0.947   ; RR ; IC   ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y24_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[172]|clk                                                                     ;
;   2.549   ;   0.000   ; RR ; CELL ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y24_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[172]                                                                         ;
;   -84.396 ;   -86.945 ;    ;      ;        ;                                            ;                     ; clock pessimism removed                                                                                                          ;
; -84.277   ; 0.119     ;    ; uTh  ; 1      ; BLOCK_INPUT_MUX_PASSTHROUGH_X61_Y24_N0_I22 ; Hyper-Register      ; pio0|pio0|g_pipeline_en.pio|bam_rw|holding_data_reg[172]                                                                         ;
+-----------+-----------+----+------+--------+--------------------------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.113 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||iopll0|iopll0_outclk1} -to_clock [get_clocks {iopll0|iopll0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {iopll0|iopll0_outclk1}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {iopll0|iopll0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; 0.113 ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                     ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|dreg[0]                                    ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.001      ; 0.184      ; Fast fix4 0C Model              ;
; 0.115 ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1                                                                      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                                                     ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.187      ; Fast fix4 0C Model              ;
; 0.116 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[0]                                     ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_brp|dffe8a[0]                                               ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.206      ; Fast fix4 0C Model              ;
; 0.116 ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1                                                        ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|dreg[0]                                                       ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.188      ; Fast fix4 0C Model              ;
; 0.118 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]   ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]       ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.182      ; Fast fix4 0C Model              ;
; 0.118 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]   ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]       ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.182      ; Fast fix4 0C Model              ;
; 0.119 ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|request_synchronizer_rd_clk|dreg[1]                                   ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk                                                            ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.210      ; Fast fix4 0C Model              ;
; 0.119 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[5] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe9a[5] ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.186      ; Fast fix4 0C Model              ;
; 0.120 ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[178]                                                                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[178]                                                                 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.209      ; Fast fix4 0C Model              ;
; 0.120 ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[118]                                                                 ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[118]                                                                 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.001      ; 0.212      ; Fast fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.113 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1  ;
; To Node                         ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|dreg[0] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                          ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                       ;
; Data Arrival Time               ; 2.619                                                                                          ;
; Data Required Time              ; 2.506                                                                                          ;
; Slack                           ; 0.113                                                                                          ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.184 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.262       ; 44         ; 0.000  ; 1.262  ;
;    Cell                ;       ; 13    ; 1.357       ; 47         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 26         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.137       ; 74         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.382       ; 45         ; 0.000  ; 1.382  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                           ;
; 2.435   ; 2.435    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.435 ;   1.262  ; RR ; IC   ; 1      ; FF_X30_Y9_N10            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|clk          ;
;   2.435 ;   0.000  ; RR ; CELL ; 1      ; FF_X30_Y9_N10            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1              ;
; 2.619   ; 0.184    ;    ;      ;        ;                          ;                   ; data path                                                                                                  ;
;   2.572 ;   0.137  ; RR ; uTco ; 1      ; FF_X30_Y9_N10            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|q            ;
;   2.619 ;   0.047  ; RR ; IC   ; 1      ; FF_X30_Y9_N14            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|dreg[0]|d           ;
;   2.619 ;   0.000  ; RR ; CELL ; 1      ; FF_X30_Y9_N14            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|dreg[0]             ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 2.436   ; 2.436    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.845 ;   1.382  ; RR ; IC   ; 1      ; FF_X30_Y9_N14            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|dreg[0]|clk         ;
;   2.845 ;   0.000  ; RR ; CELL ; 1      ; FF_X30_Y9_N14            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|dreg[0]             ;
;   2.436 ;   -0.409 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
; 2.436   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 2.506   ; 0.070    ;    ; uTh  ; 1      ; FF_X30_Y9_N14            ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|dreg[0]             ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.115 
===============================================================================
+-------------------------------------------------------------------------------------------------+
; Path Summary                                                                                    ;
+---------------------------------+---------------------------------------------------------------+
; Property                        ; Value                                                         ;
+---------------------------------+---------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1  ;
; To Node                         ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                         ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                         ;
; SDC Exception                   ; No SDC Exception on Path                                      ;
; Data Arrival Time               ; 2.579                                                         ;
; Data Required Time              ; 2.464                                                         ;
; Slack                           ; 0.115                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                            ;
+---------------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.187 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.219       ; 43         ; 0.000  ; 1.219  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 9          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.138       ; 74         ; 0.138  ; 0.138  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.338       ; 44         ; 0.000  ; 1.338  ;
;    Cell                ;       ; 13    ; 1.449       ; 48         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                           ;
; 2.392   ; 2.392    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.392 ;   1.219  ; RR ; IC   ; 1      ; FF_X28_Y25_N13           ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1|clk                                           ;
;   2.392 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y25_N13           ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1                                               ;
; 2.579   ; 0.187    ;    ;      ;        ;                          ;                   ; data path                                                                                                  ;
;   2.530 ;   0.138  ; RR ; uTco ; 1      ; FF_X28_Y25_N13           ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|din_s1|q                                             ;
;   2.579 ;   0.049  ; RR ; IC   ; 1      ; FF_X28_Y25_N2            ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]|d                                            ;
;   2.579 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y25_N2            ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                              ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 2.392   ; 2.392    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.801 ;   1.338  ; RR ; IC   ; 1      ; FF_X28_Y25_N2            ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]|clk                                          ;
;   2.801 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y25_N2            ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                              ;
;   2.392 ;   -0.409 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
; 2.392   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 2.464   ; 0.072    ;    ; uTh  ; 1      ; FF_X28_Y25_N2            ; ALM Register      ; dut|dut|u_pciess_p0|u_axi_st_areset_n_axi_st_clk_sync|dreg[0]                                              ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.116 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[0] ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_brp|dffe8a[0]           ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                         ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 2.623                                                                                         ;
; Data Required Time              ; 2.507                                                                                         ;
; Slack                           ; 0.116                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.206 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.244       ; 44         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.048       ; 23         ; 0.048  ; 0.048  ;
;    Cell                ;       ; 3     ; 0.021       ; 10         ; 0.000  ; 0.021  ;
;    uTco                ;       ; 1     ; 0.137       ; 67         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                           ;
; 2.417   ; 2.417    ;    ;      ;        ;                          ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.417 ;   1.244  ; RR ; IC   ; 1      ; FF_X25_Y18_N4            ; ALM Register       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[0]|clk          ;
;   2.417 ;   0.000  ; RR ; CELL ; 1      ; FF_X25_Y18_N4            ; ALM Register       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[0]              ;
; 2.623   ; 0.206    ;    ;      ;        ;                          ;                    ; data path                                                                                                  ;
;   2.554 ;   0.137  ; FF ; uTco ; 2      ; FF_X25_Y18_N4            ; ALM Register       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe5|dffe7a[0]|q            ;
;   2.602 ;   0.048  ; FF ; IC   ; 1      ; LABCELL_X25_Y18_N6       ; Combinational cell ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp_gray2bin|rtl~0|datae            ;
;   2.623 ;   0.021  ; FR ; CELL ; 1      ; LABCELL_X25_Y18_N6       ; Combinational cell ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp_gray2bin|rtl~0|combout          ;
;   2.623 ;   0.000  ; RR ; CELL ; 1      ; FF_X25_Y18_N8            ; ALM Register       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_brp|dffe8a[0]|d                      ;
;   2.623 ;   0.000  ; RR ; CELL ; 1      ; FF_X25_Y18_N8            ; ALM Register       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_brp|dffe8a[0]                        ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 2.417   ; 2.417    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X25_Y18_N8            ; ALM Register      ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_brp|dffe8a[0]|clk                    ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X25_Y18_N8            ; ALM Register      ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_brp|dffe8a[0]                        ;
;   2.417 ;   -0.411 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
; 2.417   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 2.507   ; 0.090    ;    ; uTh  ; 1      ; FF_X25_Y18_N8            ; ALM Register      ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_brp|dffe8a[0]                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.116 
===============================================================================
+---------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------+
; Property                        ; Value                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1  ;
; To Node                         ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|dreg[0] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                       ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                    ;
; Data Arrival Time               ; 2.626                                                                       ;
; Data Required Time              ; 2.510                                                                       ;
; Slack                           ; 0.116                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                          ;
+---------------------------------+-----------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.188 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.265       ; 44         ; 0.000  ; 1.265  ;
;    Cell                ;       ; 13    ; 1.357       ; 47         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 74         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.385       ; 45         ; 0.000  ; 1.385  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                           ;
; 2.438   ; 2.438    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.438 ;   1.265  ; RR ; IC   ; 1      ; FF_X33_Y9_N1             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1|clk                             ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y9_N1             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1                                 ;
; 2.626   ; 0.188    ;    ;      ;        ;                          ;                   ; data path                                                                                                  ;
;   2.577 ;   0.139  ; RR ; uTco ; 1      ; FF_X33_Y9_N1             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1|q                               ;
;   2.626 ;   0.049  ; RR ; IC   ; 1      ; FF_X33_Y9_N2             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|dreg[0]|d                              ;
;   2.626 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y9_N2             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|dreg[0]                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 2.438   ; 2.438    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.848 ;   1.385  ; RR ; IC   ; 1      ; FF_X33_Y9_N2             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|dreg[0]|clk                            ;
;   2.848 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y9_N2             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|dreg[0]                                ;
;   2.438 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
; 2.438   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 2.510   ; 0.072    ;    ; uTh  ; 1      ; FF_X33_Y9_N2             ; ALM Register      ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|dreg[0]                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.118 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3] ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]     ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                           ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 2.599                                                                                                                           ;
; Data Required Time              ; 2.481                                                                                                                           ;
; Slack                           ; 0.118                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.182 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.244       ; 44         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 26         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.135       ; 74         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.362       ; 44         ; 0.000  ; 1.362  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 2.417   ; 2.417    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   2.417 ;   1.244  ; RR ; IC   ; 1      ; FF_X6_Y28_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]|clk ;
;   2.417 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y28_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]     ;
; 2.599   ; 0.182    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   2.552 ;   0.135  ; RR ; uTco ; 1      ; FF_X6_Y28_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[3]|q   ;
;   2.599 ;   0.047  ; RR ; IC   ; 1      ; FF_X6_Y28_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]|d       ;
;   2.599 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y28_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]         ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                 ;
; 2.417   ; 2.417    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                              ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                              ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                               ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                          ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                              ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                      ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                         ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                           ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                        ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                             ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                          ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                            ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                        ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                        ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                           ;
;   2.825 ;   1.362  ; RR ; IC   ; 1      ; FF_X6_Y28_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]|clk ;
;   2.825 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y28_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]     ;
;   2.417 ;   -0.408 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                         ;
; 2.417   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                               ;
; 2.481   ; 0.064    ;    ; uTh  ; 1      ; FF_X6_Y28_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[3]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.118 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2] ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]     ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                           ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 2.600                                                                                                                           ;
; Data Required Time              ; 2.482                                                                                                                           ;
; Slack                           ; 0.118                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.182 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 26         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.135       ; 74         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]|clk ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]     ;
; 2.600   ; 0.182    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   2.553 ;   0.135  ; RR ; uTco ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]|q   ;
;   2.600 ;   0.047  ; RR ; IC   ; 1      ; FF_X6_Y27_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]|d       ;
;   2.600 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]         ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                 ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                              ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                              ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                               ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                          ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                              ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                      ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                         ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                           ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                        ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                             ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                          ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                            ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                        ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                        ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                           ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                         ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                               ;
; 2.482   ; 0.064    ;    ; uTh  ; 1      ; FF_X6_Y27_N46            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[2]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|request_synchronizer_rd_clk|dreg[1] ;
; To Node                         ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk                          ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                           ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 2.643                                                                                           ;
; Data Required Time              ; 2.524                                                                                           ;
; Slack                           ; 0.119                                                                                           ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.210 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.260       ; 44         ; 0.000  ; 1.260  ;
;    Cell                ;       ; 13    ; 1.357       ; 47         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.050       ; 24         ; 0.050  ; 0.050  ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.140       ; 67         ; 0.140  ; 0.140  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.382       ; 45         ; 0.000  ; 1.382  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                           ;
; 2.433   ; 2.433    ;    ;      ;        ;                          ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.433 ;   1.260  ; RR ; IC   ; 1      ; FF_X47_Y21_N28           ; ALM Register       ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|request_synchronizer_rd_clk|dreg[1]|clk        ;
;   2.433 ;   0.000  ; RR ; CELL ; 1      ; FF_X47_Y21_N28           ; ALM Register       ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|request_synchronizer_rd_clk|dreg[1]            ;
; 2.643   ; 0.210    ;    ;      ;        ;                          ;                    ; data path                                                                                                  ;
;   2.573 ;   0.140  ; RR ; uTco ; 3      ; FF_X47_Y21_N28           ; ALM Register       ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|request_synchronizer_rd_clk|dreg[1]|q          ;
;   2.623 ;   0.050  ; RR ; IC   ; 1      ; MLABCELL_X47_Y21_N24     ; Combinational cell ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk~0|datae                             ;
;   2.643 ;   0.020  ; RR ; CELL ; 1      ; MLABCELL_X47_Y21_N24     ; Combinational cell ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk~0|combout                           ;
;   2.643 ;   0.000  ; RR ; CELL ; 1      ; FF_X47_Y21_N26           ; ALM Register       ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk|d                                   ;
;   2.643 ;   0.000  ; RR ; CELL ; 1      ; FF_X47_Y21_N26           ; ALM Register       ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk                                     ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 2.433   ; 2.433    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.845 ;   1.382  ; RR ; IC   ; 1      ; FF_X47_Y21_N26           ; ALM Register      ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk|clk                                 ;
;   2.845 ;   0.000  ; RR ; CELL ; 1      ; FF_X47_Y21_N26           ; ALM Register      ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk                                     ;
;   2.433 ;   -0.412 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
; 2.433   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 2.524   ; 0.091    ;    ; uTh  ; 1      ; FF_X47_Y21_N26           ; ALM Register      ; dut|dut|u_pciess_p0|SM_TXCRDT.pciess_vecsync_handshake_inst|ack_rd_clk                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.119 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[5] ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe9a[5] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                             ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                          ;
; Data Arrival Time               ; 2.602                                                                                                                             ;
; Data Required Time              ; 2.483                                                                                                                             ;
; Slack                           ; 0.119                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.186 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.243       ; 44         ; 0.000  ; 1.243  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 25         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 75         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.364       ; 44         ; 0.000  ; 1.364  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                      ;
; 2.416   ; 2.416    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                    ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                    ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                      ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                     ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                    ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                            ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                               ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                 ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                              ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                   ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                  ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                              ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                              ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                 ;
;   2.416 ;   1.243  ; RR ; IC   ; 1      ; FF_X25_Y19_N56           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[5]|clk ;
;   2.416 ;   0.000  ; RR ; CELL ; 1      ; FF_X25_Y19_N56           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[5]     ;
; 2.602   ; 0.186    ;    ;      ;        ;                          ;                   ; data path                                                                                                                             ;
;   2.555 ;   0.139  ; RR ; uTco ; 1      ; FF_X25_Y19_N56           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe8a[5]|q   ;
;   2.602 ;   0.047  ; RR ; IC   ; 1      ; FF_X25_Y19_N49           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe9a[5]|d   ;
;   2.602 ;   0.000  ; RR ; CELL ; 1      ; FF_X25_Y19_N49           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe9a[5]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                       ;
; 2.416   ; 2.416    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                    ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                    ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                      ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                     ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                    ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                            ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                               ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                 ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                              ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                   ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                  ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                              ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                              ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                 ;
;   2.827 ;   1.364  ; RR ; IC   ; 1      ; FF_X25_Y19_N49           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe9a[5]|clk ;
;   2.827 ;   0.000  ; RR ; CELL ; 1      ; FF_X25_Y19_N49           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe9a[5]     ;
;   2.416 ;   -0.411 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                               ;
; 2.416   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                     ;
; 2.483   ; 0.067    ;    ; uTh  ; 1      ; FF_X25_Y19_N49           ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe7|dffe9a[5]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.120 
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Path Summary                                                                                        ;
+---------------------------------+-------------------------------------------------------------------+
; Property                        ; Value                                                             ;
+---------------------------------+-------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[178] ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[178] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                             ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                             ;
; SDC Exception                   ; No SDC Exception on Path                                          ;
; Data Arrival Time               ; 2.627                                                             ;
; Data Required Time              ; 2.507                                                             ;
; Slack                           ; 0.120                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                ;
+---------------------------------+-------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.209 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.054       ; 26         ; 0.054  ; 0.054  ;
;    Cell                ;       ; 3     ; 0.020       ; 10         ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.135       ; 65         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                           ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y29_N52            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[178]|clk                                      ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y29_N52            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[178]                                          ;
; 2.627   ; 0.209    ;    ;      ;        ;                          ;                    ; data path                                                                                                  ;
;   2.553 ;   0.135  ; RR ; uTco ; 1      ; FF_X6_Y29_N52            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[178]|q                                        ;
;   2.607 ;   0.054  ; RR ; IC   ; 1      ; LABCELL_X6_Y29_N30       ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~211|datae                                      ;
;   2.627 ;   0.020  ; RR ; CELL ; 1      ; LABCELL_X6_Y29_N30       ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~211|combout                                    ;
;   2.627 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y29_N32            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[178]|d                                        ;
;   2.627 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y29_N32            ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[178]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y29_N32            ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[178]|clk                                      ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y29_N32            ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[178]                                          ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 2.507   ; 0.089    ;    ; uTh  ; 1      ; FF_X6_Y29_N32            ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[178]                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.120 
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Path Summary                                                                                        ;
+---------------------------------+-------------------------------------------------------------------+
; Property                        ; Value                                                             ;
+---------------------------------+-------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[118] ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[118] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                             ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                             ;
; SDC Exception                   ; No SDC Exception on Path                                          ;
; Data Arrival Time               ; 2.620                                                             ;
; Data Required Time              ; 2.500                                                             ;
; Slack                           ; 0.120                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                ;
+---------------------------------+-------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.212 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.235       ; 44         ; 0.000  ; 1.235  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 9          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.055       ; 26         ; 0.055  ; 0.055  ;
;    Cell                ;       ; 3     ; 0.020       ; 9          ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.137       ; 65         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.355       ; 44         ; 0.000  ; 1.355  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                           ;
; 2.408   ; 2.408    ;    ;      ;        ;                          ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.408 ;   1.235  ; RR ; IC   ; 1      ; FF_X17_Y30_N52           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[118]|clk                                      ;
;   2.408 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N52           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[118]                                          ;
; 2.620   ; 0.212    ;    ;      ;        ;                          ;                    ; data path                                                                                                  ;
;   2.545 ;   0.137  ; RR ; uTco ; 1      ; FF_X17_Y30_N52           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data0[118]|q                                        ;
;   2.600 ;   0.055  ; RR ; IC   ; 1      ; MLABCELL_X17_Y30_N30     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~118|datae                                      ;
;   2.620 ;   0.020  ; RR ; CELL ; 1      ; MLABCELL_X17_Y30_N30     ; Combinational cell ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|i997~118|combout                                    ;
;   2.620 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N32           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[118]|d                                        ;
;   2.620 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N32           ; ALM Register       ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[118]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                            ;
; 2.409   ; 2.409    ;    ;      ;        ;                          ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                         ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                    ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                   ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                   ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                      ;
;   2.818 ;   1.355  ; RR ; IC   ; 1      ; FF_X17_Y30_N32           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[118]|clk                                      ;
;   2.818 ;   0.000  ; RR ; CELL ; 1      ; FF_X17_Y30_N32           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[118]                                          ;
;   2.409 ;   -0.409 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                    ;
; 2.409   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                          ;
; 2.500   ; 0.091    ;    ; uTh  ; 1      ; FF_X17_Y30_N32           ; ALM Register      ; pio0|pio0|altpcied_rx_adaptor_inst|u_axi_rx_pipeline_1|data1[118]                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.119 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||dut|dut_avmm_clock0} -to_clock [get_clocks {dut|dut_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut_avmm_clock0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {dut|dut_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.119 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                      ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.209      ; Fast fix4 0C Model              ;
; 0.123 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]                              ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                   ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; -0.001     ; 0.191      ; Fast fix4 0C Model              ;
; 0.124 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]                                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy                        ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.195      ; Fast fix4 0C Model              ;
; 0.125 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                      ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.213      ; Fast fix4 0C Model              ;
; 0.125 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                                                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                                                  ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.190      ; Fast fix4 0C Model              ;
; 0.125 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                                                   ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                                                  ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.185      ; Fast fix4 0C Model              ;
; 0.127 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.191      ; Fast fix4 0C Model              ;
; 0.127 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.185      ; Fast fix4 0C Model              ;
; 0.128 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.186      ; Fast fix4 0C Model              ;
; 0.128 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ; dut|dut_avmm_clock0 ; dut|dut_avmm_clock0 ; 0.000        ; 0.000      ; 0.183      ; Fast fix4 0C Model              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                      ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 3.441                                                                                                                               ;
; Data Required Time              ; 3.322                                                                                                                               ;
; Slack                           ; 0.119                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.209 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.870       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 23         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 3     ; 0.023       ; 11         ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.137       ; 66         ; 0.137  ; 0.137  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.049       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                        ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                      ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                    ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                   ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                             ;
;   3.232 ;   0.734  ; RR ; IC   ; 1      ; FF_X1_Y13_N10            ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|clk ;
;   3.232 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N10            ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
; 3.441   ; 0.209    ;    ;      ;        ;                          ;                    ; data path                                                                                                                               ;
;   3.369 ;   0.137  ; RR ; uTco ; 1      ; FF_X1_Y13_N10            ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|q   ;
;   3.418 ;   0.049  ; RR ; IC   ; 1      ; LABCELL_X1_Y13_N3        ; Combinational cell ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~0|datae                                                           ;
;   3.430 ;   0.012  ; RF ; CELL ; 1      ; LABCELL_X1_Y13_N3        ; Combinational cell ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~0|combout                                                         ;
;   3.441 ;   0.011  ; FR ; CELL ; 1      ; FF_X1_Y13_N5             ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|d                                        ;
;   3.441 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N5             ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                             ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.719 ;   0.805  ; RR ; IC   ; 1      ; FF_X1_Y13_N5             ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]|clk          ;
;   3.719 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N5             ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]              ;
;   3.232 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                     ;
; 3.232   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                           ;
; 3.322   ; 0.090    ;    ; uTh  ; 1      ; FF_X1_Y13_N5             ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[0]              ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.123 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1] ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                      ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                    ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; 3.427                                                                                                  ;
; Data Required Time              ; 3.304                                                                                                  ;
; Slack                           ; 0.123                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.191  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 1.874       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;        ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;        ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;        ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.054       ; 28         ; 0.054  ; 0.054  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.137       ; 72         ; 0.137  ; 0.137  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.052       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;        ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;        ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;        ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                            ;
; 3.236   ; 3.236    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.236 ;   0.738  ; RR ; IC   ; 1      ; FF_X6_Y9_N10             ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]|clk  ;
;   3.236 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y9_N10             ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]      ;
; 3.427   ; 0.191    ;    ;      ;        ;                          ;                   ; data path                                                                                                   ;
;   3.373 ;   0.137  ; RR ; uTco ; 1      ; FF_X6_Y9_N10             ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|dreg[1]|q    ;
;   3.427 ;   0.054  ; RR ; IC   ; 1      ; FF_X6_Y9_N1              ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|d                         ;
;   3.427 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y9_N1              ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                             ;
; 3.235   ; 3.235    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.722 ;   0.808  ; RR ; IC   ; 1      ; FF_X6_Y9_N1              ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|clk                       ;
;   3.722 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y9_N1              ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                           ;
;   3.235 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                     ;
; 3.235   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                           ;
; 3.304   ; 0.069    ;    ; uTh  ; 1      ; FF_X6_Y9_N1              ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.124 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]                  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                          ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                     ;
; Data Arrival Time               ; 3.412                                                                                                        ;
; Data Required Time              ; 3.288                                                                                                        ;
; Slack                           ; 0.124                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.195 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.855       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.056       ; 29         ; 0.056  ; 0.056  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 71         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.034       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                               ;
; 3.217   ; 3.217    ;    ;      ;        ;                          ;                   ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                             ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                             ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                               ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                              ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                         ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]             ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk     ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                        ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                          ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                       ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                            ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                         ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]           ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                       ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                       ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                          ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                   ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                 ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                              ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]    ;
;   3.217 ;   0.719  ; RR ; IC   ; 1      ; FF_X13_Y16_N10           ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]|clk                ;
;   3.217 ;   0.000  ; RR ; CELL ; 1      ; FF_X13_Y16_N10           ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]                    ;
; 3.412   ; 0.195    ;    ;      ;        ;                          ;                   ; data path                                                                                                      ;
;   3.356 ;   0.139  ; RR ; uTco ; 1      ; FF_X13_Y16_N10           ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|dreg[1]|q                  ;
;   3.412 ;   0.056  ; RR ; IC   ; 1      ; FF_X13_Y16_N1            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy|d ;
;   3.412 ;   0.000  ; RR ; CELL ; 1      ; FF_X13_Y16_N1            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy   ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                  ;
; 3.217   ; 3.217    ;    ;      ;        ;                          ;                   ; clock path                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                               ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                               ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                 ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                           ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]               ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk       ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                          ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                            ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                         ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                              ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                           ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]             ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                         ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                         ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                            ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                     ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                   ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]      ;
;   3.704 ;   0.790  ; RR ; IC   ; 1      ; FF_X13_Y16_N1            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy|clk ;
;   3.704 ;   0.000  ; RR ; CELL ; 1      ; FF_X13_Y16_N1            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy     ;
;   3.217 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                          ;
; 3.217   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                ;
; 3.288   ; 0.071    ;    ; uTh  ; 1      ; FF_X13_Y16_N1            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy     ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.125 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                      ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 3.445                                                                                                                               ;
; Data Required Time              ; 3.320                                                                                                                               ;
; Slack                           ; 0.125                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.213 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.870       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.057       ; 27         ; 0.057  ; 0.057  ;
;    Cell                ;       ; 3     ; 0.020       ; 9          ; 0.000  ; 0.020  ;
;    uTco                ;       ; 1     ; 0.136       ; 64         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.049       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type       ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                    ; launch edge time                                                                                                                        ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                    ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                    ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad            ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer   ; refclk_clk~input|o                                                                                                                      ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block  ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                    ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL              ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                   ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK        ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                             ;
;   3.232 ;   0.734  ; RR ; IC   ; 1      ; FF_X1_Y13_N7             ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|clk ;
;   3.232 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N7             ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
; 3.445   ; 0.213    ;    ;      ;        ;                          ;                    ; data path                                                                                                                               ;
;   3.368 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y13_N7             ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|q   ;
;   3.425 ;   0.057  ; RR ; IC   ; 1      ; LABCELL_X1_Y13_N54       ; Combinational cell ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~1|datae                                                           ;
;   3.445 ;   0.020  ; RR ; CELL ; 1      ; LABCELL_X1_Y13_N54       ; Combinational cell ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|i269~1|combout                                                         ;
;   3.445 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N56            ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|d                                        ;
;   3.445 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N56            ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]                                          ;
+---------+----------+----+------+--------+--------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                             ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.719 ;   0.805  ; RR ; IC   ; 1      ; FF_X1_Y13_N56            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]|clk          ;
;   3.719 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N56            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]              ;
;   3.232 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                     ;
; 3.232   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                           ;
; 3.320   ; 0.088    ;    ; uTh  ; 1      ; FF_X1_Y13_N56            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|o_pld_adapter_tx_pld_rst_n[1]              ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.125 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------+
; Property                        ; Value                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0] ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1] ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                           ;
; Data Arrival Time               ; 3.405                                                                              ;
; Data Required Time              ; 3.280                                                                              ;
; Slack                           ; 0.125                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.190 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.853       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.141       ; 74         ; 0.141  ; 0.141  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.032       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                            ;
; 3.215   ; 3.215    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.215 ;   0.717  ; RR ; IC   ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|clk                      ;
;   3.215 ;   0.000  ; RR ; CELL ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                          ;
; 3.405   ; 0.190    ;    ;      ;        ;                          ;                   ; data path                                                                                                   ;
;   3.356 ;   0.141  ; RR ; uTco ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|q                        ;
;   3.405 ;   0.049  ; RR ; IC   ; 1      ; FF_X14_Y16_N4            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]|d                        ;
;   3.405 ;   0.000  ; RR ; CELL ; 1      ; FF_X14_Y16_N4            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                             ;
; 3.215   ; 3.215    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.702 ;   0.788  ; RR ; IC   ; 1      ; FF_X14_Y16_N4            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]|clk                      ;
;   3.702 ;   0.000  ; RR ; CELL ; 1      ; FF_X14_Y16_N4            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                          ;
;   3.215 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                     ;
; 3.215   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                           ;
; 3.280   ; 0.065    ;    ; uTh  ; 1      ; FF_X14_Y16_N4            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.125 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------+
; Property                        ; Value                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0] ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                           ;
; Data Arrival Time               ; 3.400                                                                              ;
; Data Required Time              ; 3.275                                                                              ;
; Slack                           ; 0.125                                                                              ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.185 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.853       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 74         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.032       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                            ;
; 3.215   ; 3.215    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.215 ;   0.717  ; RR ; IC   ; 1      ; FF_X14_Y16_N7            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1|clk                       ;
;   3.215 ;   0.000  ; RR ; CELL ; 1      ; FF_X14_Y16_N7            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                           ;
; 3.400   ; 0.185    ;    ;      ;        ;                          ;                   ; data path                                                                                                   ;
;   3.351 ;   0.136  ; RR ; uTco ; 1      ; FF_X14_Y16_N7            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1|q                         ;
;   3.400 ;   0.049  ; RR ; IC   ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|d                        ;
;   3.400 ;   0.000  ; RR ; CELL ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                             ;
; 3.215   ; 3.215    ;    ;      ;        ;                          ;                   ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                          ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                          ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                            ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                           ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                      ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]          ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                     ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                       ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                    ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                         ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                      ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]        ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                    ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                    ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                       ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                              ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                           ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9] ;
;   3.702 ;   0.788  ; RR ; IC   ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]|clk                      ;
;   3.702 ;   0.000  ; RR ; CELL ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                          ;
;   3.215 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                     ;
; 3.215   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                           ;
; 3.275   ; 0.060    ;    ; uTh  ; 1      ; FF_X14_Y16_N2            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[0]                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.127 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1] ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 3.423                                                                                                                               ;
; Data Required Time              ; 3.296                                                                                                                               ;
; Slack                           ; 0.127                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.191 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.870       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.051       ; 27         ; 0.051  ; 0.051  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.140       ; 73         ; 0.140  ; 0.140  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.049       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                        ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                      ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                    ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                   ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                             ;
;   3.232 ;   0.734  ; RR ; IC   ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.232 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
; 3.423   ; 0.191    ;    ;      ;        ;                          ;                   ; data path                                                                                                                               ;
;   3.372 ;   0.140  ; RR ; uTco ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|q   ;
;   3.423 ;   0.051  ; RR ; IC   ; 1      ; FF_X1_Y13_N34            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|d   ;
;   3.423 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N34            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                         ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                      ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                    ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                   ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                             ;
;   3.719 ;   0.805  ; RR ; IC   ; 1      ; FF_X1_Y13_N34            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]|clk ;
;   3.719 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N34            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
;   3.232 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                 ;
; 3.232   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                       ;
; 3.296   ; 0.064    ;    ; uTh  ; 1      ; FF_X1_Y13_N34            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.127 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 3.417                                                                                                                               ;
; Data Required Time              ; 3.290                                                                                                                               ;
; Slack                           ; 0.127                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.185 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.870       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 26         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 74         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.049       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                       ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                     ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                     ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                       ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                      ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                 ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                     ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                             ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                  ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                               ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                    ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                 ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                   ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                               ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                               ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                  ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                           ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                         ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                      ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                            ;
;   3.232 ;   0.734  ; RR ; IC   ; 1      ; FF_X1_Y13_N28            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clk ;
;   3.232 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N28            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1     ;
; 3.417   ; 0.185    ;    ;      ;        ;                          ;                   ; data path                                                                                                                              ;
;   3.368 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y13_N28            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|q   ;
;   3.417 ;   0.049  ; RR ; IC   ; 1      ; FF_X1_Y13_N29            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|d  ;
;   3.417 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N29            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]    ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                         ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                      ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                    ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                   ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                             ;
;   3.719 ;   0.805  ; RR ; IC   ; 1      ; FF_X1_Y13_N29            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.719 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N29            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
;   3.232 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                 ;
; 3.232   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                       ;
; 3.290   ; 0.058    ;    ; uTh  ; 1      ; FF_X1_Y13_N29            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.128 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 3.418                                                                                                                               ;
; Data Required Time              ; 3.290                                                                                                                               ;
; Slack                           ; 0.128                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.186 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.870       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.050       ; 27         ; 0.050  ; 0.050  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 73         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.049       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                       ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                     ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                     ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                       ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                      ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                 ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                     ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                             ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                  ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                               ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                    ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                 ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                   ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                               ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                               ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                  ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                           ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                         ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                      ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                            ;
;   3.232 ;   0.734  ; RR ; IC   ; 1      ; FF_X1_Y13_N40            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clk ;
;   3.232 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N40            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1     ;
; 3.418   ; 0.186    ;    ;      ;        ;                          ;                   ; data path                                                                                                                              ;
;   3.368 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y13_N40            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|q   ;
;   3.418 ;   0.050  ; RR ; IC   ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|d  ;
;   3.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]    ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                         ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                      ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                    ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                   ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                             ;
;   3.719 ;   0.805  ; RR ; IC   ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.719 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
;   3.232 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                 ;
; 3.232   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                       ;
; 3.290   ; 0.058    ;    ; uTh  ; 1      ; FF_X1_Y13_N41            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.128 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1  ;
; To Node                         ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0] ;
; Launch Clock                    ; dut|dut_avmm_clock0                                                                                                                 ;
; Latch Clock                     ; dut|dut_avmm_clock0                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 3.415                                                                                                                               ;
; Data Required Time              ; 3.287                                                                                                                               ;
; Slack                           ; 0.128                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.183 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.870       ; 51         ; 0.000  ; 1.136  ;
;    Cell                ;       ; 15    ; 1.461       ; 40         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 3     ; 0.326       ; 9          ; 0.073  ; 0.169  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 26         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.136       ; 74         ; 0.136  ; 0.136  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.049       ; 52         ; 0.000  ; 1.244  ;
;    Cell                ;       ; 15    ; 1.566       ; 40         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 3     ; 0.346       ; 9          ; 0.076  ; 0.181  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                       ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                     ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                     ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                       ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                      ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                 ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                     ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                             ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                  ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                               ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                    ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                 ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                   ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                               ;
;   0.945 ;   0.169  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                               ;
;   1.241 ;   0.296  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                  ;
;   2.377 ;   1.136  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                           ;
;   2.377 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                         ;
;   2.461 ;   0.084  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                      ;
;   2.498 ;   0.037  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                            ;
;   3.232 ;   0.734  ; RR ; IC   ; 1      ; FF_X1_Y13_N25            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clk ;
;   3.232 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N25            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1     ;
; 3.415   ; 0.183    ;    ;      ;        ;                          ;                   ; data path                                                                                                                              ;
;   3.368 ;   0.136  ; RR ; uTco ; 1      ; FF_X1_Y13_N25            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|q   ;
;   3.415 ;   0.047  ; RR ; IC   ; 1      ; FF_X1_Y13_N26            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|d  ;
;   3.415 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N26            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]    ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                         ;
; 3.232   ; 3.232    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                      ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]                                    ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c0cntr_reg                                                                                                ;
;   1.215 ;   0.181  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                                ;
;   1.541 ;   0.326  ; RR ; CELL ; 17     ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                                                   ;
;   2.785 ;   1.244  ; RR ; IC   ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|inclk                                                            ;
;   2.785 ;   0.000  ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~div_reg                                                          ;
;   2.874 ;   0.089  ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                       ;
;   2.914 ;   0.040  ; RR ; CELL ; 40     ; CLKDIVBLOCK_X0_Y98_N106  ; CLKDIVBLOCK       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[9]                             ;
;   3.719 ;   0.805  ; RR ; IC   ; 1      ; FF_X1_Y13_N26            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]|clk ;
;   3.719 ;   0.000  ; RR ; CELL ; 1      ; FF_X1_Y13_N26            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
;   3.232 ;   -0.487 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                 ;
; 3.232   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                       ;
; 3.287   ; 0.055    ;    ; uTh  ; 1      ; FF_X1_Y13_N26            ; ALM Register      ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|dreg[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.388 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||iopll0|iopll0_outclk1} -to_clock [get_clocks {iopll0|iopll0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {iopll0|iopll0_outclk1}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {iopll0|iopll0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                             ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1023~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1022~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1021~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1020~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1019~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1018~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1017~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1016~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1015~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
; 0.388 ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1014~reg1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.836        ; -0.082     ; 1.836      ; Slow fix4 0C Model              ;
+-------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1023~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N23           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1023|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N23           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1023~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N23           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1023|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N23           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1023~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N23           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1023~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1022~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N22           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1022|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N22           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1022~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N22           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1022|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N22           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1022~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N22           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1022~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1021~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N21           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1021|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N21           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1021~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N21           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1021|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N21           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1021~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N21           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1021~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1020~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N20           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1020|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N20           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1020~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N20           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1020|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N20           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1020~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N20           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1020~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1019~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N19           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1019|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N19           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1019~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N19           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1019|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N19           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1019~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N19           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1019~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1018~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N18           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1018|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N18           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1018~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N18           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1018|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N18           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1018~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N18           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1018~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1017~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N17           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1017|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N17           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1017~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N17           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1017|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N17           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1017~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N17           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1017~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1016~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N16           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1016|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N16           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1016~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N16           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1016|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N16           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1016~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N16           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1016~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1015~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N15           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1015|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N15           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1015~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N15           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1015|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N15           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1015~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N15           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1015~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 0.388 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; To Node                         ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1014~reg1 ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 6.754                                                                                                                               ;
; Data Required Time              ; 7.142                                                                                                                               ;
; Slack                           ; 0.388                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 2.836  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.082 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.836  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.329       ; 44         ; 0.000  ; 2.329  ;
;    Cell                ;        ; 13    ; 2.524       ; 48         ; 0.000  ; 1.072  ;
;    PLL Compensation    ;        ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;        ; 2     ; 0.457       ; 9          ; 0.140  ; 0.317  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.517       ; 83         ; 1.517  ; 1.517  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.319       ; 17         ; 0.319  ; 0.319  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.056       ; 44         ; 0.000  ; 2.056  ;
;    Cell                ;        ; 13    ; 2.216       ; 47         ; 0.000  ; 0.936  ;
;    PLL Compensation    ;        ; 1     ; -0.759      ; 0          ; -0.759 ; -0.759 ;
;    uTco                ;        ; 2     ; 0.401       ; 9          ; 0.125  ; 0.276  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                    ;
; 4.918   ; 4.918    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   1.139 ;   1.072  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   1.282 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   1.718 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   1.798 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.981 ;   0.183  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   2.121 ;   0.140  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.872 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.872 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.902 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.902 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   2.219 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   2.589 ;   0.370  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   4.918 ;   2.329  ; RR ; IC   ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|clk                                               ;
;   4.918 ;   0.000  ; RR ; CELL ; 1      ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]                                                   ;
; 6.754   ; 1.836    ;    ;      ;        ;                          ;                   ; data path                                                                                                                           ;
;   5.237 ;   0.319  ; RR ; uTco ; 2378   ; FF_X12_Y30_N4            ; ALM Register      ; pio0|pio0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1]|q                                                 ;
;   6.754 ;   1.517  ; RR ; IC   ; 1      ; EC_X29_Y32_N14           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1014|aclr ;
;   6.754 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N14           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1014~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.836   ; 2.836    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 7.672   ; 4.836    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   2.836 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   2.836 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   2.836 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   2.903 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   3.839 ;   0.936  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   3.964 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   4.346 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   4.418 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   4.581 ;   0.163  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   4.581 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   4.706 ;   0.125  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   4.833 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   4.074 ;   -0.759 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   4.074 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   4.099 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   4.099 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   4.375 ;   0.276  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   4.694 ;   0.319  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   6.750 ;   2.056  ; RR ; IC   ; 1      ; EC_X29_Y32_N14           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1014|clk1 ;
;   6.750 ;   0.000  ; RR ; CELL ; 1      ; EC_X29_Y32_N14           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1014~reg1 ;
;   7.679 ;   0.929  ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
;   7.672 ;   -0.007 ;    ;      ;        ;                          ;                   ; advanced clock effects                                                                                                              ;
; 7.582   ; -0.090   ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 7.142   ; -0.440   ;    ; uTsu ; 1      ; EC_X29_Y32_N14           ; EC                ; pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1014~reg1 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.697 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||dut|dut|coreclkout_hip_pld_clk} -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {dut|dut|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                          ; To Node                                                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 0.697 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.697 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.698 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.698 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[3] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.699 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.699 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.699 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[1] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.699 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[4] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.704 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
; 0.715 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2] ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.857        ; -0.091     ; 1.985      ; Slow fix4 0C Model              ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 0.697 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.093                                                                                                 ;
; Slack                           ; 0.697                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N5               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N5               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N5               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N5               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.093     ; -0.084    ;    ; uTsu ; 1      ; FF_X41_Y36_N5               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[0]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 0.697 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.093                                                                                                 ;
; Slack                           ; 0.697                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N4               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N4               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N4               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N4               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.093     ; -0.084    ;    ; uTsu ; 1      ; FF_X41_Y36_N4               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[0]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 0.698 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.094                                                                                                 ;
; Slack                           ; 0.698                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N2               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N2               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N2               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N2               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.094     ; -0.083    ;    ; uTsu ; 1      ; FF_X41_Y36_N2               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[3]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 0.698 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[3] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.094                                                                                                 ;
; Slack                           ; 0.698                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N1               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[3]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N1               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[3]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N1               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[3]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N1               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[3]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.094     ; -0.083    ;    ; uTsu ; 1      ; FF_X41_Y36_N1               ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[3]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 0.699 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.095                                                                                                 ;
; Slack                           ; 0.699                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N22              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N22              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N22              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N22              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.095     ; -0.082    ;    ; uTsu ; 1      ; FF_X41_Y36_N22              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[1]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 0.699 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.095                                                                                                 ;
; Slack                           ; 0.699                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N20              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N20              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N20              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N20              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.095     ; -0.082    ;    ; uTsu ; 1      ; FF_X41_Y36_N20              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[4]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 0.699 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[1] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.095                                                                                                 ;
; Slack                           ; 0.699                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N23              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[1]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N23              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[1]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N23              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[1]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N23              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[1]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.095     ; -0.082    ;    ; uTsu ; 1      ; FF_X41_Y36_N23              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[1]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 0.699 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[4] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.095                                                                                                 ;
; Slack                           ; 0.699                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N19              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[4]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N19              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[4]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N19              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[4]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N19              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[4]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.095     ; -0.082    ;    ; uTsu ; 1      ; FF_X41_Y36_N19              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[4]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 0.704 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.100                                                                                                 ;
; Slack                           ; 0.704                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N53              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N53              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N53              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N53              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.100     ; -0.077    ;    ; uTsu ; 1      ; FF_X41_Y36_N53              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s2[2]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 0.715 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; 5.396                                                                                                 ;
; Data Required Time              ; 6.111                                                                                                 ;
; Slack                           ; 0.715                                                                                                 ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 2.857  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.091 ;       ;             ;            ;         ;         ;
; Data Delay             ; 1.985  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 1     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.706       ; 50         ; 1.706   ; 1.706   ;
;    Cell                ;        ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 1.705       ; 50         ; 1.705   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.517       ; 76         ; 0.349   ; 1.168   ;
;    Cell                ;        ; 3     ; 0.132       ; 7          ; 0.000   ; 0.098   ;
;    uTco                ;        ; 1     ; 0.336       ; 17         ; 0.336   ; 0.336   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.492       ; 51         ; 1.492   ; 1.492   ;
;    Cell                ;        ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 1     ; 1.415       ; 49         ; 1.415   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; 3.411   ; 3.411   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   3.411 ;   1.706 ; RR ; IC   ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|clk                                           ;
;   3.411 ;   0.000 ; RR ; CELL ; 1      ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                               ;
; 5.396   ; 1.985   ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   3.747 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1               ; ALM Register        ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                             ;
;   4.915 ;   1.168 ; RR ; IC   ; 1      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|datae                                               ;
;   4.949 ;   0.034 ; RR ; CELL ; 2      ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk|combout                                             ;
;   5.047 ;   0.098 ; RF ; CELL ; 15     ; MLABCELL_X39_Y36_N9         ; Combinational cell  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|sync_comb_rst_pldclk~cw_ml_mlab/laboutt[7]                               ;
;   5.396 ;   0.349 ; FF ; IC   ; 1      ; FF_X41_Y36_N37              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]|clrn                       ;
;   5.396 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y36_N37              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                            ;
+---------+---------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 2.857     ; 2.857     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; 6.177     ; 3.320     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   2.857   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   2.857   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -83.813 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -83.813 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -82.398 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -80.906 ;   1.492   ; RR ; IC   ; 1      ; FF_X41_Y36_N37              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]|clk                        ;
;   -80.906 ;   0.000   ; RR ; CELL ; 1      ; FF_X41_Y36_N37              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                            ;
;   6.178   ;   87.084  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   6.177   ;   -0.001  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; 6.111     ; -0.066    ;    ; uTsu ; 1      ; FF_X41_Y36_N37              ; ALM Register        ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_tx_st_if|tx_fifo_lo|gx0|u_din_gry_sync|sync_regs_s1[2]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.166 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node             ; To Node                                                                                                                                       ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a31~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a30~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a29~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a28~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a27~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a26~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a25~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a24~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a23~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
; 3.166 ; pio0|pio0|pio_rstn_d2 ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a22~reg1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.714        ; -0.044     ; 2.064      ; Slow fix4 0C Model              ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a31~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N31               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a31|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N31               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a31~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N31               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a31|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N31               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a31~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N31               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a31~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a30~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N30               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a30|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N30               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a30~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N30               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a30|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N30               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a30~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N30               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a30~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a29~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N29               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a29|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N29               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a29~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N29               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a29|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N29               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a29~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N29               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a29~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a28~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N28               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a28|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N28               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a28~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N28               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a28|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N28               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a28~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N28               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a28~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a27~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N27               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a27|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N27               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a27~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N27               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a27|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N27               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a27~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N27               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a27~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a26~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N26               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a26|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N26               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a26~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N26               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a26|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N26               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a26~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N26               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a26~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a25~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N25               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a25|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N25               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a25~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N25               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a25|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N25               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a25~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N25               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a25~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a24~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N24               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a24|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N24               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a24~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N24               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a24|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N24               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a24~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N24               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a24~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a23~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N23               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a23|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N23               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a23~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N23               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a23|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N23               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a23~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N23               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a23~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 3.166 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; To Node                         ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a22~reg1 ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                      ;
; Data Arrival Time               ; 5.699                                                                                                                                         ;
; Data Required Time              ; 8.865                                                                                                                                         ;
; Slack                           ; 3.166                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------+
; Statistics                                                                             ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+--------+-------+-------------+------------+---------+---------+
; Recovery Relationship  ; 5.714  ;       ;             ;            ;         ;         ;
; Clock Skew             ; -0.044 ;       ;             ;            ;         ;         ;
; Data Delay             ; 2.064  ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;        ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;        ;       ;             ;            ;         ;         ;
;  Arrival Path          ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.661       ; 46         ; 0.256   ; 1.405   ;
;    Cell                ;        ; 5     ; 0.089       ; 2          ; 0.000   ; 0.089   ;
;    uTco                ;        ; 2     ; 1.885       ; 52         ; 0.180   ; 1.705   ;
;   Data                 ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 1     ; 1.725       ; 84         ; 1.725   ; 1.725   ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;        ; 1     ; 0.339       ; 16         ; 0.339   ; 0.339   ;
;  Required Path         ;        ;       ;             ;            ;         ;         ;
;   Clock                ;        ;       ;             ;            ;         ;         ;
;    IC                  ;        ; 2     ; 1.538       ; 48         ; 0.231   ; 1.307   ;
;    Cell                ;        ; 4     ; 0.078       ; 2          ; 0.000   ; 0.078   ;
;    PLL Compensation    ;        ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;        ; 2     ; 1.571       ; 49         ; 0.156   ; 1.415   ;
+------------------------+--------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                              ;
; 3.635   ; 3.635   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   1.705 ;   1.705 ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   1.961 ;   0.256 ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   1.961 ;   0.000 ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   2.141 ;   0.180 ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   2.230 ;   0.089 ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   3.635 ;   1.405 ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                                     ;
;   3.635 ;   0.000 ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                                         ;
; 5.699   ; 2.064   ;    ;      ;        ;                             ;                     ; data path                                                                                                                                     ;
;   3.974 ;   0.339 ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                                       ;
;   5.699 ;   1.725 ; RR ; IC   ; 1      ; EC_X65_Y8_N22               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a22|aclr ;
;   5.699 ;   0.000 ; RR ; CELL ; 1      ; EC_X65_Y8_N22               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a22~reg1 ;
+---------+---------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                                       ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 5.714     ; 5.714     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                               ;
; 9.305     ; 3.591     ;    ;      ;        ;                             ;                     ; clock path                                                                                                                                    ;
;   5.714   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                                ;
;   5.714   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                                ;
;   -80.956 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                                    ;
;   -80.956 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg                       ;
;   -79.541 ;   1.415   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk              ;
;   -79.310 ;   0.231   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                                     ;
;   -79.310 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                                   ;
;   -79.154 ;   0.156   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                ;
;   -79.076 ;   0.078   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                                     ;
;   -77.769 ;   1.307   ; RR ; IC   ; 1      ; EC_X65_Y8_N22               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a22|clk1 ;
;   -77.769 ;   0.000   ; RR ; CELL ; 1      ; EC_X65_Y8_N22               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a22~reg1 ;
;   9.312   ;   87.081  ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                                       ;
;   9.305   ;   -0.007  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                                        ;
; 8.865     ; -0.440    ;    ; uTsu ; 1      ; EC_X65_Y8_N22               ; EC                  ; pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|fifo_altera_syncram|altera_syncram_impl5|ram_block6a22~reg1 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.185 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||iopll0|iopll0_outclk1} -to_clock [get_clocks {iopll0|iopll0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {iopll0|iopll0_outclk1}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {iopll0|iopll0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                      ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; 0.185 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]~DUPLICATE        ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.185 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[1]              ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.185 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]                  ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.187 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]  ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.189 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0]          ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.191 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_bwp|dffe7a[5]            ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.191 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]  ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.191 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]              ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.191 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
; 0.191 ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1] ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 0.000        ; 0.000      ; 0.228      ; Fast fix4 0C Model              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.185 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                        ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]~DUPLICATE ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                                 ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                              ;
; Data Arrival Time               ; 2.646                                                                                                                                 ;
; Data Required Time              ; 2.461                                                                                                                                 ;
; Slack                           ; 0.185                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                    ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                           ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                         ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                         ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                           ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                          ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                     ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                         ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                    ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                      ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                   ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                        ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                     ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                   ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                   ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                      ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                         ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                             ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                  ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                           ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N55            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]~DUPLICATE|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N55            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]~DUPLICATE      ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                           ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                        ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                        ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                          ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                         ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                    ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                        ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                   ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                     ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                  ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                       ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                    ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                      ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                  ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                  ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                     ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N55            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]~DUPLICATE|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N55            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]~DUPLICATE     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                   ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                         ;
; 2.461   ; 0.043    ;    ; uTh  ; 1      ; FF_X6_Y27_N55            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]~DUPLICATE     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.185 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                  ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[1] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                           ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 2.646                                                                                                                           ;
; Data Required Time              ; 2.461                                                                                                                           ;
; Slack                           ; 0.185                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                     ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                   ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                   ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                     ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                    ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                               ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                   ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                           ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                              ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                             ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                  ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                               ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                 ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                             ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                             ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                   ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                       ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                            ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                     ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N59            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[1]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N59            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[1]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N59            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[1]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N59            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[1]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 2.461   ; 0.043    ;    ; uTh  ; 1      ; FF_X6_Y27_N59            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.185 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]              ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                       ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                    ;
; Data Arrival Time               ; 2.646                                                                                                                       ;
; Data Required Time              ; 2.461                                                                                                                       ;
; Slack                           ; 0.185                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                 ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                               ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                               ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                 ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                           ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                               ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                       ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                          ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                            ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                         ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                              ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                           ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                             ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                         ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                         ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                            ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk               ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                   ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                        ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                 ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N56            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N56            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                 ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                              ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                              ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                               ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                          ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                              ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                      ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                         ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                           ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                        ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                             ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                          ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                            ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                        ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                        ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                           ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N56            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N56            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                         ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                               ;
; 2.461   ; 0.043    ;    ; uTh  ; 1      ; FF_X6_Y27_N56            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.187 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                              ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                                       ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 2.646                                                                                                                                       ;
; Data Required Time              ; 2.459                                                                                                                                       ;
; Slack                           ; 0.187                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                 ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                               ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                               ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                 ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                           ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                               ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                       ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                          ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                            ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                         ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                              ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                           ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                             ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                         ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                         ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                            ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                               ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                                   ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                        ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                                 ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N50            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N50            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                 ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                              ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                              ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                               ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                          ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                              ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                      ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                         ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                           ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                        ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                             ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                          ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                            ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                        ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                        ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                           ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N50            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N50            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                         ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                               ;
; 2.459   ; 0.041    ;    ; uTh  ; 1      ; FF_X6_Y27_N50            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.189 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                      ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                               ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                            ;
; Data Arrival Time               ; 2.646                                                                                                                               ;
; Data Required Time              ; 2.457                                                                                                                               ;
; Slack                           ; 0.189                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                  ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                         ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                       ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                       ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                         ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                        ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                   ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                       ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                               ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                  ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                    ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                 ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                      ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                   ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                     ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                 ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                 ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                    ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                       ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                           ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                         ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N52            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N52            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                 ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                         ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                      ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                      ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                        ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                       ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                  ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                      ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                              ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                 ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                   ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                     ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                  ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                    ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                   ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N52            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N52            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                 ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                       ;
; 2.457   ; 0.039    ;    ; uTh  ; 1      ; FF_X6_Y27_N52            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.191 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                    ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_bwp|dffe7a[5] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                             ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                          ;
; Data Arrival Time               ; 2.646                                                                                                                             ;
; Data Required Time              ; 2.455                                                                                                                             ;
; Slack                           ; 0.191                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                       ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                     ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                     ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                       ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                      ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                 ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                     ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                             ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                  ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                               ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                    ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                 ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                   ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                               ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                               ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                  ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                     ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                         ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                              ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                       ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N35            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_bwp|dffe7a[5]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N35            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_bwp|dffe7a[5]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                       ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                    ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                    ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                      ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                     ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                    ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                            ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                               ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                 ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                              ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                   ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                  ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                              ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                              ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                 ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N35            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_bwp|dffe7a[5]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N35            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_bwp|dffe7a[5]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                               ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                     ;
; 2.455   ; 0.037    ;    ; uTh  ; 1      ; FF_X6_Y27_N35            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_bwp|dffe7a[5]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.191 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                              ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                                       ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 2.646                                                                                                                                       ;
; Data Required Time              ; 2.455                                                                                                                                       ;
; Slack                           ; 0.191                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                 ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                               ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                               ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                 ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                           ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                               ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                       ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                          ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                            ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                         ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                              ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                           ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                             ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                         ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                         ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                            ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                               ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                                   ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                        ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                                 ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N32            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N32            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                         ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                 ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                              ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                              ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                               ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                          ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                              ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                      ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                         ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                           ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                        ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                             ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                          ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                            ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                        ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                        ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                           ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N32            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N32            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                         ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                               ;
; 2.455   ; 0.037    ;    ; uTh  ; 1      ; FF_X6_Y27_N32            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.191 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                  ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                           ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 2.646                                                                                                                           ;
; Data Required Time              ; 2.455                                                                                                                           ;
; Slack                           ; 0.191                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                     ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                   ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                   ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                     ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                    ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                               ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                   ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                           ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                              ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                             ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                  ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                               ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                 ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                             ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                             ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                   ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                       ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                            ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                     ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                     ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                  ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                  ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                    ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                   ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                              ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                  ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                          ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                             ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                               ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                            ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                 ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                              ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                            ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                            ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                               ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                             ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                   ;
; 2.455   ; 0.037    ;    ; uTh  ; 1      ; FF_X6_Y27_N43            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|wrptr_g1p|q[2]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.191 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                               ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                                        ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                     ;
; Data Arrival Time               ; 2.646                                                                                                                                        ;
; Data Required Time              ; 2.455                                                                                                                                        ;
; Slack                           ; 0.191                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                  ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                                ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                                ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                  ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                 ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                            ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                        ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                           ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                             ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                          ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                               ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                            ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                              ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                          ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                          ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                             ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                                ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                                    ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                         ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                                  ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N31            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N31            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                  ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                               ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                               ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                 ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                           ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                               ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                       ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                          ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                            ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                         ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                              ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                           ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                             ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                         ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                         ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                            ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N31            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N31            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                          ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                ;
; 2.455   ; 0.037    ;    ; uTh  ; 1      ; FF_X6_Y27_N31            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[0]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.191 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                               ;
; To Node                         ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] ;
; Launch Clock                    ; iopll0|iopll0_outclk1                                                                                                                        ;
; Latch Clock                     ; iopll0|iopll0_outclk1                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                     ;
; Data Arrival Time               ; 2.646                                                                                                                                        ;
; Data Required Time              ; 2.455                                                                                                                                        ;
; Slack                           ; 0.191                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.228 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.245       ; 44         ; 0.000  ; 1.245  ;
;    Cell                ;       ; 13    ; 1.357       ; 48         ; 0.000  ; 0.495  ;
;    PLL Compensation    ;       ; 1     ; -0.425      ; 0          ; -0.425 ; -0.425 ;
;    uTco                ;       ; 2     ; 0.241       ; 8          ; 0.073  ; 0.168  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.089       ; 39         ; 0.089  ; 0.089  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;       ; 1     ; 0.139       ; 61         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 1.365       ; 44         ; 0.000  ; 1.365  ;
;    Cell                ;       ; 13    ; 1.449       ; 47         ; 0.000  ; 0.534  ;
;    PLL Compensation    ;       ; 1     ; -0.242      ; 0          ; -0.242 ; -0.242 ;
;    uTco                ;       ; 2     ; 0.256       ; 8          ; 0.076  ; 0.180  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; launch edge time                                                                                                                                  ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                                ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                                ;
;   0.562 ;   0.495  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                  ;
;   0.632 ;   0.070  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                 ;
;   0.886 ;   0.254  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                            ;
;   0.932 ;   0.046  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                                ;
;   1.031 ;   0.099  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                        ;
;   1.031 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                           ;
;   1.104 ;   0.073  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                             ;
;   1.183 ;   0.079  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                          ;
;   0.758 ;   -0.425 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                               ;
;   0.758 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                            ;
;   0.776 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                              ;
;   0.776 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                          ;
;   0.944 ;   0.168  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                          ;
;   1.173 ;   0.229  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                             ;
;   2.418 ;   1.245  ; RR ; IC   ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|clk                                ;
;   2.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]                                    ;
; 2.646   ; 0.228    ;    ;      ;        ;                          ;                   ; data path                                                                                                                                         ;
;   2.557 ;   0.139  ; RR ; uTco ; 61     ; FF_X6_Y27_N19            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_clk_warm_rst_n|dreg[1]|q                                  ;
;   2.646 ;   0.089  ; RF ; IC   ; 1      ; FF_X6_Y27_N34            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[2]|clrn ;
;   2.646 ;   0.000  ; FF ; CELL ; 1      ; FF_X6_Y27_N34            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[2]      ;
+---------+----------+----+------+--------+--------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; Element Type      ; Element                                                                                                                                          ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                          ;                   ; latch edge time                                                                                                                                  ;
; 2.418   ; 2.418    ;    ;      ;        ;                          ;                   ; clock path                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                          ;                   ; source latency                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_T55                  ; I/O pad           ; refclk_clk                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|i                                                                                                                               ;
;   0.067 ;   0.067  ; RR ; CELL ; 1      ; IOIBUF_X126_Y147_N118    ; I/O input buffer  ; refclk_clk~input|o                                                                                                                               ;
;   0.601 ;   0.534  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_in                                                                                                 ;
;   0.677 ;   0.076  ; RR ; CELL ; 1      ; REFTREEBAL_X127_Y147_N36 ; REFTREE_BAL block ; iopll0|iopll0|tennm_ph2_iopll~refclk|self_clk_out                                                                                                ;
;   0.947 ;   0.270  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                                           ;
;   0.995 ;   0.048  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]                                               ;
;   1.098 ;   0.103  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk                                       ;
;   1.098 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                                          ;
;   1.174 ;   0.076  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~pllnout                                                                                                            ;
;   1.257 ;   0.083  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vco_refclk                                                                                                         ;
;   1.015 ;   -0.242 ; RR ; COMP ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vctrl                                                                                                              ;
;   1.015 ;   0.000  ; RR ; CELL ; 2      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~vcoph[0]                                                                                                           ;
;   1.034 ;   0.019  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll1/vcoph[0]                                             ;
;   1.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~c1cntr_reg                                                                                                         ;
;   1.214 ;   0.180  ; RR ; uTco ; 1      ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                                         ;
;   1.463 ;   0.249  ; RR ; CELL ; 4035   ; IOPLL_X127_Y147_N0       ; IOPLL             ; iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[1]                                                                            ;
;   2.828 ;   1.365  ; RR ; IC   ; 1      ; FF_X6_Y27_N34            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[2]|clk ;
;   2.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X6_Y27_N34            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[2]     ;
;   2.418 ;   -0.410 ;    ;      ;        ;                          ;                   ; clock pessimism removed                                                                                                                          ;
; 2.418   ; 0.000    ;    ;      ;        ;                          ;                   ; clock uncertainty                                                                                                                                ;
; 2.455   ; 0.037    ;    ; uTh  ; 1      ; FF_X6_Y27_N34            ; ALM Register      ; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe8|dffe10a[2]     ;
+---------+----------+----+------+--------+--------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.188 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||dut|dut|coreclkout_hip_pld_clk} -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {dut|dut|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                           ; To Node                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 0.188 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.190 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.190 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.192 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.195 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.196 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]~DUPLICATE ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.196 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]           ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.197 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.197 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
; 0.198 ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0] ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]   ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 0.000        ; 0.000      ; 0.235      ; Fast fix4 0C Model              ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.188 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.795                                                                                       ;
; Slack                           ; 0.188                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N56              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N56              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N56              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N56              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.795   ; 0.047     ;    ; uTh  ; 1      ; FF_X28_Y18_N56              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.190 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.797                                                                                       ;
; Slack                           ; 0.190                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N50              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N50              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N50              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N50              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.797   ; 0.045     ;    ; uTh  ; 1      ; FF_X28_Y18_N50              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.190 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.797                                                                                       ;
; Slack                           ; 0.190                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N58              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N58              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N58              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N58              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.797   ; 0.045     ;    ; uTh  ; 1      ; FF_X28_Y18_N58              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[1]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.192 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.799                                                                                       ;
; Slack                           ; 0.192                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N52              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N52              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N52              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N52              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.799   ; 0.043     ;    ; uTh  ; 1      ; FF_X28_Y18_N52              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.195 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.802                                                                                       ;
; Slack                           ; 0.195                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N26              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N26              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N26              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N26              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.802   ; 0.040     ;    ; uTh  ; 1      ; FF_X28_Y18_N26              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.196 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]             ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]~DUPLICATE ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                  ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; -84.607                                                                                         ;
; Data Required Time              ; -84.803                                                                                         ;
; Slack                           ; 0.196                                                                                           ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N19              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]~DUPLICATE|clrn                             ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N19              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]~DUPLICATE                                  ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N19              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]~DUPLICATE|clk                              ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N19              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]~DUPLICATE                                  ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.803   ; 0.039     ;    ; uTh  ; 1      ; FF_X28_Y18_N19              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]~DUPLICATE                                  ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.196 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]   ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                        ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                              ;
; Data Arrival Time               ; -84.607                                                                               ;
; Data Required Time              ; -84.803                                                                               ;
; Slack                           ; 0.196                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N20              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]|clrn                                       ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N20              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]                                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N20              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]|clk                                        ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N20              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]                                            ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.803   ; 0.039     ;    ; uTh  ; 1      ; FF_X28_Y18_N20              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdptr_g1p|q_bin[0]                                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.197 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.804                                                                                       ;
; Slack                           ; 0.197                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N17              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N17              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N17              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N17              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.804   ; 0.038     ;    ; uTh  ; 1      ; FF_X28_Y18_N17              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.197 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.804                                                                                       ;
; Slack                           ; 0.197                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.804   ; 0.038     ;    ; uTh  ; 1      ; FF_X28_Y18_N28              ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.198 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]           ;
; To Node                         ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] ;
; Launch Clock                    ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; Latch Clock                     ; dut|dut|coreclkout_hip_pld_clk                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; -84.607                                                                                       ;
; Data Required Time              ; -84.805                                                                                       ;
; Slack                           ; 0.198                                                                                         ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.000 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.235 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.869       ; 48         ; 0.869   ; 0.869   ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 1     ; 0.959       ; 52         ; 0.959   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.094       ; 40         ; 0.094   ; 0.094   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.141       ; 60         ; 0.141   ; 0.141   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.953       ; 46         ; 0.953   ; 0.953   ;
;    Cell                ;       ; 3     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 1.119       ; 54         ; 1.119   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -84.842 ;   0.869   ; RR ; IC   ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|clk                                          ;
;   -84.842 ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]                                              ;
; -84.607   ; 0.235     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.701 ;   0.141   ; RR ; uTco ; 289    ; FF_X28_Y18_N7               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rdaclr|dffe4a[0]|q                                            ;
;   -84.607 ;   0.094   ; RF ; IC   ; 1      ; FF_X28_Y18_N5               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]|clrn                               ;
;   -84.607 ;   0.000   ; FF ; CELL ; 1      ; FF_X28_Y18_N5               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.842   ; -84.842   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   2.072   ;   0.953   ; RR ; IC   ; 1      ; FF_X28_Y18_N5               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]|clk                                ;
;   2.072   ;   0.000   ; RR ; CELL ; 1      ; FF_X28_Y18_N5               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]                                    ;
;   -84.842 ;   -86.914 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
; -84.805   ; 0.037     ;    ; uTh  ; 1      ; FF_X28_Y18_N5               ; ALM Register        ; pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]                                    ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.306 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node             ; To Node                                                                                                ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.306 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.308 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.308 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]  ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.310 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]  ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.312 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.313 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.313 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.313 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]  ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.314 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]  ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
; 0.315 ; pio0|pio0|pio_rstn_d2 ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000        ; 0.021      ; 0.369      ; Fast fix4 0C Model              ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.306 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                  ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; -84.352                                                                                                ;
; Data Required Time              ; -84.658                                                                                                ;
; Slack                           ; 0.306                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N55              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]|clrn                      ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N55              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N55              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]|clk                       ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N55              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                           ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.658   ; 0.042     ;    ; uTh  ; 1      ; FF_X57_Y30_N55              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.308 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                  ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; -84.352                                                                                                ;
; Data Required Time              ; -84.660                                                                                                ;
; Slack                           ; 0.308                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N44              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]|clrn                      ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N44              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N44              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]|clk                       ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N44              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                           ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.660   ; 0.040     ;    ; uTh  ; 1      ; FF_X57_Y30_N44              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.308 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                 ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; -84.352                                                                                               ;
; Data Required Time              ; -84.660                                                                                               ;
; Slack                           ; 0.308                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N49              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]|clrn                       ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N49              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N49              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]|clk                        ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N49              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                            ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.660   ; 0.040     ;    ; uTh  ; 1      ; FF_X57_Y30_N49              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.310 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                 ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; -84.352                                                                                               ;
; Data Required Time              ; -84.662                                                                                               ;
; Slack                           ; 0.310                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N38              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]|clrn                       ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N38              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N38              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]|clk                        ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N38              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                            ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.662   ; 0.038     ;    ; uTh  ; 1      ; FF_X57_Y30_N38              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.312 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                  ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; -84.352                                                                                                ;
; Data Required Time              ; -84.664                                                                                                ;
; Slack                           ; 0.312                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N26              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]|clrn                      ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N26              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N26              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]|clk                       ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N26              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                           ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.664   ; 0.036     ;    ; uTh  ; 1      ; FF_X57_Y30_N26              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.313 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                  ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; -84.352                                                                                                ;
; Data Required Time              ; -84.665                                                                                                ;
; Slack                           ; 0.313                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N31              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]|clrn                      ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N31              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N31              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]|clk                       ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N31              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                           ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.665   ; 0.035     ;    ; uTh  ; 1      ; FF_X57_Y30_N31              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.313 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                  ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; -84.352                                                                                                ;
; Data Required Time              ; -84.665                                                                                                ;
; Slack                           ; 0.313                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N20              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]|clrn                      ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N20              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N20              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]|clk                       ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N20              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                           ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.665   ; 0.035     ;    ; uTh  ; 1      ; FF_X57_Y30_N20              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.313 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                 ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; -84.352                                                                                               ;
; Data Required Time              ; -84.665                                                                                               ;
; Slack                           ; 0.313                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N23              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]|clrn                       ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N23              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N23              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]|clk                        ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N23              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                            ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.665   ; 0.035     ;    ; uTh  ; 1      ; FF_X57_Y30_N23              ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.314 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                 ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                              ;
; Data Arrival Time               ; -84.352                                                                                               ;
; Data Required Time              ; -84.666                                                                                               ;
; Slack                           ; 0.314                                                                                                 ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N5               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]|clrn                       ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N5               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N5               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]|clk                        ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N5               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                            ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.666   ; 0.034     ;    ; uTh  ; 1      ; FF_X57_Y30_N5               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                            ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.315 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; pio0|pio0|pio_rstn_d2                                                                                  ;
; To Node                         ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] ;
; Launch Clock                    ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; Latch Clock                     ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; -84.352                                                                                                ;
; Data Required Time              ; -84.667                                                                                                ;
; Slack                           ; 0.315                                                                                                  ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min     ; Max     ;
+------------------------+-------+-------+-------------+------------+---------+---------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;         ;         ;
; Clock Skew             ; 0.021 ;       ;             ;            ;         ;         ;
; Data Delay             ; 0.369 ;       ;             ;            ;         ;         ;
; Number of Logic Levels ;       ; 0     ;             ;            ;         ;         ;
; Physical Delays        ;       ;       ;             ;            ;         ;         ;
;  Arrival Path          ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.868       ; 45         ; 0.153   ; 0.715   ;
;    Cell                ;       ; 4     ; 0.040       ; 2          ; 0.000   ; 0.040   ;
;    PLL Compensation    ;       ; 1     ; -86.670     ; 0          ; -86.670 ; -86.670 ;
;    uTco                ;       ; 2     ; 1.041       ; 53         ; 0.082   ; 0.959   ;
;   Data                 ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 1     ; 0.220       ; 60         ; 0.220   ; 0.220   ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000   ; 0.000   ;
;    uTco                ;       ; 1     ; 0.149       ; 40         ; 0.149   ; 0.149   ;
;  Required Path         ;       ;       ;             ;            ;         ;         ;
;   Clock                ;       ;       ;             ;            ;         ;         ;
;    IC                  ;       ; 2     ; 0.953       ; 43         ; 0.167   ; 0.786   ;
;    Cell                ;       ; 5     ; 0.043       ; 2          ; 0.000   ; 0.043   ;
;    uTco                ;       ; 2     ; 1.206       ; 55         ; 0.087   ; 1.119   ;
+------------------------+-------+-------+-------------+------------+---------+---------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; launch edge time                                                                                                                 ;
; -84.721   ; -84.721   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   -86.670 ;   -86.670 ; RR ; COMP ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   -86.670 ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   -85.711 ;   0.959   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   -85.558 ;   0.153   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   -85.558 ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   -85.476 ;   0.082   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   -85.436 ;   0.040   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   -84.721 ;   0.715   ; RR ; IC   ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|clk                                                                                                        ;
;   -84.721 ;   0.000   ; RR ; CELL ; 1      ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2                                                                                                            ;
; -84.352   ; 0.369     ;    ;      ;        ;                             ;                     ; data path                                                                                                                        ;
;   -84.572 ;   0.149   ; RR ; uTco ; 1422   ; FF_X53_Y31_N2               ; ALM Register        ; pio0|pio0|pio_rstn_d2|q                                                                                                          ;
;   -84.352 ;   0.220   ; RF ; IC   ; 1      ; FF_X57_Y30_N2               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]|clrn                      ;
;   -84.352 ;   0.000   ; FF ; CELL ; 1      ; FF_X57_Y30_N2               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total     ; Incr      ; RF ; Type ; Fanout ; Location                    ; Element Type        ; Element                                                                                                                          ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000     ; 0.000     ;    ;      ;        ;                             ;                     ; latch edge time                                                                                                                  ;
; -84.700   ; -84.700   ;    ;      ;        ;                             ;                     ; clock path                                                                                                                       ;
;   0.000   ;   0.000   ;    ;      ;        ;                             ;                     ; source latency                                                                                                                   ;
;   0.000   ;   0.000   ;    ;      ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLLWRAP_X0_Y7_N1956   ; SM_HSSI_PLL_WRAP    ; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0                                                       ;
;   0.000   ;   0.000   ; RR ; CELL ; 1      ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ;
;   1.119   ;   1.119   ; RR ; uTco ; 22673  ; SMHSSIPLDCHNLDP_X0_Y8_N1780 ; SM_HSSI_PLD_CHNL_DP ; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ;
;   1.286   ;   0.167   ; RR ; IC   ; 2      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|inclk                                                                        ;
;   1.286   ;   0.000   ; RR ; CELL ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~div_reg                                                                      ;
;   1.373   ;   0.087   ; RR ; uTco ; 1      ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ;
;   1.416   ;   0.043   ; RR ; CELL ; 19189  ; CLKDIVBLOCK_X0_Y51_N106     ; CLKDIVBLOCK         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst~cw_cc_dcm_hssi_p2c_bf/m37__gclk_a[15]                                        ;
;   2.202   ;   0.786   ; RR ; IC   ; 1      ; FF_X57_Y30_N2               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]|clk                       ;
;   2.202   ;   0.000   ; RR ; CELL ; 1      ; FF_X57_Y30_N2               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                           ;
;   -84.694 ;   -86.896 ;    ;      ;        ;                             ;                     ; clock pessimism removed                                                                                                          ;
;   -84.700 ;   -0.006  ;    ;      ;        ;                             ;                     ; advanced clock effects                                                                                                           ;
; -84.667   ; 0.033     ;    ; uTh  ; 1      ; FF_X57_Y30_N2               ; ALM Register        ; mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                           ;
+-----------+-----------+----+------+--------+-----------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (2 violated).  Worst case slack is -0.224 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||iopll0|iopll0_outclk1} -to_clock [get_clocks {iopll0|iopll0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {iopll0|iopll0_outclk1}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {iopll0|iopll0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; -0.224 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; internal_clk          ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 2.772      ; Slow fix4 0C Model              ;
; -0.002 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; internal_clk          ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 2.551      ; Slow fix4 0C Model              ;
; 0.040  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; internal_clk          ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 2.545      ; Slow fix4 0C Model              ;
; 0.766  ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[3]                                                ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 1.783      ; Slow fix4 0C Model              ;
; 0.786  ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[1]                                                ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 1.763      ; Slow fix4 0C Model              ;
; 0.808  ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[3]                                                ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 1.777      ; Slow fix4 0C Model              ;
; 0.826  ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[3]                                                   ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 1.722      ; Slow fix4 0C Model              ;
; 0.826  ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[1]                                                   ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 1.722      ; Slow fix4 0C Model              ;
; 0.828  ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[1]                                                ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 1.757      ; Slow fix4 0C Model              ;
; 0.838  ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[5]                                                   ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 1.710      ; Slow fix4 0C Model              ;
+--------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -0.224 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                   ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                         ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                ;
; Data Arrival Time                   ; 2.772                                                                                                                                                                                                ;
; Data Required Time                  ; 2.548                                                                                                                                                                                                ;
; Slack                               ; -0.224 (VIOLATED)                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.772 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.921       ; 33         ; 0.000 ; 0.557 ;
;    Cell                             ;       ; 3     ; 0.127       ; 5          ; 0.000 ; 0.127 ;
;    uTco                             ;       ; 1     ; 1.596       ; 58         ; 1.596 ; 1.596 ;
;    Combinational Loop               ;       ; 1     ; 0.128       ; 5          ; 0.128 ; 0.128 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                  ;
; 2.772   ; 2.772   ;    ;      ;        ;                       ;                    ; data path                                                                                         ;
;   1.596 ;   1.596 ; RR ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o ;
;   1.596 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                    ;
;   1.596 ;   0.000 ; RR ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                          ;
;   2.153 ;   0.557 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N33    ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0xsyn|datae                                                               ;
;   2.280 ;   0.127 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N33    ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0xsyn|combout                                                             ;
;   2.385 ;   0.105 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45    ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch|datae                                                  ;
;   2.513 ;   0.128 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45    ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]                                  ;
;   2.772 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46         ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d                          ;
;   2.772 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46         ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                        ;
; 2.548 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+



Path #2: Setup slack is -0.002 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                                          ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                                                ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 2.551                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.549                                                                                                                                                                                                                       ;
; Slack                               ; -0.002 (VIOLATED)                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.551 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.708       ; 28         ; 0.000 ; 0.482 ;
;    Cell                             ;       ; 3     ; 0.127       ; 5          ; 0.000 ; 0.127 ;
;    uTco                             ;       ; 1     ; 1.596       ; 63         ; 1.596 ; 1.596 ;
;    Combinational Loop               ;       ; 1     ; 0.120       ; 5          ; 0.120 ; 0.120 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                  ;
; 2.551   ; 2.551   ;    ;      ;        ;                       ;                    ; data path                                                                                         ;
;   1.596 ;   1.596 ; RR ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o ;
;   1.596 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                    ;
;   1.596 ;   0.000 ; RR ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                          ;
;   2.078 ;   0.482 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N51    ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|datae                                                               ;
;   2.205 ;   0.127 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N51    ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|combout                                                             ;
;   2.328 ;   0.123 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N9     ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|datac                                               ;
;   2.448 ;   0.120 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N9     ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/lab_lut5outt[1]                           ;
;   2.551 ;   0.103 ; FF ; IC   ; 1      ; FF_X30_Y9_N10         ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|d   ;
;   2.551 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N10         ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                                               ;
; 2.549 ; -0.003 ;    ; uTsu ; 1      ; FF_X30_Y9_N10 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+



Path #3: Setup slack is 0.040 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                                          ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                                                ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 2.545                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.585                                                                                                                                                                                                                       ;
; Slack                               ; 0.040                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 2.545 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.702       ; 28         ; 0.000 ; 0.482 ;
;    Cell                             ;       ; 3     ; 0.127       ; 5          ; 0.000 ; 0.127 ;
;    uTco                             ;       ; 1     ; 1.596       ; 63         ; 1.596 ; 1.596 ;
;    Combinational Loop               ;       ; 1     ; 0.120       ; 5          ; 0.120 ; 0.120 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                  ;
; 2.545   ; 2.545   ;    ;      ;        ;                       ;                    ; data path                                                                                         ;
;   1.596 ;   1.596 ; RR ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o ;
;   1.596 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                    ;
;   1.596 ;   0.000 ; RR ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                          ;
;   2.078 ;   0.482 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N51    ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|datae                                                               ;
;   2.205 ;   0.127 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N51    ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|combout                                                             ;
;   2.328 ;   0.123 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N9     ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|datac                                               ;
;   2.448 ;   0.120 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N9     ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/lab_lut5outt[1]                           ;
;   2.545 ;   0.097 ; FF ; IC   ; 1      ; FF_X30_Y9_N7          ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|d   ;
;   2.545 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N7          ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                               ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                                       ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552 ;    ;      ;        ;              ;              ; latch edge time                                                                               ;
; 2.585 ; 0.033 ;    ; uTsu ; 1      ; FF_X30_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+



Path #4: Setup slack is 0.766 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[3]                                                                                                                                                         ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 1.783                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.549                                                                                                                                                                                                                       ;
; Slack                               ; 0.766                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.783 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.858       ; 48         ; 0.103 ; 0.484 ;
;    Cell                             ;       ; 4     ; 0.482       ; 27         ; 0.000 ; 0.276 ;
;    uTco                             ;       ; 1     ; 0.323       ; 18         ; 0.323 ; 0.323 ;
;    Combinational Loop               ;       ; 1     ; 0.120       ; 7          ; 0.120 ; 0.120 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type       ; Element                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                    ; launch edge time                                                                                ;
; 1.783   ; 1.783   ;    ;      ;        ;                     ;                    ; data path                                                                                       ;
;   0.323 ;   0.323 ; RR ; uTco ; 5      ; FF_X32_Y11_N2       ; ALM Register       ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[3]|q                           ;
;   0.471 ;   0.148 ; RR ; IC   ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|datac                                                                  ;
;   0.574 ;   0.103 ; RF ; CELL ; 2      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|combout                                                                ;
;   0.677 ;   0.103 ; FR ; CELL ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0~cw_la_lab/laboutt[15]                                                  ;
;   1.161 ;   0.484 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|dataa                                                             ;
;   1.437 ;   0.276 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|combout                                                           ;
;   1.560 ;   0.123 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|datac                                             ;
;   1.680 ;   0.120 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/lab_lut5outt[1]                         ;
;   1.783 ;   0.103 ; FF ; IC   ; 1      ; FF_X30_Y9_N10       ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|d ;
;   1.783 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N10       ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                                               ;
; 2.549 ; -0.003 ;    ; uTsu ; 1      ; FF_X30_Y9_N10 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+



Path #5: Setup slack is 0.786 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[1]                                                                                                                                                         ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 1.763                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.549                                                                                                                                                                                                                       ;
; Slack                               ; 0.786                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.763 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.860       ; 49         ; 0.103 ; 0.484 ;
;    Cell                             ;       ; 4     ; 0.458       ; 26         ; 0.000 ; 0.276 ;
;    uTco                             ;       ; 1     ; 0.325       ; 18         ; 0.325 ; 0.325 ;
;    Combinational Loop               ;       ; 1     ; 0.120       ; 7          ; 0.120 ; 0.120 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type       ; Element                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                    ; launch edge time                                                                                ;
; 1.763   ; 1.763   ;    ;      ;        ;                     ;                    ; data path                                                                                       ;
;   0.325 ;   0.325 ; RR ; uTco ; 7      ; FF_X32_Y11_N8       ; ALM Register       ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[1]|q                           ;
;   0.475 ;   0.150 ; RR ; IC   ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|datad                                                                  ;
;   0.554 ;   0.079 ; RF ; CELL ; 2      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|combout                                                                ;
;   0.657 ;   0.103 ; FR ; CELL ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0~cw_la_lab/laboutt[15]                                                  ;
;   1.141 ;   0.484 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|dataa                                                             ;
;   1.417 ;   0.276 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|combout                                                           ;
;   1.540 ;   0.123 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|datac                                             ;
;   1.660 ;   0.120 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/lab_lut5outt[1]                         ;
;   1.763 ;   0.103 ; FF ; IC   ; 1      ; FF_X30_Y9_N10       ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|d ;
;   1.763 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N10       ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                                               ;
; 2.549 ; -0.003 ;    ; uTsu ; 1      ; FF_X30_Y9_N10 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+



Path #6: Setup slack is 0.808 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[3]                                                                                                                                                         ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 1.777                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.585                                                                                                                                                                                                                       ;
; Slack                               ; 0.808                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.777 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.852       ; 48         ; 0.097 ; 0.484 ;
;    Cell                             ;       ; 4     ; 0.482       ; 27         ; 0.000 ; 0.276 ;
;    uTco                             ;       ; 1     ; 0.323       ; 18         ; 0.323 ; 0.323 ;
;    Combinational Loop               ;       ; 1     ; 0.120       ; 7          ; 0.120 ; 0.120 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type       ; Element                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                    ; launch edge time                                                                                ;
; 1.777   ; 1.777   ;    ;      ;        ;                     ;                    ; data path                                                                                       ;
;   0.323 ;   0.323 ; RR ; uTco ; 5      ; FF_X32_Y11_N2       ; ALM Register       ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[3]|q                           ;
;   0.471 ;   0.148 ; RR ; IC   ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|datac                                                                  ;
;   0.574 ;   0.103 ; RF ; CELL ; 2      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|combout                                                                ;
;   0.677 ;   0.103 ; FR ; CELL ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0~cw_la_lab/laboutt[15]                                                  ;
;   1.161 ;   0.484 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|dataa                                                             ;
;   1.437 ;   0.276 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|combout                                                           ;
;   1.560 ;   0.123 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|datac                                             ;
;   1.680 ;   0.120 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/lab_lut5outt[1]                         ;
;   1.777 ;   0.097 ; FF ; IC   ; 1      ; FF_X30_Y9_N7        ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|d ;
;   1.777 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N7        ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                               ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                                       ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552 ;    ;      ;        ;              ;              ; latch edge time                                                                               ;
; 2.585 ; 0.033 ;    ; uTsu ; 1      ; FF_X30_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+



Path #7: Setup slack is 0.826 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[3]                                                                                                                                     ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                ;
; Data Arrival Time                   ; 1.722                                                                                                                                                                                                ;
; Data Required Time                  ; 2.548                                                                                                                                                                                                ;
; Slack                               ; 0.826                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.722 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.840       ; 49         ; 0.108 ; 0.259 ;
;    Cell                             ;       ; 3     ; 0.309       ; 18         ; 0.000 ; 0.182 ;
;    uTco                             ;       ; 1     ; 0.325       ; 19         ; 0.325 ; 0.325 ;
;    Combinational Loop               ;       ; 1     ; 0.248       ; 14         ; 0.248 ; 0.248 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                         ;
; 1.722   ; 1.722   ;    ;      ;        ;                    ;                    ; data path                                                                ;
;   0.325 ;   0.325 ; RR ; uTco ; 5      ; FF_X36_Y9_N50      ; ALM Register       ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[3]|q       ;
;   0.564 ;   0.239 ; RR ; IC   ; 1      ; LABCELL_X36_Y9_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i70~0|datae                                           ;
;   0.691 ;   0.127 ; RR ; CELL ; 2      ; LABCELL_X36_Y9_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i70~0|combout                                         ;
;   0.925 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N57 ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0|datad                                          ;
;   1.107 ;   0.182 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N57 ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0|combout                                        ;
;   1.215 ;   0.108 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45 ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch|dataa                         ;
;   1.463 ;   0.248 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45 ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]         ;
;   1.722 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d ;
;   1.722 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                        ;
; 2.548 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+



Path #8: Setup slack is 0.826 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[1]                                                                                                                                     ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                ;
; Data Arrival Time                   ; 1.722                                                                                                                                                                                                ;
; Data Required Time                  ; 2.548                                                                                                                                                                                                ;
; Slack                               ; 0.826                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.722 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.760       ; 44         ; 0.108 ; 0.259 ;
;    Cell                             ;       ; 3     ; 0.388       ; 23         ; 0.000 ; 0.206 ;
;    uTco                             ;       ; 1     ; 0.326       ; 19         ; 0.326 ; 0.326 ;
;    Combinational Loop               ;       ; 1     ; 0.248       ; 14         ; 0.248 ; 0.248 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                         ;
; 1.722   ; 1.722   ;    ;      ;        ;                    ;                    ; data path                                                                ;
;   0.326 ;   0.326 ; RR ; uTco ; 7      ; FF_X36_Y9_N2       ; ALM Register       ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[1]|q       ;
;   0.485 ;   0.159 ; RR ; IC   ; 1      ; LABCELL_X36_Y9_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i70~0|datac                                           ;
;   0.691 ;   0.206 ; RR ; CELL ; 2      ; LABCELL_X36_Y9_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i70~0|combout                                         ;
;   0.925 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N57 ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0|datad                                          ;
;   1.107 ;   0.182 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N57 ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0|combout                                        ;
;   1.215 ;   0.108 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45 ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch|dataa                         ;
;   1.463 ;   0.248 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45 ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]         ;
;   1.722 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d ;
;   1.722 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                        ;
; 2.548 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+



Path #9: Setup slack is 0.828 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[1]                                                                                                                                                         ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 1.757                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.585                                                                                                                                                                                                                       ;
; Slack                               ; 0.828                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.757 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.854       ; 49         ; 0.097 ; 0.484 ;
;    Cell                             ;       ; 4     ; 0.458       ; 26         ; 0.000 ; 0.276 ;
;    uTco                             ;       ; 1     ; 0.325       ; 18         ; 0.325 ; 0.325 ;
;    Combinational Loop               ;       ; 1     ; 0.120       ; 7          ; 0.120 ; 0.120 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type       ; Element                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                    ; launch edge time                                                                                ;
; 1.757   ; 1.757   ;    ;      ;        ;                     ;                    ; data path                                                                                       ;
;   0.325 ;   0.325 ; RR ; uTco ; 7      ; FF_X32_Y11_N8       ; ALM Register       ; pio0|pio0|rst_ctrl|n_cycle_count_to_initiate_rst_req_rdy_release[1]|q                           ;
;   0.475 ;   0.150 ; RR ; IC   ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|datad                                                                  ;
;   0.554 ;   0.079 ; RF ; CELL ; 2      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0|combout                                                                ;
;   0.657 ;   0.103 ; FR ; CELL ; 1      ; LABCELL_X32_Y11_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i94~0~cw_la_lab/laboutt[15]                                                  ;
;   1.141 ;   0.484 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|dataa                                                             ;
;   1.417 ;   0.276 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N51  ; Combinational cell ; pio0|pio0|rst_ctrl|i145~0xsyn|combout                                                           ;
;   1.540 ;   0.123 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|datac                                             ;
;   1.660 ;   0.120 ; RF ; LOOP ; 2      ; LABCELL_X30_Y9_N9   ; Combinational cell ; pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/lab_lut5outt[1]                         ;
;   1.757 ;   0.097 ; FF ; IC   ; 1      ; FF_X30_Y9_N7        ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|d ;
;   1.757 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N7        ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1   ;
+---------+---------+----+------+--------+---------------------+--------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                               ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                                       ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552 ;    ;      ;        ;              ;              ; latch edge time                                                                               ;
; 2.585 ; 0.033 ;    ; uTsu ; 1      ; FF_X30_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+-------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+



Path #10: Setup slack is 0.838 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[5]                                                                                                                                     ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                ;
; Data Arrival Time                   ; 1.710                                                                                                                                                                                                ;
; Data Required Time                  ; 2.548                                                                                                                                                                                                ;
; Slack                               ; 0.838                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.710 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.777       ; 45         ; 0.108 ; 0.259 ;
;    Cell                             ;       ; 3     ; 0.364       ; 21         ; 0.000 ; 0.182 ;
;    uTco                             ;       ; 1     ; 0.321       ; 19         ; 0.321 ; 0.321 ;
;    Combinational Loop               ;       ; 1     ; 0.248       ; 15         ; 0.248 ; 0.248 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                           ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element Type       ; Element                                                                  ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;                    ; launch edge time                                                         ;
; 1.710   ; 1.710   ;    ;      ;        ;                    ;                    ; data path                                                                ;
;   0.321 ;   0.321 ; RR ; uTco ; 2      ; FF_X36_Y9_N41      ; ALM Register       ; pio0|pio0|rst_ctrl|n_cycle_count_to_subsystem_rst_req_release[5]|q       ;
;   0.497 ;   0.176 ; RR ; IC   ; 1      ; LABCELL_X36_Y9_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i70~0|datad                                           ;
;   0.679 ;   0.182 ; RR ; CELL ; 2      ; LABCELL_X36_Y9_N21 ; Combinational cell ; pio0|pio0|rst_ctrl|i70~0|combout                                         ;
;   0.913 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X30_Y9_N57 ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0|datad                                          ;
;   1.095 ;   0.182 ; RR ; CELL ; 1      ; LABCELL_X30_Y9_N57 ; Combinational cell ; pio0|pio0|rst_ctrl|i139~0|combout                                        ;
;   1.203 ;   0.108 ; RR ; IC   ; 3      ; LABCELL_X30_Y9_N45 ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch|dataa                         ;
;   1.451 ;   0.248 ; RF ; LOOP ; 1      ; LABCELL_X30_Y9_N45 ; Combinational cell ; pio0|pio0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/laboutb[11]         ;
;   1.710 ;   0.259 ; FF ; IC   ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|d ;
;   1.710 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46      ; ALM Register       ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1   ;
+---------+---------+----+------+--------+--------------------+--------------------+--------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                        ;
; 2.548 ; -0.004 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.957 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||dut|dut|coreclkout_hip_pld_clk} -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {dut|dut|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                    ; Launch Clock        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 1.957 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1 ; dut|dut_avmm_clock0 ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.649      ; Slow fix4 0C Model              ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 1.957 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                    ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy                                                                                                             ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut_avmm_clock0                                                                                                                                                                                                      ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                           ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 0.649                                                                                                                                                                                                                    ;
; Data Required Time                  ; 2.606                                                                                                                                                                                                                    ;
; Slack                               ; 1.957                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                       ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.649 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.337       ; 52         ; 0.337 ; 0.337 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.312       ; 48         ; 0.312 ; 0.312 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                               ;
; 0.649   ; 0.649   ;    ;      ;        ;                ;              ; data path                                                                                                      ;
;   0.312 ;   0.312 ; FF ; uTco ; 1      ; FF_X13_Y16_N1  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|user_avmm_adapter_inst|warm_rst_rdy|q ;
;   0.649 ;   0.337 ; FF ; IC   ; 1      ; FF_X13_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1|d                   ;
;   0.649 ;   0.000 ; FF ; CELL ; 1      ; FF_X13_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1                     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+-------+-------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                    ;
+-------+-------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------+
; 2.571 ; 2.571 ;    ;      ;        ;                ;              ; latch edge time                                                                            ;
; 2.606 ; 0.035 ;    ; uTsu ; 1      ; FF_X13_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|p0_user_avmm_warm_rst_rdy_sync_inst|din_s1 ;
+-------+-------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 4.269 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------+------------------------------------------------+-----------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                        ; To Node                                        ; Launch Clock          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------+------------------------------------------------+-----------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+
; 4.269 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[3]  ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[3]  ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.894      ; Slow fix4 0C Model              ;
; 4.394 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[17] ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[17] ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.768      ; Slow fix4 0C Model              ;
; 4.399 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[14] ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[14] ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.612      ; Slow fix4 0C Model              ;
; 4.429 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[13] ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[13] ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.720      ; Slow fix4 0C Model              ;
; 4.429 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[7]  ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[7]  ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.582      ; Slow fix4 0C Model              ;
; 4.432 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[15] ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[15] ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.578      ; Slow fix4 0C Model              ;
; 4.437 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[11] ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[11] ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.712      ; Slow fix4 0C Model              ;
; 4.439 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[4]  ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[4]  ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.729      ; Slow fix4 0C Model              ;
; 4.449 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[5]  ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[5]  ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.630      ; Slow fix4 0C Model              ;
; 4.452 ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[8]  ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[8]  ; iopll0|iopll0_outclk1 ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 5.143        ; 0.000      ; 0.711      ; Slow fix4 0C Model              ;
+-------+--------------------------------------------------+------------------------------------------------+-----------------------+----------------------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 4.269 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[3]                                                                                                                                                                                                  ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[3]                                                                                                                                                                                                    ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.894                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.163                                                                                                                                                                                                                                            ;
; Slack                               ; 4.269                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.894 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.566       ; 63         ; 0.566 ; 0.566 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.328       ; 37         ; 0.328 ; 0.328 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                          ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                           ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                  ;
; 0.894   ; 0.894   ;    ;      ;        ;                ;              ; data path                                         ;
;   0.328 ;   0.328 ; RR ; uTco ; 2      ; FF_X49_Y22_N41 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[3]|q ;
;   0.894 ;   0.566 ; RR ; IC   ; 1      ; FF_X48_Y22_N22 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[3]|d   ;
;   0.894 ;   0.000 ; RR ; CELL ; 1      ; FF_X48_Y22_N22 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[3]     ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                 ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                       ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                               ;
; 5.163 ; 0.020 ;    ; uTsu ; 1      ; FF_X48_Y22_N22 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[3] ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+



Path #2: Setup slack is 4.394 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[17]                                                                                                                                                                                                 ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[17]                                                                                                                                                                                                   ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.768                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.162                                                                                                                                                                                                                                            ;
; Slack                               ; 4.394                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.768 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.440       ; 57         ; 0.440 ; 0.440 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.328       ; 43         ; 0.328 ; 0.328 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                           ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                            ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                   ;
; 0.768   ; 0.768   ;    ;      ;        ;                ;              ; data path                                          ;
;   0.328 ;   0.328 ; RR ; uTco ; 2      ; FF_X45_Y22_N29 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[17]|q ;
;   0.768 ;   0.440 ; RR ; IC   ; 1      ; FF_X44_Y22_N58 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[17]|d   ;
;   0.768 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y22_N58 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[17]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                  ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                        ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                                ;
; 5.162 ; 0.019 ;    ; uTsu ; 1      ; FF_X44_Y22_N58 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[17] ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+



Path #3: Setup slack is 4.399 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[14]                                                                                                                                                                                                 ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[14]                                                                                                                                                                                                   ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.612                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.011                                                                                                                                                                                                                                            ;
; Slack                               ; 4.399                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.294       ; 48         ; 0.294 ; 0.294 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.318       ; 52         ; 0.318 ; 0.318 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                           ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                            ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                   ;
; 0.612   ; 0.612   ;    ;      ;        ;                ;              ; data path                                          ;
;   0.318 ;   0.318 ; RR ; uTco ; 2      ; FF_X45_Y22_N4  ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[14]|q ;
;   0.612 ;   0.294 ; RR ; IC   ; 1      ; FF_X44_Y22_N23 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[14]|d   ;
;   0.612 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y22_N23 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[14]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                   ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                        ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                ;
; 5.011 ; -0.132 ;    ; uTsu ; 1      ; FF_X44_Y22_N23 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[14] ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------+



Path #4: Setup slack is 4.429 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[13]                                                                                                                                                                                                 ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[13]                                                                                                                                                                                                   ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.720                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.149                                                                                                                                                                                                                                            ;
; Slack                               ; 4.429                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.720 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.390       ; 54         ; 0.390 ; 0.390 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.330       ; 46         ; 0.330 ; 0.330 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                           ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                            ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                   ;
; 0.720   ; 0.720   ;    ;      ;        ;                ;              ; data path                                          ;
;   0.330 ;   0.330 ; RR ; uTco ; 2      ; FF_X45_Y22_N38 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[13]|q ;
;   0.720 ;   0.390 ; RR ; IC   ; 1      ; FF_X44_Y22_N49 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[13]|d   ;
;   0.720 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y22_N49 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[13]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                  ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                        ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                                ;
; 5.149 ; 0.006 ;    ; uTsu ; 1      ; FF_X44_Y22_N49 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[13] ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+



Path #5: Setup slack is 4.429 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[7]                                                                                                                                                                                                  ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[7]                                                                                                                                                                                                    ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.582                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.011                                                                                                                                                                                                                                            ;
; Slack                               ; 4.429                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.582 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.253       ; 43         ; 0.253 ; 0.253 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.329       ; 57         ; 0.329 ; 0.329 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                          ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                           ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                  ;
; 0.582   ; 0.582   ;    ;      ;        ;                ;              ; data path                                         ;
;   0.329 ;   0.329 ; RR ; uTco ; 2      ; FF_X45_Y22_N35 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[7]|q ;
;   0.582 ;   0.253 ; RR ; IC   ; 1      ; FF_X44_Y22_N11 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[7]|d   ;
;   0.582 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y22_N11 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[7]     ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                  ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                       ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                               ;
; 5.011 ; -0.132 ;    ; uTsu ; 1      ; FF_X44_Y22_N11 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[7] ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------+



Path #6: Setup slack is 4.432 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[15]                                                                                                                                                                                                 ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[15]                                                                                                                                                                                                   ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.578                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.010                                                                                                                                                                                                                                            ;
; Slack                               ; 4.432                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.578 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.262       ; 45         ; 0.262 ; 0.262 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.316       ; 55         ; 0.316 ; 0.316 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                           ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                            ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                   ;
; 0.578   ; 0.578   ;    ;      ;        ;                ;              ; data path                                          ;
;   0.316 ;   0.316 ; RR ; uTco ; 2      ; FF_X45_Y22_N10 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[15]|q ;
;   0.578 ;   0.262 ; RR ; IC   ; 1      ; FF_X44_Y22_N47 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[15]|d   ;
;   0.578 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y22_N47 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[15]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                   ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                        ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                                ;
; 5.010 ; -0.133 ;    ; uTsu ; 1      ; FF_X44_Y22_N47 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[15] ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------+



Path #7: Setup slack is 4.437 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[11]                                                                                                                                                                                                 ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[11]                                                                                                                                                                                                   ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.712                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.149                                                                                                                                                                                                                                            ;
; Slack                               ; 4.437                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.712 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.384       ; 54         ; 0.384 ; 0.384 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.328       ; 46         ; 0.328 ; 0.328 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                           ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                            ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                   ;
; 0.712   ; 0.712   ;    ;      ;        ;                ;              ; data path                                          ;
;   0.328 ;   0.328 ; RR ; uTco ; 2      ; FF_X45_Y22_N17 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[11]|q ;
;   0.712 ;   0.384 ; RR ; IC   ; 1      ; FF_X44_Y22_N55 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[11]|d   ;
;   0.712 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y22_N55 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[11]     ;
+---------+---------+----+------+--------+----------------+--------------+----------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                  ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                        ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                                ;
; 5.149 ; 0.006 ;    ; uTsu ; 1      ; FF_X44_Y22_N55 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[11] ;
+-------+-------+----+------+--------+----------------+--------------+------------------------------------------------+



Path #8: Setup slack is 4.439 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[4]                                                                                                                                                                                                  ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[4]                                                                                                                                                                                                    ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.729                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.168                                                                                                                                                                                                                                            ;
; Slack                               ; 4.439                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.729 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.401       ; 55         ; 0.401 ; 0.401 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.328       ; 45         ; 0.328 ; 0.328 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                          ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                           ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                  ;
; 0.729   ; 0.729   ;    ;      ;        ;                ;              ; data path                                         ;
;   0.328 ;   0.328 ; RR ; uTco ; 2      ; FF_X49_Y22_N5  ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[4]|q ;
;   0.729 ;   0.401 ; RR ; IC   ; 1      ; FF_X48_Y22_N19 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[4]|d   ;
;   0.729 ;   0.000 ; RR ; CELL ; 1      ; FF_X48_Y22_N19 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[4]     ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                 ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                       ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                               ;
; 5.168 ; 0.025 ;    ; uTsu ; 1      ; FF_X48_Y22_N19 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[4] ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+



Path #9: Setup slack is 4.449 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[5]                                                                                                                                                                                                  ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[5]                                                                                                                                                                                                    ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.630                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.079                                                                                                                                                                                                                                            ;
; Slack                               ; 4.449                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.630 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.302       ; 48         ; 0.302 ; 0.302 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.328       ; 52         ; 0.328 ; 0.328 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                          ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                           ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                  ;
; 0.630   ; 0.630   ;    ;      ;        ;                ;              ; data path                                         ;
;   0.328 ;   0.328 ; RR ; uTco ; 2      ; FF_X47_Y22_N2  ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[5]|q ;
;   0.630 ;   0.302 ; RR ; IC   ; 1      ; FF_X48_Y22_N31 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[5]|d   ;
;   0.630 ;   0.000 ; RR ; CELL ; 1      ; FF_X48_Y22_N31 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[5]     ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                  ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                       ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------+
; 5.143 ; 5.143  ;    ;      ;        ;                ;              ; latch edge time                               ;
; 5.079 ; -0.064 ;    ; uTsu ; 1      ; FF_X48_Y22_N31 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[5] ;
+-------+--------+----+------+--------+----------------+--------------+-----------------------------------------------+



Path #10: Setup slack is 4.452 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                            ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[8]                                                                                                                                                                                                  ;
; To Node                             ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[8]                                                                                                                                                                                                    ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                                            ;
; Latch Clock                         ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:552: set_data_delay -from [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|*data_in_d1*}] -to [get_registers {pio0|pio0|u_gen_txcrdt_tdata_sync|data_out*}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 5.143                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.711                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 5.163                                                                                                                                                                                                                                            ;
; Slack                               ; 4.452                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 5.143 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.711 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.395       ; 56         ; 0.395 ; 0.395 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.316       ; 44         ; 0.316 ; 0.316 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                          ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                           ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                  ;
; 0.711   ; 0.711   ;    ;      ;        ;                ;              ; data path                                         ;
;   0.316 ;   0.316 ; RR ; uTco ; 2      ; FF_X45_Y22_N31 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_in_d1[8]|q ;
;   0.711 ;   0.395 ; RR ; IC   ; 1      ; FF_X44_Y22_N28 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[8]|d   ;
;   0.711 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y22_N28 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[8]     ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                 ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                       ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+
; 5.143 ; 5.143 ;    ;      ;        ;                ;              ; latch edge time                               ;
; 5.163 ; 0.020 ;    ; uTsu ; 1      ; FF_X44_Y22_N28 ; ALM Register ; pio0|pio0|u_gen_txcrdt_tdata_sync|data_out[8] ;
+-------+-------+----+------+--------+----------------+--------------+-----------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 5 setup paths (0 violated).  Worst case slack is 6.667 

Tcl Command:
    report_timing -setup -data_delay -panel_name {Worst-Case Timing Paths||Setup Data Delay||dut|dut_avmm_clock0} -to_clock [get_clocks {dut|dut_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut_avmm_clock0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {dut|dut_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                            ; Launch Clock                   ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------+--------------+------------+------------+---------------------------------+
; 6.667 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[0]           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut|coreclkout_hip_pld_clk ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 1.030      ; Slow fix4 0C Model              ;
; 6.742 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[3]           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut|coreclkout_hip_pld_clk ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 0.942      ; Slow fix4 0C Model              ;
; 6.826 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[1]           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut|coreclkout_hip_pld_clk ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 0.858      ; Slow fix4 0C Model              ;
; 6.843 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[2]~DUPLICATE ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut|coreclkout_hip_pld_clk ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 0.853      ; Slow fix4 0C Model              ;
; 6.866 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[4]~DUPLICATE ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut|coreclkout_hip_pld_clk ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 0.800      ; Slow fix4 0C Model              ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 6.667 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[0]                                                                                                                                                                      ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.030                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.697                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.667                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 1.030 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.698       ; 68         ; 0.698 ; 0.698 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.332       ; 32         ; 0.332 ; 0.332 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                              ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                                     ;
; 1.030   ; 1.030   ;    ;      ;        ;                ;              ; data path                                                                                                                            ;
;   0.332 ;   0.332 ; RR ; uTco ; 5      ; FF_X16_Y13_N14 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[0]|q                                        ;
;   1.030 ;   0.698 ; RR ; IC   ; 1      ; FF_X1_Y13_N28  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   1.030 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y13_N28  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.697 ; 0.038 ;    ; uTsu ; 1      ; FF_X1_Y13_N28 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 6.742 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[3]                                                                                                                                                                      ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.942                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.684                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.742                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.942 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.615       ; 65         ; 0.615 ; 0.615 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.327       ; 35         ; 0.327 ; 0.327 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                     ;
; 0.942   ; 0.942   ;    ;      ;        ;               ;              ; data path                                                                                                                            ;
;   0.327 ;   0.327 ; RR ; uTco ; 3      ; FF_X16_Y13_N8 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[3]|q                                        ;
;   0.942 ;   0.615 ; RR ; IC   ; 1      ; FF_X1_Y13_N37 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.942 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y13_N37 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.684 ; 0.025 ;    ; uTsu ; 1      ; FF_X1_Y13_N37 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 6.826 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[1]                                                                                                                                                                      ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.858                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.684                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.826                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.858 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.534       ; 62         ; 0.534 ; 0.534 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.324       ; 38         ; 0.324 ; 0.324 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                              ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                                     ;
; 0.858   ; 0.858   ;    ;      ;        ;                ;              ; data path                                                                                                                            ;
;   0.324 ;   0.324 ; RR ; uTco ; 3      ; FF_X16_Y13_N44 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[1]|q                                        ;
;   0.858 ;   0.534 ; RR ; IC   ; 1      ; FF_X1_Y13_N25  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.858 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y13_N25  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.684 ; 0.025 ;    ; uTsu ; 1      ; FF_X1_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 6.843 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[2]~DUPLICATE                                                                                                                                                            ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.853                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.696                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.843                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.853 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.539       ; 63         ; 0.539 ; 0.539 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.314       ; 37         ; 0.314 ; 0.314 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                     ;
; 0.853   ; 0.853   ;    ;      ;        ;               ;              ; data path                                                                                                                            ;
;   0.314 ;   0.314 ; RR ; uTco ; 3      ; FF_X16_Y13_N4 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[2]~DUPLICATE|q                              ;
;   0.853 ;   0.539 ; RR ; IC   ; 1      ; FF_X1_Y13_N40 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.853 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y13_N40 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+---------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.696 ; 0.037 ;    ; uTsu ; 1      ; FF_X1_Y13_N40 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 6.866 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[4]~DUPLICATE                                                                                                                                                            ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                   ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.800                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.666                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.866                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 0.800 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 1     ; 0.488       ; 61         ; 0.488 ; 0.488 ;
;    Cell                             ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                             ;       ; 1     ; 0.312       ; 39         ; 0.312 ; 0.312 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                              ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                                     ;
; 0.800   ; 0.800   ;    ;      ;        ;                ;              ; data path                                                                                                                            ;
;   0.312 ;   0.312 ; RR ; uTco ; 2      ; FF_X16_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_adapter_pld_rst_n_r[4]~DUPLICATE|q                              ;
;   0.800 ;   0.488 ; RR ; IC   ; 1      ; FF_X1_Y13_N43  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|d ;
;   0.800 ;   0.000 ; RR ; CELL ; 1      ; FF_X1_Y13_N43  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1   ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                     ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr  ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659 ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.666 ; 0.007 ;    ; uTsu ; 1      ; FF_X1_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+-------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.312 

Tcl Command:
    report_timing -recovery -data_delay -panel_name {Worst-Case Timing Paths||Recovery Data Delay||dut|dut|coreclkout_hip_pld_clk} -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut|coreclkout_hip_pld_clk}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {dut|dut|coreclkout_hip_pld_clk} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 1.312 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1                                         ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.176      ; Slow fix4 0C Model              ;
; 1.321 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1                                     ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.176      ; Slow fix4 0C Model              ;
; 1.325 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1                             ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.176      ; Slow fix4 0C Model              ;
; 1.420 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1                                    ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.075      ; Slow fix4 0C Model              ;
; 1.422 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1                                     ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.075      ; Slow fix4 0C Model              ;
; 1.425 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1] ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1                                            ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 1.075      ; Slow fix4 0C Model              ;
; 1.533 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1 ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.966      ; Slow fix4 0C Model              ;
; 1.569 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                    ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1 ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.939      ; Slow fix4 0C Model              ;
; 1.895 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]     ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_1|din_s1                                  ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.599      ; Slow fix4 0C Model              ;
; 1.896 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]     ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_0|din_s1                                  ; dut|dut|coreclkout_hip_pld_clk ; dut|dut|coreclkout_hip_pld_clk ; 2.571        ; 0.000      ; 0.599      ; Slow fix4 0C Model              ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 1.312 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                     ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                     ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                            ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                            ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                     ;
; Data Arrival Time                   ; 1.176                                                                                                                                                                                                                     ;
; Data Required Time                  ; 2.488                                                                                                                                                                                                                     ;
; Slack                               ; 1.312                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                        ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.176 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.847       ; 72         ; 0.847 ; 0.847 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.329       ; 28         ; 0.329 ; 0.329 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                        ;
; 1.176   ; 1.176   ;    ;      ;        ;                ;              ; data path                                                                                               ;
;   0.329 ;   0.329 ; RR ; uTco ; 56     ; FF_X14_Y19_N4  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.176 ;   0.847 ; RF ; IC   ; 1      ; FF_X15_Y13_N52 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1|clrn        ;
;   1.176 ;   0.000 ; FF ; CELL ; 1      ; FF_X15_Y13_N52 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1             ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                     ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                             ;
; 2.488 ; -0.083 ;    ; uTsu ; 1      ; FF_X15_Y13_N52 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_core_rst_n_sync|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 1.321 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                        ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                         ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                         ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                         ;
; Data Arrival Time                   ; 1.176                                                                                                                                                                                                                         ;
; Data Required Time                  ; 2.497                                                                                                                                                                                                                         ;
; Slack                               ; 1.321                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                            ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.176 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.847       ; 72         ; 0.847 ; 0.847 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.329       ; 28         ; 0.329 ; 0.329 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                        ;
; 1.176   ; 1.176   ;    ;      ;        ;               ;              ; data path                                                                                               ;
;   0.329 ;   0.329 ; RR ; uTco ; 56     ; FF_X14_Y19_N4 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.176 ;   0.847 ; RF ; IC   ; 1      ; FF_X15_Y13_N1 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1|clrn    ;
;   1.176 ;   0.000 ; FF ; CELL ; 1      ; FF_X15_Y13_N1 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1         ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                   ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                         ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                 ;
; 2.497 ; -0.074 ;    ; uTsu ; 1      ; FF_X15_Y13_N1 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_in_use_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 1.325 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                 ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                                 ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                        ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                        ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                 ;
; Data Arrival Time                   ; 1.176                                                                                                                                                                                                                                 ;
; Data Required Time                  ; 2.501                                                                                                                                                                                                                                 ;
; Slack                               ; 1.325                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                    ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.176 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.847       ; 72         ; 0.847 ; 0.847 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.329       ; 28         ; 0.329 ; 0.329 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                      ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                             ;
; 1.176   ; 1.176   ;    ;      ;        ;                ;              ; data path                                                                                                    ;
;   0.329 ;   0.329 ; RR ; uTco ; 56     ; FF_X14_Y19_N4  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q      ;
;   1.176 ;   0.847 ; RF ; IC   ; 1      ; FF_X15_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1|clrn ;
;   1.176 ;   0.000 ; FF ; CELL ; 1      ; FF_X15_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                 ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                         ;
; 2.501 ; -0.070 ;    ; uTsu ; 1      ; FF_X15_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_pld_link_req_rst_n_sync_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 1.420 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                         ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                          ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                          ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                 ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                 ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                          ;
; Data Arrival Time                   ; 1.075                                                                                                                                                                                                                          ;
; Data Required Time                  ; 2.495                                                                                                                                                                                                                          ;
; Slack                               ; 1.420                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                             ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.075 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.746       ; 69         ; 0.746 ; 0.746 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.329       ; 31         ; 0.329 ; 0.329 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                        ;
; 1.075   ; 1.075   ;    ;      ;        ;                ;              ; data path                                                                                               ;
;   0.329 ;   0.329 ; RR ; uTco ; 56     ; FF_X14_Y19_N4  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.075 ;   0.746 ; RF ; IC   ; 1      ; FF_X17_Y13_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1|clrn   ;
;   1.075 ;   0.000 ; FF ; CELL ; 1      ; FF_X17_Y13_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1        ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                     ;
+-------+--------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                          ;
+-------+--------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                  ;
; 2.495 ; -0.076 ;    ; uTsu ; 1      ; FF_X17_Y13_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_tx_dsk_done_sync_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 1.422 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                        ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                         ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                         ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                         ;
; Data Arrival Time                   ; 1.075                                                                                                                                                                                                                         ;
; Data Required Time                  ; 2.497                                                                                                                                                                                                                         ;
; Slack                               ; 1.422                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                            ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.075 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.746       ; 69         ; 0.746 ; 0.746 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.329       ; 31         ; 0.329 ; 0.329 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                        ;
; 1.075   ; 1.075   ;    ;      ;        ;                ;              ; data path                                                                                               ;
;   0.329 ;   0.329 ; RR ; uTco ; 56     ; FF_X14_Y19_N4  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.075 ;   0.746 ; RF ; IC   ; 1      ; FF_X17_Y13_N31 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1|clrn    ;
;   1.075 ;   0.000 ; FF ; CELL ; 1      ; FF_X17_Y13_N31 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1         ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                    ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                         ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                 ;
; 2.497 ; -0.074 ;    ; uTsu ; 1      ; FF_X17_Y13_N31 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|core_pll_lock_sync_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 1.425 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                 ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]                                                                                                                  ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                         ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                         ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                  ;
; Data Arrival Time                   ; 1.075                                                                                                                                                                                                                  ;
; Data Required Time                  ; 2.500                                                                                                                                                                                                                  ;
; Slack                               ; 1.425                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                     ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.075 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.746       ; 69         ; 0.746 ; 0.746 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.329       ; 31         ; 0.329 ; 0.329 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                        ;
; 1.075   ; 1.075   ;    ;      ;        ;                ;              ; data path                                                                                               ;
;   0.329 ;   0.329 ; RR ; uTco ; 56     ; FF_X14_Y19_N4  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pld_clk_ninit_done_sync_inst|dreg[1]|q ;
;   1.075 ;   0.746 ; RF ; IC   ; 1      ; FF_X17_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1|clrn           ;
;   1.075 ;   0.000 ; FF ; CELL ; 1      ; FF_X17_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1                ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                  ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                          ;
; 2.500 ; -0.071 ;    ; uTsu ; 1      ; FF_X17_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|pin_perst_n_sync|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 1.533 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                            ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                             ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                                                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                                             ;
; Data Arrival Time                   ; 0.966                                                                                                                                                                                                                                                             ;
; Data Required Time                  ; 2.499                                                                                                                                                                                                                                                             ;
; Slack                               ; 1.533                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.966 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.630       ; 65         ; 0.630 ; 0.630 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.336       ; 35         ; 0.336 ; 0.336 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                  ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                         ;
; 0.966   ; 0.966   ;    ;      ;        ;               ;              ; data path                                                                                                                                ;
;   0.336 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                                     ;
;   0.966 ;   0.630 ; RF ; IC   ; 1      ; FF_X9_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1|clrn ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; FF_X9_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                             ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                     ;
; 2.499 ; -0.072 ;    ; uTsu ; 1      ; FF_X9_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 1.569 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                            ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                             ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                                                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                                                    ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                                                             ;
; Data Arrival Time                   ; 0.939                                                                                                                                                                                                                                                             ;
; Data Required Time                  ; 2.508                                                                                                                                                                                                                                                             ;
; Slack                               ; 1.569                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                                ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.939 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.603       ; 64         ; 0.603 ; 0.603 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.336       ; 36         ; 0.336 ; 0.336 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                                  ;
+---------+---------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                                                         ;
; 0.939   ; 0.939   ;    ;      ;        ;                ;              ; data path                                                                                                                                ;
;   0.336 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q                                                     ;
;   0.939 ;   0.603 ; RF ; IC   ; 1      ; FF_X12_Y13_N34 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1|clrn ;
;   0.939 ;   0.000 ; FF ; CELL ; 1      ; FF_X12_Y13_N34 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                        ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                                                             ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;                ;              ; latch edge time                                                                                                                     ;
; 2.508 ; -0.063 ;    ; uTsu ; 1      ; FF_X12_Y13_N34 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 1.895 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_1|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                   ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_1|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.599                                                                                                                                                                                                                            ;
; Data Required Time                  ; 2.494                                                                                                                                                                                                                            ;
; Slack                               ; 1.895                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.599 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.290       ; 48         ; 0.290 ; 0.290 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 52         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                        ;
; 0.599   ; 0.599   ;    ;      ;        ;               ;              ; data path                                                                                               ;
;   0.309 ;   0.309 ; FF ; uTco ; 9      ; FF_X1_Y16_N1  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]|q     ;
;   0.599 ;   0.290 ; FF ; IC   ; 1      ; FF_X1_Y16_N10 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_1|din_s1|clrn ;
;   0.599 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y16_N10 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_1|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                    ;
; 2.494 ; -0.077 ;    ; uTsu ; 1      ; FF_X1_Y16_N10 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_1|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 1.896 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                           ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_0|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                   ;
; Latch Clock                         ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                                   ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_0|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.571                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 0.599                                                                                                                                                                                                                            ;
; Data Required Time                  ; 2.495                                                                                                                                                                                                                            ;
; Slack                               ; 1.896                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.571 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.599 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.290       ; 48         ; 0.290 ; 0.290 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 52         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                        ;
; 0.599   ; 0.599   ;    ;      ;        ;               ;              ; data path                                                                                               ;
;   0.309 ;   0.309 ; FF ; uTco ; 9      ; FF_X1_Y16_N1  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_rst_tree|reset_status_tree[0]|q     ;
;   0.599 ;   0.290 ; FF ; IC   ; 1      ; FF_X1_Y16_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_0|din_s1|clrn ;
;   0.599 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y16_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_0|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+---------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; 2.571 ; 2.571  ;    ;      ;        ;               ;              ; latch edge time                                                                                    ;
; 2.495 ; -0.076 ;    ; uTsu ; 1      ; FF_X1_Y16_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|st_rx_tuser_halt_0|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 1.472 

Tcl Command:
    report_timing -recovery -data_delay -panel_name {Worst-Case Timing Paths||Recovery Data Delay||iopll0|iopll0_outclk1} -to_clock [get_clocks {iopll0|iopll0_outclk1}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {iopll0|iopll0_outclk1}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {iopll0|iopll0_outclk1} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                       ; To Node                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; 1.472 ; pio0|pio0|rst_ctrl|pcie_rst_n                   ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1                    ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.979      ; Slow fix4 0C Model              ;
; 1.488 ; pio0|pio0|rst_ctrl|pcie_rst_n                   ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1                    ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.979      ; Slow fix4 0C Model              ;
; 1.515 ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.959      ; Slow fix4 0C Model              ;
; 1.515 ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.959      ; Slow fix4 0C Model              ;
; 1.521 ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                        ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.959      ; Slow fix4 0C Model              ;
; 1.721 ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.747      ; Slow fix4 0C Model              ;
; 1.728 ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1                        ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.747      ; Slow fix4 0C Model              ;
; 1.729 ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1] ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ; iopll0|iopll0_outclk1 ; iopll0|iopll0_outclk1 ; 2.552        ; 0.000      ; 0.747      ; Slow fix4 0C Model              ;
+-------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 1.472 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                    ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|pcie_rst_n                                                                                                                                                                            ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                    ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                    ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 0.979                                                                                                                                                                                                    ;
; Data Required Time                  ; 2.451                                                                                                                                                                                                    ;
; Slack                               ; 1.472                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                       ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.979 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.666       ; 68         ; 0.666 ; 0.666 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 32         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                         ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                ;
; 0.979   ; 0.979   ;    ;      ;        ;                ;              ; data path                                                                       ;
;   0.313 ;   0.313 ; RR ; uTco ; 9      ; FF_X36_Y12_N58 ; ALM Register ; pio0|pio0|rst_ctrl|pcie_rst_n|q                                                 ;
;   0.979 ;   0.666 ; RF ; IC   ; 1      ; FF_X33_Y9_N1   ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1|clrn ;
;   0.979 ;   0.000 ; FF ; CELL ; 1      ; FF_X33_Y9_N1   ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                             ;
+-------+--------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                    ;
+-------+--------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;              ;              ; latch edge time                                                            ;
; 2.451 ; -0.101 ;    ; uTsu ; 1      ; FF_X33_Y9_N1 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[0].resp_rst_sync|din_s1 ;
+-------+--------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------+



Path #2: Recovery slack is 1.488 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                   ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                    ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; pio0|pio0|rst_ctrl|pcie_rst_n                                                                                                                                                                            ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                    ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                    ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 0.979                                                                                                                                                                                                    ;
; Data Required Time                  ; 2.467                                                                                                                                                                                                    ;
; Slack                               ; 1.488                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                       ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.979 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.666       ; 68         ; 0.666 ; 0.666 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 32         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                         ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                ;
; 0.979   ; 0.979   ;    ;      ;        ;                ;              ; data path                                                                       ;
;   0.313 ;   0.313 ; RR ; uTco ; 9      ; FF_X36_Y12_N58 ; ALM Register ; pio0|pio0|rst_ctrl|pcie_rst_n|q                                                 ;
;   0.979 ;   0.666 ; RF ; IC   ; 1      ; FF_X33_Y9_N25  ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1|clrn ;
;   0.979 ;   0.000 ; FF ; CELL ; 1      ; FF_X33_Y9_N25  ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                    ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                            ;
; 2.467 ; -0.085 ;    ; uTsu ; 1      ; FF_X33_Y9_N25 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_resp_rst_sync[1].resp_rst_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------+



Path #3: Recovery slack is 1.515 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.959                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.474                                                                                                                                                                                                                       ;
; Slack                               ; 1.515                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.959 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.646       ; 67         ; 0.646 ; 0.646 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 33         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                   ;
; 0.959   ; 0.959   ;    ;      ;        ;               ;              ; data path                                                                                          ;
;   0.313 ;   0.313 ; RR ; uTco ; 21     ; FF_X31_Y9_N4  ; ALM Register ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.959 ;   0.646 ; RF ; IC   ; 1      ; FF_X30_Y9_N10 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|clrn ;
;   0.959 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N10 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                                               ;
; 2.474 ; -0.078 ;    ; uTsu ; 1      ; FF_X30_Y9_N10 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 1.515 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.959                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.474                                                                                                                                                                                                                       ;
; Slack                               ; 1.515                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.959 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.646       ; 67         ; 0.646 ; 0.646 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 33         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                         ;
+---------+---------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                                            ;
+---------+---------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;              ;              ; launch edge time                                                                                   ;
; 0.959   ; 0.959   ;    ;      ;        ;              ;              ; data path                                                                                          ;
;   0.313 ;   0.313 ; RR ; uTco ; 21     ; FF_X31_Y9_N4 ; ALM Register ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.959 ;   0.646 ; RF ; IC   ; 1      ; FF_X30_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|clrn ;
;   0.959 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                ;
+-------+--------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                                       ;
+-------+--------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;              ;              ; latch edge time                                                                               ;
; 2.474 ; -0.078 ;    ; uTsu ; 1      ; FF_X30_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[0].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 1.521 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                      ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                ;
; Data Arrival Time                   ; 0.959                                                                                                                                                                                                ;
; Data Required Time                  ; 2.480                                                                                                                                                                                                ;
; Slack                               ; 1.521                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.959 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.646       ; 67         ; 0.646 ; 0.646 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 33         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                   ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                     ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                            ;
; 0.959   ; 0.959   ;    ;      ;        ;               ;              ; data path                                                                   ;
;   0.313 ;   0.313 ; RR ; uTco ; 21     ; FF_X31_Y9_N4  ; ALM Register ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                           ;
;   0.959 ;   0.646 ; RF ; IC   ; 1      ; FF_X30_Y9_N46 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1|clrn ;
;   0.959 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y9_N46 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                        ;
; 2.480 ; -0.072 ;    ; uTsu ; 1      ; FF_X30_Y9_N46 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[1].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+



Path #6: Recovery slack is 1.721 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.747                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.468                                                                                                                                                                                                                       ;
; Slack                               ; 1.721                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.747 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.434       ; 58         ; 0.434 ; 0.434 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 42         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                         ;
+---------+---------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                                            ;
+---------+---------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;              ;              ; launch edge time                                                                                   ;
; 0.747   ; 0.747   ;    ;      ;        ;              ;              ; data path                                                                                          ;
;   0.313 ;   0.313 ; RR ; uTco ; 21     ; FF_X31_Y9_N4 ; ALM Register ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.747 ;   0.434 ; RF ; IC   ; 1      ; FF_X31_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1|clrn ;
;   0.747 ;   0.000 ; FF ; CELL ; 1      ; FF_X31_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+--------------+--------------+----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                ;
+-------+--------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location     ; Element Type ; Element                                                                                       ;
+-------+--------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;              ;              ; latch edge time                                                                               ;
; 2.468 ; -0.084 ;    ; uTsu ; 1      ; FF_X31_Y9_N7 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[0].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+--------------+--------------+-----------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 1.728 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                      ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                ;
; Data Arrival Time                   ; 0.747                                                                                                                                                                                                ;
; Data Required Time                  ; 2.475                                                                                                                                                                                                ;
; Slack                               ; 1.728                                                                                                                                                                                                ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.747 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.434       ; 58         ; 0.434 ; 0.434 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 42         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                   ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                     ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                            ;
; 0.747   ; 0.747   ;    ;      ;        ;               ;              ; data path                                                                   ;
;   0.313 ;   0.313 ; RR ; uTco ; 21     ; FF_X31_Y9_N4  ; ALM Register ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                           ;
;   0.747 ;   0.434 ; RF ; IC   ; 1      ; FF_X31_Y9_N49 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1|clrn ;
;   0.747 ;   0.000 ; FF ; CELL ; 1      ; FF_X31_Y9_N49 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                          ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                        ;
; 2.475 ; -0.077 ;    ; uTsu ; 1      ; FF_X31_Y9_N49 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_req_sync[0].hs_req_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------+



Path #8: Recovery slack is 1.729 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]                                                                                                                                                                             ;
; To Node                             ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; Latch Clock                         ; iopll0|iopll0_outclk1                                                                                                                                                                                                       ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 2.552                                                                                                                                                                                                                       ;
; Data Arrival Time                   ; 0.747                                                                                                                                                                                                                       ;
; Data Required Time                  ; 2.476                                                                                                                                                                                                                       ;
; Slack                               ; 1.729                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 2.552 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.747 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.434       ; 58         ; 0.434 ; 0.434 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.313       ; 42         ; 0.313 ; 0.313 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                            ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                   ;
; 0.747   ; 0.747   ;    ;      ;        ;               ;              ; data path                                                                                          ;
;   0.313 ;   0.313 ; RR ; uTco ; 21     ; FF_X31_Y9_N4  ; ALM Register ; dut|dut|u_pciess_p0|u_ninit_done_n_sync|dreg[1]|q                                                  ;
;   0.747 ;   0.434 ; RF ; IC   ; 1      ; FF_X31_Y9_N58 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1|clrn ;
;   0.747 ;   0.000 ; FF ; CELL ; 1      ; FF_X31_Y9_N58 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                       ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+
; 2.552 ; 2.552  ;    ;      ;        ;               ;              ; latch edge time                                                                               ;
; 2.476 ; -0.076 ;    ; uTsu ; 1      ; FF_X31_Y9_N58 ; ALM Register ; dut|dut|u_pciess_p0|u_ss_rst_seq|gen_hs_rdy_sync[1].gen_init_to_hs_sync[1].hs_rdy_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.131 

Tcl Command:
    report_timing -recovery -data_delay -panel_name {Worst-Case Timing Paths||Recovery Data Delay||dut|dut_avmm_clock0} -to_clock [get_clocks {dut|dut_avmm_clock0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {dut|dut_avmm_clock0}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -data_delay 
    -panel_name {dut|dut_avmm_clock0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Fast fix4 0C Model
    Fast fix4 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                   ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------+--------------+------------+------------+---------------------------------+
; 5.131 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1                              ; internal_clk                   ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 2.431      ; Slow fix4 0C Model              ;
; 6.514 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut_avmm_clock0            ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 1.053      ; Slow fix4 0C Model              ;
; 6.514 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut_avmm_clock0            ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 1.053      ; Slow fix4 0C Model              ;
; 6.516 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut_avmm_clock0            ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 1.053      ; Slow fix4 0C Model              ;
; 6.516 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut_avmm_clock0            ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 1.053      ; Slow fix4 0C Model              ;
; 6.518 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                  ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ; dut|dut_avmm_clock0            ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 1.053      ; Slow fix4 0C Model              ;
; 6.529 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                                                  ; dut|dut|coreclkout_hip_pld_clk ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 1.028      ; Slow fix4 0C Model              ;
; 6.941 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                                 ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1                                         ; dut|dut_avmm_clock0            ; dut|dut_avmm_clock0 ; 7.659        ; 0.000      ; 0.628      ; Slow fix4 0C Model              ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 5.131 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                              ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                               ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg                                                                                                                  ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; internal_clk                                                                                                                                                                                                                        ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                 ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                               ;
; Data Arrival Time                   ; 2.431                                                                                                                                                                                                                               ;
; Data Required Time                  ; 7.562                                                                                                                                                                                                                               ;
; Slack                               ; 5.131                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                  ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 2.431 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 2     ; 0.826       ; 34         ; 0.000 ; 0.826 ;
;    Cell                                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 1.605       ; 66         ; 1.605 ; 1.605 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 2.431   ; 2.431   ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   1.605 ;   1.605 ; FF ; uTco ; 1      ; SDMGPIOOUT_X3_Y2_N135 ; SDM GPIO OUT block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset|gpio_o          ;
;   1.605 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                             ;
;   1.605 ;   0.000 ; FF ; CELL ; 39     ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                   ;
;   2.431 ;   0.826 ; FF ; IC   ; 1      ; FF_X6_Y9_N7           ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1|clrn ;
;   2.431 ;   0.000 ; FF ; CELL ; 1      ; FF_X6_Y9_N7           ; ALM Register       ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1      ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                       ;
+-------+--------+----+------+--------+-------------+--------------+-------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location    ; Element Type ; Element                                                                                               ;
+-------+--------+----+------+--------+-------------+--------------+-------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;             ;              ; latch edge time                                                                                       ;
; 7.562 ; -0.097 ;    ; uTsu ; 1      ; FF_X6_Y9_N7 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_clk_ninit_done_sync_inst|din_s1 ;
+-------+--------+----+------+--------+-------------+--------------+-------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 6.514 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.053                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.567                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.514                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.053 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.744       ; 71         ; 0.744 ; 0.744 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 29         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                        ;
; 1.053   ; 1.053   ;    ;      ;        ;               ;              ; data path                                                                                                                               ;
;   0.309 ;   0.309 ; RR ; uTco ; 20     ; FF_X6_Y9_N1   ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.053 ;   0.744 ; RF ; IC   ; 1      ; FF_X1_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.053 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.567 ; -0.092 ;    ; uTsu ; 1      ; FF_X1_Y13_N25 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[1].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 6.514 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.053                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.567                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.514                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.053 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.744       ; 71         ; 0.744 ; 0.744 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 29         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                        ;
; 1.053   ; 1.053   ;    ;      ;        ;               ;              ; data path                                                                                                                               ;
;   0.309 ;   0.309 ; RR ; uTco ; 20     ; FF_X6_Y9_N1   ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.053 ;   0.744 ; RF ; IC   ; 1      ; FF_X1_Y13_N28 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.053 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y13_N28 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.567 ; -0.092 ;    ; uTsu ; 1      ; FF_X1_Y13_N28 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[0].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 6.516 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.053                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.569                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.516                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.053 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.744       ; 71         ; 0.744 ; 0.744 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 29         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                        ;
; 1.053   ; 1.053   ;    ;      ;        ;               ;              ; data path                                                                                                                               ;
;   0.309 ;   0.309 ; RR ; uTco ; 20     ; FF_X6_Y9_N1   ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.053 ;   0.744 ; RF ; IC   ; 1      ; FF_X1_Y13_N37 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.053 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y13_N37 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.569 ; -0.090 ;    ; uTsu ; 1      ; FF_X1_Y13_N37 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[3].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 6.516 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.053                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.569                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.516                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.053 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.744       ; 71         ; 0.744 ; 0.744 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 29         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                        ;
; 1.053   ; 1.053   ;    ;      ;        ;               ;              ; data path                                                                                                                               ;
;   0.309 ;   0.309 ; RR ; uTco ; 20     ; FF_X6_Y9_N1   ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.053 ;   0.744 ; RF ; IC   ; 1      ; FF_X1_Y13_N40 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.053 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y13_N40 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.569 ; -0.090 ;    ; uTsu ; 1      ; FF_X1_Y13_N40 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[2].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 6.518 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                                                            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r                                                                                                                                                                                ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                                                              ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                                                            ;
; Data Arrival Time                   ; 1.053                                                                                                                                                                                                                                                            ;
; Data Required Time                  ; 7.571                                                                                                                                                                                                                                                            ;
; Slack                               ; 6.518                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                                                               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.053 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.744       ; 71         ; 0.744 ; 0.744 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.309       ; 29         ; 0.309 ; 0.309 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                                 ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                                                                        ;
; 1.053   ; 1.053   ;    ;      ;        ;               ;              ; data path                                                                                                                               ;
;   0.309 ;   0.309 ; RR ; uTco ; 20     ; FF_X6_Y9_N1   ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|avmm_src_alive_r|q                                                     ;
;   1.053 ;   0.744 ; RF ; IC   ; 1      ; FF_X1_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1|clrn ;
;   1.053 ;   0.000 ; FF ; CELL ; 1      ; FF_X1_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                      ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                                                            ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;               ;              ; latch edge time                                                                                                                    ;
; 7.571 ; -0.088 ;    ; uTsu ; 1      ; FF_X1_Y13_N43 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|g_active_ch_pld_rst_n[4].pld_adapter_tx_pld_rst_n_reg_sync|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 6.529 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                           ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d                                                                                                                              ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut|coreclkout_hip_pld_clk                                                                                                                                                                                  ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                             ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                           ;
; Data Arrival Time                   ; 1.028                                                                                                                                                                                                           ;
; Data Required Time                  ; 7.557                                                                                                                                                                                                           ;
; Slack                               ; 6.529                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                              ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 1.028 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.692       ; 67         ; 0.692 ; 0.692 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.336       ; 33         ; 0.336 ; 0.336 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                              ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                                ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;               ;              ; launch edge time                                                                       ;
; 1.028   ; 1.028   ;    ;      ;        ;               ;              ; data path                                                                              ;
;   0.336 ;   0.336 ; RR ; uTco ; 241    ; FF_X17_Y13_N1 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d|q   ;
;   1.028 ;   0.692 ; RF ; IC   ; 1      ; FF_X14_Y16_N7 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1|clrn ;
;   1.028 ;   0.000 ; FF ; CELL ; 1      ; FF_X14_Y16_N7 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1      ;
+---------+---------+----+------+--------+---------------+--------------+----------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                     ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location      ; Element Type ; Element                                                                           ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;               ;              ; latch edge time                                                                   ;
; 7.557 ; -0.102 ;    ; uTsu ; 1      ; FF_X14_Y16_N7 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|din_s1 ;
+-------+--------+----+------+--------+---------------+--------------+-----------------------------------------------------------------------------------+



Path #8: Recovery slack is 6.941 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                            ; Value                                                                                                                                                                                                                    ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                           ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]                                                                                                                                       ;
; To Node                             ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1                                                                                                                               ;
; Launch Clock                        ; dut|dut_avmm_clock0                                                                                                                                                                                                      ;
; Latch Clock                         ; dut|dut_avmm_clock0                                                                                                                                                                                                      ;
; SDC Exception                       ; sm_pciess.sdc:513: set_data_delay -to [get_registers {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1}] -value_multiplier 0.900 -get_value_from_clock_period dst_clock_period ;
; Max Delay Exception (Datapath Only) ; 7.659                                                                                                                                                                                                                    ;
; Data Arrival Time                   ; 0.628                                                                                                                                                                                                                    ;
; Data Required Time                  ; 7.569                                                                                                                                                                                                                    ;
; Slack                               ; 6.941                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions     ; Slow fix4 0C Model                                                                                                                                                                                                       ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------+
; Statistics                                                                                        ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
; Recovery Relationship (from Max Delay) ; 7.659 ;       ;             ;            ;       ;       ;
; Clock Skew                             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay                             ; 0.628 ;       ;             ;            ;       ;       ;
; Number of Logic Levels                 ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays                        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                          ;       ;       ;             ;            ;       ;       ;
;   Data                                 ;       ;       ;             ;            ;       ;       ;
;    IC                                  ;       ; 1     ; 0.318       ; 51         ; 0.318 ; 0.318 ;
;    Cell                                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                                ;       ; 1     ; 0.310       ; 49         ; 0.310 ; 0.310 ;
+----------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                         ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                ;              ; launch edge time                                                                                ;
; 0.628   ; 0.628   ;    ;      ;        ;                ;              ; data path                                                                                       ;
;   0.310 ;   0.310 ; RR ; uTco ; 3      ; FF_X14_Y16_N4  ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_rst_sync_inst|dreg[1]|q            ;
;   0.628 ;   0.318 ; RF ; IC   ; 1      ; FF_X13_Y16_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1|clrn ;
;   0.628 ;   0.000 ; FF ; CELL ; 1      ; FF_X13_Y16_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1      ;
+---------+---------+----+------+--------+----------------+--------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                               ;
+-------+--------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------+
; Total ; Incr   ; RF ; Type ; Fanout ; Location       ; Element Type ; Element                                                                                    ;
+-------+--------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------+
; 7.659 ; 7.659  ;    ;      ;        ;                ;              ; latch edge time                                                                            ;
; 7.569 ; -0.090 ;    ; uTsu ; 1      ; FF_X13_Y16_N19 ; ALM Register ; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|hip_reconfig_link_req_rst_sync_inst|din_s1 ;
+-------+--------+----+------+--------+----------------+--------------+--------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.4.1 Build 205 02/08/2024 SC Pro Edition
    Info: Processing started: Wed Mar 20 17:28:24 2024
    Info: System process ID: 32588
Info: Command: quartus_sta pcie_ed -c pcie_ed --mode=finalize
Info: Using INI file C:/Users/152249/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (22889): This design was generated using the DNI flow.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpcie_sc_bitsync
        Info (332166): set to_keep [get_keepers -nowarn *altpcie_sc_bitsync_node*altpcie_sc_bitsync_meta_dff[*]]; if {[get_collection_size $to_keep] > 0} {set_multicycle_path -to $to_keep 3}
        Info (332166): set to_keep [get_keepers -nowarn *altpcie_sc_bitsync_node*altpcie_sc_bitsync_meta_dff[*]]; if {[get_collection_size $to_keep] > 0} {set_false_path -hold -to $to_keep}
    Info (332165): Entity dcfifo_05ci1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_2thv
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_9hih
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_eprn1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_f9t6
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_k9jq1:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_j9jq1:dffpipe8|dffe9a* 
    Info (332165): Entity dcfifo_ppe42
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_m9jq1:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_l9jq1:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_qq8v
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kh9i1:dffpipe7|dffe8a* 
Warning (332174): Ignored filter at dcfifo_05ci1.tdf(0): *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_05ci1.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_05ci1.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_05ci1.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*  File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_05ci1.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_2thv.tdf(0): *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_2thv.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_2thv.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_2thv.tdf Line: 0
    Info (332050): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*  File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_2thv.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_2thv.tdf(0): *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_2thv.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_2thv.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_2thv.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*  File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_2thv.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_9hih.tdf(0): *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_9hih.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_9hih.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_9hih.tdf Line: 0
    Info (332050): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*  File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_9hih.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_9hih.tdf(0): *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_9hih.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_9hih.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_9hih.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*  File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_9hih.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_eprn1.tdf(0): *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_eprn1.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_eprn1.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_eprn1.tdf Line: 0
    Info (332050): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*  File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_eprn1.tdf Line: 0
Warning (332174): Ignored filter at dcfifo_qq8v.tdf(0): *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_qq8v.tdf Line: 0
Warning (332049): Ignored set_false_path at dcfifo_qq8v.tdf(0): Argument <to> is not an object ID File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_qq8v.tdf Line: 0
    Info (332050): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*  File: C:/projects/axe5_eagle/pcie/pcie_ed/tmp-clearbox/pcie_ed/24020/dcfifo_qq8v.tdf Line: 0
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Critical Warning (22304): SDC_ENTITY_FILE 'pcie_ed/altera_reset_controller_1922/synth/altera_reset_controller.sdc' was not applied. No matching entity: 'altera_reset_controller' in library: 'altera_reset_controller_1922'.
Info (18794): Reading SDC File: 'ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc' for instance: 'dut|dut'
Info: TEST SOURCE FOUND dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg
Info: Getting top level source clock from node _col103 => iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]
Warning (22330): The following filter at sm_pciess.sdc(445) matches with Quartus-created nodes that may change during the compilation flow: iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0] File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 445
    Warning (332056): iopll0|iopll0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]
Warning (332174): Ignored filter at sm_pciess.sdc(462): dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*] could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332174): Ignored filter at sm_pciess.sdc(462): dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_* could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332049): Ignored set_false_path at sm_pciess.sdc(462): Argument <from> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
    Info (332050): set_false_path -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*] File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332049): Ignored set_false_path at sm_pciess.sdc(462): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 462
Warning (332174): Ignored filter at sm_pciess.sdc(463): dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*] could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332174): Ignored filter at sm_pciess.sdc(463): dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*] could not be matched with a keeper File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332049): Ignored set_false_path at sm_pciess.sdc(463): Argument <from> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
    Info (332050): set_false_path -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*]] File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332049): Ignored set_false_path at sm_pciess.sdc(463): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 463
Warning (332049): Ignored set_max_skew at sm_pciess.sdc(464): Argument -from with value [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]}] contains zero elements File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 464
    Info (332050): set_max_skew   -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 464
Warning (332049): Ignored set_max_skew at sm_pciess.sdc(464): Argument -to with value [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*}] contains zero elements File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 464
Warning (332049): Ignored set_data_delay at sm_pciess.sdc(465): Argument <from> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 465
    Info (332050): set_data_delay -from [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]] -to [get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*] -get_value_from_clock_period dst_clock_period -value_multiplier 0.9 File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 465
Warning (332049): Ignored set_data_delay at sm_pciess.sdc(465): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_dut/intel_pcie_gts_300/synth/sm_pciess.sdc Line: 465
Info (332104): Reading SDC File: 'ip/pcie_ed/pcie_ed_resetIP/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc'
Info (18794): Reading SDC File: 'ip/pcie_ed/pcie_ed_srcssIP/intel_srcss_gts_200/synth/pcie_ed_srcssIP_intel_srcss_gts_200_bg3co7q.sdc' for instance: 'srcssip|srcssip'
Info: IP SDC: srcssip|srcssip
Info (332104): Reading SDC File: 'ip/pcie_ed/pcie_ed_pio0/intelclkctrl_200/synth/pcie_ed_pio0_intelclkctrl_200_f3nubzq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Constrained clock divider output clock pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 to dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk.
Info: Constrained clock divider output clock pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 to dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk.
Info (18794): Reading SDC File: 'ip/pcie_ed/pcie_ed_pio0/intel_pcie_pio_gts_234/synth/altera_pcie_s10_gen3x16_adapter.sdc' for instance: 'pio0|pio0'
Info (332104): Reading SDC File: 'ip/pcie_ed/pcie_ed_iopll0/altera_iopll_1931/synth/pcie_ed_iopll0_altera_iopll_1931_klgmlua.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing PLL database for CORE pcie_ed_iopll0_altera_iopll_1931_klgmlua
Info: Finding port-to-pin mapping for CORE: pcie_ed_iopll0_altera_iopll_1931_klgmlua INSTANCE: iopll0|iopll0
Info (332104): Reading SDC File: 'sm_pciess_ed.sdc.terp'
Warning (332049): Ignored set_false_path at sm_pciess_ed.sdc.terp(22): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/sm_pciess_ed.sdc.terp Line: 22
    Info (332050): set_false_path  -to [get_registers -nowarn pio0|pio0|rst_ctrl|rst_clk100m_resync|resync_chains[*].synchronizer_nocut|dreg[*]] File: C:/projects/axe5_eagle/pcie/pcie_ed/sm_pciess_ed.sdc.terp Line: 22
Warning (332049): Ignored set_false_path at sm_pciess_ed.sdc.terp(23): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/sm_pciess_ed.sdc.terp Line: 23
    Info (332050): set_false_path  -to [get_registers -nowarn pio0|pio0|rst_ctrl|rst_clk100m_resync|resync_chains[*].synchronizer_nocut|din_s1] File: C:/projects/axe5_eagle/pcie/pcie_ed/sm_pciess_ed.sdc.terp Line: 23
Warning (332049): Ignored set_false_path at sm_pciess_ed.sdc.terp(24): Argument <to> is an empty collection File: C:/projects/axe5_eagle/pcie/pcie_ed/sm_pciess_ed.sdc.terp Line: 24
    Info (332050): set_false_path  -to [get_registers -nowarn pio0|pio0|rst_ctrl|rst_clk100m_resync|resync_chains[*].synchronizer_nocut|dreg[*]] File: C:/projects/axe5_eagle/pcie/pcie_ed/sm_pciess_ed.sdc.terp Line: 24
Info (19449): Reading SDC files elapsed 00:00:02.
Warning (332125): Found combinational loop of 3 nodes File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_pio0/intel_pcie_pio_gts_234/synth/rst_ctrl.sv Line: 177
    Warning (332126): Node "pio0|pio0|rst_ctrl|subsystem_rst_req$latch|combout"
    Warning (332126): Node "pio0|pio0|rst_ctrl|subsystem_rst_req$latch~cw_la_lab/lab_lut5outb[2]"
    Warning (332126): Node "pio0|pio0|rst_ctrl|subsystem_rst_req$latch|datad"
Warning (332125): Found combinational loop of 3 nodes File: C:/projects/axe5_eagle/pcie/pcie_ed/ip/pcie_ed/pcie_ed_pio0/intel_pcie_pio_gts_234/synth/rst_ctrl.sv Line: 186
    Warning (332126): Node "pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|combout"
    Warning (332126): Node "pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch~cw_la_lab/laboutt[7]"
    Warning (332126): Node "pio0|pio0|rst_ctrl|initiate_rst_req_rdy$latch|datae"
Warning (332158): Clock uncertainty characteristics of the Agilex 5 device family are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.265
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.265               0.000         0 iopll0|iopll0_outclk1    Slow fix4 0C Model 
    Info (332119):     0.274               0.000         0 dut|dut|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     2.516               0.000         0 pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
    Info (332119):     6.553               0.000         0 dut|dut_avmm_clock0    Slow fix4 0C Model 
Info (332146): Worst-case hold slack is 0.046
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.046               0.000         0 dut|dut|coreclkout_hip_pld_clk    Fast fix4 0C Model 
    Info (332119):     0.049               0.000         0 pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Fast fix4 0C Model 
    Info (332119):     0.113               0.000         0 iopll0|iopll0_outclk1    Fast fix4 0C Model 
    Info (332119):     0.119               0.000         0 dut|dut_avmm_clock0    Fast fix4 0C Model 
Info (332146): Worst-case recovery slack is 0.388
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.388               0.000         0 iopll0|iopll0_outclk1    Slow fix4 0C Model 
    Info (332119):     0.697               0.000         0 dut|dut|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     3.166               0.000         0 pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
Info (332146): Worst-case removal slack is 0.185
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.185               0.000         0 iopll0|iopll0_outclk1    Fast fix4 0C Model 
    Info (332119):     0.188               0.000         0 dut|dut|coreclkout_hip_pld_clk    Fast fix4 0C Model 
    Info (332119):     0.306               0.000         0 pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Fast fix4 0C Model 
Critical Warning (332148): Timing requirements not met
    Info (19062): For recommendations on closing timing for HyperFlex architectures, run Fast Forward Timing Closure Recommendations in the Compilation Dashboard.
Info (332146): Worst-case setup slack is -0.224
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.224              -0.226         2 iopll0|iopll0_outclk1    Slow fix4 0C Model 
    Info (332119):     1.957               0.000         0 dut|dut|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     4.269               0.000         0 pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
    Info (332119):     6.667               0.000         0 dut|dut_avmm_clock0    Slow fix4 0C Model 
Info (332146): Worst-case recovery slack is 1.312
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     1.312               0.000         0 dut|dut|coreclkout_hip_pld_clk    Slow fix4 0C Model 
    Info (332119):     1.472               0.000         0 iopll0|iopll0_outclk1    Slow fix4 0C Model 
    Info (332119):     5.131               0.000         0 dut|dut_avmm_clock0    Slow fix4 0C Model 
Info (332146): Worst-case minimum pulse width slack is 0.510
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.510               0.000         0 dut|dut_avmm_clock0  Slow fix4 100C Model 
    Info (332119):     0.664               0.000         0 dut|dut|coreclkout_hip_pld_clk  Slow fix4 100C Model 
    Info (332119):     0.789               0.000         0 iopll0|iopll0_outclk1    Slow fix4 0C Model 
    Info (332119):     1.029               0.000         0 dut|dut|coreclkout_hip_pld_clk_reg  Slow fix4 100C Model 
    Info (332119):     1.444               0.000         0 iopll0|iopll0_outclk0    Slow fix4 0C Model 
    Info (332119):     2.358               0.000         0 pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2    Slow fix4 0C Model 
    Info (332119):     2.415               0.000         0 internal_clk    Slow fix4 0C Model 
    Info (332119):     4.609               0.000         0 iopll0|iopll0|tennm_ph2_iopll|ref_clk0  Slow fix4 100C Model 
    Info (332119):     4.786               0.000         0 iopll0|iopll0_refclk    Slow fix4 0C Model 
    Info (332119):    49.255               0.000         0 iopll0|iopll0_n_cnt_clk    Slow fix4 0C Model 
    Info (332119): 70499.644               0.000         0 iopll0|iopll0_m_cnt_clk    Slow fix4 0C Model 
Info (332114): Report Metastability (Slow fix4 100C Model): Found 166 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 166
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 14, or 8.4%
    Info (332114): 
Worst Case Available Settling Time: 2.341 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 371.4
Info (332114): Report Metastability (Slow fix4 0C Model): Found 166 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 166
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 14, or 8.4%
    Info (332114): 
Worst Case Available Settling Time: 2.284 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 22.4
Info (332114): Report Metastability (Fast fix4 0C Model): Found 166 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 166
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 14, or 8.4%
    Info (332114): 
Worst Case Available Settling Time: 2.536 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 148.4
Info (332114): Report Metastability (Fast fix4 100C Model): Found 166 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 166
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 14, or 8.4%
    Info (332114): 
Worst Case Available Settling Time: 2.530 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2191.4
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 84 of 87 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Info (21661): Design Assistant Results: 0 of 36 High severity rules issued violations in snapshot 'final'
Info (21621): Design Assistant Results: 2 of 35 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/projects/axe5_eagle/pcie/pcie_ed/pcie_ed.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 1 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/projects/axe5_eagle/pcie/pcie_ed/pcie_ed.tq.drc.signoff.rpt' for more information
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 2171 megabytes
    Info: Processing ended: Wed Mar 20 17:28:41 2024
    Info: Elapsed time: 00:00:17
    Info: System process ID: 32588
Info (19538): Reading SDC files took 00:00:02 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 0     ; 0    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 0     ; 0    ;
+---------------------------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                           ; Clock                                                          ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock                   ; internal_clk                                                   ; Base      ; Constrained ;
; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0|o_hio_user_rx_clk1_clk ; dut|dut|coreclkout_hip_pld_clk                                 ; Generated ; Constrained ;
; dut|dut|gen_sm_qhip.u_sm_qhip|sm_pcie_hal_top_inst|pcie_hal_top|ch4_phip_inst|x_std_sm_hssi_pld_chnl_dp_0~syspll_c0.reg          ; dut|dut|coreclkout_hip_pld_clk_reg                             ; Generated ; Constrained ;
; dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_clock_divider|clkdiv_inst|clock_div2                                                ; dut|dut_avmm_clock0                                            ; Generated ; Constrained ;
; iopll0|iopll0|tennm_ph2_iopll|out_clk[0]                                                                                         ; iopll0|iopll0_outclk0                                          ; Generated ; Constrained ;
; iopll0|iopll0|tennm_ph2_iopll|out_clk[1]                                                                                         ; iopll0|iopll0_outclk1                                          ; Generated ; Constrained ;
; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                                                                                           ; iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; Generated ; Constrained ;
; iopll0|iopll0|tennm_ph2_iopll~mcntr_reg                                                                                          ; iopll0|iopll0_m_cnt_clk                                        ; Generated ; Constrained ;
; iopll0|iopll0|tennm_ph2_iopll~ncntr_reg                                                                                          ; iopll0|iopll0_n_cnt_clk                                        ; Generated ; Constrained ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1                                                                   ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div1 ; Generated ; Constrained ;
; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2                                                                   ; pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; Generated ; Constrained ;
; refclk_clk                                                                                                                       ; iopll0|iopll0_refclk                                           ; Base      ; Constrained ;
; syspll_inst|intel_systemclk_gts_inst|inst|spll_hal_top|inst|inst~syspll_c0_ref                                                   ; dut|dut|coreclkout_hip_pld_clk_ref                             ; Base      ; Constrained ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer INI Usage                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Initialization file: ; C:/Users/152249/quartus.ini                                                                                                                                                                                                                                                                                                                            ;
; dev_password0        ; d0070c637d8802a600c03785ce4b58a984b8e9a857e1d15fb65576e0ab940decc014cb7d7518005e739d274981cf1119a8f2a52b7f8392066df1dde8122336132243233372337720010147545516555452232632360223542212222603322322340223612222332123336035544555510005255544457455                                                                                                       ;
; dev_password1        ; d0070c637d8467d216785497e7c00f870f7a1a12185e102e5e895c693de70841606151b3db1ec4beb549a81607aeb80c6aac4c0e617119e094b18f66bb013f75b5e9f6b6da0a06af0c5774b8e9a5552b222a8cb0e99122336132242223560004345534303011453104200042734042410004303255662254422556335102224555754551622233223262336032242112010010100111043410100010152020105165551101051554075444 ;
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-----------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; 0.265 ; 0.046 ; 0.388    ; 0.185   ; 0.510               ;
;  dut|dut_avmm_clock0                                            ; 6.553 ; 0.119 ; N/A      ; N/A     ; 0.510               ;
;  dut|dut|coreclkout_hip_pld_clk                                 ; 0.274 ; 0.046 ; 0.697    ; 0.188   ; 0.664               ;
;  dut|dut|coreclkout_hip_pld_clk_reg                             ; N/A   ; N/A   ; N/A      ; N/A     ; 1.029               ;
;  internal_clk                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 2.415               ;
;  iopll0|iopll0_m_cnt_clk                                        ; N/A   ; N/A   ; N/A      ; N/A     ; 70499.644           ;
;  iopll0|iopll0_n_cnt_clk                                        ; N/A   ; N/A   ; N/A      ; N/A     ; 49.255              ;
;  iopll0|iopll0_outclk0                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 1.444               ;
;  iopll0|iopll0_outclk1                                          ; 0.265 ; 0.113 ; 0.388    ; 0.185   ; 0.789               ;
;  iopll0|iopll0_refclk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 4.786               ;
;  iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; N/A   ; N/A   ; N/A      ; N/A     ; 4.609               ;
;  pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 2.516 ; 0.049 ; 3.166    ; 0.306   ; 2.358               ;
; Design-wide TNS                                                 ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  dut|dut_avmm_clock0                                            ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  dut|dut|coreclkout_hip_pld_clk                                 ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  dut|dut|coreclkout_hip_pld_clk_reg                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  internal_clk                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  iopll0|iopll0_m_cnt_clk                                        ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  iopll0|iopll0_n_cnt_clk                                        ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  iopll0|iopll0_outclk0                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  iopll0|iopll0_outclk1                                          ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  iopll0|iopll0_refclk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  iopll0|iopll0|tennm_ph2_iopll|ref_clk0                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pio0|pio0|pio_clkCtrl|intel_pio_clkctrl|clkdiv_inst|clock_div2 ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 3 of 87 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 45         ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 11         ; 0      ; sdc                                            ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	45
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                                           ; Location                                          ; Reason                                                                                                ; Waived ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; set_max_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                               ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                        ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                                  ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                                 ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                         ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                        ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                                  ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                                 ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                                                 ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                                                ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                                                          ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                              ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altpcied_rx_adaptor_inst|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                                                         ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                                                       ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                                                      ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                                                                ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|altpcied_tx_adaptor_inst|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                                                               ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                     ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                    ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                              ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_lo*|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                             ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                     ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                        ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                                                                                    ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                                                                              ; altera_pcie_s10_gen3x16_adapter.sdc:178 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|delayed_wrptr_g*}] -to [get_keepers {pio0|pio0|*altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi*|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                                                             ; altera_pcie_s10_gen3x16_adapter.sdc:179 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*}]                                                                                                                                                                                                                                                            ; dcfifo_05ci1.tdf:0                                ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*rdptr_g*}] -to [get_clocks {*ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*}]                                                                                                                                                                                                                                                                  ; dcfifo_2thv.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*}]                                                                                                                                                                                                                                                            ; dcfifo_2thv.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*rdptr_g*}] -to [get_clocks {*ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*}]                                                                                                                                                                                                                                                                  ; dcfifo_9hih.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*}]                                                                                                                                                                                                                                                            ; dcfifo_9hih.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_clocks {*rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*}]                                                                                                                                                                                                                                                            ; dcfifo_eprn1.tdf:0                                ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {*rdptr_g*}] -to [get_clocks {*ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*}]                                                                                                                                                                                                                                                                  ; dcfifo_qq8v.tdf:0                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_min_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_rx_if|u_pciess_rx_fifo|u_ss_app_st_rx_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                                       ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]}] -to [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*}]                                                                                ; sm_pciess.sdc:462 (from IP)                       ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]}] -to [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*]}]                                                                         ; sm_pciess.sdc:463 (from IP)                       ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -to [get_registers {pio0|pio0|rst_ctrl|rst_clk100m_resync|resync_chains[*].synchronizer_nocut|dreg[*]}]                                                                                                                                                                                                                                                       ; sm_pciess_ed.sdc.terp:22                          ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -to [get_registers {pio0|pio0|rst_ctrl|rst_clk100m_resync|resync_chains[*].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                        ; sm_pciess_ed.sdc.terp:23                          ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -to [get_registers {pio0|pio0|rst_ctrl|rst_clk100m_resync|resync_chains[*].synchronizer_nocut|dreg[*]}]                                                                                                                                                                                                                                                       ; sm_pciess_ed.sdc.terp:24                          ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_max_skew -skew_value_multiplier 0.800 -get_skew_value_from_clock_period src_clock_period -from [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*]}] -to [get_keepers -no_duplicates {dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*}]  ; sm_pciess.sdc:464 (from IP)                       ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_max_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                           ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|*rdptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000                                          ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000                                    ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|delayed_wrptr_g*}] -to [get_keepers {dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_tx_if|sm_pciess_tx.u_pciess_tx_fifo|axi_st_intf_fifo|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000                                   ; sm_pciess.sdc:739 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|*rdptr_g*}] -to [get_keepers {pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_rx_st_if|rx_fifo_hi|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000                                                                                                         ; sm_pciess.sdc:738 (from IP)                       ; Exception is fully overridden                                                                         ;        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	11
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------+
; Empty Collection Filter                                                                                  ; SDC Command                                                                                                                                 ; Location                    ; Waived ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------+
; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*] ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmioresp_bus_r[*] ; sm_pciess.sdc:462 (from IP) ;        ;
; *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*                                                                ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_lh9i1:dffpipe10|dffe11a*                                                                ; dcfifo_qq8v.tdf:0           ;        ;
; *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_n1m11:dffpipe5|dffe6a*                                                          ; dcfifo_05ci1.tdf:0          ;        ;
; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*            ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|int_mmio_*            ; sm_pciess.sdc:462 (from IP) ;        ;
; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]     ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|mmio_req_bus_r[*]     ; sm_pciess.sdc:463 (from IP) ;        ;
; dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*] ; get_keepers -no_duplicates ${ip_inst_name}|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|avmm_inst|pld_mmio_req_bus_r[*] ; sm_pciess.sdc:463 (from IP) ;        ;
; *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*                                                                ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_npv91:dffpipe10|dffe11a*                                                                ; dcfifo_2thv.tdf:0           ;        ;
; *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_mpv91:dffpipe7|dffe8a*                                                          ; dcfifo_2thv.tdf:0           ;        ;
; *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*                                                                ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ppv91:dffpipe10|dffe11a*                                                                ; dcfifo_9hih.tdf:0           ;        ;
; *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_opv91:dffpipe7|dffe8a*                                                          ; dcfifo_9hih.tdf:0           ;        ;
; *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*                                                                  ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_o1m11:dffpipe3|dffe4a*                                                          ; dcfifo_eprn1.tdf:0          ;        ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                          ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; Assignment                                                              ; Reason                                                 ; Location                                        ; Waived ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; [get_nodes { auto_fab*|*|*sdm_gpo_out_user_reset~internal_ctrl_clock }] ; Target contains node other than top level input ports. ; altera_s10_user_rst_clkgate_fm.sdc:28 (from IP) ;        ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


