div_gen_1.vhd,vhdl,xil_defaultlib,../../../../jichuang.srcs/sources_1/ip/div_gen_1/sim/div_gen_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
