
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/ctrl/axi_gpio_0/U0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/ctrl/proc_sys_reset_0'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/ctrl/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.598 ; gain = 355.016 ; free physical = 5854 ; free virtual = 29001
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1304.617 ; gain = 34.016 ; free physical = 5852 ; free virtual = 28999
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 14bfe121b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 73 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22ed00e5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1700.109 ; gain = 0.000 ; free physical = 5460 ; free virtual = 28620

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 283 cells.
Phase 2 Constant Propagation | Checksum: 1337ee1bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1700.109 ; gain = 0.000 ; free physical = 5456 ; free virtual = 28616

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3964 unconnected nets.
INFO: [Opt 31-11] Eliminated 880 unconnected cells.
Phase 3 Sweep | Checksum: fcd193bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.109 ; gain = 0.000 ; free physical = 5455 ; free virtual = 28615

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1700.109 ; gain = 0.000 ; free physical = 5455 ; free virtual = 28615
Ending Logic Optimization Task | Checksum: fcd193bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.109 ; gain = 0.000 ; free physical = 5455 ; free virtual = 28615

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 70 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 118 newly gated: 0 Total Ports: 140
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 2822bf173

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5221 ; free virtual = 28392
Ending Power Optimization Task | Checksum: 2822bf173

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.645 ; gain = 374.535 ; free physical = 5221 ; free virtual = 28392
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.645 ; gain = 813.047 ; free physical = 5221 ; free virtual = 28392
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5233 ; free virtual = 28411
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5243 ; free virtual = 28410
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5254 ; free virtual = 28422
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5253 ; free virtual = 28420

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5253 ; free virtual = 28420
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5186 ; free virtual = 28380

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5193 ; free virtual = 28380

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 91e52a67

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5193 ; free virtual = 28380
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17570b6aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5193 ; free virtual = 28380

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1428cc660

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5194 ; free virtual = 28379
Phase 1.2.1 Place Init Design | Checksum: 1aaaea395

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5195 ; free virtual = 28381
Phase 1.2 Build Placer Netlist Model | Checksum: 1aaaea395

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5195 ; free virtual = 28381

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1aaaea395

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5195 ; free virtual = 28381
Phase 1.3 Constrain Clocks/Macros | Checksum: 1aaaea395

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5195 ; free virtual = 28381
Phase 1 Placer Initialization | Checksum: 1aaaea395

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5195 ; free virtual = 28381

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c933d404

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5183 ; free virtual = 28368

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c933d404

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5183 ; free virtual = 28368

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19eb50b41

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5183 ; free virtual = 28368

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 199fb14d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5183 ; free virtual = 28368

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 199fb14d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5183 ; free virtual = 28368

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1af45aa7b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5196 ; free virtual = 28382

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1af45aa7b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5196 ; free virtual = 28382

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 207596712

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 207596712

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 207596712

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 207596712

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384
Phase 3.7 Small Shape Detail Placement | Checksum: 207596712

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14ec4111b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384
Phase 3 Detail Placement | Checksum: 14ec4111b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 9ff61ee2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28385

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 9ff61ee2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28385

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 9ff61ee2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28385

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: d322157b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: d322157b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384
Phase 4.1.3.1 PCOPT Shape updates | Checksum: d322157b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.076. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 14fb56192

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384
Phase 4.1.3 Post Placement Optimization | Checksum: 14fb56192

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384
Phase 4.1 Post Commit Optimization | Checksum: 14fb56192

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 14fb56192

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14fb56192

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28384

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 14fb56192

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28383
Phase 4.4 Placer Reporting | Checksum: 14fb56192

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28383

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ea2774bb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28383
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ea2774bb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28383
Ending Placer Task | Checksum: 10660368a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28383
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28383
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5167 ; free virtual = 28384
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5199 ; free virtual = 28385
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5198 ; free virtual = 28384
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28384
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5197 ; free virtual = 28384
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 211528c0 ConstDB: 0 ShapeSum: e54b0dca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fbeb4543

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5191 ; free virtual = 28378

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fbeb4543

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5190 ; free virtual = 28377

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fbeb4543

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5187 ; free virtual = 28373
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 156d7ab2f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5183 ; free virtual = 28369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.204  | TNS=0.000  | WHS=-0.240 | THS=-335.009|

Phase 2 Router Initialization | Checksum: 1c2fba67b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5182 ; free virtual = 28368

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f311c9ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5176 ; free virtual = 28368

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1067
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16edc51ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5172 ; free virtual = 28362
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.356  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25923b8ac

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5172 ; free virtual = 28362

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13cd1b2e6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28361
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.356  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 184f4308a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28361
Phase 4 Rip-up And Reroute | Checksum: 184f4308a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28361

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18e970c50

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28361
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.356  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18e970c50

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28361

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18e970c50

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28361
Phase 5 Delay and Skew Optimization | Checksum: 18e970c50

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28361

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1043ac63c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5173 ; free virtual = 28361
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.356  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: ed37fb2a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5173 ; free virtual = 28361

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.93497 %
  Global Horizontal Routing Utilization  = 10.6965 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 146d1fa17

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5173 ; free virtual = 28361

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 146d1fa17

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5173 ; free virtual = 28361

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18718d2e0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5169 ; free virtual = 28358

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.356  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18718d2e0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5169 ; free virtual = 28358
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5169 ; free virtual = 28358

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5169 ; free virtual = 28358
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5131 ; free virtual = 28357
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.645 ; gain = 0.000 ; free physical = 5164 ; free virtual = 28360
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon May 30 09:48:35 2016...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 677 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/impl_1/.Xil/Vivado-7488-saipal/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/impl_1/.Xil/Vivado-7488-saipal/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/impl_1/.Xil/Vivado-7488-saipal/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/homes/asheim/Documents/DS/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.runs/impl_1/.Xil/Vivado-7488-saipal/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:03 . Memory (MB): peak = 1259.258 ; gain = 23.672 ; free physical = 4702 ; free virtual = 28052
Restored from archive | CPU: 0.920000 secs | Memory: 17.959953 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:03 . Memory (MB): peak = 1259.258 ; gain = 23.672 ; free physical = 4702 ; free virtual = 28052
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1259.258 ; gain = 355.691 ; free physical = 4739 ; free virtual = 28051
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.355 ; gain = 406.098 ; free physical = 4320 ; free virtual = 27649
INFO: [Common 17-206] Exiting Vivado at Mon May 30 11:11:59 2016...
