void T_1 F_1 ( void )\r\n{\r\nif ( ! F_2 ( V_1 ) )\r\nreturn;\r\nF_3 ( 0x06 , V_2 + V_3 ) ;\r\nF_3 ( 0x221 , V_2 + V_4 ) ;\r\nF_3 ( 0x441 , V_2 + V_5 ) ;\r\nF_4 ( V_2 , 0x70A60001 , 0xfe00ffff ) ;\r\n}\r\nvoid T_1 F_5 ( void )\r\n{\r\nF_6 ( V_6 , F_7 ( V_6 ) ) ;\r\n}\r\nstatic void T_1 F_8 ( void )\r\n{\r\nif ( F_9 ( L_1 ) )\r\nF_10 ( V_7 , V_8 ) ;\r\nelse if ( F_9 ( L_2 ) )\r\nF_11 ( V_7 ) ;\r\nelse\r\nF_12 ( L_3 , V_9 ) ;\r\n}\r\nvoid T_1 F_13 ( void )\r\n{\r\nchar V_10 [] = L_4 ;\r\nstruct V_11 * V_12 , * V_13 ;\r\nF_8 () ;\r\nV_12 = F_14 ( L_5 , NULL ) ;\r\nif ( F_15 ( V_12 ) ) {\r\nF_12 ( L_6 , V_9 ) ;\r\nF_16 () ;\r\n}\r\nV_13 = F_17 ( NULL , V_10 ) ;\r\nif ( F_15 ( V_13 ) ) {\r\nF_12 ( L_7 , V_9 ,\r\nV_10 ) ;\r\nF_16 () ;\r\n}\r\nF_18 ( V_12 , V_13 ) ;\r\nF_19 ( V_12 ) ;\r\nF_19 ( V_13 ) ;\r\nF_20 () ;\r\nF_21 () ;\r\n}
