#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\va_math.vpi";
S_000001d7f858f290 .scope module, "mux_4to1" "mux_4to1" 2 2;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /INPUT 32 "in_3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
o000001d7f8590e88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d7f8569c00_0 .net "in_0", 31 0, o000001d7f8590e88;  0 drivers
o000001d7f8590eb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d7f8569de0_0 .net "in_1", 31 0, o000001d7f8590eb8;  0 drivers
o000001d7f8590ee8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d7f856a060_0 .net "in_2", 31 0, o000001d7f8590ee8;  0 drivers
o000001d7f8590f18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d7f84da3f0_0 .net "in_3", 31 0, o000001d7f8590f18;  0 drivers
v000001d7f84d9a90_0 .var "out", 31 0;
o000001d7f8590f78 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d7f8558e90_0 .net "sel", 1 0, o000001d7f8590f78;  0 drivers
E_000001d7f8574ae0/0 .event anyedge, v000001d7f8558e90_0, v000001d7f8569c00_0, v000001d7f8569de0_0, v000001d7f856a060_0;
E_000001d7f8574ae0/1 .event anyedge, v000001d7f84da3f0_0;
E_000001d7f8574ae0 .event/or E_000001d7f8574ae0/0, E_000001d7f8574ae0/1;
S_000001d7f858fae0 .scope module, "tb" "tb" 3 35;
 .timescale -9 -11;
v000001d7f85f88a0_0 .net "alu_DMEM", 31 0, L_000001d7f856ec00;  1 drivers
v000001d7f85f7ea0_0 .var "clk", 0 0;
v000001d7f85f7680_0 .net "ir", 31 0, v000001d7f85f8bc0_0;  1 drivers
v000001d7f85f9340_0 .net "memwrite_MEM", 0 0, v000001d7f85ebd20_0;  1 drivers
v000001d7f85f7720_0 .net "pc_out", 31 0, v000001d7f85f2dc0_0;  1 drivers
v000001d7f85f8ee0_0 .net "readdata_MEM", 31 0, v000001d7f85f7c20_0;  1 drivers
v000001d7f85f8a80_0 .var "rst", 0 0;
v000001d7f85f7a40_0 .net "writedata_DMEM", 31 0, L_000001d7f856e960;  1 drivers
S_000001d7f858fec0 .scope module, "CPU1" "Top" 3 40, 4 21 0, S_000001d7f858fae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ir";
    .port_info 3 /INPUT 32 "readdata_MEM";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "alu_DMEM";
    .port_info 6 /OUTPUT 32 "writedata_DMEM";
    .port_info 7 /OUTPUT 1 "memwrite_MEM";
L_000001d7f856ec00 .functor BUFZ 32, v000001d7f85ea6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d7f856e960 .functor BUFZ 32, v000001d7f85eb5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d7f856e180 .functor NOT 1, v000001d7f85ebe60_0, C4<0>, C4<0>, C4<0>;
L_000001d7f856de00 .functor AND 1, v000001d7f85ea420_0, L_000001d7f856e180, C4<1>, C4<1>;
v000001d7f85f5700_0 .net "Aluop", 1 0, v000001d7f85f0450_0;  1 drivers
v000001d7f85f5b60_0 .net "Alusrc", 0 0, v000001d7f85f1530_0;  1 drivers
v000001d7f85f57a0_0 .net "Branch", 0 0, v000001d7f85f0270_0;  1 drivers
v000001d7f85f6ec0_0 .net "Forward_A", 1 0, L_000001d7f865db20;  1 drivers
v000001d7f85f6920_0 .net "Forward_B", 1 0, L_000001d7f865e520;  1 drivers
v000001d7f85f6100_0 .net "M1", 31 0, v000001d7f85f39a0_0;  1 drivers
v000001d7f85f6d80_0 .net "M2", 31 0, v000001d7f85f2a00_0;  1 drivers
v000001d7f85f5fc0_0 .net "Memread", 0 0, v000001d7f85f0770_0;  1 drivers
v000001d7f85f5de0_0 .net "Memtoreg", 0 0, v000001d7f85f0db0_0;  1 drivers
v000001d7f85f5ac0_0 .net "Regwrite", 0 0, v000001d7f85f0f90_0;  1 drivers
v000001d7f85f6ba0_0 .net *"_ivl_12", 30 0, L_000001d7f865df80;  1 drivers
L_000001d7f85ff4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d7f85f5ca0_0 .net *"_ivl_14", 0 0, L_000001d7f85ff4f0;  1 drivers
v000001d7f85f62e0_0 .net *"_ivl_4", 0 0, L_000001d7f856e180;  1 drivers
v000001d7f85f5c00_0 .net "alu_DMEM", 31 0, L_000001d7f856ec00;  alias, 1 drivers
v000001d7f85f5200_0 .net "alu_EX", 31 0, v000001d7f85eae20_0;  1 drivers
v000001d7f85f69c0_0 .net "alu_MEM", 31 0, v000001d7f85ea6a0_0;  1 drivers
v000001d7f85f5e80_0 .net "alu_WB", 31 0, v000001d7f85ee620_0;  1 drivers
v000001d7f85f5980_0 .net "alu_b", 31 0, v000001d7f85f3b80_0;  1 drivers
v000001d7f85f6a60_0 .net "alusrc_EX", 0 0, v000001d7f85ef020_0;  1 drivers
v000001d7f85f52a0_0 .net "branch_EX", 0 0, v000001d7f85eed00_0;  1 drivers
v000001d7f85f5f20_0 .net "branch_MEM", 0 0, v000001d7f85ea420_0;  1 drivers
v000001d7f85f5340_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  1 drivers
v000001d7f85f58e0_0 .net "flush", 0 0, L_000001d7f856de00;  1 drivers
v000001d7f85f53e0_0 .net "fun3_EX", 2 0, v000001d7f85eeda0_0;  1 drivers
v000001d7f85f5840_0 .net "fun7_EX", 6 0, v000001d7f85ef3e0_0;  1 drivers
v000001d7f85f6380_0 .net "funct3", 2 0, L_000001d7f85f9520;  1 drivers
v000001d7f85f6f60_0 .net "funct7", 6 0, L_000001d7f85f8440;  1 drivers
v000001d7f85f5480_0 .net "imm_data", 31 0, L_000001d7f85f74a0;  1 drivers
v000001d7f85f6b00_0 .net "imm_data_EX", 31 0, v000001d7f85efc00_0;  1 drivers
v000001d7f85f5520_0 .net "ir", 31 0, v000001d7f85f8bc0_0;  alias, 1 drivers
v000001d7f85f5a20_0 .net "ir_ID", 31 0, v000001d7f85eff20_0;  1 drivers
v000001d7f85f61a0_0 .net "memread_EX", 0 0, v000001d7f85ef520_0;  1 drivers
v000001d7f85f6240_0 .net "memread_MEM", 0 0, v000001d7f85ebf00_0;  1 drivers
v000001d7f85f6c40_0 .net "memtoreg_EX", 0 0, v000001d7f85ef700_0;  1 drivers
v000001d7f85f6ce0_0 .net "memtoreg_MEM", 0 0, v000001d7f85eb3c0_0;  1 drivers
v000001d7f85f6e20_0 .net "memtoreg_WB", 0 0, v000001d7f85eeb20_0;  1 drivers
v000001d7f85f50c0_0 .net "memwrite", 0 0, v000001d7f85f0ef0_0;  1 drivers
v000001d7f85f9f20_0 .net "memwrite_EX", 0 0, v000001d7f85ef0c0_0;  1 drivers
v000001d7f85fa4c0_0 .net "memwrite_MEM", 0 0, v000001d7f85ebd20_0;  alias, 1 drivers
v000001d7f85fa920_0 .net "non_operation", 0 0, L_000001d7f865e7a0;  1 drivers
v000001d7f85faa60_0 .net "opcode", 6 0, L_000001d7f85f7cc0;  1 drivers
v000001d7f85fa560_0 .net "opcode_EX", 6 0, v000001d7f85ee760_0;  1 drivers
v000001d7f85fab00_0 .net "pc_EX", 31 0, v000001d7f85ef660_0;  1 drivers
v000001d7f85fa380_0 .net "pc_ID", 31 0, v000001d7f85ee300_0;  1 drivers
v000001d7f85f9b60_0 .net "pc_adder_out", 31 0, L_000001d7f85f7f40;  1 drivers
v000001d7f85f9980_0 .net "pc_branch_EX", 31 0, L_000001d7f85f7540;  1 drivers
v000001d7f85fae20_0 .net "pc_branch_MEM", 31 0, v000001d7f85eaa60_0;  1 drivers
v000001d7f85fa9c0_0 .net "pc_in", 31 0, v000001d7f85f2aa0_0;  1 drivers
v000001d7f85fa2e0_0 .net "pc_out", 31 0, v000001d7f85f2dc0_0;  alias, 1 drivers
v000001d7f85fa880_0 .net "rd", 4 0, L_000001d7f85f8620;  1 drivers
v000001d7f85fac40_0 .net "rd_EX", 4 0, v000001d7f85ee1c0_0;  1 drivers
v000001d7f85f9fc0_0 .net "rd_MEM", 4 0, v000001d7f85eac40_0;  1 drivers
v000001d7f85f98e0_0 .net "rd_WB", 4 0, v000001d7f85eec60_0;  1 drivers
v000001d7f85fa740_0 .net "rdata1", 31 0, v000001d7f85f64c0_0;  1 drivers
v000001d7f85fa420_0 .net "rdata2", 31 0, v000001d7f85f6420_0;  1 drivers
v000001d7f85faec0_0 .net "readdata1_EX", 31 0, v000001d7f85ef8e0_0;  1 drivers
v000001d7f85fa600_0 .net "readdata2_EX", 31 0, v000001d7f85ef200_0;  1 drivers
v000001d7f85fa7e0_0 .net "readdata_MEM", 31 0, v000001d7f85f7c20_0;  alias, 1 drivers
v000001d7f85fa100_0 .net "readdata_WB", 31 0, v000001d7f85f0a90_0;  1 drivers
v000001d7f85f9ac0_0 .net "regwrite_EX", 0 0, v000001d7f85efde0_0;  1 drivers
v000001d7f85faf60_0 .net "regwrite_MEM", 0 0, v000001d7f85ea100_0;  1 drivers
v000001d7f85faba0_0 .net "regwrite_WB", 0 0, v000001d7f85f15d0_0;  1 drivers
v000001d7f85face0_0 .net "rs1", 4 0, L_000001d7f85f8da0;  1 drivers
v000001d7f85fa6a0_0 .net "rs1_EX", 4 0, v000001d7f85ef2a0_0;  1 drivers
v000001d7f85f9de0_0 .net "rs2", 4 0, L_000001d7f85f8080;  1 drivers
v000001d7f85fad80_0 .net "rs2_EX", 4 0, v000001d7f85efa20_0;  1 drivers
v000001d7f85fa060_0 .net "rst", 0 0, v000001d7f85f8a80_0;  1 drivers
v000001d7f85f9c00_0 .net "stall", 0 0, L_000001d7f865f990;  1 drivers
v000001d7f85f9a20_0 .net "wb_data", 31 0, v000001d7f85f2820_0;  1 drivers
v000001d7f85f9ca0_0 .net "writedata_DMEM", 31 0, L_000001d7f856e960;  alias, 1 drivers
v000001d7f85fa1a0_0 .net "writedata_MEM", 31 0, v000001d7f85eb5a0_0;  1 drivers
v000001d7f85f9d40_0 .net "zero_MEM", 0 0, v000001d7f85ebe60_0;  1 drivers
L_000001d7f865df80 .part v000001d7f85efc00_0, 0, 31;
L_000001d7f865eb60 .concat [ 1 31 0 0], L_000001d7f85ff4f0, L_000001d7f865df80;
S_000001d7f851e710 .scope module, "ALU" "ALU" 4 233, 5 2 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /INPUT 32 "operand1";
    .port_info 4 /INPUT 32 "operand2";
    .port_info 5 /OUTPUT 32 "alu_out";
    .port_info 6 /OUTPUT 1 "non_operation";
L_000001d7f85ff538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85ea4c0_0 .net/2u *"_ivl_0", 31 0, L_000001d7f85ff538;  1 drivers
v000001d7f85eaec0_0 .net *"_ivl_2", 0 0, L_000001d7f865ed40;  1 drivers
L_000001d7f85ff580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d7f85eb500_0 .net/2u *"_ivl_4", 0 0, L_000001d7f85ff580;  1 drivers
L_000001d7f85ff5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d7f85eb6e0_0 .net/2u *"_ivl_6", 0 0, L_000001d7f85ff5c8;  1 drivers
v000001d7f85eae20_0 .var "alu_out", 31 0;
v000001d7f85ebc80_0 .net "func3", 2 0, v000001d7f85eeda0_0;  alias, 1 drivers
v000001d7f85ea920_0 .net "func7", 6 0, v000001d7f85ef3e0_0;  alias, 1 drivers
v000001d7f85eb000_0 .net "non_operation", 0 0, L_000001d7f865e7a0;  alias, 1 drivers
v000001d7f85eb640_0 .net "opcode", 6 0, v000001d7f85ee760_0;  alias, 1 drivers
v000001d7f85ebaa0_0 .net "operand1", 31 0, v000001d7f85f39a0_0;  alias, 1 drivers
v000001d7f85ea560_0 .net "operand2", 31 0, v000001d7f85f3b80_0;  alias, 1 drivers
E_000001d7f85741e0/0 .event anyedge, v000001d7f85eb640_0, v000001d7f85ebc80_0, v000001d7f85ebaa0_0, v000001d7f85ea560_0;
E_000001d7f85741e0/1 .event anyedge, v000001d7f85eae20_0, v000001d7f85ea920_0;
E_000001d7f85741e0 .event/or E_000001d7f85741e0/0, E_000001d7f85741e0/1;
L_000001d7f865ed40 .cmp/eq 32, v000001d7f85eae20_0, L_000001d7f85ff538;
L_000001d7f865e7a0 .functor MUXZ 1, L_000001d7f85ff5c8, L_000001d7f85ff580, L_000001d7f865ed40, C4<>;
S_000001d7f851e8a0 .scope module, "Decoder" "Decoder" 4 135, 6 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "ir";
    .port_info 1 /OUTPUT 5 "rs1";
    .port_info 2 /OUTPUT 5 "rs2";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 7 "opcode";
    .port_info 5 /OUTPUT 3 "fun3";
    .port_info 6 /OUTPUT 7 "fun7";
v000001d7f85eb8c0_0 .net "fun3", 2 0, L_000001d7f85f9520;  alias, 1 drivers
v000001d7f85ea7e0_0 .net "fun7", 6 0, L_000001d7f85f8440;  alias, 1 drivers
v000001d7f85eb0a0_0 .net "ir", 31 0, v000001d7f85eff20_0;  alias, 1 drivers
v000001d7f85eb960_0 .net "opcode", 6 0, L_000001d7f85f7cc0;  alias, 1 drivers
v000001d7f85eb1e0_0 .net "rd", 4 0, L_000001d7f85f8620;  alias, 1 drivers
v000001d7f85ebb40_0 .net "rs1", 4 0, L_000001d7f85f8da0;  alias, 1 drivers
v000001d7f85ea880_0 .net "rs2", 4 0, L_000001d7f85f8080;  alias, 1 drivers
L_000001d7f85f8da0 .part v000001d7f85eff20_0, 15, 5;
L_000001d7f85f8080 .part v000001d7f85eff20_0, 20, 5;
L_000001d7f85f8620 .part v000001d7f85eff20_0, 7, 5;
L_000001d7f85f7cc0 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f9520 .part v000001d7f85eff20_0, 12, 3;
L_000001d7f85f8440 .part v000001d7f85eff20_0, 25, 7;
S_000001d7f851ea30 .scope module, "EXMEM" "EXMEM" 4 244, 7 2 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_branch_EX";
    .port_info 3 /INPUT 32 "alu_EX";
    .port_info 4 /INPUT 1 "non_operation";
    .port_info 5 /INPUT 32 "writedata_EX";
    .port_info 6 /INPUT 5 "rd_EX";
    .port_info 7 /INPUT 1 "branch_EX";
    .port_info 8 /INPUT 1 "memread_EX";
    .port_info 9 /INPUT 1 "memtoreg_EX";
    .port_info 10 /INPUT 1 "memwrite_EX";
    .port_info 11 /INPUT 1 "regwrite_EX";
    .port_info 12 /INPUT 1 "flush";
    .port_info 13 /INPUT 1 "branch_taken_EX";
    .port_info 14 /OUTPUT 32 "pc_branch_MEM";
    .port_info 15 /OUTPUT 1 "zero_MEM";
    .port_info 16 /OUTPUT 32 "alu_MEM";
    .port_info 17 /OUTPUT 32 "writedata_MEM";
    .port_info 18 /OUTPUT 5 "rd_MEM";
    .port_info 19 /OUTPUT 1 "branch_MEM";
    .port_info 20 /OUTPUT 1 "memread_MEM";
    .port_info 21 /OUTPUT 1 "memtoreg_MEM";
    .port_info 22 /OUTPUT 1 "memwrite_MEM";
    .port_info 23 /OUTPUT 1 "regwrite_MEM";
    .port_info 24 /OUTPUT 1 "branch_taken_MEM";
v000001d7f85eb280_0 .net "alu_EX", 31 0, v000001d7f85eae20_0;  alias, 1 drivers
v000001d7f85ea6a0_0 .var "alu_MEM", 31 0;
v000001d7f85eaf60_0 .net "branch_EX", 0 0, v000001d7f85eed00_0;  alias, 1 drivers
v000001d7f85ea420_0 .var "branch_MEM", 0 0;
o000001d7f8591758 .functor BUFZ 1, C4<z>; HiZ drive
v000001d7f85eba00_0 .net "branch_taken_EX", 0 0, o000001d7f8591758;  0 drivers
v000001d7f85ebbe0_0 .var "branch_taken_MEM", 0 0;
v000001d7f85eb320_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85eb140_0 .net "flush", 0 0, L_000001d7f856de00;  alias, 1 drivers
v000001d7f85ea9c0_0 .net "memread_EX", 0 0, v000001d7f85ef520_0;  alias, 1 drivers
v000001d7f85ebf00_0 .var "memread_MEM", 0 0;
v000001d7f85ea240_0 .net "memtoreg_EX", 0 0, v000001d7f85ef700_0;  alias, 1 drivers
v000001d7f85eb3c0_0 .var "memtoreg_MEM", 0 0;
v000001d7f85ea600_0 .net "memwrite_EX", 0 0, v000001d7f85ef0c0_0;  alias, 1 drivers
v000001d7f85ebd20_0 .var "memwrite_MEM", 0 0;
v000001d7f85ebdc0_0 .net "non_operation", 0 0, L_000001d7f865e7a0;  alias, 1 drivers
v000001d7f85eb780_0 .net "pc_branch_EX", 31 0, L_000001d7f85f7540;  alias, 1 drivers
v000001d7f85eaa60_0 .var "pc_branch_MEM", 31 0;
v000001d7f85ea740_0 .net "rd_EX", 4 0, v000001d7f85ee1c0_0;  alias, 1 drivers
v000001d7f85eac40_0 .var "rd_MEM", 4 0;
v000001d7f85eab00_0 .net "regwrite_EX", 0 0, v000001d7f85efde0_0;  alias, 1 drivers
v000001d7f85ea100_0 .var "regwrite_MEM", 0 0;
v000001d7f85eb460_0 .net "rst", 0 0, v000001d7f85f8a80_0;  alias, 1 drivers
v000001d7f85eaba0_0 .net "writedata_EX", 31 0, v000001d7f85f2a00_0;  alias, 1 drivers
v000001d7f85eb5a0_0 .var "writedata_MEM", 31 0;
v000001d7f85ebe60_0 .var "zero_MEM", 0 0;
E_000001d7f8574f20 .event posedge, v000001d7f85eb320_0;
S_000001d7f852bce0 .scope module, "Forward" "Forward" 4 318, 8 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "RS1";
    .port_info 1 /INPUT 5 "RS2";
    .port_info 2 /INPUT 5 "rdMem";
    .port_info 3 /INPUT 5 "rdWb";
    .port_info 4 /INPUT 1 "regWrite_Wb";
    .port_info 5 /INPUT 1 "regWrite_Mem";
    .port_info 6 /OUTPUT 2 "Forward_A";
    .port_info 7 /OUTPUT 2 "Forward_B";
L_000001d7f8534840 .functor AND 1, L_000001d7f865da80, v000001d7f85ea100_0, C4<1>, C4<1>;
L_000001d7f8534f40 .functor AND 1, L_000001d7f8534840, L_000001d7f865e3e0, C4<1>, C4<1>;
L_000001d7f8511ee0 .functor AND 1, L_000001d7f865dc60, v000001d7f85f15d0_0, C4<1>, C4<1>;
L_000001d7f865ffb0 .functor AND 1, L_000001d7f8511ee0, L_000001d7f865dd00, C4<1>, C4<1>;
L_000001d7f865f3e0 .functor AND 1, L_000001d7f865ffb0, L_000001d7f865e200, C4<1>, C4<1>;
L_000001d7f865f220 .functor AND 1, L_000001d7f865d940, v000001d7f85ea100_0, C4<1>, C4<1>;
L_000001d7f865f920 .functor AND 1, L_000001d7f865f220, L_000001d7f865ec00, C4<1>, C4<1>;
L_000001d7f865f8b0 .functor AND 1, L_000001d7f865e840, v000001d7f85f15d0_0, C4<1>, C4<1>;
L_000001d7f865f450 .functor AND 1, L_000001d7f865f8b0, L_000001d7f865e980, C4<1>, C4<1>;
L_000001d7f865f4c0 .functor AND 1, L_000001d7f865f450, L_000001d7f865ef20, C4<1>, C4<1>;
v000001d7f85eace0_0 .net "Forward_A", 1 0, L_000001d7f865db20;  alias, 1 drivers
v000001d7f85ead80_0 .net "Forward_A_EXMEM", 0 0, L_000001d7f8534f40;  1 drivers
v000001d7f85ea060_0 .net "Forward_A_MEMWB", 0 0, L_000001d7f865f3e0;  1 drivers
v000001d7f85ea1a0_0 .net "Forward_B", 1 0, L_000001d7f865e520;  alias, 1 drivers
v000001d7f85eb820_0 .net "Forward_B_EXMEM", 0 0, L_000001d7f865f920;  1 drivers
v000001d7f85ea2e0_0 .net "Forward_B_MEMWB", 0 0, L_000001d7f865f4c0;  1 drivers
v000001d7f85ea380_0 .net "RS1", 4 0, v000001d7f85ef2a0_0;  alias, 1 drivers
v000001d7f85ed6f0_0 .net "RS2", 4 0, v000001d7f85efa20_0;  alias, 1 drivers
v000001d7f85ed150_0 .net *"_ivl_0", 0 0, L_000001d7f865da80;  1 drivers
v000001d7f85ed470_0 .net *"_ivl_10", 0 0, L_000001d7f865e3e0;  1 drivers
v000001d7f85edf10_0 .net *"_ivl_14", 0 0, L_000001d7f865dc60;  1 drivers
v000001d7f85ed3d0_0 .net *"_ivl_17", 0 0, L_000001d7f8511ee0;  1 drivers
v000001d7f85ed510_0 .net *"_ivl_18", 31 0, L_000001d7f865ee80;  1 drivers
L_000001d7f85ff6a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85ec570_0 .net *"_ivl_21", 26 0, L_000001d7f85ff6a0;  1 drivers
L_000001d7f85ff6e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85ed330_0 .net/2u *"_ivl_22", 31 0, L_000001d7f85ff6e8;  1 drivers
v000001d7f85ece30_0 .net *"_ivl_24", 0 0, L_000001d7f865dd00;  1 drivers
v000001d7f85ed790_0 .net *"_ivl_27", 0 0, L_000001d7f865ffb0;  1 drivers
v000001d7f85ed970_0 .net *"_ivl_29", 0 0, L_000001d7f865e200;  1 drivers
v000001d7f85ed5b0_0 .net *"_ivl_3", 0 0, L_000001d7f8534840;  1 drivers
L_000001d7f85ff730 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d7f85eced0_0 .net/2u *"_ivl_32", 1 0, L_000001d7f85ff730;  1 drivers
L_000001d7f85ff778 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d7f85ed0b0_0 .net/2u *"_ivl_34", 1 0, L_000001d7f85ff778;  1 drivers
L_000001d7f85ff7c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d7f85ed650_0 .net/2u *"_ivl_36", 1 0, L_000001d7f85ff7c0;  1 drivers
v000001d7f85ed1f0_0 .net *"_ivl_38", 1 0, L_000001d7f865dbc0;  1 drivers
v000001d7f85ed290_0 .net *"_ivl_4", 31 0, L_000001d7f865e160;  1 drivers
v000001d7f85ed830_0 .net *"_ivl_42", 0 0, L_000001d7f865d940;  1 drivers
v000001d7f85ec610_0 .net *"_ivl_45", 0 0, L_000001d7f865f220;  1 drivers
v000001d7f85ed8d0_0 .net *"_ivl_46", 31 0, L_000001d7f865d9e0;  1 drivers
L_000001d7f85ff808 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85eda10_0 .net *"_ivl_49", 26 0, L_000001d7f85ff808;  1 drivers
L_000001d7f85ff850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85edab0_0 .net/2u *"_ivl_50", 31 0, L_000001d7f85ff850;  1 drivers
v000001d7f85edb50_0 .net *"_ivl_52", 0 0, L_000001d7f865ec00;  1 drivers
v000001d7f85ecc50_0 .net *"_ivl_56", 0 0, L_000001d7f865e840;  1 drivers
v000001d7f85edbf0_0 .net *"_ivl_59", 0 0, L_000001d7f865f8b0;  1 drivers
v000001d7f85edc90_0 .net *"_ivl_60", 31 0, L_000001d7f865dda0;  1 drivers
L_000001d7f85ff898 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85ecf70_0 .net *"_ivl_63", 26 0, L_000001d7f85ff898;  1 drivers
L_000001d7f85ff8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85edd30_0 .net/2u *"_ivl_64", 31 0, L_000001d7f85ff8e0;  1 drivers
v000001d7f85ecb10_0 .net *"_ivl_66", 0 0, L_000001d7f865e980;  1 drivers
v000001d7f85eddd0_0 .net *"_ivl_69", 0 0, L_000001d7f865f450;  1 drivers
L_000001d7f85ff610 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85ede70_0 .net *"_ivl_7", 26 0, L_000001d7f85ff610;  1 drivers
v000001d7f85ec070_0 .net *"_ivl_71", 0 0, L_000001d7f865ef20;  1 drivers
L_000001d7f85ff928 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d7f85ec110_0 .net/2u *"_ivl_74", 1 0, L_000001d7f85ff928;  1 drivers
L_000001d7f85ff970 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d7f85ec1b0_0 .net/2u *"_ivl_76", 1 0, L_000001d7f85ff970;  1 drivers
L_000001d7f85ff9b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d7f85ecbb0_0 .net/2u *"_ivl_78", 1 0, L_000001d7f85ff9b8;  1 drivers
L_000001d7f85ff658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85ec250_0 .net/2u *"_ivl_8", 31 0, L_000001d7f85ff658;  1 drivers
v000001d7f85ed010_0 .net *"_ivl_80", 1 0, L_000001d7f865eac0;  1 drivers
v000001d7f85ec2f0_0 .net "rdMem", 4 0, v000001d7f85eac40_0;  alias, 1 drivers
v000001d7f85ec390_0 .net "rdWb", 4 0, v000001d7f85eec60_0;  alias, 1 drivers
v000001d7f85ec430_0 .net "regWrite_Mem", 0 0, v000001d7f85ea100_0;  alias, 1 drivers
v000001d7f85ec930_0 .net "regWrite_Wb", 0 0, v000001d7f85f15d0_0;  alias, 1 drivers
L_000001d7f865da80 .cmp/eq 5, v000001d7f85eac40_0, v000001d7f85ef2a0_0;
L_000001d7f865e160 .concat [ 5 27 0 0], v000001d7f85eac40_0, L_000001d7f85ff610;
L_000001d7f865e3e0 .cmp/ne 32, L_000001d7f865e160, L_000001d7f85ff658;
L_000001d7f865dc60 .cmp/eq 5, v000001d7f85eec60_0, v000001d7f85ef2a0_0;
L_000001d7f865ee80 .concat [ 5 27 0 0], v000001d7f85eec60_0, L_000001d7f85ff6a0;
L_000001d7f865dd00 .cmp/ne 32, L_000001d7f865ee80, L_000001d7f85ff6e8;
L_000001d7f865e200 .reduce/nor L_000001d7f8534f40;
L_000001d7f865dbc0 .functor MUXZ 2, L_000001d7f85ff7c0, L_000001d7f85ff778, L_000001d7f865f3e0, C4<>;
L_000001d7f865db20 .functor MUXZ 2, L_000001d7f865dbc0, L_000001d7f85ff730, L_000001d7f8534f40, C4<>;
L_000001d7f865d940 .cmp/eq 5, v000001d7f85eac40_0, v000001d7f85efa20_0;
L_000001d7f865d9e0 .concat [ 5 27 0 0], v000001d7f85eac40_0, L_000001d7f85ff808;
L_000001d7f865ec00 .cmp/ne 32, L_000001d7f865d9e0, L_000001d7f85ff850;
L_000001d7f865e840 .cmp/eq 5, v000001d7f85eec60_0, v000001d7f85efa20_0;
L_000001d7f865dda0 .concat [ 5 27 0 0], v000001d7f85eec60_0, L_000001d7f85ff898;
L_000001d7f865e980 .cmp/ne 32, L_000001d7f865dda0, L_000001d7f85ff8e0;
L_000001d7f865ef20 .reduce/nor L_000001d7f865f920;
L_000001d7f865eac0 .functor MUXZ 2, L_000001d7f85ff9b8, L_000001d7f85ff970, L_000001d7f865f4c0, C4<>;
L_000001d7f865e520 .functor MUXZ 2, L_000001d7f865eac0, L_000001d7f85ff928, L_000001d7f865f920, C4<>;
S_000001d7f852be70 .scope module, "Hazard" "Hazard" 4 329, 9 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "memread_EX";
    .port_info 1 /INPUT 32 "ir_ID";
    .port_info 2 /INPUT 5 "rd_EX";
    .port_info 3 /OUTPUT 1 "stall";
L_000001d7f865fed0 .functor OR 1, L_000001d7f865e340, L_000001d7f865de40, C4<0>, C4<0>;
L_000001d7f865f990 .functor AND 1, v000001d7f85ef520_0, L_000001d7f865fed0, C4<1>, C4<1>;
v000001d7f85ecd90_0 .net *"_ivl_4", 0 0, L_000001d7f865e340;  1 drivers
v000001d7f85ec4d0_0 .net *"_ivl_6", 0 0, L_000001d7f865de40;  1 drivers
v000001d7f85ec6b0_0 .net *"_ivl_9", 0 0, L_000001d7f865fed0;  1 drivers
v000001d7f85ec9d0_0 .net "ir_ID", 31 0, v000001d7f85eff20_0;  alias, 1 drivers
v000001d7f85eca70_0 .net "memread_EX", 0 0, v000001d7f85ef520_0;  alias, 1 drivers
v000001d7f85eccf0_0 .net "rd_EX", 4 0, v000001d7f85ee1c0_0;  alias, 1 drivers
v000001d7f85ec750_0 .net "rs1_IFID", 4 0, L_000001d7f865ede0;  1 drivers
v000001d7f85ec7f0_0 .net "rs2_IFID", 4 0, L_000001d7f865e2a0;  1 drivers
v000001d7f85ec890_0 .net "stall", 0 0, L_000001d7f865f990;  alias, 1 drivers
L_000001d7f865ede0 .part v000001d7f85eff20_0, 15, 5;
L_000001d7f865e2a0 .part v000001d7f85eff20_0, 20, 5;
L_000001d7f865e340 .cmp/eq 5, v000001d7f85ee1c0_0, L_000001d7f865ede0;
L_000001d7f865de40 .cmp/eq 5, v000001d7f85ee1c0_0, L_000001d7f865e2a0;
S_000001d7f84c2f20 .scope module, "IDEX" "IDEX" 4 166, 10 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "opcode_ID";
    .port_info 3 /INPUT 3 "fun3_ID";
    .port_info 4 /INPUT 7 "fun7_ID";
    .port_info 5 /INPUT 32 "pc_ID";
    .port_info 6 /INPUT 32 "readdata1_ID";
    .port_info 7 /INPUT 32 "readdata2_ID";
    .port_info 8 /INPUT 32 "imm_data_ID";
    .port_info 9 /INPUT 5 "rs1_ID";
    .port_info 10 /INPUT 5 "rs2_ID";
    .port_info 11 /INPUT 5 "rd_ID";
    .port_info 12 /INPUT 1 "branch_ID";
    .port_info 13 /INPUT 1 "memread_ID";
    .port_info 14 /INPUT 1 "memtoreg_ID";
    .port_info 15 /INPUT 1 "memwrite_ID";
    .port_info 16 /INPUT 1 "alusrc_ID";
    .port_info 17 /INPUT 1 "regwrite_ID";
    .port_info 18 /INPUT 1 "flush";
    .port_info 19 /OUTPUT 32 "pc_EX";
    .port_info 20 /OUTPUT 5 "rs1_EX";
    .port_info 21 /OUTPUT 5 "rs2_EX";
    .port_info 22 /OUTPUT 5 "rd_EX";
    .port_info 23 /OUTPUT 32 "imm_data_EX";
    .port_info 24 /OUTPUT 32 "readdata1_EX";
    .port_info 25 /OUTPUT 32 "readdata2_EX";
    .port_info 26 /OUTPUT 7 "opcode_EX";
    .port_info 27 /OUTPUT 3 "fun3_EX";
    .port_info 28 /OUTPUT 7 "fun7_EX";
    .port_info 29 /OUTPUT 1 "branch_EX";
    .port_info 30 /OUTPUT 1 "memread_EX";
    .port_info 31 /OUTPUT 1 "memtoreg_EX";
    .port_info 32 /OUTPUT 1 "memwrite_EX";
    .port_info 33 /OUTPUT 1 "regwrite_EX";
    .port_info 34 /OUTPUT 1 "alusrc_EX";
v000001d7f85ef020_0 .var "alusrc_EX", 0 0;
v000001d7f85ee440_0 .net "alusrc_ID", 0 0, v000001d7f85f1530_0;  alias, 1 drivers
v000001d7f85eed00_0 .var "branch_EX", 0 0;
v000001d7f85eeee0_0 .net "branch_ID", 0 0, v000001d7f85f0270_0;  alias, 1 drivers
v000001d7f85efca0_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85efe80_0 .net "flush", 0 0, L_000001d7f856de00;  alias, 1 drivers
v000001d7f85eeda0_0 .var "fun3_EX", 2 0;
v000001d7f85ef7a0_0 .net "fun3_ID", 2 0, L_000001d7f85f9520;  alias, 1 drivers
v000001d7f85ef3e0_0 .var "fun7_EX", 6 0;
v000001d7f85ee6c0_0 .net "fun7_ID", 6 0, L_000001d7f85f8440;  alias, 1 drivers
v000001d7f85efc00_0 .var "imm_data_EX", 31 0;
v000001d7f85eef80_0 .net "imm_data_ID", 31 0, L_000001d7f85f74a0;  alias, 1 drivers
v000001d7f85ef520_0 .var "memread_EX", 0 0;
v000001d7f85eee40_0 .net "memread_ID", 0 0, v000001d7f85f0770_0;  alias, 1 drivers
v000001d7f85ef700_0 .var "memtoreg_EX", 0 0;
v000001d7f85ef840_0 .net "memtoreg_ID", 0 0, v000001d7f85f0db0_0;  alias, 1 drivers
v000001d7f85ef0c0_0 .var "memwrite_EX", 0 0;
v000001d7f85efd40_0 .net "memwrite_ID", 0 0, v000001d7f85f0ef0_0;  alias, 1 drivers
v000001d7f85ee760_0 .var "opcode_EX", 6 0;
v000001d7f85ee120_0 .net "opcode_ID", 6 0, L_000001d7f85f7cc0;  alias, 1 drivers
v000001d7f85ef660_0 .var "pc_EX", 31 0;
v000001d7f85ef160_0 .net "pc_ID", 31 0, v000001d7f85ee300_0;  alias, 1 drivers
v000001d7f85ee1c0_0 .var "rd_EX", 4 0;
v000001d7f85ee260_0 .net "rd_ID", 4 0, L_000001d7f85f8620;  alias, 1 drivers
v000001d7f85ef8e0_0 .var "readdata1_EX", 31 0;
v000001d7f85ee800_0 .net "readdata1_ID", 31 0, v000001d7f85f64c0_0;  alias, 1 drivers
v000001d7f85ef200_0 .var "readdata2_EX", 31 0;
v000001d7f85ef980_0 .net "readdata2_ID", 31 0, v000001d7f85f6420_0;  alias, 1 drivers
v000001d7f85efde0_0 .var "regwrite_EX", 0 0;
v000001d7f85ee8a0_0 .net "regwrite_ID", 0 0, v000001d7f85f0f90_0;  alias, 1 drivers
v000001d7f85ef2a0_0 .var "rs1_EX", 4 0;
v000001d7f85ef340_0 .net "rs1_ID", 4 0, L_000001d7f85f8da0;  alias, 1 drivers
v000001d7f85efa20_0 .var "rs2_EX", 4 0;
v000001d7f85efac0_0 .net "rs2_ID", 4 0, L_000001d7f85f8080;  alias, 1 drivers
v000001d7f85ee940_0 .net "rst", 0 0, v000001d7f85f8a80_0;  alias, 1 drivers
S_000001d7f84d0fa0 .scope module, "IFID" "IFID" 4 123, 11 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ir_IF";
    .port_info 3 /INPUT 32 "pc_IF";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "hazard_ifid";
    .port_info 6 /OUTPUT 32 "ir_ID";
    .port_info 7 /OUTPUT 32 "pc_ID";
v000001d7f85ef5c0_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85ef480_0 .net "flush", 0 0, L_000001d7f856de00;  alias, 1 drivers
v000001d7f85efb60_0 .net "hazard_ifid", 0 0, L_000001d7f865f990;  alias, 1 drivers
v000001d7f85eff20_0 .var "ir_ID", 31 0;
v000001d7f85ee080_0 .net "ir_IF", 31 0, v000001d7f85f8bc0_0;  alias, 1 drivers
v000001d7f85ee300_0 .var "pc_ID", 31 0;
v000001d7f85ee3a0_0 .net "pc_IF", 31 0, v000001d7f85f2dc0_0;  alias, 1 drivers
v000001d7f85ee4e0_0 .net "rst", 0 0, v000001d7f85f8a80_0;  alias, 1 drivers
S_000001d7f84d1130 .scope module, "MEMWB" "MEMWB" 4 283, 12 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "readdata_MEM";
    .port_info 3 /INPUT 32 "alu_MEM";
    .port_info 4 /INPUT 5 "rd_MEM";
    .port_info 5 /INPUT 1 "memtoreg_MEM";
    .port_info 6 /INPUT 1 "regwrite_MEM";
    .port_info 7 /OUTPUT 32 "readdata_WB";
    .port_info 8 /OUTPUT 32 "alu_WB";
    .port_info 9 /OUTPUT 5 "rd_WB";
    .port_info 10 /OUTPUT 1 "memtoreg_WB";
    .port_info 11 /OUTPUT 1 "regwrite_WB";
v000001d7f85ee580_0 .net "alu_MEM", 31 0, v000001d7f85ea6a0_0;  alias, 1 drivers
v000001d7f85ee620_0 .var "alu_WB", 31 0;
v000001d7f85ee9e0_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85eea80_0 .net "memtoreg_MEM", 0 0, v000001d7f85eb3c0_0;  alias, 1 drivers
v000001d7f85eeb20_0 .var "memtoreg_WB", 0 0;
v000001d7f85eebc0_0 .net "rd_MEM", 4 0, v000001d7f85eac40_0;  alias, 1 drivers
v000001d7f85eec60_0 .var "rd_WB", 4 0;
v000001d7f85f0d10_0 .net "readdata_MEM", 31 0, v000001d7f85f7c20_0;  alias, 1 drivers
v000001d7f85f0a90_0 .var "readdata_WB", 31 0;
v000001d7f85f0b30_0 .net "regwrite_MEM", 0 0, v000001d7f85ea100_0;  alias, 1 drivers
v000001d7f85f15d0_0 .var "regwrite_WB", 0 0;
v000001d7f85f12b0_0 .net "rst", 0 0, v000001d7f85f8a80_0;  alias, 1 drivers
S_000001d7f84d12c0 .scope module, "add1" "adder" 4 227, 13 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v000001d7f85f1670_0 .net "a", 31 0, v000001d7f85ef660_0;  alias, 1 drivers
v000001d7f85f1cb0_0 .net "b", 31 0, L_000001d7f865eb60;  1 drivers
v000001d7f85f08b0_0 .net "sum", 31 0, L_000001d7f85f7540;  alias, 1 drivers
L_000001d7f85f7540 .arith/sum 32, v000001d7f85ef660_0, L_000001d7f865eb60;
S_000001d7f85231c0 .scope module, "controller" "controller" 4 306, 14 2 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 1 "memtoreg";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 2 "Aluop";
v000001d7f85f0450_0 .var "Aluop", 1 0;
v000001d7f85f1530_0 .var "aluSrc", 0 0;
v000001d7f85f0270_0 .var "branch", 0 0;
v000001d7f85f0770_0 .var "memread", 0 0;
v000001d7f85f0db0_0 .var "memtoreg", 0 0;
v000001d7f85f0ef0_0 .var "memwrite", 0 0;
v000001d7f85f0e50_0 .net "opcode", 6 0, L_000001d7f85f7cc0;  alias, 1 drivers
v000001d7f85f0f90_0 .var "regwrite", 0 0;
v000001d7f85f1d50_0 .net "stall", 0 0, L_000001d7f865f990;  alias, 1 drivers
E_000001d7f8574760 .event anyedge, v000001d7f85ec890_0, v000001d7f85eb960_0;
S_000001d7f8523350 .scope module, "imm" "imm" 4 158, 15 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "ir";
    .port_info 1 /OUTPUT 32 "imme";
L_000001d7f856df50 .functor OR 1, L_000001d7f85f8e40, L_000001d7f85f7e00, C4<0>, C4<0>;
L_000001d7f856e0a0 .functor OR 1, L_000001d7f856df50, L_000001d7f85f7ae0, C4<0>, C4<0>;
L_000001d7f8534d10 .functor OR 1, L_000001d7f85f77c0, L_000001d7f85f9020, C4<0>, C4<0>;
v000001d7f85f1030_0 .net *"_ivl_1", 6 0, L_000001d7f85f7180;  1 drivers
v000001d7f85f10d0_0 .net *"_ivl_10", 0 0, L_000001d7f85f7e00;  1 drivers
v000001d7f85f0090_0 .net *"_ivl_100", 31 0, L_000001d7f85f8940;  1 drivers
v000001d7f85f1e90_0 .net *"_ivl_102", 31 0, L_000001d7f85f8b20;  1 drivers
v000001d7f85f18f0_0 .net *"_ivl_104", 31 0, L_000001d7f85f89e0;  1 drivers
v000001d7f85f0310_0 .net *"_ivl_106", 31 0, L_000001d7f85f93e0;  1 drivers
v000001d7f85f0810_0 .net *"_ivl_13", 0 0, L_000001d7f856df50;  1 drivers
v000001d7f85f1170_0 .net *"_ivl_15", 6 0, L_000001d7f85f70e0;  1 drivers
L_000001d7f85ff190 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d7f85f1350_0 .net/2u *"_ivl_16", 6 0, L_000001d7f85ff190;  1 drivers
v000001d7f85f1210_0 .net *"_ivl_18", 0 0, L_000001d7f85f7ae0;  1 drivers
L_000001d7f85ff100 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d7f85f1710_0 .net/2u *"_ivl_2", 6 0, L_000001d7f85ff100;  1 drivers
v000001d7f85f0c70_0 .net *"_ivl_21", 0 0, L_000001d7f856e0a0;  1 drivers
L_000001d7f85ff1d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85f13f0_0 .net/2u *"_ivl_22", 19 0, L_000001d7f85ff1d8;  1 drivers
v000001d7f85f1490_0 .net *"_ivl_25", 11 0, L_000001d7f85f9660;  1 drivers
v000001d7f85f17b0_0 .net *"_ivl_26", 31 0, L_000001d7f85f7fe0;  1 drivers
v000001d7f85f1990_0 .net *"_ivl_29", 6 0, L_000001d7f85f9700;  1 drivers
L_000001d7f85ff220 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d7f85f1a30_0 .net/2u *"_ivl_30", 6 0, L_000001d7f85ff220;  1 drivers
v000001d7f85f0950_0 .net *"_ivl_32", 0 0, L_000001d7f85f8760;  1 drivers
L_000001d7f85ff268 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85f1ad0_0 .net/2u *"_ivl_34", 19 0, L_000001d7f85ff268;  1 drivers
v000001d7f85f1b70_0 .net *"_ivl_37", 6 0, L_000001d7f85f84e0;  1 drivers
v000001d7f85f0630_0 .net *"_ivl_39", 4 0, L_000001d7f85f86c0;  1 drivers
v000001d7f85f1f30_0 .net *"_ivl_4", 0 0, L_000001d7f85f8e40;  1 drivers
v000001d7f85f1c10_0 .net *"_ivl_40", 31 0, L_000001d7f85f8120;  1 drivers
v000001d7f85f09f0_0 .net *"_ivl_43", 6 0, L_000001d7f85f81c0;  1 drivers
L_000001d7f85ff2b0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d7f85f06d0_0 .net/2u *"_ivl_44", 6 0, L_000001d7f85ff2b0;  1 drivers
v000001d7f85f01d0_0 .net *"_ivl_46", 0 0, L_000001d7f85f7220;  1 drivers
L_000001d7f85ff2f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85f1df0_0 .net/2u *"_ivl_48", 19 0, L_000001d7f85ff2f8;  1 drivers
v000001d7f85f0130_0 .net *"_ivl_51", 0 0, L_000001d7f85f97a0;  1 drivers
v000001d7f85f03b0_0 .net *"_ivl_53", 0 0, L_000001d7f85f8f80;  1 drivers
v000001d7f85f04f0_0 .net *"_ivl_55", 5 0, L_000001d7f85f9160;  1 drivers
v000001d7f85f0590_0 .net *"_ivl_57", 3 0, L_000001d7f85f9200;  1 drivers
v000001d7f85f0bd0_0 .net *"_ivl_58", 31 0, L_000001d7f85f72c0;  1 drivers
v000001d7f85f35e0_0 .net *"_ivl_61", 6 0, L_000001d7f85f7360;  1 drivers
L_000001d7f85ff340 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d7f85f3360_0 .net/2u *"_ivl_62", 6 0, L_000001d7f85ff340;  1 drivers
v000001d7f85f3540_0 .net *"_ivl_64", 0 0, L_000001d7f85f77c0;  1 drivers
v000001d7f85f25a0_0 .net *"_ivl_67", 6 0, L_000001d7f85f7860;  1 drivers
L_000001d7f85ff388 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001d7f85f3680_0 .net/2u *"_ivl_68", 6 0, L_000001d7f85ff388;  1 drivers
v000001d7f85f21e0_0 .net *"_ivl_7", 6 0, L_000001d7f85f8c60;  1 drivers
v000001d7f85f3ea0_0 .net *"_ivl_70", 0 0, L_000001d7f85f9020;  1 drivers
v000001d7f85f28c0_0 .net *"_ivl_73", 0 0, L_000001d7f8534d10;  1 drivers
v000001d7f85f2280_0 .net *"_ivl_75", 19 0, L_000001d7f85f8260;  1 drivers
L_000001d7f85ff3d0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85f2640_0 .net/2u *"_ivl_76", 11 0, L_000001d7f85ff3d0;  1 drivers
v000001d7f85f3400_0 .net *"_ivl_78", 31 0, L_000001d7f85f79a0;  1 drivers
L_000001d7f85ff148 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001d7f85f3f40_0 .net/2u *"_ivl_8", 6 0, L_000001d7f85ff148;  1 drivers
v000001d7f85f2460_0 .net *"_ivl_81", 6 0, L_000001d7f85f8300;  1 drivers
L_000001d7f85ff418 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d7f85f3720_0 .net/2u *"_ivl_82", 6 0, L_000001d7f85ff418;  1 drivers
v000001d7f85f2140_0 .net *"_ivl_84", 0 0, L_000001d7f85f9840;  1 drivers
L_000001d7f85ff460 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85f3040_0 .net/2u *"_ivl_86", 11 0, L_000001d7f85ff460;  1 drivers
v000001d7f85f30e0_0 .net *"_ivl_89", 0 0, L_000001d7f85f7900;  1 drivers
v000001d7f85f2500_0 .net *"_ivl_91", 7 0, L_000001d7f85f7400;  1 drivers
v000001d7f85f2d20_0 .net *"_ivl_93", 0 0, L_000001d7f85f90c0;  1 drivers
v000001d7f85f2f00_0 .net *"_ivl_95", 9 0, L_000001d7f85f92a0;  1 drivers
v000001d7f85f3860_0 .net *"_ivl_96", 31 0, L_000001d7f85f8800;  1 drivers
L_000001d7f85ff4a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7f85f37c0_0 .net/2u *"_ivl_98", 31 0, L_000001d7f85ff4a8;  1 drivers
v000001d7f85f3900_0 .net "imme", 31 0, L_000001d7f85f74a0;  alias, 1 drivers
v000001d7f85f3180_0 .net "ir", 31 0, v000001d7f85eff20_0;  alias, 1 drivers
L_000001d7f85f7180 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f8e40 .cmp/eq 7, L_000001d7f85f7180, L_000001d7f85ff100;
L_000001d7f85f8c60 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f7e00 .cmp/eq 7, L_000001d7f85f8c60, L_000001d7f85ff148;
L_000001d7f85f70e0 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f7ae0 .cmp/eq 7, L_000001d7f85f70e0, L_000001d7f85ff190;
L_000001d7f85f9660 .part v000001d7f85eff20_0, 20, 12;
L_000001d7f85f7fe0 .concat [ 12 20 0 0], L_000001d7f85f9660, L_000001d7f85ff1d8;
L_000001d7f85f9700 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f8760 .cmp/eq 7, L_000001d7f85f9700, L_000001d7f85ff220;
L_000001d7f85f84e0 .part v000001d7f85eff20_0, 25, 7;
L_000001d7f85f86c0 .part v000001d7f85eff20_0, 7, 5;
L_000001d7f85f8120 .concat [ 5 7 20 0], L_000001d7f85f86c0, L_000001d7f85f84e0, L_000001d7f85ff268;
L_000001d7f85f81c0 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f7220 .cmp/eq 7, L_000001d7f85f81c0, L_000001d7f85ff2b0;
L_000001d7f85f97a0 .part v000001d7f85eff20_0, 31, 1;
L_000001d7f85f8f80 .part v000001d7f85eff20_0, 7, 1;
L_000001d7f85f9160 .part v000001d7f85eff20_0, 25, 6;
L_000001d7f85f9200 .part v000001d7f85eff20_0, 8, 4;
LS_000001d7f85f72c0_0_0 .concat [ 4 6 1 1], L_000001d7f85f9200, L_000001d7f85f9160, L_000001d7f85f8f80, L_000001d7f85f97a0;
LS_000001d7f85f72c0_0_4 .concat [ 20 0 0 0], L_000001d7f85ff2f8;
L_000001d7f85f72c0 .concat [ 12 20 0 0], LS_000001d7f85f72c0_0_0, LS_000001d7f85f72c0_0_4;
L_000001d7f85f7360 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f77c0 .cmp/eq 7, L_000001d7f85f7360, L_000001d7f85ff340;
L_000001d7f85f7860 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f9020 .cmp/eq 7, L_000001d7f85f7860, L_000001d7f85ff388;
L_000001d7f85f8260 .part v000001d7f85eff20_0, 12, 20;
L_000001d7f85f79a0 .concat [ 12 20 0 0], L_000001d7f85ff3d0, L_000001d7f85f8260;
L_000001d7f85f8300 .part v000001d7f85eff20_0, 0, 7;
L_000001d7f85f9840 .cmp/eq 7, L_000001d7f85f8300, L_000001d7f85ff418;
L_000001d7f85f7900 .part v000001d7f85eff20_0, 31, 1;
L_000001d7f85f7400 .part v000001d7f85eff20_0, 12, 8;
L_000001d7f85f90c0 .part v000001d7f85eff20_0, 20, 1;
L_000001d7f85f92a0 .part v000001d7f85eff20_0, 21, 10;
LS_000001d7f85f8800_0_0 .concat [ 10 1 8 1], L_000001d7f85f92a0, L_000001d7f85f90c0, L_000001d7f85f7400, L_000001d7f85f7900;
LS_000001d7f85f8800_0_4 .concat [ 12 0 0 0], L_000001d7f85ff460;
L_000001d7f85f8800 .concat [ 20 12 0 0], LS_000001d7f85f8800_0_0, LS_000001d7f85f8800_0_4;
L_000001d7f85f8940 .functor MUXZ 32, L_000001d7f85ff4a8, L_000001d7f85f8800, L_000001d7f85f9840, C4<>;
L_000001d7f85f8b20 .functor MUXZ 32, L_000001d7f85f8940, L_000001d7f85f79a0, L_000001d7f8534d10, C4<>;
L_000001d7f85f89e0 .functor MUXZ 32, L_000001d7f85f8b20, L_000001d7f85f72c0, L_000001d7f85f7220, C4<>;
L_000001d7f85f93e0 .functor MUXZ 32, L_000001d7f85f89e0, L_000001d7f85f8120, L_000001d7f85f8760, C4<>;
L_000001d7f85f74a0 .functor MUXZ 32, L_000001d7f85f93e0, L_000001d7f85f7fe0, L_000001d7f856e0a0, C4<>;
S_000001d7f85234e0 .scope module, "mux1" "mux_3to1" 4 204, 16 2 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
v000001d7f85f2fa0_0 .net "in_0", 31 0, v000001d7f85ef8e0_0;  alias, 1 drivers
v000001d7f85f3e00_0 .net "in_1", 31 0, v000001d7f85f2820_0;  alias, 1 drivers
v000001d7f85f34a0_0 .net "in_2", 31 0, v000001d7f85ea6a0_0;  alias, 1 drivers
v000001d7f85f39a0_0 .var "out", 31 0;
v000001d7f85f3ae0_0 .net "sel", 1 0, L_000001d7f865db20;  alias, 1 drivers
E_000001d7f8575f20 .event anyedge, v000001d7f85eace0_0, v000001d7f85ef8e0_0, v000001d7f85f3e00_0, v000001d7f85ea6a0_0;
S_000001d7f8503cb0 .scope module, "mux2" "mux_3to1" 4 212, 16 2 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
v000001d7f85f2320_0 .net "in_0", 31 0, v000001d7f85ef200_0;  alias, 1 drivers
v000001d7f85f3220_0 .net "in_1", 31 0, v000001d7f85f2820_0;  alias, 1 drivers
v000001d7f85f2960_0 .net "in_2", 31 0, v000001d7f85ea6a0_0;  alias, 1 drivers
v000001d7f85f2a00_0 .var "out", 31 0;
v000001d7f85f3d60_0 .net "sel", 1 0, L_000001d7f865e520;  alias, 1 drivers
E_000001d7f85751e0 .event anyedge, v000001d7f85ea1a0_0, v000001d7f85ef200_0, v000001d7f85f3e00_0, v000001d7f85ea6a0_0;
S_000001d7f8503ff0 .scope module, "mux3" "mux_2to1" 4 220, 17 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001d7f85f3a40_0 .net "in_0", 31 0, v000001d7f85f2a00_0;  alias, 1 drivers
v000001d7f85f32c0_0 .net "in_1", 31 0, v000001d7f85efc00_0;  alias, 1 drivers
v000001d7f85f3b80_0 .var "out", 31 0;
v000001d7f85f20a0_0 .net "sel", 0 0, v000001d7f85ef020_0;  alias, 1 drivers
E_000001d7f8575e20 .event anyedge, v000001d7f85ef020_0, v000001d7f85efc00_0, v000001d7f85eaba0_0;
S_000001d7f85f4880 .scope module, "mux4" "mux_2to1" 4 298, 17 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001d7f85f3c20_0 .net "in_0", 31 0, v000001d7f85ee620_0;  alias, 1 drivers
v000001d7f85f3cc0_0 .net "in_1", 31 0, v000001d7f85f0a90_0;  alias, 1 drivers
v000001d7f85f2820_0 .var "out", 31 0;
v000001d7f85f23c0_0 .net "sel", 0 0, v000001d7f85eeb20_0;  alias, 1 drivers
E_000001d7f85755e0 .event anyedge, v000001d7f85eeb20_0, v000001d7f85f0a90_0, v000001d7f85ee620_0;
S_000001d7f85f4ec0 .scope module, "muxpc" "mux_2to1" 4 101, 17 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "in_0";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001d7f85f26e0_0 .net "in_0", 31 0, L_000001d7f85f7f40;  alias, 1 drivers
v000001d7f85f2780_0 .net "in_1", 31 0, v000001d7f85eaa60_0;  alias, 1 drivers
v000001d7f85f2aa0_0 .var "out", 31 0;
v000001d7f85f2b40_0 .net "sel", 0 0, L_000001d7f856de00;  alias, 1 drivers
E_000001d7f8575a20 .event anyedge, v000001d7f85eb140_0, v000001d7f85eaa60_0, v000001d7f85f26e0_0;
S_000001d7f85f43d0 .scope module, "pc" "pc" 4 114, 18 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v000001d7f85f2be0_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85f2c80_0 .net "pc_in", 31 0, v000001d7f85f2aa0_0;  alias, 1 drivers
v000001d7f85f2dc0_0 .var "pc_out", 31 0;
v000001d7f85f2e60_0 .net "rst", 0 0, v000001d7f85f8a80_0;  alias, 1 drivers
v000001d7f85f6060_0 .net "stall", 0 0, L_000001d7f865f990;  alias, 1 drivers
S_000001d7f85f4560 .scope module, "pc_adder" "adder" 4 108, 13 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v000001d7f85f66a0_0 .net "a", 31 0, v000001d7f85f2dc0_0;  alias, 1 drivers
L_000001d7f85ff0b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d7f85f6600_0 .net "b", 31 0, L_000001d7f85ff0b8;  1 drivers
v000001d7f85f55c0_0 .net "sum", 31 0, L_000001d7f85f7f40;  alias, 1 drivers
L_000001d7f85f7f40 .arith/sum 32, v000001d7f85f2dc0_0, L_000001d7f85ff0b8;
S_000001d7f85f4a10 .scope module, "regfile" "registerFile" 4 146, 19 1 0, S_000001d7f858fec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
v000001d7f85f6740_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85f5d40_0 .net "rd", 4 0, v000001d7f85eec60_0;  alias, 1 drivers
v000001d7f85f64c0_0 .var "rdata1", 31 0;
v000001d7f85f6420_0 .var "rdata2", 31 0;
v000001d7f85f5160 .array "registers", 0 31, 31 0;
v000001d7f85f67e0_0 .net "rs1", 4 0, L_000001d7f85f8da0;  alias, 1 drivers
v000001d7f85f6560_0 .net "rs2", 4 0, L_000001d7f85f8080;  alias, 1 drivers
v000001d7f85f6880_0 .net "wdata", 31 0, v000001d7f85f2820_0;  alias, 1 drivers
v000001d7f85f5660_0 .net "wen", 0 0, v000001d7f85f15d0_0;  alias, 1 drivers
E_000001d7f8575ea0 .event negedge, v000001d7f85eb320_0;
v000001d7f85f5160_0 .array/port v000001d7f85f5160, 0;
v000001d7f85f5160_1 .array/port v000001d7f85f5160, 1;
v000001d7f85f5160_2 .array/port v000001d7f85f5160, 2;
E_000001d7f8575ca0/0 .event anyedge, v000001d7f85ebb40_0, v000001d7f85f5160_0, v000001d7f85f5160_1, v000001d7f85f5160_2;
v000001d7f85f5160_3 .array/port v000001d7f85f5160, 3;
v000001d7f85f5160_4 .array/port v000001d7f85f5160, 4;
v000001d7f85f5160_5 .array/port v000001d7f85f5160, 5;
v000001d7f85f5160_6 .array/port v000001d7f85f5160, 6;
E_000001d7f8575ca0/1 .event anyedge, v000001d7f85f5160_3, v000001d7f85f5160_4, v000001d7f85f5160_5, v000001d7f85f5160_6;
v000001d7f85f5160_7 .array/port v000001d7f85f5160, 7;
v000001d7f85f5160_8 .array/port v000001d7f85f5160, 8;
v000001d7f85f5160_9 .array/port v000001d7f85f5160, 9;
v000001d7f85f5160_10 .array/port v000001d7f85f5160, 10;
E_000001d7f8575ca0/2 .event anyedge, v000001d7f85f5160_7, v000001d7f85f5160_8, v000001d7f85f5160_9, v000001d7f85f5160_10;
v000001d7f85f5160_11 .array/port v000001d7f85f5160, 11;
v000001d7f85f5160_12 .array/port v000001d7f85f5160, 12;
v000001d7f85f5160_13 .array/port v000001d7f85f5160, 13;
v000001d7f85f5160_14 .array/port v000001d7f85f5160, 14;
E_000001d7f8575ca0/3 .event anyedge, v000001d7f85f5160_11, v000001d7f85f5160_12, v000001d7f85f5160_13, v000001d7f85f5160_14;
v000001d7f85f5160_15 .array/port v000001d7f85f5160, 15;
v000001d7f85f5160_16 .array/port v000001d7f85f5160, 16;
v000001d7f85f5160_17 .array/port v000001d7f85f5160, 17;
v000001d7f85f5160_18 .array/port v000001d7f85f5160, 18;
E_000001d7f8575ca0/4 .event anyedge, v000001d7f85f5160_15, v000001d7f85f5160_16, v000001d7f85f5160_17, v000001d7f85f5160_18;
v000001d7f85f5160_19 .array/port v000001d7f85f5160, 19;
v000001d7f85f5160_20 .array/port v000001d7f85f5160, 20;
v000001d7f85f5160_21 .array/port v000001d7f85f5160, 21;
v000001d7f85f5160_22 .array/port v000001d7f85f5160, 22;
E_000001d7f8575ca0/5 .event anyedge, v000001d7f85f5160_19, v000001d7f85f5160_20, v000001d7f85f5160_21, v000001d7f85f5160_22;
v000001d7f85f5160_23 .array/port v000001d7f85f5160, 23;
v000001d7f85f5160_24 .array/port v000001d7f85f5160, 24;
v000001d7f85f5160_25 .array/port v000001d7f85f5160, 25;
v000001d7f85f5160_26 .array/port v000001d7f85f5160, 26;
E_000001d7f8575ca0/6 .event anyedge, v000001d7f85f5160_23, v000001d7f85f5160_24, v000001d7f85f5160_25, v000001d7f85f5160_26;
v000001d7f85f5160_27 .array/port v000001d7f85f5160, 27;
v000001d7f85f5160_28 .array/port v000001d7f85f5160, 28;
v000001d7f85f5160_29 .array/port v000001d7f85f5160, 29;
v000001d7f85f5160_30 .array/port v000001d7f85f5160, 30;
E_000001d7f8575ca0/7 .event anyedge, v000001d7f85f5160_27, v000001d7f85f5160_28, v000001d7f85f5160_29, v000001d7f85f5160_30;
v000001d7f85f5160_31 .array/port v000001d7f85f5160, 31;
E_000001d7f8575ca0/8 .event anyedge, v000001d7f85f5160_31, v000001d7f85ea880_0;
E_000001d7f8575ca0 .event/or E_000001d7f8575ca0/0, E_000001d7f8575ca0/1, E_000001d7f8575ca0/2, E_000001d7f8575ca0/3, E_000001d7f8575ca0/4, E_000001d7f8575ca0/5, E_000001d7f8575ca0/6, E_000001d7f8575ca0/7, E_000001d7f8575ca0/8;
S_000001d7f85f4ba0 .scope begin, "clk_reset" "clk_reset" 3 73, 3 73 0, S_000001d7f858fae0;
 .timescale -9 -11;
S_000001d7f85f40b0 .scope module, "datamem" "mem" 3 59, 20 1 0, S_000001d7f858fae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /OUTPUT 32 "rdata";
v000001d7f85f9e80_0 .net "addr", 31 0, L_000001d7f856ec00;  alias, 1 drivers
v000001d7f85fa240_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85f7b80 .array "mem", 0 31, 31 0;
v000001d7f85f7c20_0 .var "rdata", 31 0;
v000001d7f85f8580_0 .net "wdata", 31 0, L_000001d7f856e960;  alias, 1 drivers
v000001d7f85f8d00_0 .net "wen", 0 0, v000001d7f85ebd20_0;  alias, 1 drivers
v000001d7f85f7b80_0 .array/port v000001d7f85f7b80, 0;
v000001d7f85f7b80_1 .array/port v000001d7f85f7b80, 1;
v000001d7f85f7b80_2 .array/port v000001d7f85f7b80, 2;
E_000001d7f85757e0/0 .event anyedge, v000001d7f85f5c00_0, v000001d7f85f7b80_0, v000001d7f85f7b80_1, v000001d7f85f7b80_2;
v000001d7f85f7b80_3 .array/port v000001d7f85f7b80, 3;
v000001d7f85f7b80_4 .array/port v000001d7f85f7b80, 4;
v000001d7f85f7b80_5 .array/port v000001d7f85f7b80, 5;
v000001d7f85f7b80_6 .array/port v000001d7f85f7b80, 6;
E_000001d7f85757e0/1 .event anyedge, v000001d7f85f7b80_3, v000001d7f85f7b80_4, v000001d7f85f7b80_5, v000001d7f85f7b80_6;
v000001d7f85f7b80_7 .array/port v000001d7f85f7b80, 7;
v000001d7f85f7b80_8 .array/port v000001d7f85f7b80, 8;
v000001d7f85f7b80_9 .array/port v000001d7f85f7b80, 9;
v000001d7f85f7b80_10 .array/port v000001d7f85f7b80, 10;
E_000001d7f85757e0/2 .event anyedge, v000001d7f85f7b80_7, v000001d7f85f7b80_8, v000001d7f85f7b80_9, v000001d7f85f7b80_10;
v000001d7f85f7b80_11 .array/port v000001d7f85f7b80, 11;
v000001d7f85f7b80_12 .array/port v000001d7f85f7b80, 12;
v000001d7f85f7b80_13 .array/port v000001d7f85f7b80, 13;
v000001d7f85f7b80_14 .array/port v000001d7f85f7b80, 14;
E_000001d7f85757e0/3 .event anyedge, v000001d7f85f7b80_11, v000001d7f85f7b80_12, v000001d7f85f7b80_13, v000001d7f85f7b80_14;
v000001d7f85f7b80_15 .array/port v000001d7f85f7b80, 15;
v000001d7f85f7b80_16 .array/port v000001d7f85f7b80, 16;
v000001d7f85f7b80_17 .array/port v000001d7f85f7b80, 17;
v000001d7f85f7b80_18 .array/port v000001d7f85f7b80, 18;
E_000001d7f85757e0/4 .event anyedge, v000001d7f85f7b80_15, v000001d7f85f7b80_16, v000001d7f85f7b80_17, v000001d7f85f7b80_18;
v000001d7f85f7b80_19 .array/port v000001d7f85f7b80, 19;
v000001d7f85f7b80_20 .array/port v000001d7f85f7b80, 20;
v000001d7f85f7b80_21 .array/port v000001d7f85f7b80, 21;
v000001d7f85f7b80_22 .array/port v000001d7f85f7b80, 22;
E_000001d7f85757e0/5 .event anyedge, v000001d7f85f7b80_19, v000001d7f85f7b80_20, v000001d7f85f7b80_21, v000001d7f85f7b80_22;
v000001d7f85f7b80_23 .array/port v000001d7f85f7b80, 23;
v000001d7f85f7b80_24 .array/port v000001d7f85f7b80, 24;
v000001d7f85f7b80_25 .array/port v000001d7f85f7b80, 25;
v000001d7f85f7b80_26 .array/port v000001d7f85f7b80, 26;
E_000001d7f85757e0/6 .event anyedge, v000001d7f85f7b80_23, v000001d7f85f7b80_24, v000001d7f85f7b80_25, v000001d7f85f7b80_26;
v000001d7f85f7b80_27 .array/port v000001d7f85f7b80, 27;
v000001d7f85f7b80_28 .array/port v000001d7f85f7b80, 28;
v000001d7f85f7b80_29 .array/port v000001d7f85f7b80, 29;
v000001d7f85f7b80_30 .array/port v000001d7f85f7b80, 30;
E_000001d7f85757e0/7 .event anyedge, v000001d7f85f7b80_27, v000001d7f85f7b80_28, v000001d7f85f7b80_29, v000001d7f85f7b80_30;
v000001d7f85f7b80_31 .array/port v000001d7f85f7b80, 31;
E_000001d7f85757e0/8 .event anyedge, v000001d7f85f7b80_31;
E_000001d7f85757e0 .event/or E_000001d7f85757e0/0, E_000001d7f85757e0/1, E_000001d7f85757e0/2, E_000001d7f85757e0/3, E_000001d7f85757e0/4, E_000001d7f85757e0/5, E_000001d7f85757e0/6, E_000001d7f85757e0/7, E_000001d7f85757e0/8;
E_000001d7f8575860 .event anyedge, v000001d7f85ebd20_0, v000001d7f85f9ca0_0, v000001d7f85f5c00_0;
S_000001d7f85f46f0 .scope module, "irmem" "mem" 3 51, 20 1 0, S_000001d7f858fae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /OUTPUT 32 "rdata";
v000001d7f85f7d60_0 .net "addr", 31 0, v000001d7f85f2dc0_0;  alias, 1 drivers
v000001d7f85f9480_0 .net "clk", 0 0, v000001d7f85f7ea0_0;  alias, 1 drivers
v000001d7f85f83a0 .array "mem", 0 31, 31 0;
v000001d7f85f8bc0_0 .var "rdata", 31 0;
o000001d7f8596468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d7f85f95c0_0 .net "wdata", 31 0, o000001d7f8596468;  0 drivers
L_000001d7f85ffa00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d7f85f75e0_0 .net "wen", 0 0, L_000001d7f85ffa00;  1 drivers
v000001d7f85f83a0_0 .array/port v000001d7f85f83a0, 0;
v000001d7f85f83a0_1 .array/port v000001d7f85f83a0, 1;
v000001d7f85f83a0_2 .array/port v000001d7f85f83a0, 2;
E_000001d7f8575ce0/0 .event anyedge, v000001d7f85ee3a0_0, v000001d7f85f83a0_0, v000001d7f85f83a0_1, v000001d7f85f83a0_2;
v000001d7f85f83a0_3 .array/port v000001d7f85f83a0, 3;
v000001d7f85f83a0_4 .array/port v000001d7f85f83a0, 4;
v000001d7f85f83a0_5 .array/port v000001d7f85f83a0, 5;
v000001d7f85f83a0_6 .array/port v000001d7f85f83a0, 6;
E_000001d7f8575ce0/1 .event anyedge, v000001d7f85f83a0_3, v000001d7f85f83a0_4, v000001d7f85f83a0_5, v000001d7f85f83a0_6;
v000001d7f85f83a0_7 .array/port v000001d7f85f83a0, 7;
v000001d7f85f83a0_8 .array/port v000001d7f85f83a0, 8;
v000001d7f85f83a0_9 .array/port v000001d7f85f83a0, 9;
v000001d7f85f83a0_10 .array/port v000001d7f85f83a0, 10;
E_000001d7f8575ce0/2 .event anyedge, v000001d7f85f83a0_7, v000001d7f85f83a0_8, v000001d7f85f83a0_9, v000001d7f85f83a0_10;
v000001d7f85f83a0_11 .array/port v000001d7f85f83a0, 11;
v000001d7f85f83a0_12 .array/port v000001d7f85f83a0, 12;
v000001d7f85f83a0_13 .array/port v000001d7f85f83a0, 13;
v000001d7f85f83a0_14 .array/port v000001d7f85f83a0, 14;
E_000001d7f8575ce0/3 .event anyedge, v000001d7f85f83a0_11, v000001d7f85f83a0_12, v000001d7f85f83a0_13, v000001d7f85f83a0_14;
v000001d7f85f83a0_15 .array/port v000001d7f85f83a0, 15;
v000001d7f85f83a0_16 .array/port v000001d7f85f83a0, 16;
v000001d7f85f83a0_17 .array/port v000001d7f85f83a0, 17;
v000001d7f85f83a0_18 .array/port v000001d7f85f83a0, 18;
E_000001d7f8575ce0/4 .event anyedge, v000001d7f85f83a0_15, v000001d7f85f83a0_16, v000001d7f85f83a0_17, v000001d7f85f83a0_18;
v000001d7f85f83a0_19 .array/port v000001d7f85f83a0, 19;
v000001d7f85f83a0_20 .array/port v000001d7f85f83a0, 20;
v000001d7f85f83a0_21 .array/port v000001d7f85f83a0, 21;
v000001d7f85f83a0_22 .array/port v000001d7f85f83a0, 22;
E_000001d7f8575ce0/5 .event anyedge, v000001d7f85f83a0_19, v000001d7f85f83a0_20, v000001d7f85f83a0_21, v000001d7f85f83a0_22;
v000001d7f85f83a0_23 .array/port v000001d7f85f83a0, 23;
v000001d7f85f83a0_24 .array/port v000001d7f85f83a0, 24;
v000001d7f85f83a0_25 .array/port v000001d7f85f83a0, 25;
v000001d7f85f83a0_26 .array/port v000001d7f85f83a0, 26;
E_000001d7f8575ce0/6 .event anyedge, v000001d7f85f83a0_23, v000001d7f85f83a0_24, v000001d7f85f83a0_25, v000001d7f85f83a0_26;
v000001d7f85f83a0_27 .array/port v000001d7f85f83a0, 27;
v000001d7f85f83a0_28 .array/port v000001d7f85f83a0, 28;
v000001d7f85f83a0_29 .array/port v000001d7f85f83a0, 29;
v000001d7f85f83a0_30 .array/port v000001d7f85f83a0, 30;
E_000001d7f8575ce0/7 .event anyedge, v000001d7f85f83a0_27, v000001d7f85f83a0_28, v000001d7f85f83a0_29, v000001d7f85f83a0_30;
v000001d7f85f83a0_31 .array/port v000001d7f85f83a0, 31;
E_000001d7f8575ce0/8 .event anyedge, v000001d7f85f83a0_31;
E_000001d7f8575ce0 .event/or E_000001d7f8575ce0/0, E_000001d7f8575ce0/1, E_000001d7f8575ce0/2, E_000001d7f8575ce0/3, E_000001d7f8575ce0/4, E_000001d7f8575ce0/5, E_000001d7f8575ce0/6, E_000001d7f8575ce0/7, E_000001d7f8575ce0/8;
E_000001d7f85755a0 .event anyedge, v000001d7f85f75e0_0, v000001d7f85f95c0_0, v000001d7f85ee3a0_0;
S_000001d7f85f4240 .scope begin, "prog_load" "prog_load" 3 84, 3 84 0, S_000001d7f858fae0;
 .timescale -9 -11;
S_000001d7f85f4d30 .scope begin, "wave" "wave" 3 90, 3 90 0, S_000001d7f858fae0;
 .timescale -9 -11;
    .scope S_000001d7f858f290;
T_0 ;
    %wait E_000001d7f8574ae0;
    %load/vec4 v000001d7f8558e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000001d7f8569c00_0;
    %store/vec4 v000001d7f84d9a90_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000001d7f8569de0_0;
    %store/vec4 v000001d7f84d9a90_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001d7f856a060_0;
    %store/vec4 v000001d7f84d9a90_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001d7f84da3f0_0;
    %store/vec4 v000001d7f84d9a90_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d7f85f4ec0;
T_1 ;
    %wait E_000001d7f8575a20;
    %load/vec4 v000001d7f85f2b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v000001d7f85f26e0_0;
    %store/vec4 v000001d7f85f2aa0_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v000001d7f85f2780_0;
    %store/vec4 v000001d7f85f2aa0_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d7f85f43d0;
T_2 ;
    %wait E_000001d7f8574f20;
    %load/vec4 v000001d7f85f2e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85f2dc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d7f85f6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d7f85f2dc0_0;
    %assign/vec4 v000001d7f85f2dc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d7f85f2c80_0;
    %assign/vec4 v000001d7f85f2dc0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d7f84d0fa0;
T_3 ;
    %wait E_000001d7f8574f20;
    %load/vec4 v000001d7f85ee4e0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001d7f85ef480_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85eff20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85ee300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d7f85efb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d7f85eff20_0;
    %assign/vec4 v000001d7f85eff20_0, 0;
    %load/vec4 v000001d7f85ee300_0;
    %assign/vec4 v000001d7f85ee300_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d7f85ee080_0;
    %assign/vec4 v000001d7f85eff20_0, 0;
    %load/vec4 v000001d7f85ee3a0_0;
    %assign/vec4 v000001d7f85ee300_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d7f85f4a10;
T_4 ;
    %wait E_000001d7f8575ca0;
    %load/vec4 v000001d7f85f67e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d7f85f5160, 4;
    %store/vec4 v000001d7f85f64c0_0, 0, 32;
    %load/vec4 v000001d7f85f6560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d7f85f5160, 4;
    %store/vec4 v000001d7f85f6420_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d7f85f4a10;
T_5 ;
    %wait E_000001d7f8575ea0;
    %load/vec4 v000001d7f85f5660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d7f85f5d40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d7f85f6880_0;
    %load/vec4 v000001d7f85f5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7f85f5160, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d7f85f5d40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d7f85f5160, 4;
    %load/vec4 v000001d7f85f5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7f85f5160, 0, 4;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7f85f5160, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d7f84c2f20;
T_6 ;
    %wait E_000001d7f8574f20;
    %load/vec4 v000001d7f85ee940_0;
    %flag_set/vec4 8;
    %load/vec4 v000001d7f85efe80_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85ef660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d7f85ef2a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d7f85efa20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d7f85ee1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85efc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85ef8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85ef200_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001d7f85ee760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d7f85eeda0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001d7f85ef3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85eed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ef520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ef700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ef0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85efde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ef020_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d7f85ef160_0;
    %assign/vec4 v000001d7f85ef660_0, 0;
    %load/vec4 v000001d7f85ef340_0;
    %assign/vec4 v000001d7f85ef2a0_0, 0;
    %load/vec4 v000001d7f85efac0_0;
    %assign/vec4 v000001d7f85efa20_0, 0;
    %load/vec4 v000001d7f85ee260_0;
    %assign/vec4 v000001d7f85ee1c0_0, 0;
    %load/vec4 v000001d7f85eef80_0;
    %assign/vec4 v000001d7f85efc00_0, 0;
    %load/vec4 v000001d7f85ee800_0;
    %assign/vec4 v000001d7f85ef8e0_0, 0;
    %load/vec4 v000001d7f85ef980_0;
    %assign/vec4 v000001d7f85ef200_0, 0;
    %load/vec4 v000001d7f85ee120_0;
    %assign/vec4 v000001d7f85ee760_0, 0;
    %load/vec4 v000001d7f85ef7a0_0;
    %assign/vec4 v000001d7f85eeda0_0, 0;
    %load/vec4 v000001d7f85ee6c0_0;
    %assign/vec4 v000001d7f85ef3e0_0, 0;
    %load/vec4 v000001d7f85eeee0_0;
    %assign/vec4 v000001d7f85eed00_0, 0;
    %load/vec4 v000001d7f85eee40_0;
    %assign/vec4 v000001d7f85ef520_0, 0;
    %load/vec4 v000001d7f85ef840_0;
    %assign/vec4 v000001d7f85ef700_0, 0;
    %load/vec4 v000001d7f85efd40_0;
    %assign/vec4 v000001d7f85ef0c0_0, 0;
    %load/vec4 v000001d7f85ee8a0_0;
    %assign/vec4 v000001d7f85efde0_0, 0;
    %load/vec4 v000001d7f85ee440_0;
    %assign/vec4 v000001d7f85ef020_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d7f85234e0;
T_7 ;
    %wait E_000001d7f8575f20;
    %load/vec4 v000001d7f85f3ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d7f85f39a0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001d7f85f2fa0_0;
    %store/vec4 v000001d7f85f39a0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001d7f85f3e00_0;
    %store/vec4 v000001d7f85f39a0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000001d7f85f34a0_0;
    %store/vec4 v000001d7f85f39a0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d7f8503cb0;
T_8 ;
    %wait E_000001d7f85751e0;
    %load/vec4 v000001d7f85f3d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d7f85f2a00_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001d7f85f2320_0;
    %store/vec4 v000001d7f85f2a00_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001d7f85f3220_0;
    %store/vec4 v000001d7f85f2a00_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001d7f85f2960_0;
    %store/vec4 v000001d7f85f2a00_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d7f8503ff0;
T_9 ;
    %wait E_000001d7f8575e20;
    %load/vec4 v000001d7f85f20a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v000001d7f85f3a40_0;
    %store/vec4 v000001d7f85f3b80_0, 0, 32;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v000001d7f85f32c0_0;
    %store/vec4 v000001d7f85f3b80_0, 0, 32;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d7f851e710;
T_10 ;
    %wait E_000001d7f85741e0;
    %load/vec4 v000001d7f85eb640_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v000001d7f85ebc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.20;
T_10.11 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %vpi_call 5 18 "$display", "ALU: ADDI_func3: %d + %d = %d", v000001d7f85ebaa0_0, v000001d7f85ea560_0, v000001d7f85eae20_0 {0 0 0};
    %jmp T_10.20;
T_10.12 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.20;
T_10.13 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.20;
T_10.14 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %xor;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.20;
T_10.15 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %or;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.20;
T_10.16 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %and;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.20;
T_10.17 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.20;
T_10.18 ;
    %load/vec4 v000001d7f85ea920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.28;
T_10.25 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.28;
T_10.26 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.28;
T_10.28 ;
    %pop/vec4 1;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v000001d7f85ebc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.38;
T_10.29 ;
    %load/vec4 v000001d7f85ea920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.42;
T_10.39 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.42;
T_10.40 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %sub;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.42;
T_10.42 ;
    %pop/vec4 1;
    %jmp T_10.38;
T_10.30 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.38;
T_10.31 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.43, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.44, 8;
T_10.43 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.44, 8;
 ; End of false expr.
    %blend;
T_10.44;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.38;
T_10.32 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.46, 8;
T_10.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.46, 8;
 ; End of false expr.
    %blend;
T_10.46;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.38;
T_10.33 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %xor;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.38;
T_10.34 ;
    %load/vec4 v000001d7f85ea920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_10.47, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_10.48, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.50;
T_10.47 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.50;
T_10.48 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.50;
T_10.50 ;
    %pop/vec4 1;
    %jmp T_10.38;
T_10.35 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %or;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.38;
T_10.36 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %and;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.38;
T_10.38 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v000001d7f85ebc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.54, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.55, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.56, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.58;
T_10.51 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.59, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.60, 8;
T_10.59 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.60, 8;
 ; End of false expr.
    %blend;
T_10.60;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %vpi_call 5 75 "$display", "ALU: BEQ_func3: %d beq %d = %d", v000001d7f85ebaa0_0, v000001d7f85ea560_0, v000001d7f85eae20_0 {0 0 0};
    %jmp T_10.58;
T_10.52 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.61, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.62, 8;
T_10.61 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.62, 8;
 ; End of false expr.
    %blend;
T_10.62;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.58;
T_10.53 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.63, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.64, 8;
T_10.63 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.64, 8;
 ; End of false expr.
    %blend;
T_10.64;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.58;
T_10.54 ;
    %load/vec4 v000001d7f85ea560_0;
    %load/vec4 v000001d7f85ebaa0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.65, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.66, 8;
T_10.65 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.66, 8;
 ; End of false expr.
    %blend;
T_10.66;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.58;
T_10.55 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.67, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.68, 8;
T_10.67 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.68, 8;
 ; End of false expr.
    %blend;
T_10.68;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.58;
T_10.56 ;
    %load/vec4 v000001d7f85ea560_0;
    %load/vec4 v000001d7f85ebaa0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.69, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.70, 8;
T_10.69 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.70, 8;
 ; End of false expr.
    %blend;
T_10.70;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.58;
T_10.58 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v000001d7f85ebc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.72, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.73, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.74, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.75, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.77;
T_10.71 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.77;
T_10.72 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.77;
T_10.73 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.77;
T_10.74 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.77;
T_10.75 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.77;
T_10.77 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v000001d7f85ebc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.78, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.79, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.80, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.82;
T_10.78 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.82;
T_10.79 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.82;
T_10.80 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.82;
T_10.82 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %load/vec4 v000001d7f85ea560_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v000001d7f85ebaa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7f85eae20_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d7f851ea30;
T_11 ;
    %wait E_000001d7f8574f20;
    %load/vec4 v000001d7f85eb460_0;
    %flag_set/vec4 8;
    %load/vec4 v000001d7f85eb140_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85eaa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ebe60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85ea6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85eb5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d7f85eac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ea420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85eb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ebd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ea100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85ebbe0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d7f85eb780_0;
    %assign/vec4 v000001d7f85eaa60_0, 0;
    %load/vec4 v000001d7f85ebdc0_0;
    %assign/vec4 v000001d7f85ebe60_0, 0;
    %load/vec4 v000001d7f85eb280_0;
    %assign/vec4 v000001d7f85ea6a0_0, 0;
    %load/vec4 v000001d7f85eaba0_0;
    %assign/vec4 v000001d7f85eb5a0_0, 0;
    %load/vec4 v000001d7f85ea740_0;
    %assign/vec4 v000001d7f85eac40_0, 0;
    %load/vec4 v000001d7f85eaf60_0;
    %assign/vec4 v000001d7f85ea420_0, 0;
    %load/vec4 v000001d7f85ea9c0_0;
    %assign/vec4 v000001d7f85ebf00_0, 0;
    %load/vec4 v000001d7f85ea240_0;
    %assign/vec4 v000001d7f85eb3c0_0, 0;
    %load/vec4 v000001d7f85ea600_0;
    %assign/vec4 v000001d7f85ebd20_0, 0;
    %load/vec4 v000001d7f85eab00_0;
    %assign/vec4 v000001d7f85ea100_0, 0;
    %load/vec4 v000001d7f85eba00_0;
    %store/vec4 v000001d7f85ebbe0_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d7f84d1130;
T_12 ;
    %wait E_000001d7f8574f20;
    %load/vec4 v000001d7f85f12b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85f0a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7f85ee620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d7f85eec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85eeb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f85f15d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d7f85f0d10_0;
    %assign/vec4 v000001d7f85f0a90_0, 0;
    %load/vec4 v000001d7f85ee580_0;
    %assign/vec4 v000001d7f85ee620_0, 0;
    %load/vec4 v000001d7f85eebc0_0;
    %assign/vec4 v000001d7f85eec60_0, 0;
    %load/vec4 v000001d7f85eea80_0;
    %assign/vec4 v000001d7f85eeb20_0, 0;
    %load/vec4 v000001d7f85f0b30_0;
    %assign/vec4 v000001d7f85f15d0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d7f85f4880;
T_13 ;
    %wait E_000001d7f85755e0;
    %load/vec4 v000001d7f85f23c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v000001d7f85f3c20_0;
    %store/vec4 v000001d7f85f2820_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v000001d7f85f3cc0_0;
    %store/vec4 v000001d7f85f2820_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d7f85231c0;
T_14 ;
    %wait E_000001d7f8574760;
    %load/vec4 v000001d7f85f1d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f1530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d7f85f0450_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001d7f85f0e50_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f1530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d7f85f0450_0, 0, 2;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f1530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f0db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f0f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d7f85f0450_0, 0, 2;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f1530_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d7f85f0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d7f85f0450_0, 0, 2;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f1530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d7f85f0450_0, 0, 2;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f1530_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d7f85f0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f0270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d7f85f0450_0, 0, 2;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f1530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f0270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d7f85f0450_0, 0, 2;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d7f85f46f0;
T_15 ;
    %wait E_000001d7f85755a0;
    %load/vec4 v000001d7f85f75e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001d7f85f95c0_0;
    %ix/getv 3, v000001d7f85f7d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7f85f83a0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001d7f85f46f0;
T_16 ;
    %wait E_000001d7f8575ce0;
    %ix/getv 4, v000001d7f85f7d60_0;
    %load/vec4a v000001d7f85f83a0, 4;
    %store/vec4 v000001d7f85f8bc0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001d7f85f40b0;
T_17 ;
    %wait E_000001d7f8575860;
    %load/vec4 v000001d7f85f8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001d7f85f8580_0;
    %ix/getv 3, v000001d7f85f9e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7f85f7b80, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001d7f85f40b0;
T_18 ;
    %wait E_000001d7f85757e0;
    %ix/getv 4, v000001d7f85f9e80_0;
    %load/vec4a v000001d7f85f7b80, 4;
    %store/vec4 v000001d7f85f7c20_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001d7f858fae0;
T_19 ;
    %fork t_1, S_000001d7f85f4ba0;
    %jmp t_0;
    .scope S_000001d7f85f4ba0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f7ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7f85f8a80_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f85f8a80_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 3 78 "$writememb", "ir_memory.txt", v000001d7f85f83a0 {0 0 0};
    %vpi_call 3 79 "$writememb", "data_memory.txt", v000001d7f85f7b80 {0 0 0};
    %vpi_call 3 80 "$finish" {0 0 0};
    %end;
    .scope S_000001d7f858fae0;
t_0 %join;
    %end;
    .thread T_19;
    .scope S_000001d7f858fae0;
T_20 ;
    %fork t_3, S_000001d7f85f4240;
    %jmp t_2;
    .scope S_000001d7f85f4240;
t_3 ;
    %vpi_call 3 86 "$readmemb", "./test/irtest.txt", v000001d7f85f83a0 {0 0 0};
    %end;
    .scope S_000001d7f858fae0;
t_2 %join;
    %end;
    .thread T_20;
    .scope S_000001d7f858fae0;
T_21 ;
    %fork t_5, S_000001d7f85f4d30;
    %jmp t_4;
    .scope S_000001d7f85f4d30;
t_5 ;
    %vpi_call 3 91 "$dumpfile", "top.fsdb" {0 0 0};
    %vpi_call 3 92 "$dumpvars" {0 0 0};
    %end;
    .scope S_000001d7f858fae0;
t_4 %join;
    %end;
    .thread T_21;
    .scope S_000001d7f858fae0;
T_22 ;
    %delay 500, 0;
    %load/vec4 v000001d7f85f7ea0_0;
    %inv;
    %store/vec4 v000001d7f85f7ea0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000001d7f858fae0;
T_23 ;
    %wait E_000001d7f8574f20;
    %vpi_call 3 101 "$display", "Time: %0t | pc_in: %d|x5: %d| x6: %d| x7: %d ", $time, v000001d7f85f2c80_0, &A<v000001d7f85f5160, 5>, &A<v000001d7f85f5160, 6>, &A<v000001d7f85f5160, 7> {0 0 0};
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./mux_4to1.v";
    "tb.v";
    "./Top.v";
    "./ALU.v";
    "./Decoder.v";
    "./EXMEM.v";
    "./Forward.v";
    "./Hazard.v";
    "./IDEX.v";
    "./IFID.v";
    "./MEMWB.v";
    "./adder.v";
    "./Controller.v";
    "./imm.v";
    "./mux_3to1.v";
    "./mux_2to1.v";
    "./pc.v";
    "./registerFile.v";
    "./memory.v";
