{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 12:40:14 2018 " "Info: Processing started: Fri Dec 14 12:40:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto2SD -c Projeto2SD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto2SD -c Projeto2SD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:controller\|tX\[0\] " "Warning: Node \"Controller:controller\|tX\[0\]\" is a latch" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:comb_4\|val\[2\] " "Warning: Node \"Memory:comb_4\|val\[2\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:controller\|tX\[1\] " "Warning: Node \"Controller:controller\|tX\[1\]\" is a latch" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:comb_4\|out\[1\] " "Warning: Node \"Memory:comb_4\|out\[1\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:comb_4\|out\[2\] " "Warning: Node \"Memory:comb_4\|out\[2\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory:comb_4\|out\[0\] " "Warning: Node \"Memory:comb_4\|out\[0\]\" is a latch" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:controller\|tY\[0\] " "Warning: Node \"Controller:controller\|tY\[0\]\" is a latch" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:controller\|tY\[2\] " "Warning: Node \"Controller:controller\|tY\[2\]\" is a latch" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:controller\|tZ\[1\] " "Warning: Node \"Controller:controller\|tZ\[1\]\" is a latch" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:controller\|tZ\[0\] " "Warning: Node \"Controller:controller\|tZ\[0\]\" is a latch" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Memory:comb_4\|out\[0\] " "Info: Detected ripple clock \"Memory:comb_4\|out\[0\]\" as buffer" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:comb_4\|out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Memory:comb_4\|out\[2\] " "Info: Detected ripple clock \"Memory:comb_4\|out\[2\]\" as buffer" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:comb_4\|out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Memory:comb_4\|out\[1\] " "Info: Detected ripple clock \"Memory:comb_4\|out\[1\]\" as buffer" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:comb_4\|out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Counter:comb_3\|out\[0\] " "Info: Detected ripple clock \"Counter:comb_3\|out\[0\]\" as buffer" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:comb_3\|out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Counter:comb_3\|out\[2\] " "Info: Detected ripple clock \"Counter:comb_3\|out\[2\]\" as buffer" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:comb_3\|out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Counter:comb_3\|out\[1\] " "Info: Detected ripple clock \"Counter:comb_3\|out\[1\]\" as buffer" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Counter:comb_3\|out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Controller:controller\|Mux6~0 " "Info: Detected gated clock \"Controller:controller\|Mux6~0\" as buffer" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:controller\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Memory:comb_4\|WideOr1~0 " "Info: Detected gated clock \"Memory:comb_4\|WideOr1~0\" as buffer" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Memory:comb_4\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Controller:controller\|tY\[0\] register RegisterY:regY\|out\[0\] 94.29 MHz 10.606 ns Internal " "Info: Clock \"clk\" has Internal fmax of 94.29 MHz between source register \"Controller:controller\|tY\[0\]\" and destination register \"RegisterY:regY\|out\[0\]\" (period= 10.606 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.995 ns + Longest register register " "Info: + Longest register to register delay is 0.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controller:controller\|tY\[0\] 1 REG LCCOMB_X7_Y6_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 5; REG Node = 'Controller:controller\|tY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:controller|tY[0] } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.746 ns) 0.995 ns RegisterY:regY\|out\[0\] 2 REG LCFF_X7_Y6_N19 3 " "Info: 2: + IC(0.249 ns) + CELL(0.746 ns) = 0.995 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 3; REG Node = 'RegisterY:regY\|out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { Controller:controller|tY[0] RegisterY:regY|out[0] } "NODE_NAME" } } { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 74.97 % ) " "Info: Total cell delay = 0.746 ns ( 74.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.249 ns ( 25.03 % ) " "Info: Total interconnect delay = 0.249 ns ( 25.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { Controller:controller|tY[0] RegisterY:regY|out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.995 ns" { Controller:controller|tY[0] {} RegisterY:regY|out[0] {} } { 0.000ns 0.249ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.218 ns - Smallest " "Info: - Smallest clock skew is -4.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.477 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns RegisterY:regY\|out\[0\] 3 REG LCFF_X7_Y6_N19 3 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 3; REG Node = 'RegisterY:regY\|out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl RegisterY:regY|out[0] } "NODE_NAME" } } { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl RegisterY:regY|out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterY:regY|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.695 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.712 ns) 2.822 ns Counter:comb_3\|out\[0\] 2 REG LCFF_X21_Y13_N11 6 " "Info: 2: + IC(1.256 ns) + CELL(0.712 ns) = 2.822 ns; Loc. = LCFF_X21_Y13_N11; Fanout = 6; REG Node = 'Counter:comb_3\|out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { clk Counter:comb_3|out[0] } "NODE_NAME" } } { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.228 ns) 3.318 ns Memory:comb_4\|WideOr1~0 3 COMB LCCOMB_X21_Y13_N18 4 " "Info: 3: + IC(0.268 ns) + CELL(0.228 ns) = 3.318 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 4; COMB Node = 'Memory:comb_4\|WideOr1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.053 ns) 3.754 ns Memory:comb_4\|out\[2\] 4 REG LCCOMB_X21_Y13_N16 4 " "Info: 4: + IC(0.383 ns) + CELL(0.053 ns) = 3.754 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 4; REG Node = 'Memory:comb_4\|out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.228 ns) 4.239 ns Controller:controller\|Mux6~0 5 COMB LCCOMB_X21_Y13_N8 1 " "Info: 5: + IC(0.257 ns) + CELL(0.228 ns) = 4.239 ns; Loc. = LCCOMB_X21_Y13_N8; Fanout = 1; COMB Node = 'Controller:controller\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Memory:comb_4|out[2] Controller:controller|Mux6~0 } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.000 ns) 5.712 ns Controller:controller\|Mux6~0clkctrl 6 COMB CLKCTRL_G10 6 " "Info: 6: + IC(1.473 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'Controller:controller\|Mux6~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.053 ns) 6.695 ns Controller:controller\|tY\[0\] 7 REG LCCOMB_X7_Y6_N8 5 " "Info: 7: + IC(0.930 ns) + CELL(0.053 ns) = 6.695 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 5; REG Node = 'Controller:controller\|tY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { Controller:controller|Mux6~0clkctrl Controller:controller|tY[0] } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.128 ns ( 31.78 % ) " "Info: Total cell delay = 2.128 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.567 ns ( 68.22 % ) " "Info: Total interconnect delay = 4.567 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.695 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.695 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tY[0] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl RegisterY:regY|out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterY:regY|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.695 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.695 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tY[0] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } } { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { Controller:controller|tY[0] RegisterY:regY|out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.995 ns" { Controller:controller|tY[0] {} RegisterY:regY|out[0] {} } { 0.000ns 0.249ns } { 0.000ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl RegisterY:regY|out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterY:regY|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.695 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.695 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tY[0] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Memory:comb_4\|out\[1\] Controller:controller\|tX\[1\] clk 2.421 ns " "Info: Found hold time violation between source  pin or register \"Memory:comb_4\|out\[1\]\" and destination pin or register \"Controller:controller\|tX\[1\]\" for clock \"clk\" (Hold time is 2.421 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.173 ns + Largest " "Info: + Largest clock skew is 3.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.708 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.712 ns) 2.822 ns Counter:comb_3\|out\[0\] 2 REG LCFF_X21_Y13_N11 6 " "Info: 2: + IC(1.256 ns) + CELL(0.712 ns) = 2.822 ns; Loc. = LCFF_X21_Y13_N11; Fanout = 6; REG Node = 'Counter:comb_3\|out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { clk Counter:comb_3|out[0] } "NODE_NAME" } } { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.228 ns) 3.318 ns Memory:comb_4\|WideOr1~0 3 COMB LCCOMB_X21_Y13_N18 4 " "Info: 3: + IC(0.268 ns) + CELL(0.228 ns) = 3.318 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 4; COMB Node = 'Memory:comb_4\|WideOr1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.053 ns) 3.754 ns Memory:comb_4\|out\[2\] 4 REG LCCOMB_X21_Y13_N16 4 " "Info: 4: + IC(0.383 ns) + CELL(0.053 ns) = 3.754 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 4; REG Node = 'Memory:comb_4\|out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.228 ns) 4.239 ns Controller:controller\|Mux6~0 5 COMB LCCOMB_X21_Y13_N8 1 " "Info: 5: + IC(0.257 ns) + CELL(0.228 ns) = 4.239 ns; Loc. = LCCOMB_X21_Y13_N8; Fanout = 1; COMB Node = 'Controller:controller\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Memory:comb_4|out[2] Controller:controller|Mux6~0 } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.000 ns) 5.712 ns Controller:controller\|Mux6~0clkctrl 6 COMB CLKCTRL_G10 6 " "Info: 6: + IC(1.473 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'Controller:controller\|Mux6~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.053 ns) 6.708 ns Controller:controller\|tX\[1\] 7 REG LCCOMB_X21_Y13_N0 2 " "Info: 7: + IC(0.943 ns) + CELL(0.053 ns) = 6.708 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 2; REG Node = 'Controller:controller\|tX\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Controller:controller|Mux6~0clkctrl Controller:controller|tX[1] } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.128 ns ( 31.72 % ) " "Info: Total cell delay = 2.128 ns ( 31.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 68.28 % ) " "Info: Total interconnect delay = 4.580 ns ( 68.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tX[1] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.535 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.712 ns) 2.822 ns Counter:comb_3\|out\[1\] 2 REG LCFF_X21_Y13_N31 7 " "Info: 2: + IC(1.256 ns) + CELL(0.712 ns) = 2.822 ns; Loc. = LCFF_X21_Y13_N31; Fanout = 7; REG Node = 'Counter:comb_3\|out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { clk Counter:comb_3|out[1] } "NODE_NAME" } } { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 3.092 ns Memory:comb_4\|WideOr1~0 3 COMB LCCOMB_X21_Y13_N18 4 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 3.092 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 4; COMB Node = 'Memory:comb_4\|WideOr1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Counter:comb_3|out[1] Memory:comb_4|WideOr1~0 } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.053 ns) 3.535 ns Memory:comb_4\|out\[1\] 4 REG LCCOMB_X21_Y13_N14 7 " "Info: 4: + IC(0.390 ns) + CELL(0.053 ns) = 3.535 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 7; REG Node = 'Memory:comb_4\|out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.443 ns" { Memory:comb_4|WideOr1~0 Memory:comb_4|out[1] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 47.30 % ) " "Info: Total cell delay = 1.672 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 52.70 % ) " "Info: Total interconnect delay = 1.863 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.535 ns" { clk Counter:comb_3|out[1] Memory:comb_4|WideOr1~0 Memory:comb_4|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.535 ns" { clk {} clk~combout {} Counter:comb_3|out[1] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[1] {} } { 0.000ns 0.000ns 1.256ns 0.217ns 0.390ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tX[1] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.535 ns" { clk Counter:comb_3|out[1] Memory:comb_4|WideOr1~0 Memory:comb_4|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.535 ns" { clk {} clk~combout {} Counter:comb_3|out[1] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[1] {} } { 0.000ns 0.000ns 1.256ns 0.217ns 0.390ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.752 ns - Shortest register register " "Info: - Shortest register to register delay is 0.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Memory:comb_4\|out\[1\] 1 REG LCCOMB_X21_Y13_N14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 7; REG Node = 'Memory:comb_4\|out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory:comb_4|out[1] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.366 ns) 0.752 ns Controller:controller\|tX\[1\] 2 REG LCCOMB_X21_Y13_N0 2 " "Info: 2: + IC(0.386 ns) + CELL(0.366 ns) = 0.752 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 2; REG Node = 'Controller:controller\|tX\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { Memory:comb_4|out[1] Controller:controller|tX[1] } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 48.67 % ) " "Info: Total cell delay = 0.366 ns ( 48.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.386 ns ( 51.33 % ) " "Info: Total interconnect delay = 0.386 ns ( 51.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { Memory:comb_4|out[1] Controller:controller|tX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { Memory:comb_4|out[1] {} Controller:controller|tX[1] {} } { 0.000ns 0.386ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tX[1] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.535 ns" { clk Counter:comb_3|out[1] Memory:comb_4|WideOr1~0 Memory:comb_4|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.535 ns" { clk {} clk~combout {} Counter:comb_3|out[1] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[1] {} } { 0.000ns 0.000ns 1.256ns 0.217ns 0.390ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { Memory:comb_4|out[1] Controller:controller|tX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { Memory:comb_4|out[1] {} Controller:controller|tX[1] {} } { 0.000ns 0.386ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk tZ\[0\] Controller:controller\|tZ\[0\] 11.831 ns register " "Info: tco from clock \"clk\" to destination pin \"tZ\[0\]\" through register \"Controller:controller\|tZ\[0\]\" is 11.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.696 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.712 ns) 2.822 ns Counter:comb_3\|out\[0\] 2 REG LCFF_X21_Y13_N11 6 " "Info: 2: + IC(1.256 ns) + CELL(0.712 ns) = 2.822 ns; Loc. = LCFF_X21_Y13_N11; Fanout = 6; REG Node = 'Counter:comb_3\|out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { clk Counter:comb_3|out[0] } "NODE_NAME" } } { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.228 ns) 3.318 ns Memory:comb_4\|WideOr1~0 3 COMB LCCOMB_X21_Y13_N18 4 " "Info: 3: + IC(0.268 ns) + CELL(0.228 ns) = 3.318 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 4; COMB Node = 'Memory:comb_4\|WideOr1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.053 ns) 3.754 ns Memory:comb_4\|out\[2\] 4 REG LCCOMB_X21_Y13_N16 4 " "Info: 4: + IC(0.383 ns) + CELL(0.053 ns) = 3.754 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 4; REG Node = 'Memory:comb_4\|out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] } "NODE_NAME" } } { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.228 ns) 4.239 ns Controller:controller\|Mux6~0 5 COMB LCCOMB_X21_Y13_N8 1 " "Info: 5: + IC(0.257 ns) + CELL(0.228 ns) = 4.239 ns; Loc. = LCCOMB_X21_Y13_N8; Fanout = 1; COMB Node = 'Controller:controller\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Memory:comb_4|out[2] Controller:controller|Mux6~0 } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.000 ns) 5.712 ns Controller:controller\|Mux6~0clkctrl 6 COMB CLKCTRL_G10 6 " "Info: 6: + IC(1.473 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'Controller:controller\|Mux6~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.053 ns) 6.696 ns Controller:controller\|tZ\[0\] 7 REG LCCOMB_X7_Y6_N0 5 " "Info: 7: + IC(0.931 ns) + CELL(0.053 ns) = 6.696 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 5; REG Node = 'Controller:controller\|tZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { Controller:controller|Mux6~0clkctrl Controller:controller|tZ[0] } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.128 ns ( 31.78 % ) " "Info: Total cell delay = 2.128 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 68.22 % ) " "Info: Total interconnect delay = 4.568 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tZ[0] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.135 ns + Longest register pin " "Info: + Longest register to pin delay is 5.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controller:controller\|tZ\[0\] 1 REG LCCOMB_X7_Y6_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 5; REG Node = 'Controller:controller\|tZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:controller|tZ[0] } "NODE_NAME" } } { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.153 ns) + CELL(1.982 ns) 5.135 ns tZ\[0\] 2 PIN PIN_B8 0 " "Info: 2: + IC(3.153 ns) + CELL(1.982 ns) = 5.135 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'tZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { Controller:controller|tZ[0] tZ[0] } "NODE_NAME" } } { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 38.60 % ) " "Info: Total cell delay = 1.982 ns ( 38.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.153 ns ( 61.40 % ) " "Info: Total interconnect delay = 3.153 ns ( 61.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { Controller:controller|tZ[0] tZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { Controller:controller|tZ[0] {} tZ[0] {} } { 0.000ns 3.153ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { clk Counter:comb_3|out[0] Memory:comb_4|WideOr1~0 Memory:comb_4|out[2] Controller:controller|Mux6~0 Controller:controller|Mux6~0clkctrl Controller:controller|tZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { clk {} clk~combout {} Counter:comb_3|out[0] {} Memory:comb_4|WideOr1~0 {} Memory:comb_4|out[2] {} Controller:controller|Mux6~0 {} Controller:controller|Mux6~0clkctrl {} Controller:controller|tZ[0] {} } { 0.000ns 0.000ns 1.256ns 0.268ns 0.383ns 0.257ns 1.473ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { Controller:controller|tZ[0] tZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { Controller:controller|tZ[0] {} tZ[0] {} } { 0.000ns 3.153ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 12:40:15 2018 " "Info: Processing ended: Fri Dec 14 12:40:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
