--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lhebendanz/Projects/hwsec/xilinx_install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml pprov.twx pprov.ncd -o pprov.twr
pprov.pcf -ucf pprov.ucf

Design file:              pprov.ncd
Physical constraint file: pprov.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1002 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.738ns.
--------------------------------------------------------------------------------

Paths for end point led (SLICE_X20Y55.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          led (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.736ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.656 - 0.623)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   cnt<6>
                                                       cnt_3
    SLICE_X19Y35.B1      net (fanout=2)        0.767   cnt<3>
    SLICE_X19Y35.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_2_o<24>2
                                                       GND_1_o_GND_1_o_equal_2_o<24>3
    SLICE_X18Y35.B1      net (fanout=2)        0.733   GND_1_o_GND_1_o_equal_2_o<24>2
    SLICE_X18Y35.B       Tilo                  0.235   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X20Y55.CE      net (fanout=14)       1.999   GND_1_o_GND_1_o_equal_2_o
    SLICE_X20Y55.CLK     Tceck                 0.313   led_OBUF
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.237ns logic, 3.499ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_22 (FF)
  Destination:          led (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.660ns (Levels of Logic = 2)
  Clock Path Skew:      0.041ns (0.656 - 0.615)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_22 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   cnt<24>
                                                       cnt_22
    SLICE_X18Y38.D1      net (fanout=2)        0.764   cnt<22>
    SLICE_X18Y38.D       Tilo                  0.235   cnt<24>
                                                       GND_1_o_GND_1_o_equal_2_o<24>2
    SLICE_X18Y35.B5      net (fanout=2)        0.638   GND_1_o_GND_1_o_equal_2_o<24>1
    SLICE_X18Y35.B       Tilo                  0.235   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X20Y55.CE      net (fanout=14)       1.999   GND_1_o_GND_1_o_equal_2_o
    SLICE_X20Y55.CLK     Tceck                 0.313   led_OBUF
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.259ns logic, 3.401ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_20 (FF)
  Destination:          led (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.590ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.656 - 0.614)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_20 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   cnt<21>
                                                       cnt_20
    SLICE_X19Y37.A1      net (fanout=2)        0.990   cnt<20>
    SLICE_X19Y37.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_2_o<24>3
                                                       GND_1_o_GND_1_o_equal_2_o<24>4
    SLICE_X18Y35.B6      net (fanout=2)        0.364   GND_1_o_GND_1_o_equal_2_o<24>3
    SLICE_X18Y35.B       Tilo                  0.235   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X20Y55.CE      net (fanout=14)       1.999   GND_1_o_GND_1_o_equal_2_o
    SLICE_X20Y55.CLK     Tceck                 0.313   led_OBUF
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.237ns logic, 3.353ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point toggle (SLICE_X20Y54.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          toggle (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.658 - 0.623)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   cnt<6>
                                                       cnt_3
    SLICE_X19Y35.B1      net (fanout=2)        0.767   cnt<3>
    SLICE_X19Y35.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_2_o<24>2
                                                       GND_1_o_GND_1_o_equal_2_o<24>3
    SLICE_X18Y35.B1      net (fanout=2)        0.733   GND_1_o_GND_1_o_equal_2_o<24>2
    SLICE_X18Y35.B       Tilo                  0.235   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X20Y54.CE      net (fanout=14)       1.815   GND_1_o_GND_1_o_equal_2_o
    SLICE_X20Y54.CLK     Tceck                 0.313   toggle
                                                       toggle
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (1.237ns logic, 3.315ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_22 (FF)
  Destination:          toggle (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.476ns (Levels of Logic = 2)
  Clock Path Skew:      0.043ns (0.658 - 0.615)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_22 to toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   cnt<24>
                                                       cnt_22
    SLICE_X18Y38.D1      net (fanout=2)        0.764   cnt<22>
    SLICE_X18Y38.D       Tilo                  0.235   cnt<24>
                                                       GND_1_o_GND_1_o_equal_2_o<24>2
    SLICE_X18Y35.B5      net (fanout=2)        0.638   GND_1_o_GND_1_o_equal_2_o<24>1
    SLICE_X18Y35.B       Tilo                  0.235   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X20Y54.CE      net (fanout=14)       1.815   GND_1_o_GND_1_o_equal_2_o
    SLICE_X20Y54.CLK     Tceck                 0.313   toggle
                                                       toggle
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.259ns logic, 3.217ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_20 (FF)
  Destination:          toggle (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.658 - 0.614)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_20 to toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   cnt<21>
                                                       cnt_20
    SLICE_X19Y37.A1      net (fanout=2)        0.990   cnt<20>
    SLICE_X19Y37.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_2_o<24>3
                                                       GND_1_o_GND_1_o_equal_2_o<24>4
    SLICE_X18Y35.B6      net (fanout=2)        0.364   GND_1_o_GND_1_o_equal_2_o<24>3
    SLICE_X18Y35.B       Tilo                  0.235   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X20Y54.CE      net (fanout=14)       1.815   GND_1_o_GND_1_o_equal_2_o
    SLICE_X20Y54.CLK     Tceck                 0.313   toggle
                                                       toggle
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (1.237ns logic, 3.169ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point cnt_19 (SLICE_X17Y38.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_20 (FF)
  Destination:          cnt_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.944ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_20 to cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   cnt<21>
                                                       cnt_20
    SLICE_X19Y37.A1      net (fanout=2)        0.990   cnt<20>
    SLICE_X19Y37.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_2_o<24>3
                                                       GND_1_o_GND_1_o_equal_2_o<24>4
    SLICE_X18Y36.B5      net (fanout=2)        0.630   GND_1_o_GND_1_o_equal_2_o<24>3
    SLICE_X18Y36.B       Tilo                  0.235   cnt<13>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5_1
    SLICE_X17Y38.B1      net (fanout=13)       1.027   GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X17Y38.CLK     Tas                   0.373   cnt<21>
                                                       cnt_19_rstpot
                                                       cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (1.297ns logic, 2.647ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_8 (FF)
  Destination:          cnt_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_8 to cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.BQ      Tcko                  0.430   cnt<10>
                                                       cnt_8
    SLICE_X19Y35.A2      net (fanout=2)        0.756   cnt<8>
    SLICE_X19Y35.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_2_o<24>2
                                                       GND_1_o_GND_1_o_equal_2_o<24>1
    SLICE_X18Y36.B2      net (fanout=2)        0.733   GND_1_o_GND_1_o_equal_2_o<24>
    SLICE_X18Y36.B       Tilo                  0.235   cnt<13>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5_1
    SLICE_X17Y38.B1      net (fanout=13)       1.027   GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X17Y38.CLK     Tas                   0.373   cnt<21>
                                                       cnt_19_rstpot
                                                       cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (1.297ns logic, 2.516ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_7 (FF)
  Destination:          cnt_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_7 to cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   cnt<10>
                                                       cnt_7
    SLICE_X19Y35.A1      net (fanout=2)        0.753   cnt<7>
    SLICE_X19Y35.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_2_o<24>2
                                                       GND_1_o_GND_1_o_equal_2_o<24>1
    SLICE_X18Y36.B2      net (fanout=2)        0.733   GND_1_o_GND_1_o_equal_2_o<24>
    SLICE_X18Y36.B       Tilo                  0.235   cnt<13>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5_1
    SLICE_X17Y38.B1      net (fanout=13)       1.027   GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X17Y38.CLK     Tas                   0.373   cnt<21>
                                                       cnt_19_rstpot
                                                       cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.297ns logic, 2.513ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point toggle (SLICE_X20Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               toggle (FF)
  Destination:          toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 31.250ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: toggle to toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AQ      Tcko                  0.234   toggle
                                                       toggle
    SLICE_X20Y54.A6      net (fanout=2)        0.024   toggle
    SLICE_X20Y54.CLK     Tah         (-Th)    -0.197   toggle
                                                       toggle_INV_2_o1_INV_0
                                                       toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.431ns logic, 0.024ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point led (SLICE_X20Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               toggle (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 31.250ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: toggle to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AQ      Tcko                  0.234   toggle
                                                       toggle
    SLICE_X20Y55.AX      net (fanout=2)        0.225   toggle
    SLICE_X20Y55.CLK     Tckdi       (-Th)    -0.041   led_OBUF
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.275ns logic, 0.225ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point cnt_0 (SLICE_X18Y35.A5), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_10 (FF)
  Destination:          cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         clock_BUFGP rising at 31.250ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_10 to cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.DQ      Tcko                  0.198   cnt<10>
                                                       cnt_10
    SLICE_X18Y35.B4      net (fanout=3)        0.244   cnt<10>
    SLICE_X18Y35.B       Tilo                  0.142   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X18Y35.A5      net (fanout=14)       0.075   GND_1_o_GND_1_o_equal_2_o
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.190   cnt<2>
                                                       cnt_0_rstpot
                                                       cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.530ns logic, 0.319ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_14 (FF)
  Destination:          cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.994ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.075 - 0.066)
  Source Clock:         clock_BUFGP rising at 31.250ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_14 to cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.AQ      Tcko                  0.198   cnt<17>
                                                       cnt_14
    SLICE_X18Y35.B3      net (fanout=3)        0.389   cnt<14>
    SLICE_X18Y35.B       Tilo                  0.142   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X18Y35.A5      net (fanout=14)       0.075   GND_1_o_GND_1_o_equal_2_o
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.190   cnt<2>
                                                       cnt_0_rstpot
                                                       cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.530ns logic, 0.464ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_18 (FF)
  Destination:          cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.075 - 0.063)
  Source Clock:         clock_BUFGP rising at 31.250ns
  Destination Clock:    clock_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_18 to cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.AQ      Tcko                  0.198   cnt<21>
                                                       cnt_18
    SLICE_X19Y37.A6      net (fanout=2)        0.159   cnt<18>
    SLICE_X19Y37.A       Tilo                  0.156   GND_1_o_GND_1_o_equal_2_o<24>3
                                                       GND_1_o_GND_1_o_equal_2_o<24>4
    SLICE_X18Y35.B6      net (fanout=2)        0.131   GND_1_o_GND_1_o_equal_2_o<24>3
    SLICE_X18Y35.B       Tilo                  0.142   cnt<2>
                                                       GND_1_o_GND_1_o_equal_2_o<24>5
    SLICE_X18Y35.A5      net (fanout=14)       0.075   GND_1_o_GND_1_o_equal_2_o
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.190   cnt<2>
                                                       cnt_0_rstpot
                                                       cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.686ns logic, 0.365ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: toggle/CLK
  Logical resource: toggle/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.738|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1002 paths, 0 nets, and 130 connections

Design statistics:
   Minimum period:   4.738ns{1}   (Maximum frequency: 211.060MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 23 13:14:14 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



