/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8380
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8380_REG_DEFINITION_H__
#define __RTL8380_REG_DEFINITION_H__

/*
 * Feature: Interface 
 */
#define RTL8380_GMII_INTF_SEL_ADDR                                                                             (0x1000)
  #define RTL8380_GMII_INTF_SEL_UART1_SEL_OFFSET                                                               (4)
  #define RTL8380_GMII_INTF_SEL_UART1_SEL_MASK                                                                 (0x1 << RTL8380_GMII_INTF_SEL_UART1_SEL_OFFSET)
  #define RTL8380_GMII_INTF_SEL_JTAG_SEL_OFFSET                                                                (2)
  #define RTL8380_GMII_INTF_SEL_JTAG_SEL_MASK                                                                  (0x3 << RTL8380_GMII_INTF_SEL_JTAG_SEL_OFFSET)
  #define RTL8380_GMII_INTF_SEL_GMII_IF_SEL_OFFSET                                                             (0)
  #define RTL8380_GMII_INTF_SEL_GMII_IF_SEL_MASK                                                               (0x3 << RTL8380_GMII_INTF_SEL_GMII_IF_SEL_OFFSET)

#define RTL8380_GMII_INTF_CTRL_ADDR                                                                            (0x0)
  #define RTL8380_GMII_INTF_CTRL_G2G_GSTS_OFFSET                                                               (18)
  #define RTL8380_GMII_INTF_CTRL_G2G_GSTS_MASK                                                                 (0x1F << RTL8380_GMII_INTF_CTRL_G2G_GSTS_OFFSET)
  #define RTL8380_GMII_INTF_CTRL_G2G_GCFG_OFFSET                                                               (15)
  #define RTL8380_GMII_INTF_CTRL_G2G_GCFG_MASK                                                                 (0x7 << RTL8380_GMII_INTF_CTRL_G2G_GCFG_OFFSET)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGTXC_DLY_OFFSET                                                         (12)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGTXC_DLY_MASK                                                           (0x7 << RTL8380_GMII_INTF_CTRL_RG2G_RGTXC_DLY_OFFSET)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGCFG_OFFSET                                                             (8)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGCFG_MASK                                                               (0xF << RTL8380_GMII_INTF_CTRL_RG2G_RGCFG_OFFSET)
  #define RTL8380_GMII_INTF_CTRL_RG2G_SEL_RGCRS_OFFSET                                                         (7)
  #define RTL8380_GMII_INTF_CTRL_RG2G_SEL_RGCRS_MASK                                                           (0x1 << RTL8380_GMII_INTF_CTRL_RG2G_SEL_RGCRS_OFFSET)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGMSTS_OFFSET                                                            (4)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGMSTS_MASK                                                              (0x7 << RTL8380_GMII_INTF_CTRL_RG2G_RGMSTS_OFFSET)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGIBSTS_OFFSET                                                           (0)
  #define RTL8380_GMII_INTF_CTRL_RG2G_RGIBSTS_MASK                                                             (0xF << RTL8380_GMII_INTF_CTRL_RG2G_RGIBSTS_OFFSET)

#define RTL8380_RGMII1_INTF_CTRL_ADDR                                                                          (0x4)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGTXC_DLY_1_OFFSET                                                     (12)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGTXC_DLY_1_MASK                                                       (0x7 << RTL8380_RGMII1_INTF_CTRL_RG2G_RGTXC_DLY_1_OFFSET)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGCFG_1_OFFSET                                                         (8)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGCFG_1_MASK                                                           (0xF << RTL8380_RGMII1_INTF_CTRL_RG2G_RGCFG_1_OFFSET)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_SEL_RGCRS_1_OFFSET                                                     (7)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_SEL_RGCRS_1_MASK                                                       (0x1 << RTL8380_RGMII1_INTF_CTRL_RG2G_SEL_RGCRS_1_OFFSET)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGMSTS_1_OFFSET                                                        (4)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGMSTS_1_MASK                                                          (0x7 << RTL8380_RGMII1_INTF_CTRL_RG2G_RGMSTS_1_OFFSET)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGIBSTS_1_OFFSET                                                       (0)
  #define RTL8380_RGMII1_INTF_CTRL_RG2G_RGIBSTS_1_MASK                                                         (0xF << RTL8380_RGMII1_INTF_CTRL_RG2G_RGIBSTS_1_OFFSET)

#define RTL8380_INT_GPHY_0_4_CTRL_ADDR                                                                         (0x8)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_COL_FROM_CRS_OFFSET                                              (29)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_ORG_CRS_OFFSET                                                   (28)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_NEGR_OFFSET                                                      (27)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_NEGT_OFFSET                                                      (26)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_RX_SYNC_OFFSET                                                   (25)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_TX_SYNC_OFFSET                                                   (24)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY4_SEL_TX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_COL_FROM_CRS_OFFSET                                              (23)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_ORG_CRS_OFFSET                                                   (22)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_NEGR_OFFSET                                                      (21)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_NEGT_OFFSET                                                      (20)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_RX_SYNC_OFFSET                                                   (19)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_TX_SYNC_OFFSET                                                   (18)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY3_SEL_TX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_COL_FROM_CRS_OFFSET                                              (17)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_ORG_CRS_OFFSET                                                   (16)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_NEGR_OFFSET                                                      (15)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_NEGT_OFFSET                                                      (14)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_RX_SYNC_OFFSET                                                   (13)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_TX_SYNC_OFFSET                                                   (12)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY2_SEL_TX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_COL_FROM_CRS_OFFSET                                              (11)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_ORG_CRS_OFFSET                                                   (10)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_NEGR_OFFSET                                                      (9)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_NEGT_OFFSET                                                      (8)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_RX_SYNC_OFFSET                                                   (7)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_TX_SYNC_OFFSET                                                   (6)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY1_SEL_TX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_COL_FROM_CRS_OFFSET                                              (5)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_ORG_CRS_OFFSET                                                   (4)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_NEGR_OFFSET                                                      (3)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_NEGT_OFFSET                                                      (2)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_RX_SYNC_OFFSET                                                   (1)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_TX_SYNC_OFFSET                                                   (0)
  #define RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_0_4_CTRL_GPHY0_SEL_TX_SYNC_OFFSET)

#define RTL8380_INT_GPHY_5_7_CTRL_ADDR                                                                         (0xC)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_COL_FROM_CRS_OFFSET                                              (17)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_ORG_CRS_OFFSET                                                   (16)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_NEGR_OFFSET                                                      (15)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_NEGT_OFFSET                                                      (14)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_RX_SYNC_OFFSET                                                   (13)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_TX_SYNC_OFFSET                                                   (12)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY7_SEL_TX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_COL_FROM_CRS_OFFSET                                              (11)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_ORG_CRS_OFFSET                                                   (10)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_NEGR_OFFSET                                                      (9)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_NEGT_OFFSET                                                      (8)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_RX_SYNC_OFFSET                                                   (7)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_TX_SYNC_OFFSET                                                   (6)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY6_SEL_TX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_COL_FROM_CRS_OFFSET                                              (5)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_COL_FROM_CRS_MASK                                                (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_ORG_CRS_OFFSET                                                   (4)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_ORG_CRS_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_ORG_CRS_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_NEGR_OFFSET                                                      (3)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_NEGR_MASK                                                        (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_NEGR_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_NEGT_OFFSET                                                      (2)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_NEGT_MASK                                                        (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_NEGT_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_RX_SYNC_OFFSET                                                   (1)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_RX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_RX_SYNC_OFFSET)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_TX_SYNC_OFFSET                                                   (0)
  #define RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_TX_SYNC_MASK                                                     (0x1 << RTL8380_INT_GPHY_5_7_CTRL_GPHY5_SEL_TX_SYNC_OFFSET)

#define RTL8380_EXT_PHY_0_3_CTRL_ADDR                                                                          (0x10)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_COL_FROM_CRS_OFFSET                                                  (23)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_NEGR_OFFSET                                                          (22)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_NEGT_OFFSET                                                          (21)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_ORG_CRS_OFFSET                                                       (20)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_RX_SYNC_OFFSET                                                       (19)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_TX_SYNC_OFFSET                                                       (18)
  #define RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P3_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_COL_FROM_CRS_OFFSET                                                  (17)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_NEGR_OFFSET                                                          (16)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_NEGT_OFFSET                                                          (15)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_ORG_CRS_OFFSET                                                       (14)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_RX_SYNC_OFFSET                                                       (13)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_TX_SYNC_OFFSET                                                       (12)
  #define RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P2_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_COL_FROM_CRS_OFFSET                                                  (11)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_NEGR_OFFSET                                                          (10)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_NEGT_OFFSET                                                          (9)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_ORG_CRS_OFFSET                                                       (8)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_RX_SYNC_OFFSET                                                       (7)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_TX_SYNC_OFFSET                                                       (6)
  #define RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P1_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_COL_FROM_CRS_OFFSET                                                  (5)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_NEGR_OFFSET                                                          (4)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_NEGT_OFFSET                                                          (3)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_ORG_CRS_OFFSET                                                       (2)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_RX_SYNC_OFFSET                                                       (1)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_TX_SYNC_OFFSET                                                       (0)
  #define RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_0_3_CTRL_P0_SEL_TX_SYNC_OFFSET)

#define RTL8380_EXT_PHY_4_7_CTRL_ADDR                                                                          (0x14)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_COL_FROM_CRS_OFFSET                                                  (23)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_NEGR_OFFSET                                                          (22)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_NEGT_OFFSET                                                          (21)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_ORG_CRS_OFFSET                                                       (20)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_RX_SYNC_OFFSET                                                       (19)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_TX_SYNC_OFFSET                                                       (18)
  #define RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P7_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_COL_FROM_CRS_OFFSET                                                  (17)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_NEGR_OFFSET                                                          (16)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_NEGT_OFFSET                                                          (15)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_ORG_CRS_OFFSET                                                       (14)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_RX_SYNC_OFFSET                                                       (13)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_TX_SYNC_OFFSET                                                       (12)
  #define RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P6_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_COL_FROM_CRS_OFFSET                                                  (11)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_NEGR_OFFSET                                                          (10)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_NEGT_OFFSET                                                          (9)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_ORG_CRS_OFFSET                                                       (8)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_RX_SYNC_OFFSET                                                       (7)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_TX_SYNC_OFFSET                                                       (6)
  #define RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P5_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_COL_FROM_CRS_OFFSET                                                  (5)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_COL_FROM_CRS_MASK                                                    (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_NEGR_OFFSET                                                          (4)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_NEGR_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_NEGT_OFFSET                                                          (3)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_NEGT_MASK                                                            (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_ORG_CRS_OFFSET                                                       (2)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_ORG_CRS_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_RX_SYNC_OFFSET                                                       (1)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_RX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_TX_SYNC_OFFSET                                                       (0)
  #define RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_TX_SYNC_MASK                                                         (0x1 << RTL8380_EXT_PHY_4_7_CTRL_P4_SEL_TX_SYNC_OFFSET)

#define RTL8380_EXT_PHY_16_19_CTRL_ADDR                                                                        (0x18)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_COL_FROM_CRS_OFFSET                                               (23)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_NEGR_OFFSET                                                       (22)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_NEGT_OFFSET                                                       (21)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_ORG_CRS_OFFSET                                                    (20)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_RX_SYNC_OFFSET                                                    (19)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_TX_SYNC_OFFSET                                                    (18)
  #define RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P19_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_COL_FROM_CRS_OFFSET                                               (17)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_NEGR_OFFSET                                                       (16)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_NEGT_OFFSET                                                       (15)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_ORG_CRS_OFFSET                                                    (14)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_RX_SYNC_OFFSET                                                    (13)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_TX_SYNC_OFFSET                                                    (12)
  #define RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P18_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_COL_FROM_CRS_OFFSET                                               (11)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_NEGR_OFFSET                                                       (10)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_NEGT_OFFSET                                                       (9)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_ORG_CRS_OFFSET                                                    (8)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_RX_SYNC_OFFSET                                                    (7)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_TX_SYNC_OFFSET                                                    (6)
  #define RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P17_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_COL_FROM_CRS_OFFSET                                               (5)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_NEGR_OFFSET                                                       (4)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_NEGT_OFFSET                                                       (3)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_ORG_CRS_OFFSET                                                    (2)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_RX_SYNC_OFFSET                                                    (1)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_TX_SYNC_OFFSET                                                    (0)
  #define RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_16_19_CTRL_P16_SEL_TX_SYNC_OFFSET)

#define RTL8380_EXT_PHY_20_23_CTRL_ADDR                                                                        (0x1C)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_COL_FROM_CRS_OFFSET                                               (23)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_NEGR_OFFSET                                                       (22)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_NEGT_OFFSET                                                       (21)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_ORG_CRS_OFFSET                                                    (20)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_RX_SYNC_OFFSET                                                    (19)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_TX_SYNC_OFFSET                                                    (18)
  #define RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P23_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_COL_FROM_CRS_OFFSET                                               (17)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_NEGR_OFFSET                                                       (16)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_NEGT_OFFSET                                                       (15)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_ORG_CRS_OFFSET                                                    (14)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_RX_SYNC_OFFSET                                                    (13)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_TX_SYNC_OFFSET                                                    (12)
  #define RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P22_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_COL_FROM_CRS_OFFSET                                               (11)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_NEGR_OFFSET                                                       (10)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_NEGT_OFFSET                                                       (9)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_ORG_CRS_OFFSET                                                    (8)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_RX_SYNC_OFFSET                                                    (7)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_TX_SYNC_OFFSET                                                    (6)
  #define RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P21_SEL_TX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_COL_FROM_CRS_OFFSET                                               (5)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_COL_FROM_CRS_MASK                                                 (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_NEGR_OFFSET                                                       (4)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_NEGR_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_NEGR_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_NEGT_OFFSET                                                       (3)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_NEGT_MASK                                                         (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_NEGT_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_ORG_CRS_OFFSET                                                    (2)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_ORG_CRS_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_ORG_CRS_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_RX_SYNC_OFFSET                                                    (1)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_RX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_RX_SYNC_OFFSET)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_TX_SYNC_OFFSET                                                    (0)
  #define RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_TX_SYNC_MASK                                                      (0x1 << RTL8380_EXT_PHY_20_23_CTRL_P20_SEL_TX_SYNC_OFFSET)

#define RTL8380_SDS4_INTF_CTRL_ADDR                                                                            (0x20)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_FRC_REG4_FIB100_OFFSET                                                   (31)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_FRC_REG4_FIB100_MASK                                                     (0x1 << RTL8380_SDS4_INTF_CTRL_SDS4_FRC_REG4_FIB100_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_FRC_REG4_EN_OFFSET                                                       (30)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_FRC_REG4_EN_MASK                                                         (0x1 << RTL8380_SDS4_INTF_CTRL_SDS4_FRC_REG4_EN_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_SILENT_EN_OFFSET                                                         (29)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_SILENT_EN_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_SDS4_SILENT_EN_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_AUTODET_EN_OFFSET                                                        (28)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_AUTODET_EN_MASK                                                          (0x1 << RTL8380_SDS4_INTF_CTRL_SDS4_AUTODET_EN_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_AUTONEG_EN_OFFSET                                                        (27)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_AUTONEG_EN_MASK                                                          (0x1 << RTL8380_SDS4_INTF_CTRL_SDS4_AUTONEG_EN_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_PDOWN_EN_OFFSET                                                          (26)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_PDOWN_EN_MASK                                                            (0x1 << RTL8380_SDS4_INTF_CTRL_SDS4_PDOWN_EN_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_PAUSE_OFFSET                                                             (24)
  #define RTL8380_SDS4_INTF_CTRL_SDS4_PAUSE_MASK                                                               (0x3 << RTL8380_SDS4_INTF_CTRL_SDS4_PAUSE_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_COL_FROM_CRS_OFFSET                                                 (23)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_COL_FROM_CRS_MASK                                                   (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_NEGR_OFFSET                                                         (22)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_NEGR_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_NEGR_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_NEGT_OFFSET                                                         (21)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_NEGT_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_NEGT_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_ORG_CRS_OFFSET                                                      (20)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_ORG_CRS_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_ORG_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_RX_SYNC_OFFSET                                                      (19)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_RX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_RX_SYNC_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_TX_SYNC_OFFSET                                                      (18)
  #define RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_TX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C3_SEL_TX_SYNC_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_COL_FROM_CRS_OFFSET                                                 (17)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_COL_FROM_CRS_MASK                                                   (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_NEGR_OFFSET                                                         (16)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_NEGR_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_NEGR_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_NEGT_OFFSET                                                         (15)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_NEGT_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_NEGT_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_ORG_CRS_OFFSET                                                      (14)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_ORG_CRS_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_ORG_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_RX_SYNC_OFFSET                                                      (13)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_RX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_RX_SYNC_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_TX_SYNC_OFFSET                                                      (12)
  #define RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_TX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C2_SEL_TX_SYNC_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_COL_FROM_CRS_OFFSET                                                 (11)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_COL_FROM_CRS_MASK                                                   (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_NEGR_OFFSET                                                         (10)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_NEGR_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_NEGR_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_NEGT_OFFSET                                                         (9)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_NEGT_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_NEGT_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_ORG_CRS_OFFSET                                                      (8)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_ORG_CRS_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_ORG_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_RX_SYNC_OFFSET                                                      (7)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_RX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_RX_SYNC_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_TX_SYNC_OFFSET                                                      (6)
  #define RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_TX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C1_SEL_TX_SYNC_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_COL_FROM_CRS_OFFSET                                                 (5)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_COL_FROM_CRS_MASK                                                   (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_NEGR_OFFSET                                                         (4)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_NEGR_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_NEGR_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_NEGT_OFFSET                                                         (3)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_NEGT_MASK                                                           (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_NEGT_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_ORG_CRS_OFFSET                                                      (2)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_ORG_CRS_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_ORG_CRS_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_RX_SYNC_OFFSET                                                      (1)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_RX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_RX_SYNC_OFFSET)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_TX_SYNC_OFFSET                                                      (0)
  #define RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_TX_SYNC_MASK                                                        (0x1 << RTL8380_SDS4_INTF_CTRL_S4_C0_SEL_TX_SYNC_OFFSET)

#define RTL8380_SDS5_INTF_CTRL_ADDR                                                                            (0x24)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_FRC_REG4_FIB100_OFFSET                                                   (31)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_FRC_REG4_FIB100_MASK                                                     (0x1 << RTL8380_SDS5_INTF_CTRL_SDS5_FRC_REG4_FIB100_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_FRC_REG4_EN_OFFSET                                                       (30)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_FRC_REG4_EN_MASK                                                         (0x1 << RTL8380_SDS5_INTF_CTRL_SDS5_FRC_REG4_EN_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_SILENT_EN_OFFSET                                                         (29)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_SILENT_EN_MASK                                                           (0x1 << RTL8380_SDS5_INTF_CTRL_SDS5_SILENT_EN_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_AUTODET_EN_OFFSET                                                        (28)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_AUTODET_EN_MASK                                                          (0x1 << RTL8380_SDS5_INTF_CTRL_SDS5_AUTODET_EN_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_AUTONEG_EN_OFFSET                                                        (27)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_AUTONEG_EN_MASK                                                          (0x1 << RTL8380_SDS5_INTF_CTRL_SDS5_AUTONEG_EN_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_PDOWN_EN_OFFSET                                                          (26)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_PDOWN_EN_MASK                                                            (0x1 << RTL8380_SDS5_INTF_CTRL_SDS5_PDOWN_EN_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_PAUSE_OFFSET                                                             (24)
  #define RTL8380_SDS5_INTF_CTRL_SDS5_PAUSE_MASK                                                               (0x3 << RTL8380_SDS5_INTF_CTRL_SDS5_PAUSE_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_COL_FROM_CRS_OFFSET                                                 (11)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_COL_FROM_CRS_MASK                                                   (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_NEGR_OFFSET                                                         (10)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_NEGR_MASK                                                           (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_NEGR_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_NEGT_OFFSET                                                         (9)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_NEGT_MASK                                                           (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_NEGT_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_ORG_CRS_OFFSET                                                      (8)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_ORG_CRS_MASK                                                        (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_ORG_CRS_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_RX_SYNC_OFFSET                                                      (7)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_RX_SYNC_MASK                                                        (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_RX_SYNC_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_TX_SYNC_OFFSET                                                      (6)
  #define RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_TX_SYNC_MASK                                                        (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C1_SEL_TX_SYNC_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_COL_FROM_CRS_OFFSET                                                 (5)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_COL_FROM_CRS_MASK                                                   (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_COL_FROM_CRS_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_NEGR_OFFSET                                                         (4)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_NEGR_MASK                                                           (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_NEGR_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_NEGT_OFFSET                                                         (3)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_NEGT_MASK                                                           (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_NEGT_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_ORG_CRS_OFFSET                                                      (2)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_ORG_CRS_MASK                                                        (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_ORG_CRS_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_RX_SYNC_OFFSET                                                      (1)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_RX_SYNC_MASK                                                        (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_RX_SYNC_OFFSET)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_TX_SYNC_OFFSET                                                      (0)
  #define RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_TX_SYNC_MASK                                                        (0x1 << RTL8380_SDS5_INTF_CTRL_S5_C0_SEL_TX_SYNC_OFFSET)

#define RTL8380_SDS_MODE_SEL_ADDR                                                                              (0x28)
  #define RTL8380_SDS_MODE_SEL_SDS0_MODE_SEL_OFFSET                                                            (25)
  #define RTL8380_SDS_MODE_SEL_SDS0_MODE_SEL_MASK                                                              (0x1F << RTL8380_SDS_MODE_SEL_SDS0_MODE_SEL_OFFSET)
  #define RTL8380_SDS_MODE_SEL_SDS1_MODE_SEL_OFFSET                                                            (20)
  #define RTL8380_SDS_MODE_SEL_SDS1_MODE_SEL_MASK                                                              (0x1F << RTL8380_SDS_MODE_SEL_SDS1_MODE_SEL_OFFSET)
  #define RTL8380_SDS_MODE_SEL_SDS2_MODE_SEL_OFFSET                                                            (15)
  #define RTL8380_SDS_MODE_SEL_SDS2_MODE_SEL_MASK                                                              (0x1F << RTL8380_SDS_MODE_SEL_SDS2_MODE_SEL_OFFSET)
  #define RTL8380_SDS_MODE_SEL_SDS3_MODE_SEL_OFFSET                                                            (10)
  #define RTL8380_SDS_MODE_SEL_SDS3_MODE_SEL_MASK                                                              (0x1F << RTL8380_SDS_MODE_SEL_SDS3_MODE_SEL_OFFSET)
  #define RTL8380_SDS_MODE_SEL_SDS4_MODE_SEL_OFFSET                                                            (5)
  #define RTL8380_SDS_MODE_SEL_SDS4_MODE_SEL_MASK                                                              (0x1F << RTL8380_SDS_MODE_SEL_SDS4_MODE_SEL_OFFSET)
  #define RTL8380_SDS_MODE_SEL_SDS5_MODE_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS_MODE_SEL_SDS5_MODE_SEL_MASK                                                              (0x1F << RTL8380_SDS_MODE_SEL_SDS5_MODE_SEL_OFFSET)

#define RTL8380_SDS_MODEL_NO_REG0_ADDR                                                                         (0x2C)
  #define RTL8380_SDS_MODEL_NO_REG0_MODEL_NUMBER_OFFSET                                                        (24)
  #define RTL8380_SDS_MODEL_NO_REG0_MODEL_NUMBER_MASK                                                          (0x3F << RTL8380_SDS_MODEL_NO_REG0_MODEL_NUMBER_OFFSET)
  #define RTL8380_SDS_MODEL_NO_REG0_RTK_OUI_OFFSET                                                             (0)
  #define RTL8380_SDS_MODEL_NO_REG0_RTK_OUI_MASK                                                               (0xFFFFFF << RTL8380_SDS_MODEL_NO_REG0_RTK_OUI_OFFSET)

#define RTL8380_SDS_MODEL_NO_REG1_ADDR                                                                         (0x30)
  #define RTL8380_SDS_MODEL_NO_REG1_REVISION_NUMBER_OFFSET                                                     (0)
  #define RTL8380_SDS_MODEL_NO_REG1_REVISION_NUMBER_MASK                                                       (0xF << RTL8380_SDS_MODEL_NO_REG1_REVISION_NUMBER_OFFSET)

#define RTL8380_SDS_CFG_REG_ADDR                                                                               (0x34)
  #define RTL8380_SDS_CFG_REG_SDS5_PHY_MODE_OFFSET                                                             (7)
  #define RTL8380_SDS_CFG_REG_SDS5_PHY_MODE_MASK                                                               (0x1 << RTL8380_SDS_CFG_REG_SDS5_PHY_MODE_OFFSET)
  #define RTL8380_SDS_CFG_REG_SDS4_PHY_MODE_OFFSET                                                             (6)
  #define RTL8380_SDS_CFG_REG_SDS4_PHY_MODE_MASK                                                               (0x1 << RTL8380_SDS_CFG_REG_SDS4_PHY_MODE_OFFSET)
  #define RTL8380_SDS_CFG_REG_SDS5_FRC_LD_OFFSET                                                               (5)
  #define RTL8380_SDS_CFG_REG_SDS5_FRC_LD_MASK                                                                 (0x1 << RTL8380_SDS_CFG_REG_SDS5_FRC_LD_OFFSET)
  #define RTL8380_SDS_CFG_REG_SDS4_FRC_LD_OFFSET                                                               (4)
  #define RTL8380_SDS_CFG_REG_SDS4_FRC_LD_MASK                                                                 (0x1 << RTL8380_SDS_CFG_REG_SDS4_FRC_LD_OFFSET)
  #define RTL8380_SDS_CFG_REG_SDS3_FRC_LD_OFFSET                                                               (3)
  #define RTL8380_SDS_CFG_REG_SDS3_FRC_LD_MASK                                                                 (0x1 << RTL8380_SDS_CFG_REG_SDS3_FRC_LD_OFFSET)
  #define RTL8380_SDS_CFG_REG_SDS2_FRC_LD_OFFSET                                                               (2)
  #define RTL8380_SDS_CFG_REG_SDS2_FRC_LD_MASK                                                                 (0x1 << RTL8380_SDS_CFG_REG_SDS2_FRC_LD_OFFSET)
  #define RTL8380_SDS_CFG_REG_SDS1_FRC_LD_OFFSET                                                               (1)
  #define RTL8380_SDS_CFG_REG_SDS1_FRC_LD_MASK                                                                 (0x1 << RTL8380_SDS_CFG_REG_SDS1_FRC_LD_OFFSET)
  #define RTL8380_SDS_CFG_REG_SDS0_FRC_LD_OFFSET                                                               (0)
  #define RTL8380_SDS_CFG_REG_SDS0_FRC_LD_MASK                                                                 (0x1 << RTL8380_SDS_CFG_REG_SDS0_FRC_LD_OFFSET)

#define RTL8380_EXTENDED_FEATURE_CTRL0_ADDR                                                                    (0x38)
  #define RTL8380_EXTENDED_FEATURE_CTRL0_DUMMY_OFFSET                                                          (2)
  #define RTL8380_EXTENDED_FEATURE_CTRL0_DUMMY_MASK                                                            (0x3FFFFFFF << RTL8380_EXTENDED_FEATURE_CTRL0_DUMMY_OFFSET)
  #define RTL8380_EXTENDED_FEATURE_CTRL0_I2C_GPIO_IF_SEL_OFFSET                                                (1)
  #define RTL8380_EXTENDED_FEATURE_CTRL0_I2C_GPIO_IF_SEL_MASK                                                  (0x1 << RTL8380_EXTENDED_FEATURE_CTRL0_I2C_GPIO_IF_SEL_OFFSET)
  #define RTL8380_EXTENDED_FEATURE_CTRL0_PROTECT_CIRCUIT_ENABLE_OFFSET                                         (0)
  #define RTL8380_EXTENDED_FEATURE_CTRL0_PROTECT_CIRCUIT_ENABLE_MASK                                           (0x1 << RTL8380_EXTENDED_FEATURE_CTRL0_PROTECT_CIRCUIT_ENABLE_OFFSET)

/*
 * Feature: Reset 
 */
#define RTL8380_RST_GLB_CTRL_0_ADDR                                                                            (0x3C)
  #define RTL8380_RST_GLB_CTRL_0_TBL_EGVLAN_RST_OFFSET                                                         (16)
  #define RTL8380_RST_GLB_CTRL_0_TBL_EGVLAN_RST_MASK                                                           (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_EGVLAN_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_UNTAG_RST_OFFSET                                                          (15)
  #define RTL8380_RST_GLB_CTRL_0_TBL_UNTAG_RST_MASK                                                            (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_UNTAG_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_MSTI_RST_OFFSET                                                           (14)
  #define RTL8380_RST_GLB_CTRL_0_TBL_MSTI_RST_MASK                                                             (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_MSTI_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_ROUTING_RST_OFFSET                                                        (13)
  #define RTL8380_RST_GLB_CTRL_0_TBL_ROUTING_RST_MASK                                                          (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_ROUTING_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_LOG_RST_OFFSET                                                            (12)
  #define RTL8380_RST_GLB_CTRL_0_TBL_LOG_RST_MASK                                                              (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_LOG_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_ACL_RST_OFFSET                                                            (11)
  #define RTL8380_RST_GLB_CTRL_0_TBL_ACL_RST_MASK                                                              (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_ACL_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_VLAN_RST_OFFSET                                                           (10)
  #define RTL8380_RST_GLB_CTRL_0_TBL_VLAN_RST_MASK                                                             (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_VLAN_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_MC_PMSK_RST_OFFSET                                                        (9)
  #define RTL8380_RST_GLB_CTRL_0_TBL_MC_PMSK_RST_MASK                                                          (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_MC_PMSK_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_TBL_L2_RST_OFFSET                                                             (8)
  #define RTL8380_RST_GLB_CTRL_0_TBL_L2_RST_MASK                                                               (0x1 << RTL8380_RST_GLB_CTRL_0_TBL_L2_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_CPU_MEM_RST_OFFSET                                                            (6)
  #define RTL8380_RST_GLB_CTRL_0_CPU_MEM_RST_MASK                                                              (0x1 << RTL8380_RST_GLB_CTRL_0_CPU_MEM_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_SW_PHY_RST_OFFSET                                                             (5)
  #define RTL8380_RST_GLB_CTRL_0_SW_PHY_RST_MASK                                                               (0x1 << RTL8380_RST_GLB_CTRL_0_SW_PHY_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET                                                          (4)
  #define RTL8380_RST_GLB_CTRL_0_SW_SERDES_RST_MASK                                                            (0x1 << RTL8380_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET                                                             (3)
  #define RTL8380_RST_GLB_CTRL_0_SW_NIC_RST_MASK                                                               (0x1 << RTL8380_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_SW_Q_RST_OFFSET                                                               (2)
  #define RTL8380_RST_GLB_CTRL_0_SW_Q_RST_MASK                                                                 (0x1 << RTL8380_RST_GLB_CTRL_0_SW_Q_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_SW_CFG_RST_OFFSET                                                             (1)
  #define RTL8380_RST_GLB_CTRL_0_SW_CFG_RST_MASK                                                               (0x1 << RTL8380_RST_GLB_CTRL_0_SW_CFG_RST_OFFSET)
  #define RTL8380_RST_GLB_CTRL_0_SW_RST_OFFSET                                                                 (0)
  #define RTL8380_RST_GLB_CTRL_0_SW_RST_MASK                                                                   (0x1 << RTL8380_RST_GLB_CTRL_0_SW_RST_OFFSET)

#define RTL8380_RST_GLB_CTRL_1_ADDR                                                                            (0x40)
  #define RTL8380_RST_GLB_CTRL_1_HW_RST_OFFSET                                                                 (0)
  #define RTL8380_RST_GLB_CTRL_1_HW_RST_MASK                                                                   (0x1 << RTL8380_RST_GLB_CTRL_1_HW_RST_OFFSET)

#define RTL8380_RST_GLB_STS_0_ADDR                                                                             (0x44)
  #define RTL8380_RST_GLB_STS_0_RST_STS_OFFSET                                                                 (0)
  #define RTL8380_RST_GLB_STS_0_RST_STS_MASK                                                                   (0xFFFFFFFF << RTL8380_RST_GLB_STS_0_RST_STS_OFFSET)

#define RTL8380_RST_GLB_STS_1_ADDR                                                                             (0x48)
  #define RTL8380_RST_GLB_STS_1_EN_AFERST_OFFSET                                                               (2)
  #define RTL8380_RST_GLB_STS_1_EN_AFERST_MASK                                                                 (0x1 << RTL8380_RST_GLB_STS_1_EN_AFERST_OFFSET)
  #define RTL8380_RST_GLB_STS_1_EEE_RST_SEL_OFFSET                                                             (0)
  #define RTL8380_RST_GLB_STS_1_EEE_RST_SEL_MASK                                                               (0x1 << RTL8380_RST_GLB_STS_1_EEE_RST_SEL_OFFSET)

#define RTL8380_DMY_MAC_RST_ADDR                                                                               (0x4C)
  #define RTL8380_DMY_MAC_RST_DUMMY_OFFSET                                                                     (0)
  #define RTL8380_DMY_MAC_RST_DUMMY_MASK                                                                       (0xFFFFFFFF << RTL8380_DMY_MAC_RST_DUMMY_OFFSET)

#define RTL8380_DMY_REG1_ADDR                                                                                  (0x50)
  #define RTL8380_DMY_REG1_DUMMY_OFFSET                                                                        (0)
  #define RTL8380_DMY_REG1_DUMMY_MASK                                                                          (0xFFFFFFFF << RTL8380_DMY_REG1_DUMMY_OFFSET)

/*
 * Feature: PLL & Bias 
 */
#define RTL8380_PLL_GLB_CTRL_ADDR                                                                              (0xFC0)
  #define RTL8380_PLL_GLB_CTRL_MEM_CLK_M_DIS_OFFSET                                                            (14)
  #define RTL8380_PLL_GLB_CTRL_MEM_CLK_M_DIS_MASK                                                              (0x1 << RTL8380_PLL_GLB_CTRL_MEM_CLK_M_DIS_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_MEM_CHIP_CLK_INI_OFFSET                                                         (13)
  #define RTL8380_PLL_GLB_CTRL_MEM_CHIP_CLK_INI_MASK                                                           (0x1 << RTL8380_PLL_GLB_CTRL_MEM_CHIP_CLK_INI_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_CPU_PLL_SC_MUX_OFFSET                                                           (12)
  #define RTL8380_PLL_GLB_CTRL_CPU_PLL_SC_MUX_MASK                                                             (0x1 << RTL8380_PLL_GLB_CTRL_CPU_PLL_SC_MUX_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_SW_PLL_READY_OFFSET                                                             (11)
  #define RTL8380_PLL_GLB_CTRL_SW_PLL_READY_MASK                                                               (0x1 << RTL8380_PLL_GLB_CTRL_SW_PLL_READY_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_MEM_PLL_READY_OFFSET                                                            (10)
  #define RTL8380_PLL_GLB_CTRL_MEM_PLL_READY_MASK                                                              (0x1 << RTL8380_PLL_GLB_CTRL_MEM_PLL_READY_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_LX_PLL_READY_OFFSET                                                             (9)
  #define RTL8380_PLL_GLB_CTRL_LX_PLL_READY_MASK                                                               (0x1 << RTL8380_PLL_GLB_CTRL_LX_PLL_READY_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_CPU_PLL_READY_OFFSET                                                            (8)
  #define RTL8380_PLL_GLB_CTRL_CPU_PLL_READY_MASK                                                              (0x1 << RTL8380_PLL_GLB_CTRL_CPU_PLL_READY_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_IF_PLL_OFFSET                                                            (7)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_IF_PLL_MASK                                                              (0x1 << RTL8380_PLL_GLB_CTRL_BYPASS_IF_PLL_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_SW_PLL_OFFSET                                                            (6)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_SW_PLL_MASK                                                              (0x1 << RTL8380_PLL_GLB_CTRL_BYPASS_SW_PLL_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_MEM_PLL_OFFSET                                                           (5)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_MEM_PLL_MASK                                                             (0x1 << RTL8380_PLL_GLB_CTRL_BYPASS_MEM_PLL_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET                                                           (4)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_LXB_PLL_MASK                                                             (0x1 << RTL8380_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_CPU_PLL_OFFSET                                                           (3)
  #define RTL8380_PLL_GLB_CTRL_BYPASS_CPU_PLL_MASK                                                             (0x1 << RTL8380_PLL_GLB_CTRL_BYPASS_CPU_PLL_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_EN_MEM_PLL_OFFSET                                                               (2)
  #define RTL8380_PLL_GLB_CTRL_EN_MEM_PLL_MASK                                                                 (0x1 << RTL8380_PLL_GLB_CTRL_EN_MEM_PLL_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_EN_LXB_PLL_OFFSET                                                               (1)
  #define RTL8380_PLL_GLB_CTRL_EN_LXB_PLL_MASK                                                                 (0x1 << RTL8380_PLL_GLB_CTRL_EN_LXB_PLL_OFFSET)
  #define RTL8380_PLL_GLB_CTRL_EN_CPU_PLL_OFFSET                                                               (0)
  #define RTL8380_PLL_GLB_CTRL_EN_CPU_PLL_MASK                                                                 (0x1 << RTL8380_PLL_GLB_CTRL_EN_CPU_PLL_OFFSET)

#define RTL8380_PLL_CPU_CTRL0_ADDR                                                                             (0xFC4)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET                                                        (20)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_MASK                                                          (0xFFF << RTL8380_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_DIVN2_OFFSET                                                           (12)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_DIVN2_MASK                                                             (0xFF << RTL8380_PLL_CPU_CTRL0_CPU_CMU_DIVN2_OFFSET)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET                                                        (4)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_MASK                                                          (0xFF << RTL8380_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_OFFSET                                                       (3)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_MASK                                                         (0x1 << RTL8380_PLL_CPU_CTRL0_CPU_CMU_BYPASS_PI_OFFSET)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_OFFSET                                                        (2)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_MASK                                                          (0x1 << RTL8380_PLL_CPU_CTRL0_CPU_CMU_SEL_DIV4_OFFSET)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET                                                      (0)
  #define RTL8380_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL8380_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET)

#define RTL8380_PLL_CPU_CTRL1_ADDR                                                                             (0xFC8)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_DIVN3_SEL_OFFSET                                                       (27)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_DIVN3_SEL_MASK                                                         (0x3 << RTL8380_PLL_CPU_CTRL1_CPU_CMU_DIVN3_SEL_OFFSET)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_DIVN2_SELB_OFFSET                                                      (26)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_DIVN2_SELB_MASK                                                        (0x1 << RTL8380_PLL_CPU_CTRL1_CPU_CMU_DIVN2_SELB_OFFSET)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_OFFSET                                                          (25)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_MASK                                                            (0x1 << RTL8380_PLL_CPU_CTRL1_CPU_CMU_EN_SSC_OFFSET)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_OFFSET                                                         (12)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_MASK                                                           (0x1FFF << RTL8380_PLL_CPU_CTRL1_CPU_CMU_STEP_IN_OFFSET)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_OFFSET                                                        (0)
  #define RTL8380_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_MASK                                                          (0xFFF << RTL8380_PLL_CPU_CTRL1_CPU_CMU_TBASE_IN_OFFSET)

#define RTL8380_PLL_CPU_MISC_CTRL_ADDR                                                                         (0xFCC)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SSC_ORDER_OFFSET                                                   (31)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SSC_ORDER_MASK                                                     (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SSC_ORDER_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_TIME2_RST_WIDTH_OFFSET                                             (29)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_TIME2_RST_WIDTH_MASK                                               (0x3 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_TIME0_CK_OFFSET                                                    (26)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_TIME0_CK_MASK                                                      (0x7 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_TIME0_CK_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET                                                      (24)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_MASK                                                        (0x3 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET                                                    (23)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET                                                      (20)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_MASK                                                        (0x7 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET                                                (19)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_OFFSET                                                       (18)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_MASK                                                         (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_WD_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET                                                    (14)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_MASK                                                      (0x7 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET                                                    (10)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_MASK                                                      (0xF << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET                                                     (9)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_MASK                                                       (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET                                                     (6)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_MASK                                                       (0x7 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET                                                      (5)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_MASK                                                        (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET                                                   (4)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET                                                      (3)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_MASK                                                        (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET                                                      (2)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_MASK                                                        (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET                                                   (1)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_MASK                                                     (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_TEST_EN_OFFSET                                                         (0)
  #define RTL8380_PLL_CPU_MISC_CTRL_CPU_TEST_EN_MASK                                                           (0x1 << RTL8380_PLL_CPU_MISC_CTRL_CPU_TEST_EN_OFFSET)

#define RTL8380_PLL_LX_CTRL0_ADDR                                                                              (0xFD0)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_FCODE_IN_OFFSET                                                          (20)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_FCODE_IN_MASK                                                            (0xFFF << RTL8380_PLL_LX_CTRL0_LX_CMU_FCODE_IN_OFFSET)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_DIVN2_OFFSET                                                             (12)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_DIVN2_MASK                                                               (0xFF << RTL8380_PLL_LX_CTRL0_LX_CMU_DIVN2_OFFSET)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_NCODE_IN_OFFSET                                                          (4)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_NCODE_IN_MASK                                                            (0xFF << RTL8380_PLL_LX_CTRL0_LX_CMU_NCODE_IN_OFFSET)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_BYPASS_PI_OFFSET                                                         (3)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_BYPASS_PI_MASK                                                           (0x1 << RTL8380_PLL_LX_CTRL0_LX_CMU_BYPASS_PI_OFFSET)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_SEL_DIV4_OFFSET                                                          (2)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_SEL_DIV4_MASK                                                            (0x1 << RTL8380_PLL_LX_CTRL0_LX_CMU_SEL_DIV4_OFFSET)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_SEL_PREDIV_OFFSET                                                        (0)
  #define RTL8380_PLL_LX_CTRL0_LX_CMU_SEL_PREDIV_MASK                                                          (0x3 << RTL8380_PLL_LX_CTRL0_LX_CMU_SEL_PREDIV_OFFSET)

#define RTL8380_PLL_LX_CTRL1_ADDR                                                                              (0xFD4)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_DIVN3_SEL_OFFSET                                                         (27)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_DIVN3_SEL_MASK                                                           (0x3 << RTL8380_PLL_LX_CTRL1_LX_CMU_DIVN3_SEL_OFFSET)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_DIVN2_SELB_OFFSET                                                        (26)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_DIVN2_SELB_MASK                                                          (0x1 << RTL8380_PLL_LX_CTRL1_LX_CMU_DIVN2_SELB_OFFSET)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_EN_SSC_OFFSET                                                            (25)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_EN_SSC_MASK                                                              (0x1 << RTL8380_PLL_LX_CTRL1_LX_CMU_EN_SSC_OFFSET)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_STEP_IN_OFFSET                                                           (12)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_STEP_IN_MASK                                                             (0x1FFF << RTL8380_PLL_LX_CTRL1_LX_CMU_STEP_IN_OFFSET)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_TBASE_IN_OFFSET                                                          (0)
  #define RTL8380_PLL_LX_CTRL1_LX_CMU_TBASE_IN_MASK                                                            (0xFFF << RTL8380_PLL_LX_CTRL1_LX_CMU_TBASE_IN_OFFSET)

#define RTL8380_PLL_LX_MISC_CTRL_ADDR                                                                          (0xFD8)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SSC_ORDER_OFFSET                                                     (31)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SSC_ORDER_MASK                                                       (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SSC_ORDER_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_TIME2_RST_WIDTH_OFFSET                                               (29)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_TIME2_RST_WIDTH_MASK                                                 (0x3 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_TIME0_CK_OFFSET                                                      (26)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_TIME0_CK_MASK                                                        (0x7 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_TIME0_CK_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_CLKRDY_OFFSET                                                        (24)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_CLKRDY_MASK                                                          (0x3 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_CLKRDY_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_BIG_KVCO_OFFSET                                                      (23)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_BIG_KVCO_MASK                                                        (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_BIG_KVCO_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LPF_RS_OFFSET                                                        (20)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LPF_RS_MASK                                                          (0x7 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LPF_RS_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_CENTER_IN_OFFSET                                                  (19)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_CENTER_IN_MASK                                                    (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_WD_OFFSET                                                         (18)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_WD_MASK                                                           (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_WD_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_PI_I_SEL_OFFSET                                                      (14)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_PI_I_SEL_MASK                                                        (0x7 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_PI_I_SEL_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SEL_CP_I_OFFSET                                                      (10)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SEL_CP_I_MASK                                                        (0xF << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SEL_CP_I_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SEL_CCO_OFFSET                                                       (9)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SEL_CCO_MASK                                                         (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_SEL_CCO_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LDO_SEL_OFFSET                                                       (6)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LDO_SEL_MASK                                                         (0x7 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LDO_SEL_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LPF_CP_OFFSET                                                        (5)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LPF_CP_MASK                                                          (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LPF_CP_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_CP_NEW_EN_OFFSET                                                     (4)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_CP_NEW_EN_MASK                                                       (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_CP_NEW_EN_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LDO_EN_OFFSET                                                        (3)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LDO_EN_MASK                                                          (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_LDO_EN_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_VC_DLY_OFFSET                                                        (2)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_VC_DLY_MASK                                                          (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_VC_DLY_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_CKOOBS_OFFSET                                                     (1)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_CKOOBS_MASK                                                       (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_CMU_EN_CKOOBS_OFFSET)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_TEST_EN_OFFSET                                                           (0)
  #define RTL8380_PLL_LX_MISC_CTRL_LX_TEST_EN_MASK                                                             (0x1 << RTL8380_PLL_LX_MISC_CTRL_LX_TEST_EN_OFFSET)

#define RTL8380_PLL_MEM_CTRL0_ADDR                                                                             (0xFDC)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_FCODE_IN_OFFSET                                                        (20)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_FCODE_IN_MASK                                                          (0xFFF << RTL8380_PLL_MEM_CTRL0_MEM_CMU_FCODE_IN_OFFSET)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_DIVN2_OFFSET                                                           (12)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_DIVN2_MASK                                                             (0xFF << RTL8380_PLL_MEM_CTRL0_MEM_CMU_DIVN2_OFFSET)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_NCODE_IN_OFFSET                                                        (4)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_NCODE_IN_MASK                                                          (0xFF << RTL8380_PLL_MEM_CTRL0_MEM_CMU_NCODE_IN_OFFSET)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_BYPASS_PI_OFFSET                                                       (3)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_BYPASS_PI_MASK                                                         (0x1 << RTL8380_PLL_MEM_CTRL0_MEM_CMU_BYPASS_PI_OFFSET)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_SEL_DIV4_OFFSET                                                        (2)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_SEL_DIV4_MASK                                                          (0x1 << RTL8380_PLL_MEM_CTRL0_MEM_CMU_SEL_DIV4_OFFSET)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_SEL_PREDIV_OFFSET                                                      (0)
  #define RTL8380_PLL_MEM_CTRL0_MEM_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL8380_PLL_MEM_CTRL0_MEM_CMU_SEL_PREDIV_OFFSET)

#define RTL8380_PLL_MEM_CTRL1_ADDR                                                                             (0xFE0)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_DIVN3_SEL_OFFSET                                                       (27)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_DIVN3_SEL_MASK                                                         (0x3 << RTL8380_PLL_MEM_CTRL1_MEM_CMU_DIVN3_SEL_OFFSET)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_DIVN2_SELB_OFFSET                                                      (26)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_DIVN2_SELB_MASK                                                        (0x1 << RTL8380_PLL_MEM_CTRL1_MEM_CMU_DIVN2_SELB_OFFSET)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_EN_SSC_OFFSET                                                          (25)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_EN_SSC_MASK                                                            (0x1 << RTL8380_PLL_MEM_CTRL1_MEM_CMU_EN_SSC_OFFSET)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_STEP_IN_OFFSET                                                         (12)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_STEP_IN_MASK                                                           (0x1FFF << RTL8380_PLL_MEM_CTRL1_MEM_CMU_STEP_IN_OFFSET)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_TBASE_IN_OFFSET                                                        (0)
  #define RTL8380_PLL_MEM_CTRL1_MEM_CMU_TBASE_IN_MASK                                                          (0xFFF << RTL8380_PLL_MEM_CTRL1_MEM_CMU_TBASE_IN_OFFSET)

#define RTL8380_PLL_MEM_MISC_CTRL_ADDR                                                                         (0xFE4)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SSC_ORDER_OFFSET                                                   (31)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SSC_ORDER_MASK                                                     (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SSC_ORDER_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_TIME2_RST_WIDTH_OFFSET                                             (29)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_TIME2_RST_WIDTH_MASK                                               (0x3 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_TIME0_CK_OFFSET                                                    (26)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_TIME0_CK_MASK                                                      (0x7 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_TIME0_CK_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_CLKRDY_OFFSET                                                      (24)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_CLKRDY_MASK                                                        (0x3 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_CLKRDY_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_BIG_KVCO_OFFSET                                                    (23)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_BIG_KVCO_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LPF_RS_OFFSET                                                      (20)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LPF_RS_MASK                                                        (0x7 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LPF_RS_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_CENTER_IN_OFFSET                                                (19)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_WD_OFFSET                                                       (18)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_WD_MASK                                                         (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_WD_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_PI_I_SEL_OFFSET                                                    (14)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_PI_I_SEL_MASK                                                      (0x7 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_PI_I_SEL_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SEL_CP_I_OFFSET                                                    (10)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SEL_CP_I_MASK                                                      (0xF << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SEL_CP_I_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SEL_CCO_OFFSET                                                     (9)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SEL_CCO_MASK                                                       (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_SEL_CCO_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LDO_SEL_OFFSET                                                     (6)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LDO_SEL_MASK                                                       (0x7 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LDO_SEL_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LPF_CP_OFFSET                                                      (5)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LPF_CP_MASK                                                        (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LPF_CP_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_CP_NEW_EN_OFFSET                                                   (4)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_CP_NEW_EN_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LDO_EN_OFFSET                                                      (3)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LDO_EN_MASK                                                        (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_LDO_EN_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_VC_DLY_OFFSET                                                      (2)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_VC_DLY_MASK                                                        (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_VC_DLY_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_CKOOBS_OFFSET                                                   (1)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_CKOOBS_MASK                                                     (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_CMU_EN_CKOOBS_OFFSET)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_TEST_EN_OFFSET                                                         (0)
  #define RTL8380_PLL_MEM_MISC_CTRL_MEM_TEST_EN_MASK                                                           (0x1 << RTL8380_PLL_MEM_MISC_CTRL_MEM_TEST_EN_OFFSET)

#define RTL8380_PLL_SW_CTRL0_ADDR                                                                              (0xFE8)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET                                                          (20)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_FCODE_IN_MASK                                                            (0xFFF << RTL8380_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_DIVN2_OFFSET                                                             (12)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_DIVN2_MASK                                                               (0xFF << RTL8380_PLL_SW_CTRL0_SW_CMU_DIVN2_OFFSET)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET                                                          (4)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_NCODE_IN_MASK                                                            (0xFF << RTL8380_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_OFFSET                                                         (3)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_MASK                                                           (0x1 << RTL8380_PLL_SW_CTRL0_SW_CMU_BYPASS_PI_OFFSET)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_OFFSET                                                          (2)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_MASK                                                            (0x1 << RTL8380_PLL_SW_CTRL0_SW_CMU_SEL_DIV4_OFFSET)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET                                                        (0)
  #define RTL8380_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_MASK                                                          (0x3 << RTL8380_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET)

#define RTL8380_PLL_SW_CTRL1_ADDR                                                                              (0xFEC)
  #define RTL8380_PLL_SW_CTRL1_SW_CMU_EN_SSC_OFFSET                                                            (25)
  #define RTL8380_PLL_SW_CTRL1_SW_CMU_EN_SSC_MASK                                                              (0x1 << RTL8380_PLL_SW_CTRL1_SW_CMU_EN_SSC_OFFSET)
  #define RTL8380_PLL_SW_CTRL1_SW_CMU_STEP_IN_OFFSET                                                           (12)
  #define RTL8380_PLL_SW_CTRL1_SW_CMU_STEP_IN_MASK                                                             (0x1FFF << RTL8380_PLL_SW_CTRL1_SW_CMU_STEP_IN_OFFSET)
  #define RTL8380_PLL_SW_CTRL1_SW_CMU_TBASE_IN_OFFSET                                                          (0)
  #define RTL8380_PLL_SW_CTRL1_SW_CMU_TBASE_IN_MASK                                                            (0xFFF << RTL8380_PLL_SW_CTRL1_SW_CMU_TBASE_IN_OFFSET)

#define RTL8380_PLL_SW_MISC_CTRL_ADDR                                                                          (0xFF0)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_OFFSET                                                     (31)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_MASK                                                       (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SSC_ORDER_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET                                               (29)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_MASK                                                 (0x3 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET                                                      (26)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_MASK                                                        (0x7 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET                                                        (24)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_MASK                                                          (0x3 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET                                                      (23)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_MASK                                                        (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET                                                        (20)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_MASK                                                          (0x7 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET                                                  (19)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_MASK                                                    (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_OFFSET                                                         (18)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_MASK                                                           (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_WD_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET                                                      (14)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_MASK                                                        (0x7 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET                                                      (10)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_MASK                                                        (0xF << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET                                                       (9)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_MASK                                                         (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET                                                       (6)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_MASK                                                         (0x7 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET                                                        (5)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_MASK                                                          (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET                                                     (4)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_MASK                                                       (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_OFFSET                                                        (3)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_MASK                                                          (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_LDO_EN_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET                                                        (2)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_MASK                                                          (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET                                                     (1)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_MASK                                                       (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_TEST_EN_OFFSET                                                           (0)
  #define RTL8380_PLL_SW_MISC_CTRL_SW_TEST_EN_MASK                                                             (0x1 << RTL8380_PLL_SW_MISC_CTRL_SW_TEST_EN_OFFSET)

#define RTL8380_PLL_BANDGAP_CTRL_ADDR                                                                          (0xFF4)
  #define RTL8380_PLL_BANDGAP_CTRL_PLL_REG1_OFFSET                                                             (3)
  #define RTL8380_PLL_BANDGAP_CTRL_PLL_REG1_MASK                                                               (0x1FFFFFFF << RTL8380_PLL_BANDGAP_CTRL_PLL_REG1_OFFSET)
  #define RTL8380_PLL_BANDGAP_CTRL_REG_IBIAS_FILTER_OFFSET                                                     (2)
  #define RTL8380_PLL_BANDGAP_CTRL_REG_IBIAS_FILTER_MASK                                                       (0x1 << RTL8380_PLL_BANDGAP_CTRL_REG_IBIAS_FILTER_OFFSET)
  #define RTL8380_PLL_BANDGAP_CTRL_REG_BG_OFFSET                                                               (0)
  #define RTL8380_PLL_BANDGAP_CTRL_REG_BG_MASK                                                                 (0x3 << RTL8380_PLL_BANDGAP_CTRL_REG_BG_OFFSET)

#define RTL8380_PLL_CML_CTRL_ADDR                                                                              (0xFF8)
  #define RTL8380_PLL_CML_CTRL_SPIF_4B_REG_OFFSET                                                              (31)
  #define RTL8380_PLL_CML_CTRL_SPIF_4B_REG_MASK                                                                (0x1 << RTL8380_PLL_CML_CTRL_SPIF_4B_REG_OFFSET)
  #define RTL8380_PLL_CML_CTRL_SEL_SPIF_4B_REG_OFFSET                                                          (30)
  #define RTL8380_PLL_CML_CTRL_SEL_SPIF_4B_REG_MASK                                                            (0x1 << RTL8380_PLL_CML_CTRL_SEL_SPIF_4B_REG_OFFSET)
  #define RTL8380_PLL_CML_CTRL_PLL_REG0_OFFSET                                                                 (4)
  #define RTL8380_PLL_CML_CTRL_PLL_REG0_MASK                                                                   (0x3FFFFFF << RTL8380_PLL_CML_CTRL_PLL_REG0_OFFSET)
  #define RTL8380_PLL_CML_CTRL_REG_CKREFBUF_S0S1_PWDB_OFFSET                                                   (3)
  #define RTL8380_PLL_CML_CTRL_REG_CKREFBUF_S0S1_PWDB_MASK                                                     (0x1 << RTL8380_PLL_CML_CTRL_REG_CKREFBUF_S0S1_PWDB_OFFSET)
  #define RTL8380_PLL_CML_CTRL_REG_CKREFBUF_S0S1_SEL_OFFSET                                                    (0)
  #define RTL8380_PLL_CML_CTRL_REG_CKREFBUF_S0S1_SEL_MASK                                                      (0x7 << RTL8380_PLL_CML_CTRL_REG_CKREFBUF_S0S1_SEL_OFFSET)

#define RTL8380_DMY_REG7_ADDR                                                                                  (0x54)
  #define RTL8380_DMY_REG7_DUMMY_OFFSET                                                                        (0)
  #define RTL8380_DMY_REG7_DUMMY_MASK                                                                          (0xFFFFFFFF << RTL8380_DMY_REG7_DUMMY_OFFSET)

/*
 * Feature: Interrupt 
 */
#define RTL8380_IMR_GLB_ADDR                                                                                   (0x1100)
  #define RTL8380_IMR_GLB_IMR_SWITCH_OFFSET                                                                    (0)
  #define RTL8380_IMR_GLB_IMR_SWITCH_MASK                                                                      (0x1 << RTL8380_IMR_GLB_IMR_SWITCH_OFFSET)

#define RTL8380_IMR_PORT_LINK_STS_CHG_ADDR                                                                     (0x1104)
  #define RTL8380_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_27_0_OFFSET                                      (0)
  #define RTL8380_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_27_0_MASK                                        (0xFFFFFFF << RTL8380_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_27_0_OFFSET)

#define RTL8380_IMR_PORT_MEDIA_CHG_ADDR                                                                        (0x1108)
  #define RTL8380_IMR_PORT_MEDIA_CHG_IMR_PORT_MEDIA_CHG_3_0_OFFSET                                             (0)
  #define RTL8380_IMR_PORT_MEDIA_CHG_IMR_PORT_MEDIA_CHG_3_0_MASK                                               (0xF << RTL8380_IMR_PORT_MEDIA_CHG_IMR_PORT_MEDIA_CHG_3_0_OFFSET)

#define RTL8380_IMR_PORT_SALRN_CONSTRT_ADDR                                                                    (0x110C)
  #define RTL8380_IMR_PORT_SALRN_CONSTRT_IMR_PORT_SALRN_CONSTRT_27_0_OFFSET                                    (0)
  #define RTL8380_IMR_PORT_SALRN_CONSTRT_IMR_PORT_SALRN_CONSTRT_27_0_MASK                                      (0xFFFFFFF << RTL8380_IMR_PORT_SALRN_CONSTRT_IMR_PORT_SALRN_CONSTRT_27_0_OFFSET)

#define RTL8380_IMR_PORT_TIMESTAMP_LATCH_ADDR                                                                  (0x1110)
  #define RTL8380_IMR_PORT_TIMESTAMP_LATCH_IMR_PORT_TIMESTAMP_LATCH_27_0_OFFSET                                (0)
  #define RTL8380_IMR_PORT_TIMESTAMP_LATCH_IMR_PORT_TIMESTAMP_LATCH_27_0_MASK                                  (0xFFFFFFF << RTL8380_IMR_PORT_TIMESTAMP_LATCH_IMR_PORT_TIMESTAMP_LATCH_27_0_OFFSET)

#define RTL8380_IMR_SERDES01_LINK_STS_CHG_ADDR                                                                 (0x1114)
  #define RTL8380_IMR_SERDES01_LINK_STS_CHG_IMR_SERDES01_LINK_STS_C7_0_OFFSET                                  (0)
  #define RTL8380_IMR_SERDES01_LINK_STS_CHG_IMR_SERDES01_LINK_STS_C7_0_MASK                                    (0xFF << RTL8380_IMR_SERDES01_LINK_STS_CHG_IMR_SERDES01_LINK_STS_C7_0_OFFSET)

#define RTL8380_IMR_SERDES23_LINK_STS_CHG_ADDR                                                                 (0x1118)
  #define RTL8380_IMR_SERDES23_LINK_STS_CHG_IMR_SERDES23_LINK_STS_C7_0_OFFSET                                  (0)
  #define RTL8380_IMR_SERDES23_LINK_STS_CHG_IMR_SERDES23_LINK_STS_C7_0_MASK                                    (0xFF << RTL8380_IMR_SERDES23_LINK_STS_CHG_IMR_SERDES23_LINK_STS_C7_0_OFFSET)

#define RTL8380_IMR_SERDES4_LINK_STS_CHG_ADDR                                                                  (0x111C)
  #define RTL8380_IMR_SERDES4_LINK_STS_CHG_IMR_SERDES4_LINK_STS_C3_0_OFFSET                                    (0)
  #define RTL8380_IMR_SERDES4_LINK_STS_CHG_IMR_SERDES4_LINK_STS_C3_0_MASK                                      (0xF << RTL8380_IMR_SERDES4_LINK_STS_CHG_IMR_SERDES4_LINK_STS_C3_0_OFFSET)

#define RTL8380_IMR_SERDES5_LINK_STS_CHG_ADDR                                                                  (0x1120)
  #define RTL8380_IMR_SERDES5_LINK_STS_CHG_IMR_SERDES5_LINK_STS_C1_0_OFFSET                                    (0)
  #define RTL8380_IMR_SERDES5_LINK_STS_CHG_IMR_SERDES5_LINK_STS_C1_0_MASK                                      (0x3 << RTL8380_IMR_SERDES5_LINK_STS_CHG_IMR_SERDES5_LINK_STS_C1_0_OFFSET)

#define RTL8380_IMR_FID_SALRN_CONSTRT_ADDR                                                                     (0x1124)
  #define RTL8380_IMR_FID_SALRN_CONSTRT_IMR_FID_SALRN_CONSTRT_7_0_OFFSET                                       (0)
  #define RTL8380_IMR_FID_SALRN_CONSTRT_IMR_FID_SALRN_CONSTRT_7_0_MASK                                         (0xFF << RTL8380_IMR_FID_SALRN_CONSTRT_IMR_FID_SALRN_CONSTRT_7_0_OFFSET)

#define RTL8380_IMR_ACL_HIT_31_0_ADDR                                                                          (0x1128)
  #define RTL8380_IMR_ACL_HIT_31_0_IMR_ACL_HIT_31_0_OFFSET                                                     (0)
  #define RTL8380_IMR_ACL_HIT_31_0_IMR_ACL_HIT_31_0_MASK                                                       (0xFFFFFFFF << RTL8380_IMR_ACL_HIT_31_0_IMR_ACL_HIT_31_0_OFFSET)

#define RTL8380_IMR_INT_GPHY_INTR_ADDR                                                                         (0x112C)
  #define RTL8380_IMR_INT_GPHY_INTR_IMR_INT_GPHY_INTR_7_0_OFFSET                                               (0)
  #define RTL8380_IMR_INT_GPHY_INTR_IMR_INT_GPHY_INTR_7_0_MASK                                                 (0xFF << RTL8380_IMR_INT_GPHY_INTR_IMR_INT_GPHY_INTR_7_0_OFFSET)

#define RTL8380_IMR_GPIO_0_ADDR                                                                                (0x1130)
  #define RTL8380_IMR_GPIO_0_IMR_GPIO_31_0_OFFSET                                                              (0)
  #define RTL8380_IMR_GPIO_0_IMR_GPIO_31_0_MASK                                                                (0xFFFFFFFF << RTL8380_IMR_GPIO_0_IMR_GPIO_31_0_OFFSET)

#define RTL8380_IMR_GPIO_1_ADDR                                                                                (0x1134)
  #define RTL8380_IMR_GPIO_1_IMR_GPIO_54_32_OFFSET                                                             (0)
  #define RTL8380_IMR_GPIO_1_IMR_GPIO_54_32_MASK                                                               (0x7FFFFF << RTL8380_IMR_GPIO_1_IMR_GPIO_54_32_OFFSET)

#define RTL8380_IMR_GPIO_2_ADDR                                                                                (0x1138)
  #define RTL8380_IMR_GPIO_2_IMR_EXTRA_GPIO_31_0_OFFSET                                                        (0)
  #define RTL8380_IMR_GPIO_2_IMR_EXTRA_GPIO_31_0_MASK                                                          (0xFFFFFFFF << RTL8380_IMR_GPIO_2_IMR_EXTRA_GPIO_31_0_OFFSET)

#define RTL8380_IMR_GPIO_3_ADDR                                                                                (0x113C)
  #define RTL8380_IMR_GPIO_3_IMR_EXTRA_GPIO_36_32_OFFSET                                                       (0)
  #define RTL8380_IMR_GPIO_3_IMR_EXTRA_GPIO_36_32_MASK                                                         (0x1F << RTL8380_IMR_GPIO_3_IMR_EXTRA_GPIO_36_32_OFFSET)

#define RTL8380_IMR_TM_ADDR                                                                                    (0x1140)
  #define RTL8380_IMR_TM_IMR_TM_LOW_OFFSET                                                                     (1)
  #define RTL8380_IMR_TM_IMR_TM_LOW_MASK                                                                       (0x1 << RTL8380_IMR_TM_IMR_TM_LOW_OFFSET)
  #define RTL8380_IMR_TM_IMR_TM_HIGH_OFFSET                                                                    (0)
  #define RTL8380_IMR_TM_IMR_TM_HIGH_MASK                                                                      (0x1 << RTL8380_IMR_TM_IMR_TM_HIGH_OFFSET)

#define RTL8380_IMR_ALL_PORT_DOWN_ADDR                                                                         (0x1144)
  #define RTL8380_IMR_ALL_PORT_DOWN_IMR_SYSCLK_GATE_OFFSET                                                     (1)
  #define RTL8380_IMR_ALL_PORT_DOWN_IMR_SYSCLK_GATE_MASK                                                       (0x1 << RTL8380_IMR_ALL_PORT_DOWN_IMR_SYSCLK_GATE_OFFSET)
  #define RTL8380_IMR_ALL_PORT_DOWN_IMR_SYSCLK_EXIT_OFFSET                                                     (0)
  #define RTL8380_IMR_ALL_PORT_DOWN_IMR_SYSCLK_EXIT_MASK                                                       (0x1 << RTL8380_IMR_ALL_PORT_DOWN_IMR_SYSCLK_EXIT_OFFSET)

#define RTL8380_ISR_GLB_SRC_ADDR                                                                               (0x1148)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SYSCLK_GATE_OFFSET                                                       (14)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SYSCLK_GATE_MASK                                                         (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_SYSCLK_GATE_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_TM_OFFSET                                                                (13)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_TM_MASK                                                                  (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_TM_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_EXTRA_GPIO_OFFSET                                                        (12)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_EXTRA_GPIO_MASK                                                          (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_EXTRA_GPIO_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_INT_GPHY_OFFSET                                                          (11)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_INT_GPHY_MASK                                                            (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_INT_GPHY_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_GPIO_OFFSET                                                              (10)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_GPIO_MASK                                                                (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_GPIO_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_ACL_HIT_OFFSET                                                           (9)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_ACL_HIT_MASK                                                             (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_ACL_HIT_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_FID_SALRN_CONSTRT_OFFSET                                                 (8)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_FID_SALRN_CONSTRT_MASK                                                   (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_FID_SALRN_CONSTRT_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_TIMESTAMP_LATCH_OFFSET                                                   (7)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_TIMESTAMP_LATCH_MASK                                                     (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_TIMESTAMP_LATCH_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES5_OFFSET                                                           (6)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES5_MASK                                                             (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES5_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES4_OFFSET                                                           (5)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES4_MASK                                                             (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES4_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES23_OFFSET                                                          (4)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES23_MASK                                                            (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES23_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES01_OFFSET                                                          (3)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES01_MASK                                                            (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_SERDES01_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SALRN_CONSTRT_OFFSET                                                     (2)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_SALRN_CONSTRT_MASK                                                       (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_SALRN_CONSTRT_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_MEDIA_CHG_OFFSET                                                         (1)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_MEDIA_CHG_MASK                                                           (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_MEDIA_CHG_OFFSET)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_LINK_CHG_OFFSET                                                          (0)
  #define RTL8380_ISR_GLB_SRC_ISR_GLB_LINK_CHG_MASK                                                            (0x1 << RTL8380_ISR_GLB_SRC_ISR_GLB_LINK_CHG_OFFSET)

#define RTL8380_ISR_PORT_LINK_STS_CHG_ADDR                                                                     (0x114C)
  #define RTL8380_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_27_0_OFFSET                                      (0)
  #define RTL8380_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_27_0_MASK                                        (0xFFFFFFF << RTL8380_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_27_0_OFFSET)

#define RTL8380_ISR_PORT_MEDIA_CHG_ADDR                                                                        (0x1150)
  #define RTL8380_ISR_PORT_MEDIA_CHG_ISR_PORT_MEDIA_CHG_3_0_OFFSET                                             (0)
  #define RTL8380_ISR_PORT_MEDIA_CHG_ISR_PORT_MEDIA_CHG_3_0_MASK                                               (0xF << RTL8380_ISR_PORT_MEDIA_CHG_ISR_PORT_MEDIA_CHG_3_0_OFFSET)

#define RTL8380_ISR_PORT_SALRN_CONSTRT_ADDR                                                                    (0x1154)
  #define RTL8380_ISR_PORT_SALRN_CONSTRT_ISR_PORT_SALRN_CONSTRT_27_0_OFFSET                                    (0)
  #define RTL8380_ISR_PORT_SALRN_CONSTRT_ISR_PORT_SALRN_CONSTRT_27_0_MASK                                      (0xFFFFFFF << RTL8380_ISR_PORT_SALRN_CONSTRT_ISR_PORT_SALRN_CONSTRT_27_0_OFFSET)

#define RTL8380_ISR_PORT_TIMESTAMP_LATCH_ADDR                                                                  (0x1158)
  #define RTL8380_ISR_PORT_TIMESTAMP_LATCH_ISR_PORT_TIMESTAMP_LATCH_27_0_OFFSET                                (0)
  #define RTL8380_ISR_PORT_TIMESTAMP_LATCH_ISR_PORT_TIMESTAMP_LATCH_27_0_MASK                                  (0xFFFFFFF << RTL8380_ISR_PORT_TIMESTAMP_LATCH_ISR_PORT_TIMESTAMP_LATCH_27_0_OFFSET)

#define RTL8380_ISR_SERDES01_LINK_STS_CHG_ADDR                                                                 (0x115C)
  #define RTL8380_ISR_SERDES01_LINK_STS_CHG_ISR_SERDES01_LINK_STS_C7_0_OFFSET                                  (0)
  #define RTL8380_ISR_SERDES01_LINK_STS_CHG_ISR_SERDES01_LINK_STS_C7_0_MASK                                    (0xFF << RTL8380_ISR_SERDES01_LINK_STS_CHG_ISR_SERDES01_LINK_STS_C7_0_OFFSET)

#define RTL8380_ISR_SERDES23_LINK_STS_CHG_ADDR                                                                 (0x1160)
  #define RTL8380_ISR_SERDES23_LINK_STS_CHG_ISR_SERDES23_LINK_STS_C7_0_OFFSET                                  (0)
  #define RTL8380_ISR_SERDES23_LINK_STS_CHG_ISR_SERDES23_LINK_STS_C7_0_MASK                                    (0xFF << RTL8380_ISR_SERDES23_LINK_STS_CHG_ISR_SERDES23_LINK_STS_C7_0_OFFSET)

#define RTL8380_ISR_SERDES4_LINK_STS_CHG_ADDR                                                                  (0x1164)
  #define RTL8380_ISR_SERDES4_LINK_STS_CHG_ISR_SERDES4_LINK_STS_C3_0_OFFSET                                    (0)
  #define RTL8380_ISR_SERDES4_LINK_STS_CHG_ISR_SERDES4_LINK_STS_C3_0_MASK                                      (0xF << RTL8380_ISR_SERDES4_LINK_STS_CHG_ISR_SERDES4_LINK_STS_C3_0_OFFSET)

#define RTL8380_ISR_SERDES5_LINK_STS_CHG_ADDR                                                                  (0x1168)
  #define RTL8380_ISR_SERDES5_LINK_STS_CHG_ISR_SERDES5_LINK_STS_C1_0_OFFSET                                    (0)
  #define RTL8380_ISR_SERDES5_LINK_STS_CHG_ISR_SERDES5_LINK_STS_C1_0_MASK                                      (0x3 << RTL8380_ISR_SERDES5_LINK_STS_CHG_ISR_SERDES5_LINK_STS_C1_0_OFFSET)

#define RTL8380_ISR_FID_SALRN_CONSTRT_ADDR                                                                     (0x116C)
  #define RTL8380_ISR_FID_SALRN_CONSTRT_ISR_FID_SALRN_CONSTRT_7_0_OFFSET                                       (0)
  #define RTL8380_ISR_FID_SALRN_CONSTRT_ISR_FID_SALRN_CONSTRT_7_0_MASK                                         (0xFF << RTL8380_ISR_FID_SALRN_CONSTRT_ISR_FID_SALRN_CONSTRT_7_0_OFFSET)

#define RTL8380_ISR_ACL_HIT_31_0_ADDR                                                                          (0x1170)
  #define RTL8380_ISR_ACL_HIT_31_0_ISR_ACL_HIT_31_0_OFFSET                                                     (0)
  #define RTL8380_ISR_ACL_HIT_31_0_ISR_ACL_HIT_31_0_MASK                                                       (0xFFFFFFFF << RTL8380_ISR_ACL_HIT_31_0_ISR_ACL_HIT_31_0_OFFSET)

#define RTL8380_ISR_INT_GPHY_INTR_ADDR                                                                         (0x1174)
  #define RTL8380_ISR_INT_GPHY_INTR_ISR_INT_GPHY_INTR_7_0_OFFSET                                               (0)
  #define RTL8380_ISR_INT_GPHY_INTR_ISR_INT_GPHY_INTR_7_0_MASK                                                 (0xFF << RTL8380_ISR_INT_GPHY_INTR_ISR_INT_GPHY_INTR_7_0_OFFSET)

#define RTL8380_ISR_GPIO_0_ADDR                                                                                (0x1178)
  #define RTL8380_ISR_GPIO_0_ISR_GPIO_31_0_OFFSET                                                              (0)
  #define RTL8380_ISR_GPIO_0_ISR_GPIO_31_0_MASK                                                                (0xFFFFFFFF << RTL8380_ISR_GPIO_0_ISR_GPIO_31_0_OFFSET)

#define RTL8380_ISR_GPIO_1_ADDR                                                                                (0x117C)
  #define RTL8380_ISR_GPIO_1_ISR_GPIO_54_32_OFFSET                                                             (0)
  #define RTL8380_ISR_GPIO_1_ISR_GPIO_54_32_MASK                                                               (0x7FFFFF << RTL8380_ISR_GPIO_1_ISR_GPIO_54_32_OFFSET)

#define RTL8380_ISR_GPIO_2_ADDR                                                                                (0x1180)
  #define RTL8380_ISR_GPIO_2_ISR_EXTRA_GPIO_31_0_OFFSET                                                        (0)
  #define RTL8380_ISR_GPIO_2_ISR_EXTRA_GPIO_31_0_MASK                                                          (0xFFFFFFFF << RTL8380_ISR_GPIO_2_ISR_EXTRA_GPIO_31_0_OFFSET)

#define RTL8380_ISR_GPIO_3_ADDR                                                                                (0x1184)
  #define RTL8380_ISR_GPIO_3_ISR_EXTRA_GPIO_36_32_OFFSET                                                       (0)
  #define RTL8380_ISR_GPIO_3_ISR_EXTRA_GPIO_36_32_MASK                                                         (0x1F << RTL8380_ISR_GPIO_3_ISR_EXTRA_GPIO_36_32_OFFSET)

#define RTL8380_GPIO_INT_MODE_ADDR                                                                             (0x1188)
  #define RTL8380_GPIO_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET                                                   (4)
  #define RTL8380_GPIO_INT_MODE_SW_INT_PULSE_INTERVAL_MASK                                                     (0x3 << RTL8380_GPIO_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET)
  #define RTL8380_GPIO_INT_MODE_SW_INT_MODE_OFFSET                                                             (2)
  #define RTL8380_GPIO_INT_MODE_SW_INT_MODE_MASK                                                               (0x3 << RTL8380_GPIO_INT_MODE_SW_INT_MODE_OFFSET)
  #define RTL8380_GPIO_INT_MODE_GPIO_INT_MODE_OFFSET                                                           (0)
  #define RTL8380_GPIO_INT_MODE_GPIO_INT_MODE_MASK                                                             (0x3 << RTL8380_GPIO_INT_MODE_GPIO_INT_MODE_OFFSET)

#define RTL8380_ISR_TM_ADDR                                                                                    (0x118C)
  #define RTL8380_ISR_TM_ISR_TM_LOW_OFFSET                                                                     (1)
  #define RTL8380_ISR_TM_ISR_TM_LOW_MASK                                                                       (0x1 << RTL8380_ISR_TM_ISR_TM_LOW_OFFSET)
  #define RTL8380_ISR_TM_ISR_TM_HIGH_OFFSET                                                                    (0)
  #define RTL8380_ISR_TM_ISR_TM_HIGH_MASK                                                                      (0x1 << RTL8380_ISR_TM_ISR_TM_HIGH_OFFSET)

#define RTL8380_ISR_ALL_PORT_DOWN_ADDR                                                                         (0x1190)
  #define RTL8380_ISR_ALL_PORT_DOWN_ISR_SYSCLK_GATE_OFFSET                                                     (1)
  #define RTL8380_ISR_ALL_PORT_DOWN_ISR_SYSCLK_GATE_MASK                                                       (0x1 << RTL8380_ISR_ALL_PORT_DOWN_ISR_SYSCLK_GATE_OFFSET)
  #define RTL8380_ISR_ALL_PORT_DOWN_ISR_SYSCLK_EXIT_OFFSET                                                     (0)
  #define RTL8380_ISR_ALL_PORT_DOWN_ISR_SYSCLK_EXIT_MASK                                                       (0x1 << RTL8380_ISR_ALL_PORT_DOWN_ISR_SYSCLK_EXIT_OFFSET)

#define RTL8380_IMR_ACL_HIT_63_32_ADDR                                                                         (0x1194)
  #define RTL8380_IMR_ACL_HIT_63_32_IMR_ACL_HIT_63_32_OFFSET                                                   (0)
  #define RTL8380_IMR_ACL_HIT_63_32_IMR_ACL_HIT_63_32_MASK                                                     (0xFFFFFFFF << RTL8380_IMR_ACL_HIT_63_32_IMR_ACL_HIT_63_32_OFFSET)

#define RTL8380_ISR_ACL_HIT_63_32_ADDR                                                                         (0x1198)
  #define RTL8380_ISR_ACL_HIT_63_32_ISR_ACL_HIT_63_32_OFFSET                                                   (0)
  #define RTL8380_ISR_ACL_HIT_63_32_ISR_ACL_HIT_63_32_MASK                                                     (0xFFFFFFFF << RTL8380_ISR_ACL_HIT_63_32_ISR_ACL_HIT_63_32_OFFSET)

/*
 * Feature: BIST & BISR 
 */
#define RTL8380_BIST_GLB_CTRL_ADDR                                                                             (0x1080)
  #define RTL8380_BIST_GLB_CTRL_BIST_DMY_REG_OFFSET                                                            (24)
  #define RTL8380_BIST_GLB_CTRL_BIST_DMY_REG_MASK                                                              (0xFF << RTL8380_BIST_GLB_CTRL_BIST_DMY_REG_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_EN_BISR_HV_OFFSET                                                              (23)
  #define RTL8380_BIST_GLB_CTRL_EN_BISR_HV_MASK                                                                (0x1 << RTL8380_BIST_GLB_CTRL_EN_BISR_HV_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_EN_BISR_LV_OFFSET                                                              (22)
  #define RTL8380_BIST_GLB_CTRL_EN_BISR_LV_MASK                                                                (0x1 << RTL8380_BIST_GLB_CTRL_EN_BISR_LV_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_BCAM_BIST_MODE_OFFSET                                                          (21)
  #define RTL8380_BIST_GLB_CTRL_BCAM_BIST_MODE_MASK                                                            (0x1 << RTL8380_BIST_GLB_CTRL_BCAM_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_VLAN_TCAM_BIST_MODE_OFFSET                                                     (20)
  #define RTL8380_BIST_GLB_CTRL_VLAN_TCAM_BIST_MODE_MASK                                                       (0x1 << RTL8380_BIST_GLB_CTRL_VLAN_TCAM_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_ACL_TCAM_BIST_MODE_OFFSET                                                      (19)
  #define RTL8380_BIST_GLB_CTRL_ACL_TCAM_BIST_MODE_MASK                                                        (0x1 << RTL8380_BIST_GLB_CTRL_ACL_TCAM_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_SOC_SPRAM_BIST_MODE_OFFSET                                                     (18)
  #define RTL8380_BIST_GLB_CTRL_SOC_SPRAM_BIST_MODE_MASK                                                       (0x1 << RTL8380_BIST_GLB_CTRL_SOC_SPRAM_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_CPU_BIST_MODE_OFFSET                                                           (17)
  #define RTL8380_BIST_GLB_CTRL_CPU_BIST_MODE_MASK                                                             (0x1 << RTL8380_BIST_GLB_CTRL_CPU_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_PB_BIST_MODE_OFFSET                                                            (16)
  #define RTL8380_BIST_GLB_CTRL_PB_BIST_MODE_MASK                                                              (0x1 << RTL8380_BIST_GLB_CTRL_PB_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_ENCAP_SC2C_BIST_MODE_OFFSET                                                    (15)
  #define RTL8380_BIST_GLB_CTRL_ENCAP_SC2C_BIST_MODE_MASK                                                      (0x1 << RTL8380_BIST_GLB_CTRL_ENCAP_SC2C_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_ENCAP_L2_BIST_MODE_OFFSET                                                      (14)
  #define RTL8380_BIST_GLB_CTRL_ENCAP_L2_BIST_MODE_MASK                                                        (0x1 << RTL8380_BIST_GLB_CTRL_ENCAP_L2_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_ENCAP_VLAN_BIST_MODE_OFFSET                                                    (13)
  #define RTL8380_BIST_GLB_CTRL_ENCAP_VLAN_BIST_MODE_MASK                                                      (0x1 << RTL8380_BIST_GLB_CTRL_ENCAP_VLAN_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_SPAN_BIST_MODE_OFFSET                                                          (12)
  #define RTL8380_BIST_GLB_CTRL_SPAN_BIST_MODE_MASK                                                            (0x1 << RTL8380_BIST_GLB_CTRL_SPAN_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_MLT_TBL_BIST_MODE_OFFSET                                                       (11)
  #define RTL8380_BIST_GLB_CTRL_MLT_TBL_BIST_MODE_MASK                                                         (0x1 << RTL8380_BIST_GLB_CTRL_MLT_TBL_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_LOGCNT_BIST_MODE_OFFSET                                                        (10)
  #define RTL8380_BIST_GLB_CTRL_LOGCNT_BIST_MODE_MASK                                                          (0x1 << RTL8380_BIST_GLB_CTRL_LOGCNT_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_ACT_BIST_MODE_OFFSET                                                           (9)
  #define RTL8380_BIST_GLB_CTRL_ACT_BIST_MODE_MASK                                                             (0x1 << RTL8380_BIST_GLB_CTRL_ACT_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_ALL_TXQ_BIST_MODE_OFFSET                                                       (8)
  #define RTL8380_BIST_GLB_CTRL_ALL_TXQ_BIST_MODE_MASK                                                         (0x1 << RTL8380_BIST_GLB_CTRL_ALL_TXQ_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_RXQ_BIST_MODE_OFFSET                                                           (7)
  #define RTL8380_BIST_GLB_CTRL_RXQ_BIST_MODE_MASK                                                             (0x1 << RTL8380_BIST_GLB_CTRL_RXQ_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_RXQ_HSA_BIST_MODE_OFFSET                                                       (6)
  #define RTL8380_BIST_GLB_CTRL_RXQ_HSA_BIST_MODE_MASK                                                         (0x1 << RTL8380_BIST_GLB_CTRL_RXQ_HSA_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_HEADTABLE_BIST_MODE_OFFSET                                                     (5)
  #define RTL8380_BIST_GLB_CTRL_HEADTABLE_BIST_MODE_MASK                                                       (0x1 << RTL8380_BIST_GLB_CTRL_HEADTABLE_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_HSB_FIFO_BIST_MODE_OFFSET                                                      (4)
  #define RTL8380_BIST_GLB_CTRL_HSB_FIFO_BIST_MODE_MASK                                                        (0x1 << RTL8380_BIST_GLB_CTRL_HSB_FIFO_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_DROP_FIFO_BIST_MODE_OFFSET                                                     (3)
  #define RTL8380_BIST_GLB_CTRL_DROP_FIFO_BIST_MODE_MASK                                                       (0x1 << RTL8380_BIST_GLB_CTRL_DROP_FIFO_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_PORTGROUP_TXFIFO_BIST_MODE_OFFSET                                              (2)
  #define RTL8380_BIST_GLB_CTRL_PORTGROUP_TXFIFO_BIST_MODE_MASK                                                (0x1 << RTL8380_BIST_GLB_CTRL_PORTGROUP_TXFIFO_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_PORTGROUP_RXFIFO_BIST_MODE_OFFSET                                              (1)
  #define RTL8380_BIST_GLB_CTRL_PORTGROUP_RXFIFO_BIST_MODE_MASK                                                (0x1 << RTL8380_BIST_GLB_CTRL_PORTGROUP_RXFIFO_BIST_MODE_OFFSET)
  #define RTL8380_BIST_GLB_CTRL_MIBCNT_BIST_MODE_OFFSET                                                        (0)
  #define RTL8380_BIST_GLB_CTRL_MIBCNT_BIST_MODE_MASK                                                          (0x1 << RTL8380_BIST_GLB_CTRL_MIBCNT_BIST_MODE_OFFSET)

#define RTL8380_BIST_GLB_RESULT0_ADDR                                                                          (0x1084)
  #define RTL8380_BIST_GLB_RESULT0_BIST_RESULT0_OFFSET                                                         (0)
  #define RTL8380_BIST_GLB_RESULT0_BIST_RESULT0_MASK                                                           (0xFFFFFFFF << RTL8380_BIST_GLB_RESULT0_BIST_RESULT0_OFFSET)

#define RTL8380_BIST_GLB_RESULT1_ADDR                                                                          (0x1088)
  #define RTL8380_BIST_GLB_RESULT1_BIST_RESULT1_OFFSET                                                         (0)
  #define RTL8380_BIST_GLB_RESULT1_BIST_RESULT1_MASK                                                           (0xFFFFFFFF << RTL8380_BIST_GLB_RESULT1_BIST_RESULT1_OFFSET)

#define RTL8380_BIST_GLB_RESULT2_ADDR                                                                          (0x108C)
  #define RTL8380_BIST_GLB_RESULT2_BIST_RESULT2_OFFSET                                                         (0)
  #define RTL8380_BIST_GLB_RESULT2_BIST_RESULT2_MASK                                                           (0xFFFFFFFF << RTL8380_BIST_GLB_RESULT2_BIST_RESULT2_OFFSET)

#define RTL8380_BIST_GLB_RESULT3_ADDR                                                                          (0x1090)
  #define RTL8380_BIST_GLB_RESULT3_BIST_RESULT3_OFFSET                                                         (0)
  #define RTL8380_BIST_GLB_RESULT3_BIST_RESULT3_MASK                                                           (0xFFFFFFFF << RTL8380_BIST_GLB_RESULT3_BIST_RESULT3_OFFSET)

#define RTL8380_DRF_BIST_GLB_CTRL_ADDR                                                                         (0x1094)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_DMY_REG_OFFSET                                                    (31)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_DMY_REG_MASK                                                      (0x1 << RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_DMY_REG_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_LUT_OFFSET                                                   (30)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_LUT_MASK                                                     (0x1 << RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_LUT_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_VLAN_OFFSET                                                  (29)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_VLAN_MASK                                                    (0x1 << RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_VLAN_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_PB_OFFSET                                                    (28)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_PB_MASK                                                      (0x1 << RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_PB_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_TXQHSA_OFFSET                                                (27)
  #define RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_TXQHSA_MASK                                                  (0x1 << RTL8380_DRF_BIST_GLB_CTRL_DRF_BIST_RSTN_TXQHSA_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_VLAN_TCAM_DRF_TCAMSEL_OFFSET                                               (26)
  #define RTL8380_DRF_BIST_GLB_CTRL_VLAN_TCAM_DRF_TCAMSEL_MASK                                                 (0x1 << RTL8380_DRF_BIST_GLB_CTRL_VLAN_TCAM_DRF_TCAMSEL_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_ACL_TCAM_DRF_TCAMSEL_OFFSET                                                (25)
  #define RTL8380_DRF_BIST_GLB_CTRL_ACL_TCAM_DRF_TCAMSEL_MASK                                                  (0x1 << RTL8380_DRF_BIST_GLB_CTRL_ACL_TCAM_DRF_TCAMSEL_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_BCAM_DRF_BIST_MODE_OFFSET                                                  (24)
  #define RTL8380_DRF_BIST_GLB_CTRL_BCAM_DRF_BIST_MODE_MASK                                                    (0x1 << RTL8380_DRF_BIST_GLB_CTRL_BCAM_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_VLAN_TCAM_DRF_BIST_MODE_OFFSET                                             (23)
  #define RTL8380_DRF_BIST_GLB_CTRL_VLAN_TCAM_DRF_BIST_MODE_MASK                                               (0x1 << RTL8380_DRF_BIST_GLB_CTRL_VLAN_TCAM_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_ACL_TCAM_DRF_BIST_MODE_OFFSET                                              (22)
  #define RTL8380_DRF_BIST_GLB_CTRL_ACL_TCAM_DRF_BIST_MODE_MASK                                                (0x1 << RTL8380_DRF_BIST_GLB_CTRL_ACL_TCAM_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_TXQHSA_DRF_BIST_MODE_OFFSET                                                (21)
  #define RTL8380_DRF_BIST_GLB_CTRL_TXQHSA_DRF_BIST_MODE_MASK                                                  (0x1 << RTL8380_DRF_BIST_GLB_CTRL_TXQHSA_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_LUT_DRF_BIST_MODE_OFFSET                                                   (20)
  #define RTL8380_DRF_BIST_GLB_CTRL_LUT_DRF_BIST_MODE_MASK                                                     (0x1 << RTL8380_DRF_BIST_GLB_CTRL_LUT_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_VLAN_DRF_BIST_MODE_OFFSET                                                  (19)
  #define RTL8380_DRF_BIST_GLB_CTRL_VLAN_DRF_BIST_MODE_MASK                                                    (0x1 << RTL8380_DRF_BIST_GLB_CTRL_VLAN_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_PB_DRF_BIST_MODE_OFFSET                                                    (18)
  #define RTL8380_DRF_BIST_GLB_CTRL_PB_DRF_BIST_MODE_MASK                                                      (0x1 << RTL8380_DRF_BIST_GLB_CTRL_PB_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_SOC_SPRAM_DRF_BIST_MODE_OFFSET                                             (17)
  #define RTL8380_DRF_BIST_GLB_CTRL_SOC_SPRAM_DRF_BIST_MODE_MASK                                               (0x1 << RTL8380_DRF_BIST_GLB_CTRL_SOC_SPRAM_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_CPU_DRF_BIST_MODE_OFFSET                                                   (16)
  #define RTL8380_DRF_BIST_GLB_CTRL_CPU_DRF_BIST_MODE_MASK                                                     (0x1 << RTL8380_DRF_BIST_GLB_CTRL_CPU_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_ENCAP_SC2C_DRF_BIST_MODE_OFFSET                                            (15)
  #define RTL8380_DRF_BIST_GLB_CTRL_ENCAP_SC2C_DRF_BIST_MODE_MASK                                              (0x1 << RTL8380_DRF_BIST_GLB_CTRL_ENCAP_SC2C_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_ENCAP_L2_DRF_BIST_MODE_OFFSET                                              (14)
  #define RTL8380_DRF_BIST_GLB_CTRL_ENCAP_L2_DRF_BIST_MODE_MASK                                                (0x1 << RTL8380_DRF_BIST_GLB_CTRL_ENCAP_L2_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_ENCAP_VLAN_DRF_BIST_MODE_OFFSET                                            (13)
  #define RTL8380_DRF_BIST_GLB_CTRL_ENCAP_VLAN_DRF_BIST_MODE_MASK                                              (0x1 << RTL8380_DRF_BIST_GLB_CTRL_ENCAP_VLAN_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_SPAN_DRF_BIST_MODE_OFFSET                                                  (12)
  #define RTL8380_DRF_BIST_GLB_CTRL_SPAN_DRF_BIST_MODE_MASK                                                    (0x1 << RTL8380_DRF_BIST_GLB_CTRL_SPAN_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_MLT_TBL_DRF_BIST_MODE_OFFSET                                               (11)
  #define RTL8380_DRF_BIST_GLB_CTRL_MLT_TBL_DRF_BIST_MODE_MASK                                                 (0x1 << RTL8380_DRF_BIST_GLB_CTRL_MLT_TBL_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_LOGCNT_DRF_BIST_MODE_OFFSET                                                (10)
  #define RTL8380_DRF_BIST_GLB_CTRL_LOGCNT_DRF_BIST_MODE_MASK                                                  (0x1 << RTL8380_DRF_BIST_GLB_CTRL_LOGCNT_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_ACT_TBL_DRF_BIST_MODE_OFFSET                                               (9)
  #define RTL8380_DRF_BIST_GLB_CTRL_ACT_TBL_DRF_BIST_MODE_MASK                                                 (0x1 << RTL8380_DRF_BIST_GLB_CTRL_ACT_TBL_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_ALL_TXQ_DRF_BIST_MODE_OFFSET                                               (8)
  #define RTL8380_DRF_BIST_GLB_CTRL_ALL_TXQ_DRF_BIST_MODE_MASK                                                 (0x1 << RTL8380_DRF_BIST_GLB_CTRL_ALL_TXQ_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_RXQ_DRF_BIST_MODE_OFFSET                                                   (7)
  #define RTL8380_DRF_BIST_GLB_CTRL_RXQ_DRF_BIST_MODE_MASK                                                     (0x1 << RTL8380_DRF_BIST_GLB_CTRL_RXQ_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_RXQ_HSA_DRF_BIST_MODE_OFFSET                                               (6)
  #define RTL8380_DRF_BIST_GLB_CTRL_RXQ_HSA_DRF_BIST_MODE_MASK                                                 (0x1 << RTL8380_DRF_BIST_GLB_CTRL_RXQ_HSA_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_HEADTABLE_DRF_BIST_MODE_OFFSET                                             (5)
  #define RTL8380_DRF_BIST_GLB_CTRL_HEADTABLE_DRF_BIST_MODE_MASK                                               (0x1 << RTL8380_DRF_BIST_GLB_CTRL_HEADTABLE_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_HSB_FIFO_DRF_BIST_MODE_OFFSET                                              (4)
  #define RTL8380_DRF_BIST_GLB_CTRL_HSB_FIFO_DRF_BIST_MODE_MASK                                                (0x1 << RTL8380_DRF_BIST_GLB_CTRL_HSB_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_DROP_FIFO_DRF_BIST_MODE_OFFSET                                             (3)
  #define RTL8380_DRF_BIST_GLB_CTRL_DROP_FIFO_DRF_BIST_MODE_MASK                                               (0x1 << RTL8380_DRF_BIST_GLB_CTRL_DROP_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_PORTGROUP_TXFIFO_DRF_BIST_MODE_OFFSET                                      (2)
  #define RTL8380_DRF_BIST_GLB_CTRL_PORTGROUP_TXFIFO_DRF_BIST_MODE_MASK                                        (0x1 << RTL8380_DRF_BIST_GLB_CTRL_PORTGROUP_TXFIFO_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_PORTGROUP_RXFIFO_DRF_BIST_MODE_OFFSET                                      (1)
  #define RTL8380_DRF_BIST_GLB_CTRL_PORTGROUP_RXFIFO_DRF_BIST_MODE_MASK                                        (0x1 << RTL8380_DRF_BIST_GLB_CTRL_PORTGROUP_RXFIFO_DRF_BIST_MODE_OFFSET)
  #define RTL8380_DRF_BIST_GLB_CTRL_MIBCNT_DRF_BIST_MODE_OFFSET                                                (0)
  #define RTL8380_DRF_BIST_GLB_CTRL_MIBCNT_DRF_BIST_MODE_MASK                                                  (0x1 << RTL8380_DRF_BIST_GLB_CTRL_MIBCNT_DRF_BIST_MODE_OFFSET)

#define RTL8380_DRF_BIST_GLB_RESULT0_ADDR                                                                      (0x1098)
  #define RTL8380_DRF_BIST_GLB_RESULT0_DRF_BIST_RESULT0_OFFSET                                                 (0)
  #define RTL8380_DRF_BIST_GLB_RESULT0_DRF_BIST_RESULT0_MASK                                                   (0xFFFFFFFF << RTL8380_DRF_BIST_GLB_RESULT0_DRF_BIST_RESULT0_OFFSET)

#define RTL8380_DRF_BIST_GLB_RESULT1_ADDR                                                                      (0x109C)
  #define RTL8380_DRF_BIST_GLB_RESULT1_DRF_BIST_RESULT1_OFFSET                                                 (0)
  #define RTL8380_DRF_BIST_GLB_RESULT1_DRF_BIST_RESULT1_MASK                                                   (0xFFFFFFFF << RTL8380_DRF_BIST_GLB_RESULT1_DRF_BIST_RESULT1_OFFSET)

#define RTL8380_DRF_BIST_GLB_RESULT2_ADDR                                                                      (0x10A0)
  #define RTL8380_DRF_BIST_GLB_RESULT2_DRF_BIST_RESULT2_OFFSET                                                 (0)
  #define RTL8380_DRF_BIST_GLB_RESULT2_DRF_BIST_RESULT2_MASK                                                   (0xFFFFFFFF << RTL8380_DRF_BIST_GLB_RESULT2_DRF_BIST_RESULT2_OFFSET)

#define RTL8380_DRF_BIST_GLB_RESULT3_ADDR                                                                      (0x10A4)
  #define RTL8380_DRF_BIST_GLB_RESULT3_DRF_BIST_RESULT3_OFFSET                                                 (0)
  #define RTL8380_DRF_BIST_GLB_RESULT3_DRF_BIST_RESULT3_MASK                                                   (0xFFFFFFFF << RTL8380_DRF_BIST_GLB_RESULT3_DRF_BIST_RESULT3_OFFSET)

#define RTL8380_DRF_START_PAUSE_RESULT0_ADDR                                                                   (0x10A8)
  #define RTL8380_DRF_START_PAUSE_RESULT0_DRF_START_PAUSE0_OFFSET                                              (0)
  #define RTL8380_DRF_START_PAUSE_RESULT0_DRF_START_PAUSE0_MASK                                                (0xFFFFFFFF << RTL8380_DRF_START_PAUSE_RESULT0_DRF_START_PAUSE0_OFFSET)

#define RTL8380_DRF_START_PAUSE_RESULT1_ADDR                                                                   (0x10AC)
  #define RTL8380_DRF_START_PAUSE_RESULT1_DRF_START_PAUSE1_OFFSET                                              (0)
  #define RTL8380_DRF_START_PAUSE_RESULT1_DRF_START_PAUSE1_MASK                                                (0xFFFFFFFF << RTL8380_DRF_START_PAUSE_RESULT1_DRF_START_PAUSE1_OFFSET)

#define RTL8380_DRF_TEST_RESUME0_ADDR                                                                          (0x10B0)
  #define RTL8380_DRF_TEST_RESUME0_TXQHSA_DRF_TEST_RESUME_OFFSET                                               (31)
  #define RTL8380_DRF_TEST_RESUME0_TXQHSA_DRF_TEST_RESUME_MASK                                                 (0x1 << RTL8380_DRF_TEST_RESUME0_TXQHSA_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_DRF_TEST_RESUME_LUT_OFFSET                                                  (30)
  #define RTL8380_DRF_TEST_RESUME0_DRF_TEST_RESUME_LUT_MASK                                                    (0x1 << RTL8380_DRF_TEST_RESUME0_DRF_TEST_RESUME_LUT_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_DRF_TEST_RESUME_VLAN_OFFSET                                                 (29)
  #define RTL8380_DRF_TEST_RESUME0_DRF_TEST_RESUME_VLAN_MASK                                                   (0x1 << RTL8380_DRF_TEST_RESUME0_DRF_TEST_RESUME_VLAN_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_PB_DRF_TEST_RESUME_OFFSET                                                   (28)
  #define RTL8380_DRF_TEST_RESUME0_PB_DRF_TEST_RESUME_MASK                                                     (0x1 << RTL8380_DRF_TEST_RESUME0_PB_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_ENCAP_SC2C_DRF_TEST_RESUME_OFFSET                                           (27)
  #define RTL8380_DRF_TEST_RESUME0_ENCAP_SC2C_DRF_TEST_RESUME_MASK                                             (0x1 << RTL8380_DRF_TEST_RESUME0_ENCAP_SC2C_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_ENCAP_L2_DRF_TEST_RESUME_OFFSET                                             (26)
  #define RTL8380_DRF_TEST_RESUME0_ENCAP_L2_DRF_TEST_RESUME_MASK                                               (0x1 << RTL8380_DRF_TEST_RESUME0_ENCAP_L2_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_ENCAP_VLAN_DRF_TEST_RESUME_OFFSET                                           (25)
  #define RTL8380_DRF_TEST_RESUME0_ENCAP_VLAN_DRF_TEST_RESUME_MASK                                             (0x1 << RTL8380_DRF_TEST_RESUME0_ENCAP_VLAN_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_SPAN_DRF_TEST_RESUME_OFFSET                                                 (24)
  #define RTL8380_DRF_TEST_RESUME0_SPAN_DRF_TEST_RESUME_MASK                                                   (0x1 << RTL8380_DRF_TEST_RESUME0_SPAN_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_MLT_TBL_DRF_TEST_RESUME_OFFSET                                              (23)
  #define RTL8380_DRF_TEST_RESUME0_MLT_TBL_DRF_TEST_RESUME_MASK                                                (0x1 << RTL8380_DRF_TEST_RESUME0_MLT_TBL_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_LOGCNT_DRF_TEST_RESUME_OFFSET                                               (22)
  #define RTL8380_DRF_TEST_RESUME0_LOGCNT_DRF_TEST_RESUME_MASK                                                 (0x1 << RTL8380_DRF_TEST_RESUME0_LOGCNT_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_ACT_DRF_TEST_RESUME_OFFSET                                                  (21)
  #define RTL8380_DRF_TEST_RESUME0_ACT_DRF_TEST_RESUME_MASK                                                    (0x1 << RTL8380_DRF_TEST_RESUME0_ACT_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_TXQ_DRF_TEST_RESUME_OFFSET                                                  (17)
  #define RTL8380_DRF_TEST_RESUME0_TXQ_DRF_TEST_RESUME_MASK                                                    (0xF << RTL8380_DRF_TEST_RESUME0_TXQ_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_RXQ_DRF_TEST_RESUME_OFFSET                                                  (16)
  #define RTL8380_DRF_TEST_RESUME0_RXQ_DRF_TEST_RESUME_MASK                                                    (0x1 << RTL8380_DRF_TEST_RESUME0_RXQ_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_RXQ_HSA_DRF_TEST_RESUME_OFFSET                                              (15)
  #define RTL8380_DRF_TEST_RESUME0_RXQ_HSA_DRF_TEST_RESUME_MASK                                                (0x1 << RTL8380_DRF_TEST_RESUME0_RXQ_HSA_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_HEADTABLE_DRF_TEST_RESUME_OFFSET                                            (14)
  #define RTL8380_DRF_TEST_RESUME0_HEADTABLE_DRF_TEST_RESUME_MASK                                              (0x1 << RTL8380_DRF_TEST_RESUME0_HEADTABLE_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_HSB_FIFO_DRF_TEST_RESUME_OFFSET                                             (13)
  #define RTL8380_DRF_TEST_RESUME0_HSB_FIFO_DRF_TEST_RESUME_MASK                                               (0x1 << RTL8380_DRF_TEST_RESUME0_HSB_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_DROP_FIFO_DRF_TEST_RESUME_OFFSET                                            (12)
  #define RTL8380_DRF_TEST_RESUME0_DROP_FIFO_DRF_TEST_RESUME_MASK                                              (0x1 << RTL8380_DRF_TEST_RESUME0_DROP_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_PG_TXFIFO_DRF_TEST_RESUME_OFFSET                                            (8)
  #define RTL8380_DRF_TEST_RESUME0_PG_TXFIFO_DRF_TEST_RESUME_MASK                                              (0xF << RTL8380_DRF_TEST_RESUME0_PG_TXFIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_PG_RXFIFO_DRF_TEST_RESUME_OFFSET                                            (4)
  #define RTL8380_DRF_TEST_RESUME0_PG_RXFIFO_DRF_TEST_RESUME_MASK                                              (0xF << RTL8380_DRF_TEST_RESUME0_PG_RXFIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME0_MIB_DRF_TEST_RESUME_OFFSET                                                  (0)
  #define RTL8380_DRF_TEST_RESUME0_MIB_DRF_TEST_RESUME_MASK                                                    (0xF << RTL8380_DRF_TEST_RESUME0_MIB_DRF_TEST_RESUME_OFFSET)

#define RTL8380_DRF_TEST_RESUME1_ADDR                                                                          (0x10B4)
  #define RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_BCAM_OFFSET                                                 (4)
  #define RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_BCAM_MASK                                                   (0x1 << RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_BCAM_OFFSET)
  #define RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_VLAN_TCAM_OFFSET                                            (3)
  #define RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_VLAN_TCAM_MASK                                              (0x1 << RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_VLAN_TCAM_OFFSET)
  #define RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_ACL_TCAM_OFFSET                                             (2)
  #define RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_ACL_TCAM_MASK                                               (0x1 << RTL8380_DRF_TEST_RESUME1_DRF_TEST_RESUME_ACL_TCAM_OFFSET)
  #define RTL8380_DRF_TEST_RESUME1_CPU_DRF_TEST_RESUME_OFFSET                                                  (1)
  #define RTL8380_DRF_TEST_RESUME1_CPU_DRF_TEST_RESUME_MASK                                                    (0x1 << RTL8380_DRF_TEST_RESUME1_CPU_DRF_TEST_RESUME_OFFSET)
  #define RTL8380_DRF_TEST_RESUME1_SOC_SPRAM_CTRL_DRF_TEST_RESUME_OFFSET                                       (0)
  #define RTL8380_DRF_TEST_RESUME1_SOC_SPRAM_CTRL_DRF_TEST_RESUME_MASK                                         (0x1 << RTL8380_DRF_TEST_RESUME1_SOC_SPRAM_CTRL_DRF_TEST_RESUME_OFFSET)

#define RTL8380_BIST_DVS_CTRL0_ADDR                                                                            (0x10B8)
  #define RTL8380_BIST_DVS_CTRL0_MIB0_2_DVSE_OFFSET                                                            (29)
  #define RTL8380_BIST_DVS_CTRL0_MIB0_2_DVSE_MASK                                                              (0x1 << RTL8380_BIST_DVS_CTRL0_MIB0_2_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_MIB0_2_DVS_OFFSET                                                             (25)
  #define RTL8380_BIST_DVS_CTRL0_MIB0_2_DVS_MASK                                                               (0xF << RTL8380_BIST_DVS_CTRL0_MIB0_2_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_MIB3_DVSE_OFFSET                                                              (24)
  #define RTL8380_BIST_DVS_CTRL0_MIB3_DVSE_MASK                                                                (0x1 << RTL8380_BIST_DVS_CTRL0_MIB3_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_MIB3_DVS_OFFSET                                                               (20)
  #define RTL8380_BIST_DVS_CTRL0_MIB3_DVS_MASK                                                                 (0xF << RTL8380_BIST_DVS_CTRL0_MIB3_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_PG0_2_TRXFIFO_DVSE_OFFSET                                                     (19)
  #define RTL8380_BIST_DVS_CTRL0_PG0_2_TRXFIFO_DVSE_MASK                                                       (0x1 << RTL8380_BIST_DVS_CTRL0_PG0_2_TRXFIFO_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_PG0_2_TRXFIFO_DVS_OFFSET                                                      (15)
  #define RTL8380_BIST_DVS_CTRL0_PG0_2_TRXFIFO_DVS_MASK                                                        (0xF << RTL8380_BIST_DVS_CTRL0_PG0_2_TRXFIFO_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_PG3_TRXFIFO_DVSE_OFFSET                                                       (14)
  #define RTL8380_BIST_DVS_CTRL0_PG3_TRXFIFO_DVSE_MASK                                                         (0x1 << RTL8380_BIST_DVS_CTRL0_PG3_TRXFIFO_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_PG3_TRXFIFO_DVS_OFFSET                                                        (10)
  #define RTL8380_BIST_DVS_CTRL0_PG3_TRXFIFO_DVS_MASK                                                          (0xF << RTL8380_BIST_DVS_CTRL0_PG3_TRXFIFO_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_DROP_FIFO_DVSE_OFFSET                                                         (9)
  #define RTL8380_BIST_DVS_CTRL0_DROP_FIFO_DVSE_MASK                                                           (0x1 << RTL8380_BIST_DVS_CTRL0_DROP_FIFO_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_DROP_FIFO_DV_OFFSET                                                           (5)
  #define RTL8380_BIST_DVS_CTRL0_DROP_FIFO_DV_MASK                                                             (0xF << RTL8380_BIST_DVS_CTRL0_DROP_FIFO_DV_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_HSB_FIFO_DVSE_OFFSET                                                          (4)
  #define RTL8380_BIST_DVS_CTRL0_HSB_FIFO_DVSE_MASK                                                            (0x1 << RTL8380_BIST_DVS_CTRL0_HSB_FIFO_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL0_HSB_FIFO_DV_OFFSET                                                            (0)
  #define RTL8380_BIST_DVS_CTRL0_HSB_FIFO_DV_MASK                                                              (0xF << RTL8380_BIST_DVS_CTRL0_HSB_FIFO_DV_OFFSET)

#define RTL8380_BIST_DVS_CTRL1_ADDR                                                                            (0x10BC)
  #define RTL8380_BIST_DVS_CTRL1_HEADTABLE_DVSE_OFFSET                                                         (29)
  #define RTL8380_BIST_DVS_CTRL1_HEADTABLE_DVSE_MASK                                                           (0x1 << RTL8380_BIST_DVS_CTRL1_HEADTABLE_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_HEADTABLE_DV_OFFSET                                                           (25)
  #define RTL8380_BIST_DVS_CTRL1_HEADTABLE_DV_MASK                                                             (0xF << RTL8380_BIST_DVS_CTRL1_HEADTABLE_DV_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_RXQ_HSA_DVSE_OFFSET                                                           (24)
  #define RTL8380_BIST_DVS_CTRL1_RXQ_HSA_DVSE_MASK                                                             (0x1 << RTL8380_BIST_DVS_CTRL1_RXQ_HSA_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_RXQ_HSA_DV_OFFSET                                                             (20)
  #define RTL8380_BIST_DVS_CTRL1_RXQ_HSA_DV_MASK                                                               (0xF << RTL8380_BIST_DVS_CTRL1_RXQ_HSA_DV_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_TRXQ_DVSE_OFFSET                                                              (19)
  #define RTL8380_BIST_DVS_CTRL1_TRXQ_DVSE_MASK                                                                (0x1 << RTL8380_BIST_DVS_CTRL1_TRXQ_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_TRXQ_DVS_OFFSET                                                               (15)
  #define RTL8380_BIST_DVS_CTRL1_TRXQ_DVS_MASK                                                                 (0xF << RTL8380_BIST_DVS_CTRL1_TRXQ_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_ACT_DVSE_OFFSET                                                               (14)
  #define RTL8380_BIST_DVS_CTRL1_ACT_DVSE_MASK                                                                 (0x1 << RTL8380_BIST_DVS_CTRL1_ACT_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_ACT_DVS_OFFSET                                                                (10)
  #define RTL8380_BIST_DVS_CTRL1_ACT_DVS_MASK                                                                  (0xF << RTL8380_BIST_DVS_CTRL1_ACT_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_LOGCNT_DVSE_OFFSET                                                            (9)
  #define RTL8380_BIST_DVS_CTRL1_LOGCNT_DVSE_MASK                                                              (0x1 << RTL8380_BIST_DVS_CTRL1_LOGCNT_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_LOGCNT_DVS_OFFSET                                                             (5)
  #define RTL8380_BIST_DVS_CTRL1_LOGCNT_DVS_MASK                                                               (0xF << RTL8380_BIST_DVS_CTRL1_LOGCNT_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_MLT_TBL_DVSE_OFFSET                                                           (4)
  #define RTL8380_BIST_DVS_CTRL1_MLT_TBL_DVSE_MASK                                                             (0x1 << RTL8380_BIST_DVS_CTRL1_MLT_TBL_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL1_MLT_TBL_DVS_OFFSET                                                            (0)
  #define RTL8380_BIST_DVS_CTRL1_MLT_TBL_DVS_MASK                                                              (0xF << RTL8380_BIST_DVS_CTRL1_MLT_TBL_DVS_OFFSET)

#define RTL8380_BIST_DVS_CTRL2_ADDR                                                                            (0x10C0)
  #define RTL8380_BIST_DVS_CTRL2_PB_DVSE_OFFSET                                                                (29)
  #define RTL8380_BIST_DVS_CTRL2_PB_DVSE_MASK                                                                  (0x1 << RTL8380_BIST_DVS_CTRL2_PB_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_PB_DVS_OFFSET                                                                 (25)
  #define RTL8380_BIST_DVS_CTRL2_PB_DVS_MASK                                                                   (0xF << RTL8380_BIST_DVS_CTRL2_PB_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_SPAN_DVSE_OFFSET                                                              (24)
  #define RTL8380_BIST_DVS_CTRL2_SPAN_DVSE_MASK                                                                (0x1 << RTL8380_BIST_DVS_CTRL2_SPAN_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_SPAN_DVS_OFFSET                                                               (20)
  #define RTL8380_BIST_DVS_CTRL2_SPAN_DVS_MASK                                                                 (0xF << RTL8380_BIST_DVS_CTRL2_SPAN_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_VLAN_DVSE_OFFSET                                                        (19)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_VLAN_DVSE_MASK                                                          (0x1 << RTL8380_BIST_DVS_CTRL2_ENCAP_VLAN_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_VLAN_DVS_OFFSET                                                         (15)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_VLAN_DVS_MASK                                                           (0xF << RTL8380_BIST_DVS_CTRL2_ENCAP_VLAN_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_L2_DVSE_OFFSET                                                          (14)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_L2_DVSE_MASK                                                            (0x1 << RTL8380_BIST_DVS_CTRL2_ENCAP_L2_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_L2_DVS_OFFSET                                                           (10)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_L2_DVS_MASK                                                             (0xF << RTL8380_BIST_DVS_CTRL2_ENCAP_L2_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_SC2C_DVSE_OFFSET                                                        (9)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_SC2C_DVSE_MASK                                                          (0x1 << RTL8380_BIST_DVS_CTRL2_ENCAP_SC2C_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_SC2C_DVS_OFFSET                                                         (5)
  #define RTL8380_BIST_DVS_CTRL2_ENCAP_SC2C_DVS_MASK                                                           (0xF << RTL8380_BIST_DVS_CTRL2_ENCAP_SC2C_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_SOC_SPRAM_DVSE_OFFSET                                                         (4)
  #define RTL8380_BIST_DVS_CTRL2_SOC_SPRAM_DVSE_MASK                                                           (0x1 << RTL8380_BIST_DVS_CTRL2_SOC_SPRAM_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL2_SOC_SPRAM_DVS_OFFSET                                                          (0)
  #define RTL8380_BIST_DVS_CTRL2_SOC_SPRAM_DVS_MASK                                                            (0xF << RTL8380_BIST_DVS_CTRL2_SOC_SPRAM_DVS_OFFSET)

#define RTL8380_BIST_DVS_CTRL3_ADDR                                                                            (0x10C4)
  #define RTL8380_BIST_DVS_CTRL3_CPU_DVSE_OFFSET                                                               (23)
  #define RTL8380_BIST_DVS_CTRL3_CPU_DVSE_MASK                                                                 (0x1 << RTL8380_BIST_DVS_CTRL3_CPU_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_CPU_DVS_OFFSET                                                                (19)
  #define RTL8380_BIST_DVS_CTRL3_CPU_DVS_MASK                                                                  (0xF << RTL8380_BIST_DVS_CTRL3_CPU_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_HSA_DVSE_OFFSET                                                               (18)
  #define RTL8380_BIST_DVS_CTRL3_HSA_DVSE_MASK                                                                 (0x1 << RTL8380_BIST_DVS_CTRL3_HSA_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_HSA_DVS_L_OFFSET                                                              (14)
  #define RTL8380_BIST_DVS_CTRL3_HSA_DVS_L_MASK                                                                (0xF << RTL8380_BIST_DVS_CTRL3_HSA_DVS_L_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_HSA_DVS_H_OFFSET                                                              (10)
  #define RTL8380_BIST_DVS_CTRL3_HSA_DVS_H_MASK                                                                (0xF << RTL8380_BIST_DVS_CTRL3_HSA_DVS_H_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_VLAN_DVSE_OFFSET                                                              (9)
  #define RTL8380_BIST_DVS_CTRL3_VLAN_DVSE_MASK                                                                (0x1 << RTL8380_BIST_DVS_CTRL3_VLAN_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_VLAN_DVS_OFFSET                                                               (5)
  #define RTL8380_BIST_DVS_CTRL3_VLAN_DVS_MASK                                                                 (0xF << RTL8380_BIST_DVS_CTRL3_VLAN_DVS_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_LUT_DVSE_OFFSET                                                               (4)
  #define RTL8380_BIST_DVS_CTRL3_LUT_DVSE_MASK                                                                 (0x1 << RTL8380_BIST_DVS_CTRL3_LUT_DVSE_OFFSET)
  #define RTL8380_BIST_DVS_CTRL3_LUT_DVS_OFFSET                                                                (0)
  #define RTL8380_BIST_DVS_CTRL3_LUT_DVS_MASK                                                                  (0xF << RTL8380_BIST_DVS_CTRL3_LUT_DVS_OFFSET)

#define RTL8380_BISR_RESULT0_ADDR                                                                              (0x10C8)
  #define RTL8380_BISR_RESULT0_BISR_OUT_LUT_OFFSET                                                             (0)
  #define RTL8380_BISR_RESULT0_BISR_OUT_LUT_MASK                                                               (0xFFFFFFFF << RTL8380_BISR_RESULT0_BISR_OUT_LUT_OFFSET)

#define RTL8380_BISR_RESULT1_ADDR                                                                              (0x10CC)
  #define RTL8380_BISR_RESULT1_BISR_OUT_HSA_OFFSET                                                             (7)
  #define RTL8380_BISR_RESULT1_BISR_OUT_HSA_MASK                                                               (0x1FF << RTL8380_BISR_RESULT1_BISR_OUT_HSA_OFFSET)
  #define RTL8380_BISR_RESULT1_BISR_OUT_VLAN_OFFSET                                                            (0)
  #define RTL8380_BISR_RESULT1_BISR_OUT_VLAN_MASK                                                              (0x7F << RTL8380_BISR_RESULT1_BISR_OUT_VLAN_OFFSET)

#define RTL8380_BISR_RESULT2_ADDR                                                                              (0x10D0)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_HSA_OFFSET                                                            (6)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_HSA_MASK                                                              (0x1 << RTL8380_BISR_RESULT2_BISR_FAIL_HSA_OFFSET)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_PB_OFFSET                                                             (5)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_PB_MASK                                                               (0x1 << RTL8380_BISR_RESULT2_BISR_FAIL_PB_OFFSET)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_LUT_OFFSET                                                            (4)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_LUT_MASK                                                              (0x1 << RTL8380_BISR_RESULT2_BISR_FAIL_LUT_OFFSET)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_VLAN_OFFSET                                                           (3)
  #define RTL8380_BISR_RESULT2_BISR_FAIL_VLAN_MASK                                                             (0x1 << RTL8380_BISR_RESULT2_BISR_FAIL_VLAN_OFFSET)
  #define RTL8380_BISR_RESULT2_BISR_REPAIRED_HSA_OFFSET                                                        (2)
  #define RTL8380_BISR_RESULT2_BISR_REPAIRED_HSA_MASK                                                          (0x1 << RTL8380_BISR_RESULT2_BISR_REPAIRED_HSA_OFFSET)
  #define RTL8380_BISR_RESULT2_BISR_REPAIRED_LUT_OFFSET                                                        (1)
  #define RTL8380_BISR_RESULT2_BISR_REPAIRED_LUT_MASK                                                          (0x1 << RTL8380_BISR_RESULT2_BISR_REPAIRED_LUT_OFFSET)
  #define RTL8380_BISR_RESULT2_BISR_REPAIRED_VLAN_OFFSET                                                       (0)
  #define RTL8380_BISR_RESULT2_BISR_REPAIRED_VLAN_MASK                                                         (0x1 << RTL8380_BISR_RESULT2_BISR_REPAIRED_VLAN_OFFSET)

#define RTL8380_BISR_RESULT3_ADDR                                                                              (0x10D4)
  #define RTL8380_BISR_RESULT3_PB_FAIL_ETY_MSK_OFFSET                                                          (22)
  #define RTL8380_BISR_RESULT3_PB_FAIL_ETY_MSK_MASK                                                            (0x7 << RTL8380_BISR_RESULT3_PB_FAIL_ETY_MSK_OFFSET)
  #define RTL8380_BISR_RESULT3_PB_FAIL_ADDR2_OFFSET                                                            (11)
  #define RTL8380_BISR_RESULT3_PB_FAIL_ADDR2_MASK                                                              (0x7FF << RTL8380_BISR_RESULT3_PB_FAIL_ADDR2_OFFSET)
  #define RTL8380_BISR_RESULT3_PB_FAIL_ADDR1_OFFSET                                                            (0)
  #define RTL8380_BISR_RESULT3_PB_FAIL_ADDR1_MASK                                                              (0x7FF << RTL8380_BISR_RESULT3_PB_FAIL_ADDR1_OFFSET)

#define RTL8380_BISR_RESULT4_ADDR                                                                              (0x10D8)
  #define RTL8380_BISR_RESULT4_PB_HV_LV_CMP_FAIL_OFFSET                                                        (11)
  #define RTL8380_BISR_RESULT4_PB_HV_LV_CMP_FAIL_MASK                                                          (0x1 << RTL8380_BISR_RESULT4_PB_HV_LV_CMP_FAIL_OFFSET)
  #define RTL8380_BISR_RESULT4_PB_FAIL_ADDR3_OFFSET                                                            (0)
  #define RTL8380_BISR_RESULT4_PB_FAIL_ADDR3_MASK                                                              (0x7FF << RTL8380_BISR_RESULT4_PB_FAIL_ADDR3_OFFSET)

/*
 * Feature: CPU relative 
 */
/*
 * Feature: LED 
 */
#define RTL8380_LED_GLB_CTRL_ADDR                                                                              (0xA000)
  #define RTL8380_LED_GLB_CTRL_BLINK_TIME_SEL_2_OFFSET                                                         (30)
  #define RTL8380_LED_GLB_CTRL_BLINK_TIME_SEL_2_MASK                                                           (0x1 << RTL8380_LED_GLB_CTRL_BLINK_TIME_SEL_2_OFFSET)
  #define RTL8380_LED_GLB_CTRL_ASIC_CFG_8231_OFFSET                                                            (29)
  #define RTL8380_LED_GLB_CTRL_ASIC_CFG_8231_MASK                                                              (0x1 << RTL8380_LED_GLB_CTRL_ASIC_CFG_8231_OFFSET)
  #define RTL8380_LED_GLB_CTRL_BUZZER_CMD_OFFSET                                                               (28)
  #define RTL8380_LED_GLB_CTRL_BUZZER_CMD_MASK                                                                 (0x1 << RTL8380_LED_GLB_CTRL_BUZZER_CMD_OFFSET)
  #define RTL8380_LED_GLB_CTRL_BUZZER_FREQ_SEL_OFFSET                                                          (25)
  #define RTL8380_LED_GLB_CTRL_BUZZER_FREQ_SEL_MASK                                                            (0x7 << RTL8380_LED_GLB_CTRL_BUZZER_FREQ_SEL_OFFSET)
  #define RTL8380_LED_GLB_CTRL_BUZZER_SEL_OFFSET                                                               (24)
  #define RTL8380_LED_GLB_CTRL_BUZZER_SEL_MASK                                                                 (0x1 << RTL8380_LED_GLB_CTRL_BUZZER_SEL_OFFSET)
  #define RTL8380_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET                                                           (22)
  #define RTL8380_LED_GLB_CTRL_BLINK_TIME_SEL_MASK                                                             (0x3 << RTL8380_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET)
  #define RTL8380_LED_GLB_CTRL_EXT_8231_GPIO_EN_2_0_OFFSET                                                     (19)
  #define RTL8380_LED_GLB_CTRL_EXT_8231_GPIO_EN_2_0_MASK                                                       (0x7 << RTL8380_LED_GLB_CTRL_EXT_8231_GPIO_EN_2_0_OFFSET)
  #define RTL8380_LED_GLB_CTRL_LED_LOAD_EN_OFFSET                                                              (18)
  #define RTL8380_LED_GLB_CTRL_LED_LOAD_EN_MASK                                                                (0x1 << RTL8380_LED_GLB_CTRL_LED_LOAD_EN_OFFSET)
  #define RTL8380_LED_GLB_CTRL_SYS_LED_MODE_OFFSET                                                             (16)
  #define RTL8380_LED_GLB_CTRL_SYS_LED_MODE_MASK                                                               (0x3 << RTL8380_LED_GLB_CTRL_SYS_LED_MODE_OFFSET)
  #define RTL8380_LED_GLB_CTRL_SYS_LED_EN_OFFSET                                                               (15)
  #define RTL8380_LED_GLB_CTRL_SYS_LED_EN_MASK                                                                 (0x1 << RTL8380_LED_GLB_CTRL_SYS_LED_EN_OFFSET)
  #define RTL8380_LED_GLB_CTRL_STEP2_PWR_ON_LED_2_0_OFFSET                                                     (12)
  #define RTL8380_LED_GLB_CTRL_STEP2_PWR_ON_LED_2_0_MASK                                                       (0x7 << RTL8380_LED_GLB_CTRL_STEP2_PWR_ON_LED_2_0_OFFSET)
  #define RTL8380_LED_GLB_CTRL_STEP1_PWR_ON_LED_2_0_OFFSET                                                     (9)
  #define RTL8380_LED_GLB_CTRL_STEP1_PWR_ON_LED_2_0_MASK                                                       (0x7 << RTL8380_LED_GLB_CTRL_STEP1_PWR_ON_LED_2_0_OFFSET)
  #define RTL8380_LED_GLB_CTRL_COMBO_PORT_MODE_OFFSET                                                          (7)
  #define RTL8380_LED_GLB_CTRL_COMBO_PORT_MODE_MASK                                                            (0x3 << RTL8380_LED_GLB_CTRL_COMBO_PORT_MODE_OFFSET)
  #define RTL8380_LED_GLB_CTRL_LED_MDC_DUTY_SEL_OFFSET                                                         (6)
  #define RTL8380_LED_GLB_CTRL_LED_MDC_DUTY_SEL_MASK                                                           (0x1 << RTL8380_LED_GLB_CTRL_LED_MDC_DUTY_SEL_OFFSET)
  #define RTL8380_LED_GLB_CTRL_P27_24_LED_MASK_SEL_OFFSET                                                      (3)
  #define RTL8380_LED_GLB_CTRL_P27_24_LED_MASK_SEL_MASK                                                        (0x7 << RTL8380_LED_GLB_CTRL_P27_24_LED_MASK_SEL_OFFSET)
  #define RTL8380_LED_GLB_CTRL_LED_MASK_SEL_2_0_OFFSET                                                         (0)
  #define RTL8380_LED_GLB_CTRL_LED_MASK_SEL_2_0_MASK                                                           (0x7 << RTL8380_LED_GLB_CTRL_LED_MASK_SEL_2_0_OFFSET)

#define RTL8380_LED_MODE_SEL_ADDR                                                                              (0x1004)
  #define RTL8380_LED_MODE_SEL_PWR_ON_BLINK_SEL_OFFSET                                                         (2)
  #define RTL8380_LED_MODE_SEL_PWR_ON_BLINK_SEL_MASK                                                           (0x3 << RTL8380_LED_MODE_SEL_PWR_ON_BLINK_SEL_OFFSET)
  #define RTL8380_LED_MODE_SEL_LED_MODE_SEL_OFFSET                                                             (0)
  #define RTL8380_LED_MODE_SEL_LED_MODE_SEL_MASK                                                               (0x3 << RTL8380_LED_MODE_SEL_LED_MODE_SEL_OFFSET)

#define RTL8380_LED_MODE_CTRL_ADDR                                                                             (0xA004)
  #define RTL8380_LED_MODE_CTRL_P27_24_LED2_MODE_SEL_OFFSET                                                    (25)
  #define RTL8380_LED_MODE_CTRL_P27_24_LED2_MODE_SEL_MASK                                                      (0x1F << RTL8380_LED_MODE_CTRL_P27_24_LED2_MODE_SEL_OFFSET)
  #define RTL8380_LED_MODE_CTRL_P27_24_LED1_MODE_SEL_OFFSET                                                    (20)
  #define RTL8380_LED_MODE_CTRL_P27_24_LED1_MODE_SEL_MASK                                                      (0x1F << RTL8380_LED_MODE_CTRL_P27_24_LED1_MODE_SEL_OFFSET)
  #define RTL8380_LED_MODE_CTRL_P27_24_LED0_MODE_SEL_OFFSET                                                    (15)
  #define RTL8380_LED_MODE_CTRL_P27_24_LED0_MODE_SEL_MASK                                                      (0x1F << RTL8380_LED_MODE_CTRL_P27_24_LED0_MODE_SEL_OFFSET)
  #define RTL8380_LED_MODE_CTRL_P23_0_LED2_MODE_SEL_OFFSET                                                     (10)
  #define RTL8380_LED_MODE_CTRL_P23_0_LED2_MODE_SEL_MASK                                                       (0x1F << RTL8380_LED_MODE_CTRL_P23_0_LED2_MODE_SEL_OFFSET)
  #define RTL8380_LED_MODE_CTRL_P23_0_LED1_MODE_SEL_OFFSET                                                     (5)
  #define RTL8380_LED_MODE_CTRL_P23_0_LED1_MODE_SEL_MASK                                                       (0x1F << RTL8380_LED_MODE_CTRL_P23_0_LED1_MODE_SEL_OFFSET)
  #define RTL8380_LED_MODE_CTRL_P23_0_LED0_MODE_SEL_OFFSET                                                     (0)
  #define RTL8380_LED_MODE_CTRL_P23_0_LED0_MODE_SEL_MASK                                                       (0x1F << RTL8380_LED_MODE_CTRL_P23_0_LED0_MODE_SEL_OFFSET)

#define RTL8380_LED_P_EN_CTRL_ADDR                                                                             (0xA008)
  #define RTL8380_LED_P_EN_CTRL_LED_P_EN_27_0_OFFSET                                                           (0)
  #define RTL8380_LED_P_EN_CTRL_LED_P_EN_27_0_MASK                                                             (0xFFFFFFF << RTL8380_LED_P_EN_CTRL_LED_P_EN_27_0_OFFSET)

#define RTL8380_LED_SW_CTRL_ADDR                                                                               (0xA00C)
  #define RTL8380_LED_SW_CTRL_SW_CTRL_GLB_LED_EN_OFFSET                                                        (3)
  #define RTL8380_LED_SW_CTRL_SW_CTRL_GLB_LED_EN_MASK                                                          (0x1 << RTL8380_LED_SW_CTRL_SW_CTRL_GLB_LED_EN_OFFSET)
  #define RTL8380_LED_SW_CTRL_SW_GLB_LED_MODE_OFFSET                                                           (0)
  #define RTL8380_LED_SW_CTRL_SW_GLB_LED_MODE_MASK                                                             (0x7 << RTL8380_LED_SW_CTRL_SW_GLB_LED_MODE_OFFSET)

#define RTL8380_LED0_SW_P_EN_CTRL_ADDR                                                                         (0xA010)
  #define RTL8380_LED0_SW_P_EN_CTRL_SW_CTRL_LED0_EN_27_0_OFFSET                                                (0)
  #define RTL8380_LED0_SW_P_EN_CTRL_SW_CTRL_LED0_EN_27_0_MASK                                                  (0xFFFFFFF << RTL8380_LED0_SW_P_EN_CTRL_SW_CTRL_LED0_EN_27_0_OFFSET)

#define RTL8380_LED1_SW_P_EN_CTRL_ADDR                                                                         (0xA014)
  #define RTL8380_LED1_SW_P_EN_CTRL_SW_CTRL_LED1_EN_27_0_OFFSET                                                (0)
  #define RTL8380_LED1_SW_P_EN_CTRL_SW_CTRL_LED1_EN_27_0_MASK                                                  (0xFFFFFFF << RTL8380_LED1_SW_P_EN_CTRL_SW_CTRL_LED1_EN_27_0_OFFSET)

#define RTL8380_LED2_SW_P_EN_CTRL_ADDR                                                                         (0xA018)
  #define RTL8380_LED2_SW_P_EN_CTRL_SW_CTRL_LED2_EN_27_0_OFFSET                                                (0)
  #define RTL8380_LED2_SW_P_EN_CTRL_SW_CTRL_LED2_EN_27_0_MASK                                                  (0xFFFFFFF << RTL8380_LED2_SW_P_EN_CTRL_SW_CTRL_LED2_EN_27_0_OFFSET)

#define RTL8380_LED_SW_P_CTRL_ADDR(port)                                                                       (0xA01C + (((port) << 2))) /* port: 0-27 */
  #define RTL8380_LED_SW_P_CTRL_SW_P_LED2_MODE_OFFSET                                                          (6)
  #define RTL8380_LED_SW_P_CTRL_SW_P_LED2_MODE_MASK                                                            (0x7 << RTL8380_LED_SW_P_CTRL_SW_P_LED2_MODE_OFFSET)
  #define RTL8380_LED_SW_P_CTRL_SW_P_LED1_MODE_OFFSET                                                          (3)
  #define RTL8380_LED_SW_P_CTRL_SW_P_LED1_MODE_MASK                                                            (0x7 << RTL8380_LED_SW_P_CTRL_SW_P_LED1_MODE_OFFSET)
  #define RTL8380_LED_SW_P_CTRL_SW_P_LED0_MODE_OFFSET                                                          (0)
  #define RTL8380_LED_SW_P_CTRL_SW_P_LED0_MODE_MASK                                                            (0x7 << RTL8380_LED_SW_P_CTRL_SW_P_LED0_MODE_OFFSET)

#define RTL8380_EXT_GPIO_DIR_CTRL_0_ADDR                                                                       (0xA08C)
  #define RTL8380_EXT_GPIO_DIR_CTRL_0_EXT_GPIO_DIR_0_OFFSET                                                    (0)
  #define RTL8380_EXT_GPIO_DIR_CTRL_0_EXT_GPIO_DIR_0_MASK                                                      (0xFFFFFFFF << RTL8380_EXT_GPIO_DIR_CTRL_0_EXT_GPIO_DIR_0_OFFSET)

#define RTL8380_EXT_GPIO_DIR_CTRL_1_ADDR                                                                       (0xA090)
  #define RTL8380_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_DIR_1_OFFSET                                                    (0)
  #define RTL8380_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_DIR_1_MASK                                                      (0x7FFFFF << RTL8380_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_DIR_1_OFFSET)

#define RTL8380_EXT_GPIO_DATA_CTRL_0_ADDR                                                                      (0xA094)
  #define RTL8380_EXT_GPIO_DATA_CTRL_0_EXT_GPIO_DATA_0_OFFSET                                                  (0)
  #define RTL8380_EXT_GPIO_DATA_CTRL_0_EXT_GPIO_DATA_0_MASK                                                    (0xFFFFFFFF << RTL8380_EXT_GPIO_DATA_CTRL_0_EXT_GPIO_DATA_0_OFFSET)

#define RTL8380_EXT_GPIO_DATA_CTRL_1_ADDR                                                                      (0xA098)
  #define RTL8380_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_DATA_1_OFFSET                                                  (0)
  #define RTL8380_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_DATA_1_MASK                                                    (0x7FFFFF << RTL8380_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_DATA_1_OFFSET)

#define RTL8380_EXT_GPIO_INDRT_ACCESS_ADDR                                                                     (0xA09C)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_DATA_OFFSET                                                       (16)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_DATA_MASK                                                         (0xFFFF << RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_DATA_OFFSET)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_REG_OFFSET                                                        (7)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_REG_MASK                                                          (0x1F << RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_REG_OFFSET)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_PHY_ADDR_OFFSET                                                   (2)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_PHY_ADDR_MASK                                                     (0x1F << RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_PHY_ADDR_OFFSET)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_RWOP_OFFSET                                                       (1)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_RWOP_MASK                                                         (0x1 << RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_RWOP_OFFSET)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_CMD_OFFSET                                                        (0)
  #define RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_CMD_MASK                                                          (0x1 << RTL8380_EXT_GPIO_INDRT_ACCESS_GPIO_CMD_OFFSET)

#define RTL8380_LED_LOAD_LV1_ADDR                                                                              (0xA0A0)
  #define RTL8380_LED_LOAD_LV1_LV1_THR_OFFSET                                                                  (0)
  #define RTL8380_LED_LOAD_LV1_LV1_THR_MASK                                                                    (0xFFFFF << RTL8380_LED_LOAD_LV1_LV1_THR_OFFSET)

#define RTL8380_LED_LOAD_LV2_ADDR                                                                              (0xA0A4)
  #define RTL8380_LED_LOAD_LV2_LV2_THR_OFFSET                                                                  (0)
  #define RTL8380_LED_LOAD_LV2_LV2_THR_MASK                                                                    (0xFFFFF << RTL8380_LED_LOAD_LV2_LV2_THR_OFFSET)

#define RTL8380_LED_LOAD_LV3_ADDR                                                                              (0xA0A8)
  #define RTL8380_LED_LOAD_LV3_LV3_THR_OFFSET                                                                  (0)
  #define RTL8380_LED_LOAD_LV3_LV3_THR_MASK                                                                    (0xFFFFF << RTL8380_LED_LOAD_LV3_LV3_THR_OFFSET)

#define RTL8380_LED_STS_CTRL_0_ADDR                                                                            (0xA0AC)
  #define RTL8380_LED_STS_CTRL_0_PORT9_LED0_OFFSET                                                             (28)
  #define RTL8380_LED_STS_CTRL_0_PORT9_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT9_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT8_LED0_OFFSET                                                             (25)
  #define RTL8380_LED_STS_CTRL_0_PORT8_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT8_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT7_LED0_OFFSET                                                             (22)
  #define RTL8380_LED_STS_CTRL_0_PORT7_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT7_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT6_LED0_OFFSET                                                             (19)
  #define RTL8380_LED_STS_CTRL_0_PORT6_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT6_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT5_LED0_OFFSET                                                             (16)
  #define RTL8380_LED_STS_CTRL_0_PORT5_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT5_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT4_LED0_OFFSET                                                             (12)
  #define RTL8380_LED_STS_CTRL_0_PORT4_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT4_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT3_LED0_OFFSET                                                             (9)
  #define RTL8380_LED_STS_CTRL_0_PORT3_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT3_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT2_LED0_OFFSET                                                             (6)
  #define RTL8380_LED_STS_CTRL_0_PORT2_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT2_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT1_LED0_OFFSET                                                             (3)
  #define RTL8380_LED_STS_CTRL_0_PORT1_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT1_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_0_PORT0_LED0_OFFSET                                                             (0)
  #define RTL8380_LED_STS_CTRL_0_PORT0_LED0_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_0_PORT0_LED0_OFFSET)

#define RTL8380_LED_STS_CTRL_1_ADDR                                                                            (0xA0B0)
  #define RTL8380_LED_STS_CTRL_1_PORT19_LED0_OFFSET                                                            (28)
  #define RTL8380_LED_STS_CTRL_1_PORT19_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT19_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT18_LED0_OFFSET                                                            (25)
  #define RTL8380_LED_STS_CTRL_1_PORT18_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT18_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT17_LED0_OFFSET                                                            (22)
  #define RTL8380_LED_STS_CTRL_1_PORT17_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT17_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT16_LED0_OFFSET                                                            (19)
  #define RTL8380_LED_STS_CTRL_1_PORT16_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT16_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT15_LED0_OFFSET                                                            (16)
  #define RTL8380_LED_STS_CTRL_1_PORT15_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT15_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT14_LED0_OFFSET                                                            (12)
  #define RTL8380_LED_STS_CTRL_1_PORT14_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT14_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT13_LED0_OFFSET                                                            (9)
  #define RTL8380_LED_STS_CTRL_1_PORT13_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT13_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT12_LED0_OFFSET                                                            (6)
  #define RTL8380_LED_STS_CTRL_1_PORT12_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT12_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT11_LED0_OFFSET                                                            (3)
  #define RTL8380_LED_STS_CTRL_1_PORT11_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT11_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_1_PORT10_LED0_OFFSET                                                            (0)
  #define RTL8380_LED_STS_CTRL_1_PORT10_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_1_PORT10_LED0_OFFSET)

#define RTL8380_LED_STS_CTRL_2_ADDR                                                                            (0xA0B4)
  #define RTL8380_LED_STS_CTRL_2_PORT23_LED0_OFFSET                                                            (9)
  #define RTL8380_LED_STS_CTRL_2_PORT23_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_2_PORT23_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_2_PORT22_LED0_OFFSET                                                            (6)
  #define RTL8380_LED_STS_CTRL_2_PORT22_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_2_PORT22_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_2_PORT21_LED0_OFFSET                                                            (3)
  #define RTL8380_LED_STS_CTRL_2_PORT21_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_2_PORT21_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_2_PORT20_LED0_OFFSET                                                            (0)
  #define RTL8380_LED_STS_CTRL_2_PORT20_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_2_PORT20_LED0_OFFSET)

#define RTL8380_LED_STS_CTRL_3_ADDR                                                                            (0xA0B8)
  #define RTL8380_LED_STS_CTRL_3_PORT9_LED1_OFFSET                                                             (28)
  #define RTL8380_LED_STS_CTRL_3_PORT9_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT9_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT8_LED1_OFFSET                                                             (25)
  #define RTL8380_LED_STS_CTRL_3_PORT8_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT8_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT7_LED1_OFFSET                                                             (22)
  #define RTL8380_LED_STS_CTRL_3_PORT7_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT7_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT6_LED1_OFFSET                                                             (19)
  #define RTL8380_LED_STS_CTRL_3_PORT6_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT6_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT5_LED1_OFFSET                                                             (16)
  #define RTL8380_LED_STS_CTRL_3_PORT5_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT5_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT4_LED1_OFFSET                                                             (12)
  #define RTL8380_LED_STS_CTRL_3_PORT4_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT4_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT3_LED1_OFFSET                                                             (9)
  #define RTL8380_LED_STS_CTRL_3_PORT3_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT3_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT2_LED1_OFFSET                                                             (6)
  #define RTL8380_LED_STS_CTRL_3_PORT2_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT2_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT1_LED1_OFFSET                                                             (3)
  #define RTL8380_LED_STS_CTRL_3_PORT1_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT1_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_3_PORT0_LED1_OFFSET                                                             (0)
  #define RTL8380_LED_STS_CTRL_3_PORT0_LED1_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_3_PORT0_LED1_OFFSET)

#define RTL8380_LED_STS_CTRL_4_ADDR                                                                            (0xA0BC)
  #define RTL8380_LED_STS_CTRL_4_PORT19_LED1_OFFSET                                                            (28)
  #define RTL8380_LED_STS_CTRL_4_PORT19_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT19_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT18_LED1_OFFSET                                                            (25)
  #define RTL8380_LED_STS_CTRL_4_PORT18_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT18_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT17_LED1_OFFSET                                                            (22)
  #define RTL8380_LED_STS_CTRL_4_PORT17_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT17_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT16_LED1_OFFSET                                                            (19)
  #define RTL8380_LED_STS_CTRL_4_PORT16_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT16_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT15_LED1_OFFSET                                                            (16)
  #define RTL8380_LED_STS_CTRL_4_PORT15_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT15_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT14_LED1_OFFSET                                                            (12)
  #define RTL8380_LED_STS_CTRL_4_PORT14_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT14_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT13_LED1_OFFSET                                                            (9)
  #define RTL8380_LED_STS_CTRL_4_PORT13_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT13_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT12_LED1_OFFSET                                                            (6)
  #define RTL8380_LED_STS_CTRL_4_PORT12_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT12_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT11_LED1_OFFSET                                                            (3)
  #define RTL8380_LED_STS_CTRL_4_PORT11_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT11_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_4_PORT10_LED1_OFFSET                                                            (0)
  #define RTL8380_LED_STS_CTRL_4_PORT10_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_4_PORT10_LED1_OFFSET)

#define RTL8380_LED_STS_CTRL_5_ADDR                                                                            (0xA0C0)
  #define RTL8380_LED_STS_CTRL_5_PORT23_LED1_OFFSET                                                            (9)
  #define RTL8380_LED_STS_CTRL_5_PORT23_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_5_PORT23_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_5_PORT22_LED1_OFFSET                                                            (6)
  #define RTL8380_LED_STS_CTRL_5_PORT22_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_5_PORT22_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_5_PORT21_LED1_OFFSET                                                            (3)
  #define RTL8380_LED_STS_CTRL_5_PORT21_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_5_PORT21_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_5_PORT20_LED1_OFFSET                                                            (0)
  #define RTL8380_LED_STS_CTRL_5_PORT20_LED1_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_5_PORT20_LED1_OFFSET)

#define RTL8380_LED_STS_CTRL_6_ADDR                                                                            (0xA0C4)
  #define RTL8380_LED_STS_CTRL_6_PORT9_LED2_OFFSET                                                             (28)
  #define RTL8380_LED_STS_CTRL_6_PORT9_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT9_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT8_LED2_OFFSET                                                             (25)
  #define RTL8380_LED_STS_CTRL_6_PORT8_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT8_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT7_LED2_OFFSET                                                             (22)
  #define RTL8380_LED_STS_CTRL_6_PORT7_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT7_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT6_LED2_OFFSET                                                             (19)
  #define RTL8380_LED_STS_CTRL_6_PORT6_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT6_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT5_LED2_OFFSET                                                             (16)
  #define RTL8380_LED_STS_CTRL_6_PORT5_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT5_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT4_LED2_OFFSET                                                             (12)
  #define RTL8380_LED_STS_CTRL_6_PORT4_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT4_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT3_LED2_OFFSET                                                             (9)
  #define RTL8380_LED_STS_CTRL_6_PORT3_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT3_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT2_LED2_OFFSET                                                             (6)
  #define RTL8380_LED_STS_CTRL_6_PORT2_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT2_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT1_LED2_OFFSET                                                             (3)
  #define RTL8380_LED_STS_CTRL_6_PORT1_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT1_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_6_PORT0_LED2_OFFSET                                                             (0)
  #define RTL8380_LED_STS_CTRL_6_PORT0_LED2_MASK                                                               (0x7 << RTL8380_LED_STS_CTRL_6_PORT0_LED2_OFFSET)

#define RTL8380_LED_STS_CTRL_7_ADDR                                                                            (0xA0C8)
  #define RTL8380_LED_STS_CTRL_7_PORT19_LED2_OFFSET                                                            (28)
  #define RTL8380_LED_STS_CTRL_7_PORT19_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT19_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT18_LED2_OFFSET                                                            (25)
  #define RTL8380_LED_STS_CTRL_7_PORT18_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT18_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT17_LED2_OFFSET                                                            (22)
  #define RTL8380_LED_STS_CTRL_7_PORT17_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT17_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT16_LED2_OFFSET                                                            (19)
  #define RTL8380_LED_STS_CTRL_7_PORT16_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT16_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT15_LED2_OFFSET                                                            (16)
  #define RTL8380_LED_STS_CTRL_7_PORT15_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT15_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT14_LED2_OFFSET                                                            (12)
  #define RTL8380_LED_STS_CTRL_7_PORT14_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT14_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT13_LED2_OFFSET                                                            (9)
  #define RTL8380_LED_STS_CTRL_7_PORT13_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT13_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT12_LED2_OFFSET                                                            (6)
  #define RTL8380_LED_STS_CTRL_7_PORT12_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT12_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT11_LED2_OFFSET                                                            (3)
  #define RTL8380_LED_STS_CTRL_7_PORT11_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT11_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_7_PORT10_LED2_OFFSET                                                            (0)
  #define RTL8380_LED_STS_CTRL_7_PORT10_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_7_PORT10_LED2_OFFSET)

#define RTL8380_LED_STS_CTRL_8_ADDR                                                                            (0xA0CC)
  #define RTL8380_LED_STS_CTRL_8_PORT23_LED2_OFFSET                                                            (9)
  #define RTL8380_LED_STS_CTRL_8_PORT23_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_8_PORT23_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_8_PORT22_LED2_OFFSET                                                            (6)
  #define RTL8380_LED_STS_CTRL_8_PORT22_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_8_PORT22_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_8_PORT21_LED2_OFFSET                                                            (3)
  #define RTL8380_LED_STS_CTRL_8_PORT21_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_8_PORT21_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_8_PORT20_LED2_OFFSET                                                            (0)
  #define RTL8380_LED_STS_CTRL_8_PORT20_LED2_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_8_PORT20_LED2_OFFSET)

#define RTL8380_LED_STS_CTRL_9_ADDR                                                                            (0xA0D0)
  #define RTL8380_LED_STS_CTRL_9_PORT31_LED0_OFFSET                                                            (28)
  #define RTL8380_LED_STS_CTRL_9_PORT31_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT31_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_9_PORT30_LED0_OFFSET                                                            (25)
  #define RTL8380_LED_STS_CTRL_9_PORT30_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT30_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_9_PORT29_LED0_OFFSET                                                            (22)
  #define RTL8380_LED_STS_CTRL_9_PORT29_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT29_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_9_PORT28_LED0_OFFSET                                                            (19)
  #define RTL8380_LED_STS_CTRL_9_PORT28_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT28_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_9_PORT27_LED0_OFFSET                                                            (9)
  #define RTL8380_LED_STS_CTRL_9_PORT27_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT27_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_9_PORT26_LED0_OFFSET                                                            (6)
  #define RTL8380_LED_STS_CTRL_9_PORT26_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT26_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_9_PORT25_LED0_OFFSET                                                            (3)
  #define RTL8380_LED_STS_CTRL_9_PORT25_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT25_LED0_OFFSET)
  #define RTL8380_LED_STS_CTRL_9_PORT24_LED0_OFFSET                                                            (0)
  #define RTL8380_LED_STS_CTRL_9_PORT24_LED0_MASK                                                              (0x7 << RTL8380_LED_STS_CTRL_9_PORT24_LED0_OFFSET)

#define RTL8380_LED_STS_CTRL_10_ADDR                                                                           (0xA0D4)
  #define RTL8380_LED_STS_CTRL_10_PORT31_LED1_OFFSET                                                           (28)
  #define RTL8380_LED_STS_CTRL_10_PORT31_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT31_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_10_PORT30_LED1_OFFSET                                                           (25)
  #define RTL8380_LED_STS_CTRL_10_PORT30_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT30_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_10_PORT29_LED1_OFFSET                                                           (22)
  #define RTL8380_LED_STS_CTRL_10_PORT29_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT29_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_10_PORT28_LED1_OFFSET                                                           (19)
  #define RTL8380_LED_STS_CTRL_10_PORT28_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT28_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_10_PORT27_LED1_OFFSET                                                           (9)
  #define RTL8380_LED_STS_CTRL_10_PORT27_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT27_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_10_PORT26_LED1_OFFSET                                                           (6)
  #define RTL8380_LED_STS_CTRL_10_PORT26_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT26_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_10_PORT25_LED1_OFFSET                                                           (3)
  #define RTL8380_LED_STS_CTRL_10_PORT25_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT25_LED1_OFFSET)
  #define RTL8380_LED_STS_CTRL_10_PORT24_LED1_OFFSET                                                           (0)
  #define RTL8380_LED_STS_CTRL_10_PORT24_LED1_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_10_PORT24_LED1_OFFSET)

#define RTL8380_LED_STS_CTRL_11_ADDR                                                                           (0xA0D8)
  #define RTL8380_LED_STS_CTRL_11_PORT31_LED2_OFFSET                                                           (28)
  #define RTL8380_LED_STS_CTRL_11_PORT31_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT31_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_11_PORT30_LED2_OFFSET                                                           (25)
  #define RTL8380_LED_STS_CTRL_11_PORT30_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT30_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_11_PORT29_LED2_OFFSET                                                           (22)
  #define RTL8380_LED_STS_CTRL_11_PORT29_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT29_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_11_PORT28_LED2_OFFSET                                                           (19)
  #define RTL8380_LED_STS_CTRL_11_PORT28_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT28_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_11_PORT27_LED2_OFFSET                                                           (9)
  #define RTL8380_LED_STS_CTRL_11_PORT27_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT27_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_11_PORT26_LED2_OFFSET                                                           (6)
  #define RTL8380_LED_STS_CTRL_11_PORT26_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT26_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_11_PORT25_LED2_OFFSET                                                           (3)
  #define RTL8380_LED_STS_CTRL_11_PORT25_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT25_LED2_OFFSET)
  #define RTL8380_LED_STS_CTRL_11_PORT24_LED2_OFFSET                                                           (0)
  #define RTL8380_LED_STS_CTRL_11_PORT24_LED2_MASK                                                             (0x7 << RTL8380_LED_STS_CTRL_11_PORT24_LED2_OFFSET)

#define RTL8380_LED_RTCT_CTRL_ADDR                                                                             (0xA0DC)
  #define RTL8380_LED_RTCT_CTRL_RTCT_LED_EN_OFFSET                                                             (23)
  #define RTL8380_LED_RTCT_CTRL_RTCT_LED_EN_MASK                                                               (0x1 << RTL8380_LED_RTCT_CTRL_RTCT_LED_EN_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_SLOT0_TIME_SEL_OFFSET                                                          (22)
  #define RTL8380_LED_RTCT_CTRL_SLOT0_TIME_SEL_MASK                                                            (0x1 << RTL8380_LED_RTCT_CTRL_SLOT0_TIME_SEL_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_SLOT1_TIME_SEL_OFFSET                                                          (20)
  #define RTL8380_LED_RTCT_CTRL_SLOT1_TIME_SEL_MASK                                                            (0x3 << RTL8380_LED_RTCT_CTRL_SLOT1_TIME_SEL_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_SLOT2_TIME_SEL_OFFSET                                                          (19)
  #define RTL8380_LED_RTCT_CTRL_SLOT2_TIME_SEL_MASK                                                            (0x1 << RTL8380_LED_RTCT_CTRL_SLOT2_TIME_SEL_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_TEST_STATE_SEL_OFFSET                                                          (18)
  #define RTL8380_LED_RTCT_CTRL_TEST_STATE_SEL_MASK                                                            (0x1 << RTL8380_LED_RTCT_CTRL_TEST_STATE_SEL_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_PARALLEL_TEST_TIME_OFFSET                                                      (16)
  #define RTL8380_LED_RTCT_CTRL_PARALLEL_TEST_TIME_MASK                                                        (0x3 << RTL8380_LED_RTCT_CTRL_PARALLEL_TEST_TIME_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_PARALLEL_TEST_BLINK_OFFSET                                                     (15)
  #define RTL8380_LED_RTCT_CTRL_PARALLEL_TEST_BLINK_MASK                                                       (0x1 << RTL8380_LED_RTCT_CTRL_PARALLEL_TEST_BLINK_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_SCAN_TEST_TIME_OFFSET                                                          (13)
  #define RTL8380_LED_RTCT_CTRL_SCAN_TEST_TIME_MASK                                                            (0x3 << RTL8380_LED_RTCT_CTRL_SCAN_TEST_TIME_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_RTCT_RESULT_TIME_OFFSET                                                        (12)
  #define RTL8380_LED_RTCT_CTRL_RTCT_RESULT_TIME_MASK                                                          (0x1 << RTL8380_LED_RTCT_CTRL_RTCT_RESULT_TIME_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED2_OFFSET                                                           (8)
  #define RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED2_MASK                                                             (0x7 << RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED2_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED1_OFFSET                                                           (4)
  #define RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED1_MASK                                                             (0x7 << RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED1_OFFSET)
  #define RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED0_OFFSET                                                           (0)
  #define RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED0_MASK                                                             (0x7 << RTL8380_LED_RTCT_CTRL_CFG_RTCT_LED0_OFFSET)

#define RTL8380_EXTRA_GPIO_CTRL_ADDR                                                                           (0xA0E0)
  #define RTL8380_EXTRA_GPIO_CTRL_MDC_PERIOD_OFFSET                                                            (8)
  #define RTL8380_EXTRA_GPIO_CTRL_MDC_PERIOD_MASK                                                              (0x3 << RTL8380_EXTRA_GPIO_CTRL_MDC_PERIOD_OFFSET)
  #define RTL8380_EXTRA_GPIO_CTRL_SYNC_GPIO_OFFSET                                                             (7)
  #define RTL8380_EXTRA_GPIO_CTRL_SYNC_GPIO_MASK                                                               (0x1 << RTL8380_EXTRA_GPIO_CTRL_SYNC_GPIO_OFFSET)
  #define RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_READY_OFFSET                                                      (6)
  #define RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_READY_MASK                                                        (0x1 << RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_READY_OFFSET)
  #define RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_ADDR_OFFSET                                                       (1)
  #define RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_ADDR_MASK                                                         (0x1F << RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_ADDR_OFFSET)
  #define RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_EN_OFFSET                                                         (0)
  #define RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_EN_MASK                                                           (0x1 << RTL8380_EXTRA_GPIO_CTRL_EXTRA_GPIO_EN_OFFSET)

#define RTL8380_EXTRA_GPIO_DIR_0_ADDR                                                                          (0xA0E4)
  #define RTL8380_EXTRA_GPIO_DIR_0_EXTRA_GPIO_DIR_31_0_OFFSET                                                  (0)
  #define RTL8380_EXTRA_GPIO_DIR_0_EXTRA_GPIO_DIR_31_0_MASK                                                    (0xFFFFFFFF << RTL8380_EXTRA_GPIO_DIR_0_EXTRA_GPIO_DIR_31_0_OFFSET)

#define RTL8380_EXTRA_GPIO_DIR_1_ADDR                                                                          (0xA0E8)
  #define RTL8380_EXTRA_GPIO_DIR_1_EXTRA_GPIO_DIR_36_32_OFFSET                                                 (0)
  #define RTL8380_EXTRA_GPIO_DIR_1_EXTRA_GPIO_DIR_36_32_MASK                                                   (0x1F << RTL8380_EXTRA_GPIO_DIR_1_EXTRA_GPIO_DIR_36_32_OFFSET)

#define RTL8380_EXTRA_GPIO_DATA_0_ADDR                                                                         (0xA0EC)
  #define RTL8380_EXTRA_GPIO_DATA_0_EXTRA_GPIO_DATA_31_0_OFFSET                                                (0)
  #define RTL8380_EXTRA_GPIO_DATA_0_EXTRA_GPIO_DATA_31_0_MASK                                                  (0xFFFFFFFF << RTL8380_EXTRA_GPIO_DATA_0_EXTRA_GPIO_DATA_31_0_OFFSET)

#define RTL8380_EXTRA_GPIO_DATA_1_ADDR                                                                         (0xA0F0)
  #define RTL8380_EXTRA_GPIO_DATA_1_EXTRA_GPIO_DATA_36_32_OFFSET                                               (0)
  #define RTL8380_EXTRA_GPIO_DATA_1_EXTRA_GPIO_DATA_36_32_MASK                                                 (0x1F << RTL8380_EXTRA_GPIO_DATA_1_EXTRA_GPIO_DATA_36_32_OFFSET)

/*
 * Feature: HW Misc 
 */
#define RTL8380_BOND_DBG_ADDR                                                                                  (0x1008)
  #define RTL8380_BOND_DBG_BO_24_0_OFFSET                                                                      (0)
  #define RTL8380_BOND_DBG_BO_24_0_MASK                                                                        (0x1FFFFFF << RTL8380_BOND_DBG_BO_24_0_OFFSET)

#define RTL8380_STRAP_DBG_ADDR                                                                                 (0x100C)
  #define RTL8380_STRAP_DBG_STRP_31_0_OFFSET                                                                   (0)
  #define RTL8380_STRAP_DBG_STRP_31_0_MASK                                                                     (0xFFFFFFFF << RTL8380_STRAP_DBG_STRP_31_0_OFFSET)

#define RTL8380_INT_RW_CTRL_ADDR                                                                               (0x58)
  #define RTL8380_INT_RW_CTRL_INT_WRITE_EN_OFFSET                                                              (1)
  #define RTL8380_INT_RW_CTRL_INT_WRITE_EN_MASK                                                                (0x1 << RTL8380_INT_RW_CTRL_INT_WRITE_EN_OFFSET)
  #define RTL8380_INT_RW_CTRL_INT_READ_EN_OFFSET                                                               (0)
  #define RTL8380_INT_RW_CTRL_INT_READ_EN_MASK                                                                 (0x1 << RTL8380_INT_RW_CTRL_INT_READ_EN_OFFSET)

#define RTL8380_INT_MODE_CTRL_ADDR                                                                             (0x5C)
  #define RTL8380_INT_MODE_CTRL_SDS5_INTF_MODE_2_0_OFFSET                                                      (3)
  #define RTL8380_INT_MODE_CTRL_SDS5_INTF_MODE_2_0_MASK                                                        (0x7 << RTL8380_INT_MODE_CTRL_SDS5_INTF_MODE_2_0_OFFSET)
  #define RTL8380_INT_MODE_CTRL_SDS4_INTF_MODE_2_0_OFFSET                                                      (0)
  #define RTL8380_INT_MODE_CTRL_SDS4_INTF_MODE_2_0_MASK                                                        (0x7 << RTL8380_INT_MODE_CTRL_SDS4_INTF_MODE_2_0_OFFSET)

#define RTL8380_IO_DRIVING_ABILITY_CTRL_ADDR                                                                   (0x1010)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SLV_SPI_IO_DRV_OFFSET                                                (29)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SLV_SPI_IO_DRV_MASK                                                  (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_SLV_SPI_IO_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SLV_SPI_IO_SLEW_OFFSET                                               (28)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SLV_SPI_IO_SLEW_MASK                                                 (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_SLV_SPI_IO_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_CK_DRV_OFFSET                                                    (27)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_CK_DRV_MASK                                                      (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_CK_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_CK_SLEW_OFFSET                                                   (26)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_CK_SLEW_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_CK_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_IO_DRV_OFFSET                                                    (25)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_IO_DRV_MASK                                                      (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_IO_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_IO_SLEW_OFFSET                                                   (24)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_IO_SLEW_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_MDX_IO_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_CK_DRV_OFFSET                                                    (23)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_CK_DRV_MASK                                                      (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_LED_CK_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_CK_SLEW_OFFSET                                                   (22)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_CK_SLEW_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_LED_CK_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_DA_DRV_OFFSET                                                    (21)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_DA_DRV_MASK                                                      (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_LED_DA_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_DA_SLEW_OFFSET                                                   (20)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_LED_DA_SLEW_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_LED_DA_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_DP_2_0_OFFSET                                                  (17)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_DP_2_0_MASK                                                    (0x7 << RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_DP_2_0_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_DN_2_0_OFFSET                                                  (14)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_DN_2_0_MASK                                                    (0x7 << RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_DN_2_0_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_MODE_OFFSET                                                    (13)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_MODE_MASK                                                      (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_MODE_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_CK_DRV_OFFSET                                                  (12)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_CK_DRV_MASK                                                    (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_CK_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_IO_DRV_OFFSET                                                  (11)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_IO_DRV_MASK                                                    (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_IO_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_RXC_DRV_OFFSET                                                 (10)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_RXC_DRV_MASK                                                   (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_RGMII_RXC_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_CK_DRV_OFFSET                                                   (9)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_CK_DRV_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_CK_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_CK_SLEW_OFFSET                                                  (8)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_CK_SLEW_MASK                                                    (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_CK_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_IO_DRV_OFFSET                                                   (7)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_IO_DRV_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_IO_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_IO_SLEW_OFFSET                                                  (6)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_IO_SLEW_MASK                                                    (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_GMII_IO_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_CK_DRV_OFFSET                                                    (5)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_CK_DRV_MASK                                                      (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_CK_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_CK_SLEW_OFFSET                                                   (4)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_CK_SLEW_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_CK_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_IO_DRV_OFFSET                                                    (3)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_IO_DRV_MASK                                                      (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_IO_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_IO_SLEW_OFFSET                                                   (2)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_IO_SLEW_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_SPI_IO_SLEW_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GPIO_IO_DRV_OFFSET                                                   (1)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GPIO_IO_DRV_MASK                                                     (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_GPIO_IO_DRV_OFFSET)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GPIO_IO_SLEW_OFFSET                                                  (0)
  #define RTL8380_IO_DRIVING_ABILITY_CTRL_GPIO_IO_SLEW_MASK                                                    (0x1 << RTL8380_IO_DRIVING_ABILITY_CTRL_GPIO_IO_SLEW_OFFSET)

#define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_ADDR                                                               (0x1014)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_DP_2_0_OFFSET                                              (6)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_DP_2_0_MASK                                                (0x7 << RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_DP_2_0_OFFSET)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_DN_2_0_OFFSET                                              (3)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_DN_2_0_MASK                                                (0x7 << RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_DN_2_0_OFFSET)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_MODE_OFFSET                                                (2)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_MODE_MASK                                                  (0x1 << RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_MODE_OFFSET)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_CK_DRV_OFFSET                                              (1)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_CK_DRV_MASK                                                (0x1 << RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_CK_DRV_OFFSET)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_IO_DRV_OFFSET                                              (0)
  #define RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_IO_DRV_MASK                                                (0x1 << RTL8380_RGMII1_DRIVING_ABILITY_CTRL_RGMII_IO_DRV_OFFSET)

#define RTL8380_EFUSE_EN_CTRL_ADDR                                                                             (0x60)
  #define RTL8380_EFUSE_EN_CTRL_EFUSE_ACCESS_EN_OFFSET                                                         (0)
  #define RTL8380_EFUSE_EN_CTRL_EFUSE_ACCESS_EN_MASK                                                           (0xFFFFFFFF << RTL8380_EFUSE_EN_CTRL_EFUSE_ACCESS_EN_OFFSET)

#define RTL8380_EFUSE_TRIG_CTRL_ADDR                                                                           (0x64)
  #define RTL8380_EFUSE_TRIG_CTRL_EFUSE_TRIG_OFFSET                                                            (0)
  #define RTL8380_EFUSE_TRIG_CTRL_EFUSE_TRIG_MASK                                                              (0x1 << RTL8380_EFUSE_TRIG_CTRL_EFUSE_TRIG_OFFSET)

#define RTL8380_EFUSE_CMD_CTRL_ADDR                                                                            (0x68)
  #define RTL8380_EFUSE_CMD_CTRL_EFUSE_WDATA_OFFSET                                                            (9)
  #define RTL8380_EFUSE_CMD_CTRL_EFUSE_WDATA_MASK                                                              (0xFFFF << RTL8380_EFUSE_CMD_CTRL_EFUSE_WDATA_OFFSET)
  #define RTL8380_EFUSE_CMD_CTRL_EFUSE_ADDR_7_0_OFFSET                                                         (1)
  #define RTL8380_EFUSE_CMD_CTRL_EFUSE_ADDR_7_0_MASK                                                           (0xFF << RTL8380_EFUSE_CMD_CTRL_EFUSE_ADDR_7_0_OFFSET)
  #define RTL8380_EFUSE_CMD_CTRL_EFUSE_CMD_OFFSET                                                              (0)
  #define RTL8380_EFUSE_CMD_CTRL_EFUSE_CMD_MASK                                                                (0x1 << RTL8380_EFUSE_CMD_CTRL_EFUSE_CMD_OFFSET)

#define RTL8380_EFUSE_GLB_CTRL_ADDR                                                                            (0x6C)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_TIMEOUT_FLAG_OFFSET                                                     (4)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_TIMEOUT_FLAG_MASK                                                       (0x1 << RTL8380_EFUSE_GLB_CTRL_EFUSE_TIMEOUT_FLAG_OFFSET)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_TIMEOUT_EN_OFFSET                                                       (3)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_TIMEOUT_EN_MASK                                                         (0x1 << RTL8380_EFUSE_GLB_CTRL_EFUSE_TIMEOUT_EN_OFFSET)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_TMRF_OFFSET                                                             (1)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_TMRF_MASK                                                               (0x3 << RTL8380_EFUSE_GLB_CTRL_EFUSE_TMRF_OFFSET)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_SA_SEL_OFFSET                                                           (0)
  #define RTL8380_EFUSE_GLB_CTRL_EFUSE_SA_SEL_MASK                                                             (0x1 << RTL8380_EFUSE_GLB_CTRL_EFUSE_SA_SEL_OFFSET)

#define RTL8380_EFUSE_DATA_CTRL_ADDR                                                                           (0x70)
  #define RTL8380_EFUSE_DATA_CTRL_EFUSE_RDATA_OFFSET                                                           (0)
  #define RTL8380_EFUSE_DATA_CTRL_EFUSE_RDATA_MASK                                                             (0xFFFF << RTL8380_EFUSE_DATA_CTRL_EFUSE_RDATA_OFFSET)

#define RTL8380_SPD_SENSOR0_CTRL_ADDR                                                                          (0x74)
  #define RTL8380_SPD_SENSOR0_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL8380_SPD_SENSOR0_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL8380_SPD_SENSOR0_CTRL_DSS_RST_N_OFFSET)
  #define RTL8380_SPD_SENSOR0_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL8380_SPD_SENSOR0_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL8380_SPD_SENSOR0_CTRL_RO_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR0_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL8380_SPD_SENSOR0_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL8380_SPD_SENSOR0_CTRL_WIRE_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR0_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL8380_SPD_SENSOR0_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL8380_SPD_SENSOR0_CTRL_DATA_IN_OFFSET)

#define RTL8380_SPD_SENSOR1_CTRL_ADDR                                                                          (0x78)
  #define RTL8380_SPD_SENSOR1_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL8380_SPD_SENSOR1_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL8380_SPD_SENSOR1_CTRL_DSS_RST_N_OFFSET)
  #define RTL8380_SPD_SENSOR1_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL8380_SPD_SENSOR1_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL8380_SPD_SENSOR1_CTRL_RO_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR1_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL8380_SPD_SENSOR1_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL8380_SPD_SENSOR1_CTRL_WIRE_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR1_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL8380_SPD_SENSOR1_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL8380_SPD_SENSOR1_CTRL_DATA_IN_OFFSET)

#define RTL8380_SPD_SENSOR2_CTRL_ADDR                                                                          (0x7C)
  #define RTL8380_SPD_SENSOR2_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL8380_SPD_SENSOR2_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL8380_SPD_SENSOR2_CTRL_DSS_RST_N_OFFSET)
  #define RTL8380_SPD_SENSOR2_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL8380_SPD_SENSOR2_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL8380_SPD_SENSOR2_CTRL_RO_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR2_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL8380_SPD_SENSOR2_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL8380_SPD_SENSOR2_CTRL_WIRE_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR2_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL8380_SPD_SENSOR2_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL8380_SPD_SENSOR2_CTRL_DATA_IN_OFFSET)

#define RTL8380_SPD_SENSOR3_CTRL_ADDR                                                                          (0x80)
  #define RTL8380_SPD_SENSOR3_CTRL_DSS_RST_N_OFFSET                                                            (24)
  #define RTL8380_SPD_SENSOR3_CTRL_DSS_RST_N_MASK                                                              (0x1 << RTL8380_SPD_SENSOR3_CTRL_DSS_RST_N_OFFSET)
  #define RTL8380_SPD_SENSOR3_CTRL_RO_SEL_OFFSET                                                               (21)
  #define RTL8380_SPD_SENSOR3_CTRL_RO_SEL_MASK                                                                 (0x7 << RTL8380_SPD_SENSOR3_CTRL_RO_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR3_CTRL_WIRE_SEL_OFFSET                                                             (20)
  #define RTL8380_SPD_SENSOR3_CTRL_WIRE_SEL_MASK                                                               (0x1 << RTL8380_SPD_SENSOR3_CTRL_WIRE_SEL_OFFSET)
  #define RTL8380_SPD_SENSOR3_CTRL_DATA_IN_OFFSET                                                              (0)
  #define RTL8380_SPD_SENSOR3_CTRL_DATA_IN_MASK                                                                (0xFFFFF << RTL8380_SPD_SENSOR3_CTRL_DATA_IN_OFFSET)

#define RTL8380_SPD_SENSOR0_RESULT_ADDR                                                                        (0x84)
  #define RTL8380_SPD_SENSOR0_RESULT_READY_OFFSET                                                              (21)
  #define RTL8380_SPD_SENSOR0_RESULT_READY_MASK                                                                (0x1 << RTL8380_SPD_SENSOR0_RESULT_READY_OFFSET)
  #define RTL8380_SPD_SENSOR0_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL8380_SPD_SENSOR0_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL8380_SPD_SENSOR0_RESULT_WSORT_GO_OFFSET)
  #define RTL8380_SPD_SENSOR0_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL8380_SPD_SENSOR0_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL8380_SPD_SENSOR0_RESULT_COUNT_OUT_OFFSET)

#define RTL8380_SPD_SENSOR1_RESULT_ADDR                                                                        (0x88)
  #define RTL8380_SPD_SENSOR1_RESULT_READY_OFFSET                                                              (21)
  #define RTL8380_SPD_SENSOR1_RESULT_READY_MASK                                                                (0x1 << RTL8380_SPD_SENSOR1_RESULT_READY_OFFSET)
  #define RTL8380_SPD_SENSOR1_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL8380_SPD_SENSOR1_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL8380_SPD_SENSOR1_RESULT_WSORT_GO_OFFSET)
  #define RTL8380_SPD_SENSOR1_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL8380_SPD_SENSOR1_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL8380_SPD_SENSOR1_RESULT_COUNT_OUT_OFFSET)

#define RTL8380_SPD_SENSOR2_RESULT_ADDR                                                                        (0x8C)
  #define RTL8380_SPD_SENSOR2_RESULT_READY_OFFSET                                                              (21)
  #define RTL8380_SPD_SENSOR2_RESULT_READY_MASK                                                                (0x1 << RTL8380_SPD_SENSOR2_RESULT_READY_OFFSET)
  #define RTL8380_SPD_SENSOR2_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL8380_SPD_SENSOR2_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL8380_SPD_SENSOR2_RESULT_WSORT_GO_OFFSET)
  #define RTL8380_SPD_SENSOR2_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL8380_SPD_SENSOR2_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL8380_SPD_SENSOR2_RESULT_COUNT_OUT_OFFSET)

#define RTL8380_SPD_SENSOR3_RESULT_ADDR                                                                        (0x90)
  #define RTL8380_SPD_SENSOR3_RESULT_READY_OFFSET                                                              (21)
  #define RTL8380_SPD_SENSOR3_RESULT_READY_MASK                                                                (0x1 << RTL8380_SPD_SENSOR3_RESULT_READY_OFFSET)
  #define RTL8380_SPD_SENSOR3_RESULT_WSORT_GO_OFFSET                                                           (20)
  #define RTL8380_SPD_SENSOR3_RESULT_WSORT_GO_MASK                                                             (0x1 << RTL8380_SPD_SENSOR3_RESULT_WSORT_GO_OFFSET)
  #define RTL8380_SPD_SENSOR3_RESULT_COUNT_OUT_OFFSET                                                          (0)
  #define RTL8380_SPD_SENSOR3_RESULT_COUNT_OUT_MASK                                                            (0xFFFFF << RTL8380_SPD_SENSOR3_RESULT_COUNT_OUT_OFFSET)

#define RTL8380_TDM_CFG_ADDR                                                                                   (0x94)
  #define RTL8380_TDM_CFG_CFG_TDM_MODE_3_0_OFFSET                                                              (1)
  #define RTL8380_TDM_CFG_CFG_TDM_MODE_3_0_MASK                                                                (0xF << RTL8380_TDM_CFG_CFG_TDM_MODE_3_0_OFFSET)
  #define RTL8380_TDM_CFG_CFG_TDM_MODE_EN_OFFSET                                                               (0)
  #define RTL8380_TDM_CFG_CFG_TDM_MODE_EN_MASK                                                                 (0x1 << RTL8380_TDM_CFG_CFG_TDM_MODE_EN_OFFSET)

#define RTL8380_THERMAL_METER_CTRL0_ADDR                                                                       (0x98)
  #define RTL8380_THERMAL_METER_CTRL0_TM_LOWCMP_EN_OFFSET                                                      (30)
  #define RTL8380_THERMAL_METER_CTRL0_TM_LOWCMP_EN_MASK                                                        (0x1 << RTL8380_THERMAL_METER_CTRL0_TM_LOWCMP_EN_OFFSET)
  #define RTL8380_THERMAL_METER_CTRL0_TM_LOW_THR_OFFSET                                                        (24)
  #define RTL8380_THERMAL_METER_CTRL0_TM_LOW_THR_MASK                                                          (0x3F << RTL8380_THERMAL_METER_CTRL0_TM_LOW_THR_OFFSET)
  #define RTL8380_THERMAL_METER_CTRL0_TM_HIGHCMP_EN_OFFSET                                                     (22)
  #define RTL8380_THERMAL_METER_CTRL0_TM_HIGHCMP_EN_MASK                                                       (0x1 << RTL8380_THERMAL_METER_CTRL0_TM_HIGHCMP_EN_OFFSET)
  #define RTL8380_THERMAL_METER_CTRL0_TM_HIGH_THR_OFFSET                                                       (16)
  #define RTL8380_THERMAL_METER_CTRL0_TM_HIGH_THR_MASK                                                         (0x3F << RTL8380_THERMAL_METER_CTRL0_TM_HIGH_THR_OFFSET)
  #define RTL8380_THERMAL_METER_CTRL0_REVERSE_CMP_OUT_OFFSET                                                   (1)
  #define RTL8380_THERMAL_METER_CTRL0_REVERSE_CMP_OUT_MASK                                                     (0x1 << RTL8380_THERMAL_METER_CTRL0_REVERSE_CMP_OUT_OFFSET)
  #define RTL8380_THERMAL_METER_CTRL0_TM_ENABLE_OFFSET                                                         (0)
  #define RTL8380_THERMAL_METER_CTRL0_TM_ENABLE_MASK                                                           (0x1 << RTL8380_THERMAL_METER_CTRL0_TM_ENABLE_OFFSET)

#define RTL8380_THERMAL_METER_CTRL1_ADDR                                                                       (0x9C)
  #define RTL8380_THERMAL_METER_CTRL1_PWRON_DLY_OFFSET                                                         (0)
  #define RTL8380_THERMAL_METER_CTRL1_PWRON_DLY_MASK                                                           (0xFFFF << RTL8380_THERMAL_METER_CTRL1_PWRON_DLY_OFFSET)

#define RTL8380_THERMAL_METER_CTRL2_ADDR                                                                       (0xA0)
  #define RTL8380_THERMAL_METER_CTRL2_COMPARE_DLY_OFFSET                                                       (16)
  #define RTL8380_THERMAL_METER_CTRL2_COMPARE_DLY_MASK                                                         (0xFFFF << RTL8380_THERMAL_METER_CTRL2_COMPARE_DLY_OFFSET)
  #define RTL8380_THERMAL_METER_CTRL2_SAMPLE_DLY_OFFSET                                                        (0)
  #define RTL8380_THERMAL_METER_CTRL2_SAMPLE_DLY_MASK                                                          (0xFFFF << RTL8380_THERMAL_METER_CTRL2_SAMPLE_DLY_OFFSET)

#define RTL8380_THERMAL_METER_RESULT_ADDR                                                                      (0xA4)
  #define RTL8380_THERMAL_METER_RESULT_DATA_SAMPLED_OFFSET                                                     (9)
  #define RTL8380_THERMAL_METER_RESULT_DATA_SAMPLED_MASK                                                       (0x1 << RTL8380_THERMAL_METER_RESULT_DATA_SAMPLED_OFFSET)
  #define RTL8380_THERMAL_METER_RESULT_DATA_VALID_OFFSET                                                       (8)
  #define RTL8380_THERMAL_METER_RESULT_DATA_VALID_MASK                                                         (0x1 << RTL8380_THERMAL_METER_RESULT_DATA_VALID_OFFSET)
  #define RTL8380_THERMAL_METER_RESULT_TEMP_OUT_OFFSET                                                         (0)
  #define RTL8380_THERMAL_METER_RESULT_TEMP_OUT_MASK                                                           (0x3F << RTL8380_THERMAL_METER_RESULT_TEMP_OUT_OFFSET)

#define RTL8380_VOLTAGE_CTRL_ADDR                                                                              (0xA8)
  #define RTL8380_VOLTAGE_CTRL_VOLCTRL_L_OFFSET                                                                (0)
  #define RTL8380_VOLTAGE_CTRL_VOLCTRL_L_MASK                                                                  (0xF << RTL8380_VOLTAGE_CTRL_VOLCTRL_L_OFFSET)

#define RTL8380_SYNCE_CHIP_CTRL_ADDR                                                                           (0xAC)
  #define RTL8380_SYNCE_CHIP_CTRL_FIBER_SYNCE125_L_SEL_OFFSET                                                  (0)
  #define RTL8380_SYNCE_CHIP_CTRL_FIBER_SYNCE125_L_SEL_MASK                                                    (0x1 << RTL8380_SYNCE_CHIP_CTRL_FIBER_SYNCE125_L_SEL_OFFSET)

#define RTL8380_DEBUG_MODE_ADDR                                                                                (0xB0)
  #define RTL8380_DEBUG_MODE_DEBUG_MODE_OFFSET                                                                 (0)
  #define RTL8380_DEBUG_MODE_DEBUG_MODE_MASK                                                                   (0xFFFFFFFF << RTL8380_DEBUG_MODE_DEBUG_MODE_OFFSET)

#define RTL8380_DEBUG_SUB_MODE0_ADDR                                                                           (0xB4)
  #define RTL8380_DEBUG_SUB_MODE0_DEBUG_SUB_MODE0_OFFSET                                                       (0)
  #define RTL8380_DEBUG_SUB_MODE0_DEBUG_SUB_MODE0_MASK                                                         (0xFFFFFFFF << RTL8380_DEBUG_SUB_MODE0_DEBUG_SUB_MODE0_OFFSET)

#define RTL8380_DEBUG_SUB_MODE1_ADDR                                                                           (0xB8)
  #define RTL8380_DEBUG_SUB_MODE1_DEBUG_SUB_MODE1_OFFSET                                                       (0)
  #define RTL8380_DEBUG_SUB_MODE1_DEBUG_SUB_MODE1_MASK                                                         (0xFFFFFFFF << RTL8380_DEBUG_SUB_MODE1_DEBUG_SUB_MODE1_OFFSET)

#define RTL8380_DEBUG_SUB_MODE2_ADDR                                                                           (0xBC)
  #define RTL8380_DEBUG_SUB_MODE2_DEBUG_SUB_MODE2_OFFSET                                                       (0)
  #define RTL8380_DEBUG_SUB_MODE2_DEBUG_SUB_MODE2_MASK                                                         (0xFFFFFFFF << RTL8380_DEBUG_SUB_MODE2_DEBUG_SUB_MODE2_OFFSET)

#define RTL8380_DEBUG_SUB_MODE3_ADDR                                                                           (0xC0)
  #define RTL8380_DEBUG_SUB_MODE3_DEBUG_SUB_MODE3_OFFSET                                                       (0)
  #define RTL8380_DEBUG_SUB_MODE3_DEBUG_SUB_MODE3_MASK                                                         (0xFFFFFFFF << RTL8380_DEBUG_SUB_MODE3_DEBUG_SUB_MODE3_OFFSET)

#define RTL8380_DEBUG_SUB_MODE4_ADDR                                                                           (0xC4)
  #define RTL8380_DEBUG_SUB_MODE4_DEBUG_SUB_MODE4_OFFSET                                                       (0)
  #define RTL8380_DEBUG_SUB_MODE4_DEBUG_SUB_MODE4_MASK                                                         (0xFFFFFFFF << RTL8380_DEBUG_SUB_MODE4_DEBUG_SUB_MODE4_OFFSET)

#define RTL8380_DEBUG_SUB_MODE5_ADDR                                                                           (0xC8)
  #define RTL8380_DEBUG_SUB_MODE5_DEBUG_SUB_MODE5_OFFSET                                                       (0)
  #define RTL8380_DEBUG_SUB_MODE5_DEBUG_SUB_MODE5_MASK                                                         (0xFFFFFFFF << RTL8380_DEBUG_SUB_MODE5_DEBUG_SUB_MODE5_OFFSET)

#define RTL8380_DMY_REG2_ADDR                                                                                  (0xCC)
  #define RTL8380_DMY_REG2_DUMMY_OFFSET                                                                        (0)
  #define RTL8380_DMY_REG2_DUMMY_MASK                                                                          (0xFFFFFFFF << RTL8380_DMY_REG2_DUMMY_OFFSET)

#define RTL8380_EXT_VERSION_ADDR                                                                               (0xD0)
  #define RTL8380_EXT_VERSION_DUMMY_OFFSET                                                                     (5)
  #define RTL8380_EXT_VERSION_DUMMY_MASK                                                                       (0x7FFFFFF << RTL8380_EXT_VERSION_DUMMY_OFFSET)
  #define RTL8380_EXT_VERSION_EXT_VER_OFFSET                                                                   (0)
  #define RTL8380_EXT_VERSION_EXT_VER_MASK                                                                     (0x1F << RTL8380_EXT_VERSION_EXT_VER_OFFSET)

/*
 * Feature: Chp Information 
 */
#define RTL8380_MODEL_NAME_INFO_ADDR                                                                           (0xD4)
  #define RTL8380_MODEL_NAME_INFO_RTL_ID_OFFSET                                                                (16)
  #define RTL8380_MODEL_NAME_INFO_RTL_ID_MASK                                                                  (0xFFFF << RTL8380_MODEL_NAME_INFO_RTL_ID_OFFSET)
  #define RTL8380_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET                                                        (11)
  #define RTL8380_MODEL_NAME_INFO_MODEL_CHAR_1ST_MASK                                                          (0x1F << RTL8380_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET)
  #define RTL8380_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET                                                        (6)
  #define RTL8380_MODEL_NAME_INFO_MODEL_CHAR_2ND_MASK                                                          (0x1F << RTL8380_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET)
  #define RTL8380_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET                                                        (1)
  #define RTL8380_MODEL_NAME_INFO_MODEL_CHAR_3RD_MASK                                                          (0x1F << RTL8380_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET)

#define RTL8380_CHIP_INFO_ADDR                                                                                 (0xD8)
  #define RTL8380_CHIP_INFO_CHIP_INFO_EN_OFFSET                                                                (28)
  #define RTL8380_CHIP_INFO_CHIP_INFO_EN_MASK                                                                  (0xF << RTL8380_CHIP_INFO_CHIP_INFO_EN_OFFSET)
  #define RTL8380_CHIP_INFO_CHIP_VER_OFFSET                                                                    (16)
  #define RTL8380_CHIP_INFO_CHIP_VER_MASK                                                                      (0x1F << RTL8380_CHIP_INFO_CHIP_VER_OFFSET)
  #define RTL8380_CHIP_INFO_RL_ID_OFFSET                                                                       (0)
  #define RTL8380_CHIP_INFO_RL_ID_MASK                                                                         (0xFFFF << RTL8380_CHIP_INFO_RL_ID_OFFSET)

#define RTL8380_MODEL_INFO_ADDR                                                                                (0xDC)
  #define RTL8380_MODEL_INFO_MODEL_ID_OFFSET                                                                   (0)
  #define RTL8380_MODEL_INFO_MODEL_ID_MASK                                                                     (0x3F << RTL8380_MODEL_INFO_MODEL_ID_OFFSET)

/*
 * Feature: MAC Control 
 */
#define RTL8380_I2C_SLV_ADDR_CTRL_ADDR                                                                         (0xA300)
  #define RTL8380_I2C_SLV_ADDR_CTRL_I2C_DEVICE_ADDR_OFFSET                                                     (0)
  #define RTL8380_I2C_SLV_ADDR_CTRL_I2C_DEVICE_ADDR_MASK                                                       (0x7F << RTL8380_I2C_SLV_ADDR_CTRL_I2C_DEVICE_ADDR_OFFSET)

#define RTL8380_MAC_IF_CTRL_ADDR                                                                               (0x1018)
  #define RTL8380_MAC_IF_CTRL_I2C_MODE_SEL_OFFSET                                                              (1)
  #define RTL8380_MAC_IF_CTRL_I2C_MODE_SEL_MASK                                                                (0x1 << RTL8380_MAC_IF_CTRL_I2C_MODE_SEL_OFFSET)
  #define RTL8380_MAC_IF_CTRL_REG_IF_SEL_OFFSET                                                                (0)
  #define RTL8380_MAC_IF_CTRL_REG_IF_SEL_MASK                                                                  (0x1 << RTL8380_MAC_IF_CTRL_REG_IF_SEL_OFFSET)

#define RTL8380_MAC_MAX_LEN_CTRL_ADDR                                                                          (0xA9E0)
  #define RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET                                                      (28)
  #define RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_TAG_INC_MASK                                                        (0x1 << RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET)
  #define RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET                                                 (14)
  #define RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_MASK                                                   (0x3FFF << RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET)
  #define RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_1G_SEL_OFFSET                                                       (0)
  #define RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_1G_SEL_MASK                                                         (0x3FFF << RTL8380_MAC_MAX_LEN_CTRL_MAX_LEN_1G_SEL_OFFSET)

#define RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_ADDR                                                               (0x6B00)
  #define RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_TAG_INC_OFFSET                                           (28)
  #define RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_TAG_INC_MASK                                             (0x1 << RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_TAG_INC_OFFSET)
  #define RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_100M_10M_SEL_OFFSET                                      (14)
  #define RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_100M_10M_SEL_MASK                                        (0x3FFF << RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_100M_10M_SEL_OFFSET)
  #define RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_1G_SEL_OFFSET                                            (0)
  #define RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_1G_SEL_MASK                                              (0x3FFF << RTL8380_MAC_MAX_LEN_CTRL_DUPLICATED_MAX_LEN_1G_SEL_OFFSET)

#define RTL8380_MAC_GLB_CTRL_ADDR                                                                              (0xA9E4)
  #define RTL8380_MAC_GLB_CTRL_PADDING_SEL_OFFSET                                                              (23)
  #define RTL8380_MAC_GLB_CTRL_PADDING_SEL_MASK                                                                (0xFF << RTL8380_MAC_GLB_CTRL_PADDING_SEL_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_EN_IOL_LEN_ERR_OFFSET                                                           (22)
  #define RTL8380_MAC_GLB_CTRL_EN_IOL_LEN_ERR_MASK                                                             (0x1 << RTL8380_MAC_GLB_CTRL_EN_IOL_LEN_ERR_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_EN_IOL_MAX_LEN_OFFSET                                                           (21)
  #define RTL8380_MAC_GLB_CTRL_EN_IOL_MAX_LEN_MASK                                                             (0x1 << RTL8380_MAC_GLB_CTRL_EN_IOL_MAX_LEN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_ENFWDPAUSE_OFFSET                                                               (19)
  #define RTL8380_MAC_GLB_CTRL_ENFWDPAUSE_MASK                                                                 (0x1 << RTL8380_MAC_GLB_CTRL_ENFWDPAUSE_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_IOL_PAUSE_EN_OFFSET                                                             (18)
  #define RTL8380_MAC_GLB_CTRL_IOL_PAUSE_EN_MASK                                                               (0x1 << RTL8380_MAC_GLB_CTRL_IOL_PAUSE_EN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_LIMIT_PAUSE_EN_OFFSET                                                           (17)
  #define RTL8380_MAC_GLB_CTRL_LIMIT_PAUSE_EN_MASK                                                             (0x1 << RTL8380_MAC_GLB_CTRL_LIMIT_PAUSE_EN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_PADDING_UND_SIZE_EN_OFFSET                                                      (16)
  #define RTL8380_MAC_GLB_CTRL_PADDING_UND_SIZE_EN_MASK                                                        (0x1 << RTL8380_MAC_GLB_CTRL_PADDING_UND_SIZE_EN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET                                                        (11)
  #define RTL8380_MAC_GLB_CTRL_LATE_COLI_DROP_EN_MASK                                                          (0x1 << RTL8380_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET                                                         (10)
  #define RTL8380_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_MASK                                                           (0x1 << RTL8380_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET                                                              (9)
  #define RTL8380_MAC_GLB_CTRL_BKOFF_SPDUP_MASK                                                                (0x1 << RTL8380_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_BKOFF_SEL_OFFSET                                                                (7)
  #define RTL8380_MAC_GLB_CTRL_BKOFF_SEL_MASK                                                                  (0x3 << RTL8380_MAC_GLB_CTRL_BKOFF_SEL_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET                                                          (6)
  #define RTL8380_MAC_GLB_CTRL_HALF_48PASS1_EN_MASK                                                            (0x1 << RTL8380_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET                                                          (5)
  #define RTL8380_MAC_GLB_CTRL_BKPRES_MTHD_SEL_MASK                                                            (0x1 << RTL8380_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET                                                            (3)
  #define RTL8380_MAC_GLB_CTRL_DEFER_IPG_SEL_MASK                                                              (0x3 << RTL8380_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_IPG_CMPSTN_EN_OFFSET                                                            (2)
  #define RTL8380_MAC_GLB_CTRL_IPG_CMPSTN_EN_MASK                                                              (0x1 << RTL8380_MAC_GLB_CTRL_IPG_CMPSTN_EN_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_IPG_SEL_OFFSET                                                                  (1)
  #define RTL8380_MAC_GLB_CTRL_IPG_SEL_MASK                                                                    (0x1 << RTL8380_MAC_GLB_CTRL_IPG_SEL_OFFSET)
  #define RTL8380_MAC_GLB_CTRL_COL_PKT_DROP_OFFSET                                                             (0)
  #define RTL8380_MAC_GLB_CTRL_COL_PKT_DROP_MASK                                                               (0x1 << RTL8380_MAC_GLB_CTRL_COL_PKT_DROP_OFFSET)

#define RTL8380_MAC_PORT_CTRL_ADDR(port)                                                                       (0xD560 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_MAC_PORT_CTRL_RX_FIFO_ERROR_OFFSET                                                           (14)
  #define RTL8380_MAC_PORT_CTRL_RX_FIFO_ERROR_MASK                                                             (0x1 << RTL8380_MAC_PORT_CTRL_RX_FIFO_ERROR_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_RX_ENTRY_ERROR_OFFSET                                                          (13)
  #define RTL8380_MAC_PORT_CTRL_RX_ENTRY_ERROR_MASK                                                            (0x1 << RTL8380_MAC_PORT_CTRL_RX_ENTRY_ERROR_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_TX_FIFO_ERROR_OFFSET                                                           (12)
  #define RTL8380_MAC_PORT_CTRL_TX_FIFO_ERROR_MASK                                                             (0x1 << RTL8380_MAC_PORT_CTRL_TX_FIFO_ERROR_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_TX_ENTRY_ERROR_OFFSET                                                          (11)
  #define RTL8380_MAC_PORT_CTRL_TX_ENTRY_ERROR_MASK                                                            (0x1 << RTL8380_MAC_PORT_CTRL_TX_ENTRY_ERROR_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_RX_RXER_CHK_EN_OFFSET                                                          (10)
  #define RTL8380_MAC_PORT_CTRL_RX_RXER_CHK_EN_MASK                                                            (0x1 << RTL8380_MAC_PORT_CTRL_RX_RXER_CHK_EN_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_BYP_TX_CRC_OFFSET                                                              (9)
  #define RTL8380_MAC_PORT_CTRL_BYP_TX_CRC_MASK                                                                (0x1 << RTL8380_MAC_PORT_CTRL_BYP_TX_CRC_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET                                                        (8)
  #define RTL8380_MAC_PORT_CTRL_PASS_ALL_MODE_EN_MASK                                                          (0x1 << RTL8380_MAC_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET                                                           (6)
  #define RTL8380_MAC_PORT_CTRL_PRECOLLAT_SEL_MASK                                                             (0x3 << RTL8380_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET                                                           (4)
  #define RTL8380_MAC_PORT_CTRL_LATE_COLI_THR_MASK                                                             (0x3 << RTL8380_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_RX_CHK_CRC_EN_OFFSET                                                           (3)
  #define RTL8380_MAC_PORT_CTRL_RX_CHK_CRC_EN_MASK                                                             (0x1 << RTL8380_MAC_PORT_CTRL_RX_CHK_CRC_EN_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_BKPRES_EN_OFFSET                                                               (2)
  #define RTL8380_MAC_PORT_CTRL_BKPRES_EN_MASK                                                                 (0x1 << RTL8380_MAC_PORT_CTRL_BKPRES_EN_OFFSET)
  #define RTL8380_MAC_PORT_CTRL_TXRX_EN_OFFSET                                                                 (0)
  #define RTL8380_MAC_PORT_CTRL_TXRX_EN_MASK                                                                   (0x3 << RTL8380_MAC_PORT_CTRL_TXRX_EN_OFFSET)

#define RTL8380_HALF_CHG_CTRL_ADDR                                                                             (0xA9E8)
  #define RTL8380_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET                                                             (3)
  #define RTL8380_HALF_CHG_CTRL_CHG_DUP_THR_MASK                                                               (0x1F << RTL8380_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET)
  #define RTL8380_HALF_CHG_CTRL_REG_RXDV_OFFSET                                                                (2)
  #define RTL8380_HALF_CHG_CTRL_REG_RXDV_MASK                                                                  (0x1 << RTL8380_HALF_CHG_CTRL_REG_RXDV_OFFSET)
  #define RTL8380_HALF_CHG_CTRL_REF_RX_CNGST_OFFSET                                                            (1)
  #define RTL8380_HALF_CHG_CTRL_REF_RX_CNGST_MASK                                                              (0x1 << RTL8380_HALF_CHG_CTRL_REF_RX_CNGST_OFFSET)
  #define RTL8380_HALF_CHG_CTRL_FULL_DET_EN_OFFSET                                                             (0)
  #define RTL8380_HALF_CHG_CTRL_FULL_DET_EN_MASK                                                               (0x1 << RTL8380_HALF_CHG_CTRL_FULL_DET_EN_OFFSET)

#define RTL8380_HALF_CHG_STS_ADDR(port)                                                                        (0xD564 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_HALF_CHG_STS_MAC_CHG_DUP_OFFSET                                                              (5)
  #define RTL8380_HALF_CHG_STS_MAC_CHG_DUP_MASK                                                                (0x1 << RTL8380_HALF_CHG_STS_MAC_CHG_DUP_OFFSET)
  #define RTL8380_HALF_CHG_STS_COL_CUR_CNT_OFFSET                                                              (0)
  #define RTL8380_HALF_CHG_STS_COL_CUR_CNT_MASK                                                                (0x1F << RTL8380_HALF_CHG_STS_COL_CUR_CNT_OFFSET)

#define RTL8380_MAC_ADDR_CTRL_ADDR                                                                             (0xA9EC)
  #define RTL8380_MAC_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET                                                       (32)
  #define RTL8380_MAC_ADDR_CTRL_SW_MAC_ADDR_47_32_MASK                                                         (0xFFFF << RTL8380_MAC_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL8380_MAC_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET                                                        (0)
  #define RTL8380_MAC_ADDR_CTRL_SW_MAC_ADDR_31_0_MASK                                                          (0xFFFFFFFF << RTL8380_MAC_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET)

#define RTL8380_MAC_ADDR_CTRL_ALE_ADDR                                                                         (0x6B04)
  #define RTL8380_MAC_ADDR_CTRL_ALE_SW_MAC_ADDR_47_32_OFFSET                                                   (32)
  #define RTL8380_MAC_ADDR_CTRL_ALE_SW_MAC_ADDR_47_32_MASK                                                     (0xFFFF << RTL8380_MAC_ADDR_CTRL_ALE_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL8380_MAC_ADDR_CTRL_ALE_SW_MAC_ADDR_31_0_OFFSET                                                    (0)
  #define RTL8380_MAC_ADDR_CTRL_ALE_SW_MAC_ADDR_31_0_MASK                                                      (0xFFFFFFFF << RTL8380_MAC_ADDR_CTRL_ALE_SW_MAC_ADDR_31_0_OFFSET)

#define RTL8380_MAC_ADDR_CTRL_MAC_ADDR                                                                         (0xA320)
  #define RTL8380_MAC_ADDR_CTRL_MAC_SW_MAC_ADDR_47_32_OFFSET                                                   (32)
  #define RTL8380_MAC_ADDR_CTRL_MAC_SW_MAC_ADDR_47_32_MASK                                                     (0xFFFF << RTL8380_MAC_ADDR_CTRL_MAC_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL8380_MAC_ADDR_CTRL_MAC_SW_MAC_ADDR_31_0_OFFSET                                                    (0)
  #define RTL8380_MAC_ADDR_CTRL_MAC_SW_MAC_ADDR_31_0_MASK                                                      (0xFFFFFFFF << RTL8380_MAC_ADDR_CTRL_MAC_SW_MAC_ADDR_31_0_OFFSET)

#define RTL8380_MAC_EEPROM_DOWN_LOAD_CNTRL_ADDR                                                                (0xA304)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_OFFSET                                               (8)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_MASK                                                 (0x3 << RTL8380_MAC_EEPROM_DOWN_LOAD_CNTRL_SCK_FREQ_SEL_OFFSET)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_OFFSET                                               (0)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_MASK                                                 (0xFF << RTL8380_MAC_EEPROM_DOWN_LOAD_CNTRL_EEEPOM_VALID_OFFSET)

#define RTL8380_MAC_EEPROM_DOWN_LOAD_STS_ADDR                                                                  (0xA308)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET                                            (2)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_MASK                                              (0x1 << RTL8380_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET                                                 (1)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_MASK                                                   (0x1 << RTL8380_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET                                                     (0)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_MASK                                                       (0x1 << RTL8380_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET)

#define RTL8380_MAC_EEPROM_TYPE_CTRL_ADDR                                                                      (0x101C)
  #define RTL8380_MAC_EEPROM_TYPE_CTRL_EEPROM_ADDR_SIZE_SEL_OFFSET                                             (0)
  #define RTL8380_MAC_EEPROM_TYPE_CTRL_EEPROM_ADDR_SIZE_SEL_MASK                                               (0x1 << RTL8380_MAC_EEPROM_TYPE_CTRL_EEPROM_ADDR_SIZE_SEL_OFFSET)

#define RTL8380_MAC_EEPROM_DOWN_LOAD_MAC_POS_ADDR                                                              (0xA30C)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_OFFSET                                          (16)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_MASK                                            (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_END_POS_OFFSET)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_OFFSET                                        (0)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_MASK                                          (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_MAC_POS_MAC_SEG_START_POS_OFFSET)

#define RTL8380_MAC_EEPROM_DOWN_LOAD_PHY_POS_ADDR                                                              (0xA310)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_OFFSET                                          (16)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_MASK                                            (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_END_POS_OFFSET)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_OFFSET                                        (0)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_MASK                                          (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_PHY_POS_PHY_SEG_START_POS_OFFSET)

#define RTL8380_MAC_EEPROM_DOWN_LOAD_TABLE_POS_ADDR                                                            (0xA314)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_TABLE_POS_TABLE_SEG_END_POS_OFFSET                                      (16)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_TABLE_POS_TABLE_SEG_END_POS_MASK                                        (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_TABLE_POS_TABLE_SEG_END_POS_OFFSET)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_TABLE_POS_TABLE_SEG_START_POS_OFFSET                                    (0)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_TABLE_POS_TABLE_SEG_START_POS_MASK                                      (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_TABLE_POS_TABLE_SEG_START_POS_OFFSET)

#define RTL8380_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_ADDR                                                        (0xA318)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_OFFSET                              (16)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_MASK                                (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_END_POS_OFFSET)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_OFFSET                            (0)
  #define RTL8380_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_MASK                              (0xFFFF << RTL8380_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_GROUP_MAC_SEG_START_POS_OFFSET)

#define RTL8380_PHY_UP_CTRL_ADDR                                                                               (0x1020)
  #define RTL8380_PHY_UP_CTRL_DIS_PHYAUTO_UP_OFFSET                                                            (0)
  #define RTL8380_PHY_UP_CTRL_DIS_PHYAUTO_UP_MASK                                                              (0x1 << RTL8380_PHY_UP_CTRL_DIS_PHYAUTO_UP_OFFSET)

#define RTL8380_SMI_GLB_CTRL_ADDR                                                                              (0xA100)
  #define RTL8380_SMI_GLB_CTRL_LINKUP_DELAY_1000M_100M_OFFSET                                                  (19)
  #define RTL8380_SMI_GLB_CTRL_LINKUP_DELAY_1000M_100M_MASK                                                    (0x3 << RTL8380_SMI_GLB_CTRL_LINKUP_DELAY_1000M_100M_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_LINKUP_DELAY_10M_OFFSET                                                         (16)
  #define RTL8380_SMI_GLB_CTRL_LINKUP_DELAY_10M_MASK                                                           (0x7 << RTL8380_SMI_GLB_CTRL_LINKUP_DELAY_10M_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_PHY_PATCH_DONE_OFFSET                                                           (15)
  #define RTL8380_SMI_GLB_CTRL_PHY_PATCH_DONE_MASK                                                             (0x1 << RTL8380_SMI_GLB_CTRL_PHY_PATCH_DONE_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_MAC26_HISGMII_STS_OFFSET                                                        (14)
  #define RTL8380_SMI_GLB_CTRL_MAC26_HISGMII_STS_MASK                                                          (0x1 << RTL8380_SMI_GLB_CTRL_MAC26_HISGMII_STS_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_MAC24_HISGMII_STS_OFFSET                                                        (13)
  #define RTL8380_SMI_GLB_CTRL_MAC24_HISGMII_STS_MASK                                                          (0x1 << RTL8380_SMI_GLB_CTRL_MAC24_HISGMII_STS_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_MEDIA_CONV_SEL_OFFSET                                                           (12)
  #define RTL8380_SMI_GLB_CTRL_MEDIA_CONV_SEL_MASK                                                             (0x1 << RTL8380_SMI_GLB_CTRL_MEDIA_CONV_SEL_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_SMI_INTF_SEL_15_8_OFFSET                                                        (11)
  #define RTL8380_SMI_GLB_CTRL_SMI_INTF_SEL_15_8_MASK                                                          (0x1 << RTL8380_SMI_GLB_CTRL_SMI_INTF_SEL_15_8_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_INBD_EN_OFFSET                                                                  (10)
  #define RTL8380_SMI_GLB_CTRL_INBD_EN_MASK                                                                    (0x1 << RTL8380_SMI_GLB_CTRL_INBD_EN_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_SMI_GLITE_ACCESS_27_24_OFFSET                                                   (9)
  #define RTL8380_SMI_GLB_CTRL_SMI_GLITE_ACCESS_27_24_MASK                                                     (0x1 << RTL8380_SMI_GLB_CTRL_SMI_GLITE_ACCESS_27_24_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_SMI_GLITE_ACCESS_23_0_OFFSET                                                    (8)
  #define RTL8380_SMI_GLB_CTRL_SMI_GLITE_ACCESS_23_0_MASK                                                      (0x1 << RTL8380_SMI_GLB_CTRL_SMI_GLITE_ACCESS_23_0_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_MAN_24_27_OFFSET                                                         (7)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_MAN_24_27_MASK                                                           (0x1 << RTL8380_SMI_GLB_CTRL_EX_PHY_MAN_24_27_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_REG_ACCS_24_27_OFFSET                                                    (6)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_REG_ACCS_24_27_MASK                                                      (0x1 << RTL8380_SMI_GLB_CTRL_EX_PHY_REG_ACCS_24_27_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_MAN_23_0_OFFSET                                                          (5)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_MAN_23_0_MASK                                                            (0x1 << RTL8380_SMI_GLB_CTRL_EX_PHY_MAN_23_0_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_REG_ACCS_23_0_OFFSET                                                     (4)
  #define RTL8380_SMI_GLB_CTRL_EX_PHY_REG_ACCS_23_0_MASK                                                       (0x1 << RTL8380_SMI_GLB_CTRL_EX_PHY_REG_ACCS_23_0_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_SMI_STS_CHG_LATCH_OFFSET                                                        (3)
  #define RTL8380_SMI_GLB_CTRL_SMI_STS_CHG_LATCH_MASK                                                          (0x1 << RTL8380_SMI_GLB_CTRL_SMI_STS_CHG_LATCH_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_SMI_DISEEE_ALLPORT_OFFSET                                                       (2)
  #define RTL8380_SMI_GLB_CTRL_SMI_DISEEE_ALLPORT_MASK                                                         (0x1 << RTL8380_SMI_GLB_CTRL_SMI_DISEEE_ALLPORT_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_SMI_FREQ_SEL_OFFSET                                                             (1)
  #define RTL8380_SMI_GLB_CTRL_SMI_FREQ_SEL_MASK                                                               (0x1 << RTL8380_SMI_GLB_CTRL_SMI_FREQ_SEL_OFFSET)
  #define RTL8380_SMI_GLB_CTRL_SMI_PREAMBLE_SEL_OFFSET                                                         (0)
  #define RTL8380_SMI_GLB_CTRL_SMI_PREAMBLE_SEL_MASK                                                           (0x1 << RTL8380_SMI_GLB_CTRL_SMI_PREAMBLE_SEL_OFFSET)

#define RTL8380_MAC_FORCE_MODE_CTRL_ADDR(port)                                                                 (0xA104 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_PHY_POWER_SEL_OFFSET                                                 (27)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_PHY_POWER_SEL_MASK                                                   (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_PHY_POWER_SEL_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_RETRY_SPDN_GLITE_OFFSET                                              (26)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_RETRY_SPDN_GLITE_MASK                                                (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_RETRY_SPDN_GLITE_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_MY_SOFTNP_OFFSET                                                  (25)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_MY_SOFTNP_MASK                                                    (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_MY_SOFTNP_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_RETRY_SPDN_10M_OFFSET                                                (24)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_RETRY_SPDN_10M_MASK                                                  (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_RETRY_SPDN_10M_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_SPDN_THR_OFFSET                                                      (23)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_SPDN_THR_MASK                                                        (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_SPDN_THR_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_RETRY_SPD_DN_OFFSET                                               (22)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_RETRY_SPD_DN_MASK                                                 (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_RETRY_SPD_DN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_2PAIR_SPD_DN_OFFSET                                               (21)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_2PAIR_SPD_DN_MASK                                                 (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_EN_2PAIR_SPD_DN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_BYPASS_GLITE_UP1_OFFSET                                              (20)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_BYPASS_GLITE_UP1_MASK                                                (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_BYPASS_GLITE_UP1_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_MASTER_SLV_MANUAL_EN_OFFSET                                    (19)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_MASTER_SLV_MANUAL_EN_MASK                                      (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_MASTER_SLV_MANUAL_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_MASTER_SLV_MANUAL_SEL_OFFSET                                   (18)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_MASTER_SLV_MANUAL_SEL_MASK                                     (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_MASTER_SLV_MANUAL_SEL_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_PORT_TYPE_OFFSET                                               (17)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_PORT_TYPE_MASK                                                 (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_PORT_TYPE_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_EEE_OFFSET                                                     (16)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_EEE_MASK                                                       (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_EEE_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_SEL_OFFSET                                                     (15)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_SEL_MASK                                                       (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_SMI_GLITE_SEL_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_MEDIA_SEL_OFFSET                                                         (14)
  #define RTL8380_MAC_FORCE_MODE_CTRL_MEDIA_SEL_MASK                                                           (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_MEDIA_SEL_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_PHY_MASTER_SLV_MANUAL_EN_OFFSET                                          (13)
  #define RTL8380_MAC_FORCE_MODE_CTRL_PHY_MASTER_SLV_MANUAL_EN_MASK                                            (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_PHY_MASTER_SLV_MANUAL_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_PHY_MASTER_SLV_MANUAL_SEL_OFFSET                                         (12)
  #define RTL8380_MAC_FORCE_MODE_CTRL_PHY_MASTER_SLV_MANUAL_SEL_MASK                                           (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_PHY_MASTER_SLV_MANUAL_SEL_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_PHY_PORT_TYPE_OFFSET                                                     (11)
  #define RTL8380_MAC_FORCE_MODE_CTRL_PHY_PORT_TYPE_MASK                                                       (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_PHY_PORT_TYPE_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_OFFSET                                                      (10)
  #define RTL8380_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_MASK                                                        (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_EEE_100M_EN_OFFSET                                                       (9)
  #define RTL8380_MAC_FORCE_MODE_CTRL_EEE_100M_EN_MASK                                                         (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_EEE_100M_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET                                                   (8)
  #define RTL8380_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_MASK                                                     (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET                                                       (7)
  #define RTL8380_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_MASK                                                         (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET                                                       (6)
  #define RTL8380_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_MASK                                                         (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET                                                           (4)
  #define RTL8380_MAC_FORCE_MODE_CTRL_SPD_SEL_MASK                                                             (0x3 << RTL8380_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET                                                           (3)
  #define RTL8380_MAC_FORCE_MODE_CTRL_DUP_SEL_MASK                                                             (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_NWAY_EN_OFFSET                                                           (2)
  #define RTL8380_MAC_FORCE_MODE_CTRL_NWAY_EN_MASK                                                             (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_NWAY_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET                                                     (1)
  #define RTL8380_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_MASK                                                       (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET)
  #define RTL8380_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET                                                      (0)
  #define RTL8380_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_MASK                                                        (0x1 << RTL8380_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET)

#define RTL8380_SMI_CONFIG_CTRL_ADDR                                                                           (0xA178)
  #define RTL8380_SMI_CONFIG_CTRL_SMI_CONFIG_TRIG_OFFSET                                                       (28)
  #define RTL8380_SMI_CONFIG_CTRL_SMI_CONFIG_TRIG_MASK                                                         (0x1 << RTL8380_SMI_CONFIG_CTRL_SMI_CONFIG_TRIG_OFFSET)
  #define RTL8380_SMI_CONFIG_CTRL_SMI_CONFIG_MASK_27_0_OFFSET                                                  (0)
  #define RTL8380_SMI_CONFIG_CTRL_SMI_CONFIG_MASK_27_0_MASK                                                    (0xFFFFFFF << RTL8380_SMI_CONFIG_CTRL_SMI_CONFIG_MASK_27_0_OFFSET)

#define RTL8380_SMI_POLL_CTRL_ADDR                                                                             (0xA17C)
  #define RTL8380_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_OFFSET                                                      (0)
  #define RTL8380_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_MASK                                                        (0xFFFFFFF << RTL8380_SMI_POLL_CTRL_SMI_POLL_MASK_27_0_OFFSET)

#define RTL8380_SMI_LINK_FAIL_ADDR                                                                             (0xA180)
  #define RTL8380_SMI_LINK_FAIL_SMI_LINK_FAIL_27_0_OFFSET                                                      (0)
  #define RTL8380_SMI_LINK_FAIL_SMI_LINK_FAIL_27_0_MASK                                                        (0xFFFFFFF << RTL8380_SMI_LINK_FAIL_SMI_LINK_FAIL_27_0_OFFSET)

#define RTL8380_SERDES_NWAY_FAIL_ADDR                                                                          (0xA184)
  #define RTL8380_SERDES_NWAY_FAIL_SERDES_NWAY_FAIL_27_0_OFFSET                                                (0)
  #define RTL8380_SERDES_NWAY_FAIL_SERDES_NWAY_FAIL_27_0_MASK                                                  (0xFFFFFFF << RTL8380_SERDES_NWAY_FAIL_SERDES_NWAY_FAIL_27_0_OFFSET)

#define RTL8380_MAC_LINK_STS_ADDR                                                                              (0xA188)
  #define RTL8380_MAC_LINK_STS_LINK_STS_27_0_OFFSET                                                            (0)
  #define RTL8380_MAC_LINK_STS_LINK_STS_27_0_MASK                                                              (0xFFFFFFF << RTL8380_MAC_LINK_STS_LINK_STS_27_0_OFFSET)

#define RTL8380_MAC_LINK_MEDIA_STS_ADDR                                                                        (0xA18C)
  #define RTL8380_MAC_LINK_MEDIA_STS_MEDIA_STS_27_0_OFFSET                                                     (0)
  #define RTL8380_MAC_LINK_MEDIA_STS_MEDIA_STS_27_0_MASK                                                       (0xFFFFFFF << RTL8380_MAC_LINK_MEDIA_STS_MEDIA_STS_27_0_OFFSET)

#define RTL8380_MAC_LINK_SPD_STS_ADDR(port)                                                                    (0xA190 + (((port >> 4) << 2))) /* port: 0-27 */
  #define RTL8380_MAC_LINK_SPD_STS_SPD_STS_27_0_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL8380_MAC_LINK_SPD_STS_SPD_STS_27_0_MASK(port)                                                     (0x3 << RTL8380_MAC_LINK_SPD_STS_SPD_STS_27_0_OFFSET(port))

#define RTL8380_MAC_GLITE_STS_ADDR                                                                             (0xA198)
  #define RTL8380_MAC_GLITE_STS_GLITE_STS_27_0_OFFSET                                                          (0)
  #define RTL8380_MAC_GLITE_STS_GLITE_STS_27_0_MASK                                                            (0xFFFFFFF << RTL8380_MAC_GLITE_STS_GLITE_STS_27_0_OFFSET)

#define RTL8380_MAC_LINK_DUP_STS_ADDR                                                                          (0xA19C)
  #define RTL8380_MAC_LINK_DUP_STS_DUP_STS_27_0_OFFSET                                                         (0)
  #define RTL8380_MAC_LINK_DUP_STS_DUP_STS_27_0_MASK                                                           (0xFFFFFFF << RTL8380_MAC_LINK_DUP_STS_DUP_STS_27_0_OFFSET)

#define RTL8380_MAC_TX_PAUSE_STS_ADDR                                                                          (0xA1A0)
  #define RTL8380_MAC_TX_PAUSE_STS_TX_PAUSE_STS_27_0_OFFSET                                                    (0)
  #define RTL8380_MAC_TX_PAUSE_STS_TX_PAUSE_STS_27_0_MASK                                                      (0xFFFFFFF << RTL8380_MAC_TX_PAUSE_STS_TX_PAUSE_STS_27_0_OFFSET)

#define RTL8380_MAC_RX_PAUSE_STS_ADDR                                                                          (0xA1A4)
  #define RTL8380_MAC_RX_PAUSE_STS_RX_PAUSE_STS_27_0_OFFSET                                                    (0)
  #define RTL8380_MAC_RX_PAUSE_STS_RX_PAUSE_STS_27_0_MASK                                                      (0xFFFFFFF << RTL8380_MAC_RX_PAUSE_STS_RX_PAUSE_STS_27_0_OFFSET)

#define RTL8380_MAC_EEE_ABLTY_ADDR                                                                             (0xA1A8)
  #define RTL8380_MAC_EEE_ABLTY_EEE_ABLTY_27_0_OFFSET                                                          (0)
  #define RTL8380_MAC_EEE_ABLTY_EEE_ABLTY_27_0_MASK                                                            (0xFFFFFFF << RTL8380_MAC_EEE_ABLTY_EEE_ABLTY_27_0_OFFSET)

#define RTL8380_MAC_FEFI_STS_ADDR                                                                              (0xA1AC)
  #define RTL8380_MAC_FEFI_STS_FEFI_STS_27_0_OFFSET                                                            (0)
  #define RTL8380_MAC_FEFI_STS_FEFI_STS_27_0_MASK                                                              (0xFFFFFFF << RTL8380_MAC_FEFI_STS_FEFI_STS_27_0_OFFSET)

#define RTL8380_MAC_MSTR_SLV_STS_ADDR                                                                          (0xA1B0)
  #define RTL8380_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET                                                    (0)
  #define RTL8380_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_MASK                                                      (0xFFFFFFF << RTL8380_MAC_MSTR_SLV_STS_MSTR_SLV_STS_27_0_OFFSET)

#define RTL8380_MAC_MSTR_SLV_FAULT_STS_ADDR                                                                    (0xA1B4)
  #define RTL8380_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET                                        (0)
  #define RTL8380_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_MASK                                          (0xFFFFFFF << RTL8380_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_27_0_OFFSET)

#define RTL8380_SMI_ACCESS_PHY_CTRL_0_ADDR                                                                     (0xA1B8)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET                                                        (0)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_MASK                                                          (0xFFFFFFF << RTL8380_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET)

#define RTL8380_SMI_ACCESS_PHY_CTRL_1_ADDR                                                                     (0xA1BC)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_OFFSET                                                    (20)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_MASK                                                      (0x1F << RTL8380_SMI_ACCESS_PHY_CTRL_1_REG_ADDR_4_0_OFFSET)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_OFFSET                                                   (15)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_MASK                                                     (0x1F << RTL8380_SMI_ACCESS_PHY_CTRL_1_PARK_PAGE_4_0_OFFSET)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_11_0_OFFSET                                                  (3)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_11_0_MASK                                                    (0xFFF << RTL8380_SMI_ACCESS_PHY_CTRL_1_MAIN_PAGE_11_0_OFFSET)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET                                                            (2)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_RWOP_MASK                                                              (0x1 << RTL8380_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET                                                            (1)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_TYPE_MASK                                                              (0x1 << RTL8380_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET                                                             (0)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_1_CMD_MASK                                                               (0x1 << RTL8380_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET)

#define RTL8380_SMI_ACCESS_PHY_CTRL_2_ADDR                                                                     (0xA1C0)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_OFFSET                                                     (16)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_MASK                                                       (0xFFFF << RTL8380_SMI_ACCESS_PHY_CTRL_2_INDATA_15_0_OFFSET)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET                                                       (0)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_MASK                                                         (0xFFFF << RTL8380_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET)

#define RTL8380_SMI_ACCESS_PHY_CTRL_3_ADDR                                                                     (0xA1C4)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_OFFSET                                                   (16)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_MASK                                                     (0x1F << RTL8380_SMI_ACCESS_PHY_CTRL_3_MMD_DEVAD_4_0_OFFSET)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_OFFSET                                                    (0)
  #define RTL8380_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_MASK                                                      (0xFFFF << RTL8380_SMI_ACCESS_PHY_CTRL_3_MMD_REG_15_0_OFFSET)

#define RTL8380_SMI_PORT0_5_ADDR_CTRL_ADDR                                                                     (0xA1C8)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET                                                      (25)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_MASK                                                        (0x1F << RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET                                                      (20)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_MASK                                                        (0x1F << RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET                                                      (15)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_MASK                                                        (0x1F << RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET                                                      (10)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_MASK                                                        (0x1F << RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET                                                      (5)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_MASK                                                        (0x1F << RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET                                                      (0)
  #define RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_MASK                                                        (0x1F << RTL8380_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET)

#define RTL8380_SMI_PORT6_11_ADDR_CTRL_ADDR                                                                    (0xA1CC)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_OFFSET                                                    (25)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_MASK                                                      (0x1F << RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT11_ADDR_OFFSET)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_OFFSET                                                    (20)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_MASK                                                      (0x1F << RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT10_ADDR_OFFSET)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_OFFSET                                                     (15)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_MASK                                                       (0x1F << RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT9_ADDR_OFFSET)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_OFFSET                                                     (10)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_MASK                                                       (0x1F << RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT8_ADDR_OFFSET)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_OFFSET                                                     (5)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_MASK                                                       (0x1F << RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT7_ADDR_OFFSET)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_OFFSET                                                     (0)
  #define RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_MASK                                                       (0x1F << RTL8380_SMI_PORT6_11_ADDR_CTRL_PORT6_ADDR_OFFSET)

#define RTL8380_SMI_PORT12_17_ADDR_CTRL_ADDR                                                                   (0xA1D0)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_OFFSET                                                   (25)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT17_ADDR_OFFSET)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_OFFSET                                                   (20)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT16_ADDR_OFFSET)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_OFFSET                                                   (15)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT15_ADDR_OFFSET)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_OFFSET                                                   (10)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT14_ADDR_OFFSET)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_OFFSET                                                   (5)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT13_ADDR_OFFSET)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_OFFSET                                                   (0)
  #define RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT12_17_ADDR_CTRL_PORT12_ADDR_OFFSET)

#define RTL8380_SMI_PORT18_23_ADDR_CTRL_ADDR                                                                   (0xA1D4)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_OFFSET                                                   (25)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT23_ADDR_OFFSET)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_OFFSET                                                   (20)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT22_ADDR_OFFSET)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_OFFSET                                                   (15)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT21_ADDR_OFFSET)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_OFFSET                                                   (10)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT20_ADDR_OFFSET)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_OFFSET                                                   (5)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT19_ADDR_OFFSET)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_OFFSET                                                   (0)
  #define RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT18_23_ADDR_CTRL_PORT18_ADDR_OFFSET)

#define RTL8380_SMI_PORT24_27_ADDR_CTRL_ADDR                                                                   (0xA1D8)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_OFFSET                                                   (15)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT27_ADDR_OFFSET)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_OFFSET                                                   (10)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT26_ADDR_OFFSET)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_OFFSET                                                   (5)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT25_ADDR_OFFSET)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_OFFSET                                                   (0)
  #define RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_MASK                                                     (0x1F << RTL8380_SMI_PORT24_27_ADDR_CTRL_PORT24_ADDR_OFFSET)

#define RTL8380_MAC_CPU_TAG_ID_CTRL_ADDR                                                                       (0xA328)
  #define RTL8380_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET                                                        (0)
  #define RTL8380_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_MASK                                                          (0xFFFF << RTL8380_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET)

#define RTL8380_MAC_CPU_PORT_CTRL_ADDR                                                                         (0xA32C)
  #define RTL8380_MAC_CPU_PORT_CTRL_CPU_PORT_OFFSET                                                            (0)
  #define RTL8380_MAC_CPU_PORT_CTRL_CPU_PORT_MASK                                                              (0x3 << RTL8380_MAC_CPU_PORT_CTRL_CPU_PORT_OFFSET)

#define RTL8380_P8_PCS_ABILITY_ADDR(port)                                                                      (0xE0 + (((port) - 8 >> 1) << 2)) /* port: 8-15 */
  #define RTL8380_P8_PCS_ABILITY_P8_PCS_ABILITY_OFFSET(port)                                                   (((port) - 8& 0x1) * 12)
  #define RTL8380_P8_PCS_ABILITY_P8_PCS_ABILITY_MASK(port)                                                     (0xFFF << RTL8380_P8_PCS_ABILITY_P8_PCS_ABILITY_OFFSET(port))

#define RTL8380_P8_RESERVED_REG_1_ADDR(port)                                                                   (0xF0 + (((port) - 8 >> 1) << 2)) /* port: 8-15 */
  #define RTL8380_P8_RESERVED_REG_1_P8_RESERVED_REG_1_OFFSET(port)                                             (((port) - 8& 0x1) * 12)
  #define RTL8380_P8_RESERVED_REG_1_P8_RESERVED_REG_1_MASK(port)                                               (0xFFF << RTL8380_P8_RESERVED_REG_1_P8_RESERVED_REG_1_OFFSET(port))

#define RTL8380_P8_RESERVED_REG_2_ADDR(port)                                                                   (0x100 + (((port) - 8 >> 1) << 2)) /* port: 8-15 */
  #define RTL8380_P8_RESERVED_REG_2_P8_RESERVED_REG_2_OFFSET(port)                                             (((port) - 8& 0x1) * 12)
  #define RTL8380_P8_RESERVED_REG_2_P8_RESERVED_REG_2_MASK(port)                                               (0xFFF << RTL8380_P8_RESERVED_REG_2_P8_RESERVED_REG_2_OFFSET(port))

#define RTL8380_P8_RESERVED_REG_3_ADDR(port)                                                                   (0x110 + (((port) - 8 >> 1) << 2)) /* port: 8-15 */
  #define RTL8380_P8_RESERVED_REG_3_P8_RESERVED_REG_3_OFFSET(port)                                             (((port) - 8& 0x1) * 12)
  #define RTL8380_P8_RESERVED_REG_3_P8_RESERVED_REG_3_MASK(port)                                               (0xFFF << RTL8380_P8_RESERVED_REG_3_P8_RESERVED_REG_3_OFFSET(port))

#define RTL8380_MAC_INT_GPHY_CTRL_1_ADDR                                                                       (0x120)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_OCP_TIMEOUT_CFG_OFFSET                                               (16)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_OCP_TIMEOUT_CFG_MASK                                                 (0xFF << RTL8380_MAC_INT_GPHY_CTRL_1_PCS_OCP_TIMEOUT_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_BYPS_PDNPHY_CFG_OFFSET                                               (15)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_BYPS_PDNPHY_CFG_MASK                                                 (0x1 << RTL8380_MAC_INT_GPHY_CTRL_1_PCS_BYPS_PDNPHY_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_COL2RXDV_CFG_OFFSET                                                  (14)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_COL2RXDV_CFG_MASK                                                    (0x1 << RTL8380_MAC_INT_GPHY_CTRL_1_PCS_COL2RXDV_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_PHY_BRD_MODE_CFG_OFFSET                                              (13)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_PHY_BRD_MODE_CFG_MASK                                                (0x1 << RTL8380_MAC_INT_GPHY_CTRL_1_PCS_PHY_BRD_MODE_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_BRD_PHYADDR_CFG_OFFSET                                               (8)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PCS_BRD_PHYADDR_CFG_MASK                                                 (0x1F << RTL8380_MAC_INT_GPHY_CTRL_1_PCS_BRD_PHYADDR_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PERI_CMD_RD_OFFSET                                                       (4)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PERI_CMD_RD_MASK                                                         (0xF << RTL8380_MAC_INT_GPHY_CTRL_1_PERI_CMD_RD_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PERI_CMD_WR_OFFSET                                                       (0)
  #define RTL8380_MAC_INT_GPHY_CTRL_1_PERI_CMD_WR_MASK                                                         (0xF << RTL8380_MAC_INT_GPHY_CTRL_1_PERI_CMD_WR_OFFSET)

#define RTL8380_MAC_INT_GPHY_CTRL_2_ADDR(index)                                                                (0x124 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL8380_MAC_INT_GPHY_CTRL_2_PERI_ADDR0_CFG_OFFSET(index)                                             ((index & 0x1) << 4)
  #define RTL8380_MAC_INT_GPHY_CTRL_2_PERI_ADDR0_CFG_MASK(index)                                               (0xFFFF << RTL8380_MAC_INT_GPHY_CTRL_2_PERI_ADDR0_CFG_OFFSET(index))

#define RTL8380_MAC_INT_GPHY_CTRL_3_ADDR(index)                                                                (0x12C + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL8380_MAC_INT_GPHY_CTRL_3_PERI_INV_EN0_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL8380_MAC_INT_GPHY_CTRL_3_PERI_INV_EN0_MASK(index)                                                 (0xFFFF << RTL8380_MAC_INT_GPHY_CTRL_3_PERI_INV_EN0_OFFSET(index))

#define RTL8380_MAC_INT_GPHY_CTRL_4_ADDR(index)                                                                (0x134 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL8380_MAC_INT_GPHY_CTRL_4_PERI_WRBUS0_OFFSET(index)                                                ((index & 0x1) << 4)
  #define RTL8380_MAC_INT_GPHY_CTRL_4_PERI_WRBUS0_MASK(index)                                                  (0xFFFF << RTL8380_MAC_INT_GPHY_CTRL_4_PERI_WRBUS0_OFFSET(index))

#define RTL8380_MAC_INT_GPHY_CTRL_5_ADDR                                                                       (0x13C)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_POLL_PERIOD_CFG_OFFSET                                                   (20)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_POLL_PERIOD_CFG_MASK                                                     (0x1F << RTL8380_MAC_INT_GPHY_CTRL_5_POLL_PERIOD_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_PCSXF_CFG_OFFSET                                                         (16)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_PCSXF_CFG_MASK                                                           (0xF << RTL8380_MAC_INT_GPHY_CTRL_5_PCSXF_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_RST_RXFIFO_CFG_OFFSET                                                    (8)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_RST_RXFIFO_CFG_MASK                                                      (0xFF << RTL8380_MAC_INT_GPHY_CTRL_5_RST_RXFIFO_CFG_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_MSK_MDI_CFG_OFFSET                                                       (0)
  #define RTL8380_MAC_INT_GPHY_CTRL_5_MSK_MDI_CFG_MASK                                                         (0xFF << RTL8380_MAC_INT_GPHY_CTRL_5_MSK_MDI_CFG_OFFSET)

#define RTL8380_MAC_INT_GPHY_CTRL_6_ADDR                                                                       (0x140)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY15_RDY4PATCH_OFFSET                                                   (13)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY15_RDY4PATCH_MASK                                                     (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY15_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY14_RDY4PATCH_OFFSET                                                   (12)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY14_RDY4PATCH_MASK                                                     (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY14_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY13_RDY4PATCH_OFFSET                                                   (11)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY13_RDY4PATCH_MASK                                                     (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY13_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY12_RDY4PATCH_OFFSET                                                   (10)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY12_RDY4PATCH_MASK                                                     (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY12_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY11_RDY4PATCH_OFFSET                                                   (9)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY11_RDY4PATCH_MASK                                                     (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY11_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY10_RDY4PATCH_OFFSET                                                   (8)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY10_RDY4PATCH_MASK                                                     (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY10_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY9_RDY4PATCH_OFFSET                                                    (7)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY9_RDY4PATCH_MASK                                                      (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY9_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY8_RDY4PATCH_OFFSET                                                    (6)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_PHY8_RDY4PATCH_MASK                                                      (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_PHY8_RDY4PATCH_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_HOTCMD_EN_OFFSET                                                     (3)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_HOTCMD_EN_MASK                                                       (0x7 << RTL8380_MAC_INT_GPHY_CTRL_6_CFG_HOTCMD_EN_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_HOTCMD_PRD_EN_OFFSET                                                 (2)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_HOTCMD_PRD_EN_MASK                                                   (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_CFG_HOTCMD_PRD_EN_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_EN_RTT1_OFFSET                                                       (1)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_EN_RTT1_MASK                                                         (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_CFG_EN_RTT1_OFFSET)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_EN_RTT2_OFFSET                                                       (0)
  #define RTL8380_MAC_INT_GPHY_CTRL_6_CFG_EN_RTT2_MASK                                                         (0x1 << RTL8380_MAC_INT_GPHY_CTRL_6_CFG_EN_RTT2_OFFSET)

#define RTL8380_DMY_PORT_REG1_ADDR(port)                                                                       (0xD568 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_DMY_PORT_REG1_DUMMY_OFFSET                                                                   (0)
  #define RTL8380_DMY_PORT_REG1_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL8380_DMY_PORT_REG1_DUMMY_OFFSET)

#define RTL8380_DMY_REG5_ADDR                                                                                  (0x144)
  #define RTL8380_DMY_REG5_DUMMY_OFFSET                                                                        (4)
  #define RTL8380_DMY_REG5_DUMMY_MASK                                                                          (0xFFFFFFF << RTL8380_DMY_REG5_DUMMY_OFFSET)
  #define RTL8380_DMY_REG5_GPIO_PREAMBLE_SEL_OFFSET                                                            (2)
  #define RTL8380_DMY_REG5_GPIO_PREAMBLE_SEL_MASK                                                              (0x3 << RTL8380_DMY_REG5_GPIO_PREAMBLE_SEL_OFFSET)
  #define RTL8380_DMY_REG5_EXTRA_GPIO_EN_OFFSET                                                                (1)
  #define RTL8380_DMY_REG5_EXTRA_GPIO_EN_MASK                                                                  (0x1 << RTL8380_DMY_REG5_EXTRA_GPIO_EN_OFFSET)
  #define RTL8380_DMY_REG5_GPIO_INTF_SEL_OFFSET                                                                (0)
  #define RTL8380_DMY_REG5_GPIO_INTF_SEL_MASK                                                                  (0x1 << RTL8380_DMY_REG5_GPIO_INTF_SEL_OFFSET)

#define RTL8380_MAC_TX_DISABLE_ADDR                                                                            (0x6B0C)
  #define RTL8380_MAC_TX_DISABLE_DIS_PORT_MASK_OFFSET                                                          (0)
  #define RTL8380_MAC_TX_DISABLE_DIS_PORT_MASK_MASK                                                            (0x1FFFFFFF << RTL8380_MAC_TX_DISABLE_DIS_PORT_MASK_OFFSET)

#define RTL8380_DMY_REG40_ADDR                                                                                 (0xA9F4)
  #define RTL8380_DMY_REG40_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG40_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG40_DUMMY_OFFSET)

#define RTL8380_DMY_REG45_ADDR                                                                                 (0xA330)
  #define RTL8380_DMY_REG45_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG45_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG45_DUMMY_OFFSET)

#define RTL8380_SDS01_NWAY_STS_ADDR(index)                                                                     (0xA1DC + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL8380_SDS01_NWAY_STS_SDS01_C0_NWAY_STS_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL8380_SDS01_NWAY_STS_SDS01_C0_NWAY_STS_MASK(index)                                                 (0xFFFF << RTL8380_SDS01_NWAY_STS_SDS01_C0_NWAY_STS_OFFSET(index))

#define RTL8380_SDS23_NWAY_STS_ADDR(index)                                                                     (0xA1EC + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL8380_SDS23_NWAY_STS_SDS23_C0_NWAY_STS_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL8380_SDS23_NWAY_STS_SDS23_C0_NWAY_STS_MASK(index)                                                 (0xFFFF << RTL8380_SDS23_NWAY_STS_SDS23_C0_NWAY_STS_OFFSET(index))

#define RTL8380_SDS4_NWAY_STS_ADDR(index)                                                                      (0xA1FC + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL8380_SDS4_NWAY_STS_SDS4_C0_NWAY_STS_OFFSET(index)                                                 ((index & 0x1) << 4)
  #define RTL8380_SDS4_NWAY_STS_SDS4_C0_NWAY_STS_MASK(index)                                                   (0xFFFF << RTL8380_SDS4_NWAY_STS_SDS4_C0_NWAY_STS_OFFSET(index))

#define RTL8380_SDS5_NWAY_STS_ADDR(index)                                                                      (0xA204 + (((index >> 1) << 2))) /* index: 0-1 */
  #define RTL8380_SDS5_NWAY_STS_SDS5_C0_NWAY_STS_OFFSET(index)                                                 ((index & 0x1) << 4)
  #define RTL8380_SDS5_NWAY_STS_SDS5_C0_NWAY_STS_MASK(index)                                                   (0xFFFF << RTL8380_SDS5_NWAY_STS_SDS5_C0_NWAY_STS_OFFSET(index))

/*
 * Feature: PHY & Serdes 
 */
#define RTL8380_SDS0_REG0_ADDR                                                                                 (0xE780)
  #define RTL8380_SDS0_REG0_DIS_RENWAY_OFFSET                                                                  (15)
  #define RTL8380_SDS0_REG0_DIS_RENWAY_MASK                                                                    (0x1 << RTL8380_SDS0_REG0_DIS_RENWAY_OFFSET)
  #define RTL8380_SDS0_REG0_BYP_8B10B_OFFSET                                                                   (14)
  #define RTL8380_SDS0_REG0_BYP_8B10B_MASK                                                                     (0x1 << RTL8380_SDS0_REG0_BYP_8B10B_OFFSET)
  #define RTL8380_SDS0_REG0_CDET_OFFSET                                                                        (12)
  #define RTL8380_SDS0_REG0_CDET_MASK                                                                          (0x3 << RTL8380_SDS0_REG0_CDET_OFFSET)
  #define RTL8380_SDS0_REG0_DIS_TMR_CMA_OFFSET                                                                 (11)
  #define RTL8380_SDS0_REG0_DIS_TMR_CMA_MASK                                                                   (0x1 << RTL8380_SDS0_REG0_DIS_TMR_CMA_OFFSET)
  #define RTL8380_SDS0_REG0_DIS_APX_OFFSET                                                                     (10)
  #define RTL8380_SDS0_REG0_DIS_APX_MASK                                                                       (0x1 << RTL8380_SDS0_REG0_DIS_APX_OFFSET)
  #define RTL8380_SDS0_REG0_INV_HSI_OFFSET                                                                     (9)
  #define RTL8380_SDS0_REG0_INV_HSI_MASK                                                                       (0x1 << RTL8380_SDS0_REG0_INV_HSI_OFFSET)
  #define RTL8380_SDS0_REG0_INV_HSO_OFFSET                                                                     (8)
  #define RTL8380_SDS0_REG0_INV_HSO_MASK                                                                       (0x1 << RTL8380_SDS0_REG0_INV_HSO_OFFSET)
  #define RTL8380_SDS0_REG0_SDS_SDET_DEG_OFFSET                                                                (6)
  #define RTL8380_SDS0_REG0_SDS_SDET_DEG_MASK                                                                  (0x3 << RTL8380_SDS0_REG0_SDS_SDET_DEG_OFFSET)
  #define RTL8380_SDS0_REG0_CODEC_LPK_OFFSET                                                                   (5)
  #define RTL8380_SDS0_REG0_CODEC_LPK_MASK                                                                     (0x1 << RTL8380_SDS0_REG0_CODEC_LPK_OFFSET)
  #define RTL8380_SDS0_REG0_AFE_LPK_OFFSET                                                                     (4)
  #define RTL8380_SDS0_REG0_AFE_LPK_MASK                                                                       (0x1 << RTL8380_SDS0_REG0_AFE_LPK_OFFSET)
  #define RTL8380_SDS0_REG0_REMOTE_LPK_OFFSET                                                                  (3)
  #define RTL8380_SDS0_REG0_REMOTE_LPK_MASK                                                                    (0x1 << RTL8380_SDS0_REG0_REMOTE_LPK_OFFSET)
  #define RTL8380_SDS0_REG0_SDS_TX_DOWN_OFFSET                                                                 (2)
  #define RTL8380_SDS0_REG0_SDS_TX_DOWN_MASK                                                                   (0x1 << RTL8380_SDS0_REG0_SDS_TX_DOWN_OFFSET)
  #define RTL8380_SDS0_REG0_SDS_EN_RX_OFFSET                                                                   (1)
  #define RTL8380_SDS0_REG0_SDS_EN_RX_MASK                                                                     (0x1 << RTL8380_SDS0_REG0_SDS_EN_RX_OFFSET)
  #define RTL8380_SDS0_REG0_SDS_EN_TX_OFFSET                                                                   (0)
  #define RTL8380_SDS0_REG0_SDS_EN_TX_MASK                                                                     (0x1 << RTL8380_SDS0_REG0_SDS_EN_TX_OFFSET)

#define RTL8380_SDS0_REG1_ADDR                                                                                 (0xE784)
  #define RTL8380_SDS0_REG1_CFG_PTR_ERR_EN_OFFSET                                                              (15)
  #define RTL8380_SDS0_REG1_CFG_PTR_ERR_EN_MASK                                                                (0x1 << RTL8380_SDS0_REG1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8380_SDS0_REG1_CFG_AUTO_10BIT_OFFSET                                                              (14)
  #define RTL8380_SDS0_REG1_CFG_AUTO_10BIT_MASK                                                                (0x1 << RTL8380_SDS0_REG1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8380_SDS0_REG1_CFG_FULL_ACK2_OFFSET                                                               (13)
  #define RTL8380_SDS0_REG1_CFG_FULL_ACK2_MASK                                                                 (0x1 << RTL8380_SDS0_REG1_CFG_FULL_ACK2_OFFSET)
  #define RTL8380_SDS0_REG1_CFG_NXP_EN_OFFSET                                                                  (12)
  #define RTL8380_SDS0_REG1_CFG_NXP_EN_MASK                                                                    (0x1 << RTL8380_SDS0_REG1_CFG_NXP_EN_OFFSET)
  #define RTL8380_SDS0_REG1_SDS_FRC_RX_OFFSET                                                                  (8)
  #define RTL8380_SDS0_REG1_SDS_FRC_RX_MASK                                                                    (0xF << RTL8380_SDS0_REG1_SDS_FRC_RX_OFFSET)
  #define RTL8380_SDS0_REG1_CFG_HSG_RTIG_OFFSET                                                                (7)
  #define RTL8380_SDS0_REG1_CFG_HSG_RTIG_MASK                                                                  (0x1 << RTL8380_SDS0_REG1_CFG_HSG_RTIG_OFFSET)
  #define RTL8380_SDS0_REG1_CFG_XSG_OFFSET                                                                     (6)
  #define RTL8380_SDS0_REG1_CFG_XSG_MASK                                                                       (0x1 << RTL8380_SDS0_REG1_CFG_XSG_OFFSET)
  #define RTL8380_SDS0_REG1_CFG_RG1X54_OFFSET                                                                  (4)
  #define RTL8380_SDS0_REG1_CFG_RG1X54_MASK                                                                    (0x3 << RTL8380_SDS0_REG1_CFG_RG1X54_OFFSET)
  #define RTL8380_SDS0_REG1_SDS_FRC_TX_OFFSET                                                                  (0)
  #define RTL8380_SDS0_REG1_SDS_FRC_TX_MASK                                                                    (0xF << RTL8380_SDS0_REG1_SDS_FRC_TX_OFFSET)

#define RTL8380_SDS0_REG2_ADDR                                                                                 (0xE788)
  #define RTL8380_SDS0_REG2_FRC_PREAMBLE_OFFSET                                                                (14)
  #define RTL8380_SDS0_REG2_FRC_PREAMBLE_MASK                                                                  (0x3 << RTL8380_SDS0_REG2_FRC_PREAMBLE_OFFSET)
  #define RTL8380_SDS0_REG2_FRC_IPG_OFFSET                                                                     (12)
  #define RTL8380_SDS0_REG2_FRC_IPG_MASK                                                                       (0x3 << RTL8380_SDS0_REG2_FRC_IPG_OFFSET)
  #define RTL8380_SDS0_REG2_FRC_CGGOOD_OFFSET                                                                  (10)
  #define RTL8380_SDS0_REG2_FRC_CGGOOD_MASK                                                                    (0x3 << RTL8380_SDS0_REG2_FRC_CGGOOD_OFFSET)
  #define RTL8380_SDS0_REG2_SDS_FRC_AN_OFFSET                                                                  (8)
  #define RTL8380_SDS0_REG2_SDS_FRC_AN_MASK                                                                    (0x3 << RTL8380_SDS0_REG2_SDS_FRC_AN_OFFSET)
  #define RTL8380_SDS0_REG2_CFG_INS_IPG_MDY_OFFSET                                                             (7)
  #define RTL8380_SDS0_REG2_CFG_INS_IPG_MDY_MASK                                                               (0x1 << RTL8380_SDS0_REG2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8380_SDS0_REG2_CFG_RDS_CMA_DET_OFFSET                                                             (6)
  #define RTL8380_SDS0_REG2_CFG_RDS_CMA_DET_MASK                                                               (0x1 << RTL8380_SDS0_REG2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8380_SDS0_REG2_CFG_SEL_TMR_LIM_OFFSET                                                             (4)
  #define RTL8380_SDS0_REG2_CFG_SEL_TMR_LIM_MASK                                                               (0x3 << RTL8380_SDS0_REG2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8380_SDS0_REG2_SDS_RESTART_AN_OFFSET                                                              (0)
  #define RTL8380_SDS0_REG2_SDS_RESTART_AN_MASK                                                                (0xF << RTL8380_SDS0_REG2_SDS_RESTART_AN_OFFSET)

#define RTL8380_SDS0_REG3_ADDR                                                                                 (0xE78C)
  #define RTL8380_SDS0_REG3_WR_SOFT_RSTB_OFFSET                                                                (15)
  #define RTL8380_SDS0_REG3_WR_SOFT_RSTB_MASK                                                                  (0x1 << RTL8380_SDS0_REG3_WR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS0_REG3_USE_25M_CLK_OFFSET                                                                 (14)
  #define RTL8380_SDS0_REG3_USE_25M_CLK_MASK                                                                   (0x1 << RTL8380_SDS0_REG3_USE_25M_CLK_OFFSET)
  #define RTL8380_SDS0_REG3_MARK_CARR_EXT_OFFSET                                                               (13)
  #define RTL8380_SDS0_REG3_MARK_CARR_EXT_MASK                                                                 (0x1 << RTL8380_SDS0_REG3_MARK_CARR_EXT_OFFSET)
  #define RTL8380_SDS0_REG3_SEL_DEG_OFFSET                                                                     (12)
  #define RTL8380_SDS0_REG3_SEL_DEG_MASK                                                                       (0x1 << RTL8380_SDS0_REG3_SEL_DEG_OFFSET)
  #define RTL8380_SDS0_REG3_REG_CALIB_OK_CNT_OFFSET                                                            (8)
  #define RTL8380_SDS0_REG3_REG_CALIB_OK_CNT_MASK                                                              (0xF << RTL8380_SDS0_REG3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8380_SDS0_REG3_EXT_PWR_CTL_OFFSET                                                                 (7)
  #define RTL8380_SDS0_REG3_EXT_PWR_CTL_MASK                                                                   (0x1 << RTL8380_SDS0_REG3_EXT_PWR_CTL_OFFSET)
  #define RTL8380_SDS0_REG3_SOFT_RST_OFFSET                                                                    (6)
  #define RTL8380_SDS0_REG3_SOFT_RST_MASK                                                                      (0x1 << RTL8380_SDS0_REG3_SOFT_RST_OFFSET)
  #define RTL8380_SDS0_REG3_CLR_SOFT_RSTB_OFFSET                                                               (5)
  #define RTL8380_SDS0_REG3_CLR_SOFT_RSTB_MASK                                                                 (0x1 << RTL8380_SDS0_REG3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS0_REG3_CMA_RQ_OFFSET                                                                      (0)
  #define RTL8380_SDS0_REG3_CMA_RQ_MASK                                                                        (0x1F << RTL8380_SDS0_REG3_CMA_RQ_OFFSET)

#define RTL8380_SDS0_REG4_ADDR                                                                                 (0xE790)
  #define RTL8380_SDS0_REG4_CFG_FRC_SDS_MODE_OFFSET                                                            (13)
  #define RTL8380_SDS0_REG4_CFG_FRC_SDS_MODE_MASK                                                              (0x7 << RTL8380_SDS0_REG4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8380_SDS0_REG4_CFG_FRC_SDS_MODE_EN_OFFSET                                                         (12)
  #define RTL8380_SDS0_REG4_CFG_FRC_SDS_MODE_EN_MASK                                                           (0x1 << RTL8380_SDS0_REG4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8380_SDS0_REG4_CFG_UPD_RXD_OFFSET                                                                 (8)
  #define RTL8380_SDS0_REG4_CFG_UPD_RXD_MASK                                                                   (0xF << RTL8380_SDS0_REG4_CFG_UPD_RXD_OFFSET)
  #define RTL8380_SDS0_REG4_CFG_UPD_TXD_OFFSET                                                                 (4)
  #define RTL8380_SDS0_REG4_CFG_UPD_TXD_MASK                                                                   (0xF << RTL8380_SDS0_REG4_CFG_UPD_TXD_OFFSET)
  #define RTL8380_SDS0_REG4_CFG_UPD_RXD_DYN_OFFSET                                                             (3)
  #define RTL8380_SDS0_REG4_CFG_UPD_RXD_DYN_MASK                                                               (0x1 << RTL8380_SDS0_REG4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8380_SDS0_REG4_CFG_EN_LINK_FIB1G_OFFSET                                                           (2)
  #define RTL8380_SDS0_REG4_CFG_EN_LINK_FIB1G_MASK                                                             (0x1 << RTL8380_SDS0_REG4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8380_SDS0_REG4_CFG_EN_LINK_SGM_OFFSET                                                             (1)
  #define RTL8380_SDS0_REG4_CFG_EN_LINK_SGM_MASK                                                               (0x1 << RTL8380_SDS0_REG4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8380_SDS0_REG4_CFG_SGM_CK_SEL_OFFSET                                                              (0)
  #define RTL8380_SDS0_REG4_CFG_SGM_CK_SEL_MASK                                                                (0x1 << RTL8380_SDS0_REG4_CFG_SGM_CK_SEL_OFFSET)

#define RTL8380_SDS0_REG5_ADDR                                                                                 (0xE794)
  #define RTL8380_SDS0_REG5_LPI_TRANSMIT_STYLE_OFFSET                                                          (15)
  #define RTL8380_SDS0_REG5_LPI_TRANSMIT_STYLE_MASK                                                            (0x1 << RTL8380_SDS0_REG5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8380_SDS0_REG5_PWRSV_INB_PERIOD_OFFSET                                                            (12)
  #define RTL8380_SDS0_REG5_PWRSV_INB_PERIOD_MASK                                                              (0x7 << RTL8380_SDS0_REG5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8380_SDS0_REG5_PWRSV_WAKEUP_C2_OFFSET                                                             (11)
  #define RTL8380_SDS0_REG5_PWRSV_WAKEUP_C2_MASK                                                               (0x1 << RTL8380_SDS0_REG5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8380_SDS0_REG5_PWRSV_WAKEUP_C1_OFFSET                                                             (10)
  #define RTL8380_SDS0_REG5_PWRSV_WAKEUP_C1_MASK                                                               (0x1 << RTL8380_SDS0_REG5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8380_SDS0_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                       (9)
  #define RTL8380_SDS0_REG5_CFG_MARK_CARR_EXT_ERR_MASK                                                         (0x1 << RTL8380_SDS0_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8380_SDS0_REG5_REG_PCSREQ_POS_OFFSET                                                              (8)
  #define RTL8380_SDS0_REG5_REG_PCSREQ_POS_MASK                                                                (0x1 << RTL8380_SDS0_REG5_REG_PCSREQ_POS_OFFSET)
  #define RTL8380_SDS0_REG5_CFG_INBTOUT_LEVEL_OFFSET                                                           (7)
  #define RTL8380_SDS0_REG5_CFG_INBTOUT_LEVEL_MASK                                                             (0x1 << RTL8380_SDS0_REG5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8380_SDS0_REG5_CFG_SUDINB_OFFSET                                                                  (6)
  #define RTL8380_SDS0_REG5_CFG_SUDINB_MASK                                                                    (0x1 << RTL8380_SDS0_REG5_CFG_SUDINB_OFFSET)
  #define RTL8380_SDS0_REG5_CFG_PCSRDABT_LD_OFFSET                                                             (5)
  #define RTL8380_SDS0_REG5_CFG_PCSRDABT_LD_MASK                                                               (0x1 << RTL8380_SDS0_REG5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8380_SDS0_REG5_CFG_AN_UZ_OFFSET                                                                   (4)
  #define RTL8380_SDS0_REG5_CFG_AN_UZ_MASK                                                                     (0x1 << RTL8380_SDS0_REG5_CFG_AN_UZ_OFFSET)
  #define RTL8380_SDS0_REG5_CFG_INBAND_EN_OFFSET                                                               (0)
  #define RTL8380_SDS0_REG5_CFG_INBAND_EN_MASK                                                                 (0xF << RTL8380_SDS0_REG5_CFG_INBAND_EN_OFFSET)

#define RTL8380_SDS0_REG6_ADDR                                                                                 (0xE798)
  #define RTL8380_SDS0_REG6_CFG_NO_GIGA_SCM_OFFSET                                                             (15)
  #define RTL8380_SDS0_REG6_CFG_NO_GIGA_SCM_MASK                                                               (0x1 << RTL8380_SDS0_REG6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8380_SDS0_REG6_CFG_RE_SYNC_STYLE_OFFSET                                                           (14)
  #define RTL8380_SDS0_REG6_CFG_RE_SYNC_STYLE_MASK                                                             (0x1 << RTL8380_SDS0_REG6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8380_SDS0_REG6_CFG_SYNC_GAT_OFFSET                                                                (13)
  #define RTL8380_SDS0_REG6_CFG_SYNC_GAT_MASK                                                                  (0x1 << RTL8380_SDS0_REG6_CFG_SYNC_GAT_OFFSET)
  #define RTL8380_SDS0_REG6_CFG_BYPSCR_XSG_OFFSET                                                              (12)
  #define RTL8380_SDS0_REG6_CFG_BYPSCR_XSG_MASK                                                                (0x1 << RTL8380_SDS0_REG6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8380_SDS0_REG6_RX_BYPSCR_OFFSET                                                                   (8)
  #define RTL8380_SDS0_REG6_RX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS0_REG6_RX_BYPSCR_OFFSET)
  #define RTL8380_SDS0_REG6_CFG_SLP_RQ_OFFSET                                                                  (4)
  #define RTL8380_SDS0_REG6_CFG_SLP_RQ_MASK                                                                    (0xF << RTL8380_SDS0_REG6_CFG_SLP_RQ_OFFSET)
  #define RTL8380_SDS0_REG6_TX_BYPSCR_OFFSET                                                                   (0)
  #define RTL8380_SDS0_REG6_TX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS0_REG6_TX_BYPSCR_OFFSET)

#define RTL8380_SDS0_REG7_ADDR                                                                                 (0xE79C)
  #define RTL8380_SDS0_REG7_CFG_8B10B_NO_CREXT_OFFSET                                                          (15)
  #define RTL8380_SDS0_REG7_CFG_8B10B_NO_CREXT_MASK                                                            (0x1 << RTL8380_SDS0_REG7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8380_SDS0_REG7_CFG_NEG_CLKWR_A2D_OFFSET                                                           (14)
  #define RTL8380_SDS0_REG7_CFG_NEG_CLKWR_A2D_MASK                                                             (0x1 << RTL8380_SDS0_REG7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8380_SDS0_REG7_CFG_MIIXF_TS1K_OFFSET                                                              (13)
  #define RTL8380_SDS0_REG7_CFG_MIIXF_TS1K_MASK                                                                (0x1 << RTL8380_SDS0_REG7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8380_SDS0_REG7_CFG_DLY_PRE8_OFFSET                                                                (12)
  #define RTL8380_SDS0_REG7_CFG_DLY_PRE8_MASK                                                                  (0x1 << RTL8380_SDS0_REG7_CFG_DLY_PRE8_OFFSET)
  #define RTL8380_SDS0_REG7_CFG_GRXD_SEL_OFFSET                                                                (11)
  #define RTL8380_SDS0_REG7_CFG_GRXD_SEL_MASK                                                                  (0x1 << RTL8380_SDS0_REG7_CFG_GRXD_SEL_OFFSET)
  #define RTL8380_SDS0_REG7_CFG_LPI_CMD_MII_OFFSET                                                             (10)
  #define RTL8380_SDS0_REG7_CFG_LPI_CMD_MII_MASK                                                               (0x1 << RTL8380_SDS0_REG7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8380_SDS0_REG7_CFG_MARK_RXSCR_ERR_OFFSET                                                          (9)
  #define RTL8380_SDS0_REG7_CFG_MARK_RXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS0_REG7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8380_SDS0_REG7_CFG_MARK_TXSCR_ERR_OFFSET                                                          (8)
  #define RTL8380_SDS0_REG7_CFG_MARK_TXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS0_REG7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8380_SDS0_REG7_BYP_START_OFFSET                                                                   (4)
  #define RTL8380_SDS0_REG7_BYP_START_MASK                                                                     (0xF << RTL8380_SDS0_REG7_BYP_START_OFFSET)
  #define RTL8380_SDS0_REG7_BYP_END_OFFSET                                                                     (0)
  #define RTL8380_SDS0_REG7_BYP_END_MASK                                                                       (0xF << RTL8380_SDS0_REG7_BYP_END_OFFSET)

#define RTL8380_SDS0_REG8_ADDR                                                                                 (0xE7A0)
  #define RTL8380_SDS0_REG8_CFG_EEE_PWRSAV_EN_OFFSET                                                           (15)
  #define RTL8380_SDS0_REG8_CFG_EEE_PWRSAV_EN_MASK                                                             (0x1 << RTL8380_SDS0_REG8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8380_SDS0_REG8_REG_EEE_SDS_AN_OFFSET                                                              (14)
  #define RTL8380_SDS0_REG8_REG_EEE_SDS_AN_MASK                                                                (0x1 << RTL8380_SDS0_REG8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8380_SDS0_REG8_REG_C3_TIMER_OFFSET                                                                (11)
  #define RTL8380_SDS0_REG8_REG_C3_TIMER_MASK                                                                  (0x7 << RTL8380_SDS0_REG8_REG_C3_TIMER_OFFSET)
  #define RTL8380_SDS0_REG8_REG_C2_TIMER_OFFSET                                                                (8)
  #define RTL8380_SDS0_REG8_REG_C2_TIMER_MASK                                                                  (0x7 << RTL8380_SDS0_REG8_REG_C2_TIMER_OFFSET)
  #define RTL8380_SDS0_REG8_REG_C1_TIMER_OFFSET                                                                (5)
  #define RTL8380_SDS0_REG8_REG_C1_TIMER_MASK                                                                  (0x7 << RTL8380_SDS0_REG8_REG_C1_TIMER_OFFSET)
  #define RTL8380_SDS0_REG8_REG_C0_TIMER_OFFSET                                                                (2)
  #define RTL8380_SDS0_REG8_REG_C0_TIMER_MASK                                                                  (0x7 << RTL8380_SDS0_REG8_REG_C0_TIMER_OFFSET)
  #define RTL8380_SDS0_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                       (1)
  #define RTL8380_SDS0_REG8_CFG_MAC_C1_CHG_RESTC3_MASK                                                         (0x1 << RTL8380_SDS0_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8380_SDS0_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                      (0)
  #define RTL8380_SDS0_REG8_CFG_PHY_GO_C1_COND_SPC_MASK                                                        (0x1 << RTL8380_SDS0_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8380_SDS0_REG9_ADDR                                                                                 (0xE7A4)
  #define RTL8380_SDS0_REG9_CFG_EEE_PROGRAM_0_OFFSET                                                           (0)
  #define RTL8380_SDS0_REG9_CFG_EEE_PROGRAM_0_MASK                                                             (0xFFFF << RTL8380_SDS0_REG9_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8380_SDS0_REG10_ADDR                                                                                (0xE7A8)
  #define RTL8380_SDS0_REG10_CFG_RG10X1512_OFFSET                                                              (12)
  #define RTL8380_SDS0_REG10_CFG_RG10X1512_MASK                                                                (0xF << RTL8380_SDS0_REG10_CFG_RG10X1512_OFFSET)
  #define RTL8380_SDS0_REG10_QSGMII_NO_DILE2_OFFSET                                                            (11)
  #define RTL8380_SDS0_REG10_QSGMII_NO_DILE2_MASK                                                              (0x1 << RTL8380_SDS0_REG10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8380_SDS0_REG10_QSGMII_EEE_SEL_OFFSET                                                             (10)
  #define RTL8380_SDS0_REG10_QSGMII_EEE_SEL_MASK                                                               (0x1 << RTL8380_SDS0_REG10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8380_SDS0_REG10_QSGMII_LPI_TX_EN_OFFSET                                                           (9)
  #define RTL8380_SDS0_REG10_QSGMII_LPI_TX_EN_MASK                                                             (0x1 << RTL8380_SDS0_REG10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8380_SDS0_REG10_QSGMII_LPI_RX_EN_OFFSET                                                           (8)
  #define RTL8380_SDS0_REG10_QSGMII_LPI_RX_EN_MASK                                                             (0x1 << RTL8380_SDS0_REG10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8380_SDS0_REG10_QSGMII_INB_EN_OFFSET                                                              (7)
  #define RTL8380_SDS0_REG10_QSGMII_INB_EN_MASK                                                                (0x1 << RTL8380_SDS0_REG10_QSGMII_INB_EN_OFFSET)
  #define RTL8380_SDS0_REG10_QSGMII_RXER_SEL_OFFSET                                                            (6)
  #define RTL8380_SDS0_REG10_QSGMII_RXER_SEL_MASK                                                              (0x1 << RTL8380_SDS0_REG10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8380_SDS0_REG10_CFG_FAST_TIMER_OFFSET                                                             (4)
  #define RTL8380_SDS0_REG10_CFG_FAST_TIMER_MASK                                                               (0x3 << RTL8380_SDS0_REG10_CFG_FAST_TIMER_OFFSET)
  #define RTL8380_SDS0_REG10_EEE_LINK_FASTER_OFFSET                                                            (0)
  #define RTL8380_SDS0_REG10_EEE_LINK_FASTER_MASK                                                              (0xF << RTL8380_SDS0_REG10_EEE_LINK_FASTER_OFFSET)

#define RTL8380_SDS0_REG11_ADDR                                                                                (0xE7AC)
  #define RTL8380_SDS0_REG11_CFG_EEE_DBG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS0_REG11_CFG_EEE_DBG_CNT_MASK                                                              (0xFFFF << RTL8380_SDS0_REG11_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8380_SDS0_REG12_ADDR                                                                                (0xE7B0)
  #define RTL8380_SDS0_REG12_CFG_INB_TIMEOUT_OFFSET                                                            (8)
  #define RTL8380_SDS0_REG12_CFG_INB_TIMEOUT_MASK                                                              (0xFF << RTL8380_SDS0_REG12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8380_SDS0_REG12_ABILITY_OFFSET                                                                    (4)
  #define RTL8380_SDS0_REG12_ABILITY_MASK                                                                      (0xF << RTL8380_SDS0_REG12_ABILITY_OFFSET)
  #define RTL8380_SDS0_REG12_RDM_ALGOR_OFFSET                                                                  (3)
  #define RTL8380_SDS0_REG12_RDM_ALGOR_MASK                                                                    (0x1 << RTL8380_SDS0_REG12_RDM_ALGOR_OFFSET)
  #define RTL8380_SDS0_REG12_SD_DET_ALGOR_OFFSET                                                               (2)
  #define RTL8380_SDS0_REG12_SD_DET_ALGOR_MASK                                                                 (0x1 << RTL8380_SDS0_REG12_SD_DET_ALGOR_OFFSET)
  #define RTL8380_SDS0_REG12_AUTO_DET_ALGOR_OFFSET                                                             (1)
  #define RTL8380_SDS0_REG12_AUTO_DET_ALGOR_MASK                                                               (0x1 << RTL8380_SDS0_REG12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8380_SDS0_REG12_SEND_NP_ON_OFFSET                                                                 (0)
  #define RTL8380_SDS0_REG12_SEND_NP_ON_MASK                                                                   (0x1 << RTL8380_SDS0_REG12_SEND_NP_ON_OFFSET)

#define RTL8380_SDS0_REG13_ADDR                                                                                (0xE7B4)
  #define RTL8380_SDS0_REG13_SDS_LK_TIME_OFFSET                                                                (8)
  #define RTL8380_SDS0_REG13_SDS_LK_TIME_MASK                                                                  (0xFF << RTL8380_SDS0_REG13_SDS_LK_TIME_OFFSET)
  #define RTL8380_SDS0_REG13_CFG_F100_LKON_CNT_OFFSET                                                          (4)
  #define RTL8380_SDS0_REG13_CFG_F100_LKON_CNT_MASK                                                            (0xF << RTL8380_SDS0_REG13_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8380_SDS0_REG13_CFG_APXT_TMP32_OFFSET                                                             (2)
  #define RTL8380_SDS0_REG13_CFG_APXT_TMP32_MASK                                                               (0x3 << RTL8380_SDS0_REG13_CFG_APXT_TMP32_OFFSET)
  #define RTL8380_SDS0_REG13_CFG_REDET_F100_OFFSET                                                             (1)
  #define RTL8380_SDS0_REG13_CFG_REDET_F100_MASK                                                               (0x1 << RTL8380_SDS0_REG13_CFG_REDET_F100_OFFSET)
  #define RTL8380_SDS0_REG13_CFG_APXT_TMP0_OFFSET                                                              (0)
  #define RTL8380_SDS0_REG13_CFG_APXT_TMP0_MASK                                                                (0x1 << RTL8380_SDS0_REG13_CFG_APXT_TMP0_OFFSET)

#define RTL8380_SDS0_REG14_ADDR                                                                                (0xE7B8)
  #define RTL8380_SDS0_REG14_CFG_SPDUP_OFFSET                                                                  (15)
  #define RTL8380_SDS0_REG14_CFG_SPDUP_MASK                                                                    (0x1 << RTL8380_SDS0_REG14_CFG_SPDUP_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_SPDUP_FIB100_OFFSET                                                           (14)
  #define RTL8380_SDS0_REG14_CFG_SPDUP_FIB100_MASK                                                             (0x1 << RTL8380_SDS0_REG14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_RXSLEEP_TMROUT_OFFSET                                                         (13)
  #define RTL8380_SDS0_REG14_CFG_RXSLEEP_TMROUT_MASK                                                           (0x1 << RTL8380_SDS0_REG14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8380_SDS0_REG14_SEL_CALIBOK_OFFSET                                                                (12)
  #define RTL8380_SDS0_REG14_SEL_CALIBOK_MASK                                                                  (0x1 << RTL8380_SDS0_REG14_SEL_CALIBOK_OFFSET)
  #define RTL8380_SDS0_REG14_SEL_SDET_OFFSET                                                                   (11)
  #define RTL8380_SDS0_REG14_SEL_SDET_MASK                                                                     (0x1 << RTL8380_SDS0_REG14_SEL_SDET_OFFSET)
  #define RTL8380_SDS0_REG14_SEL_ANOK_OFFSET                                                                   (10)
  #define RTL8380_SDS0_REG14_SEL_ANOK_MASK                                                                     (0x1 << RTL8380_SDS0_REG14_SEL_ANOK_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_SEL_ODD_BIT_OFFSET                                                            (9)
  #define RTL8380_SDS0_REG14_CFG_SEL_ODD_BIT_MASK                                                              (0x1 << RTL8380_SDS0_REG14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_FRC_LD_VALUE_OFFSET                                                           (8)
  #define RTL8380_SDS0_REG14_CFG_FRC_LD_VALUE_MASK                                                             (0x1 << RTL8380_SDS0_REG14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_FRC_LD_OFFSET                                                                 (7)
  #define RTL8380_SDS0_REG14_CFG_FRC_LD_MASK                                                                   (0x1 << RTL8380_SDS0_REG14_CFG_FRC_LD_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_SGMI_CK1MS_EN_OFFSET                                                          (6)
  #define RTL8380_SDS0_REG14_CFG_SGMI_CK1MS_EN_MASK                                                            (0x1 << RTL8380_SDS0_REG14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                                     (3)
  #define RTL8380_SDS0_REG14_CFG_LINK_TMR_SGMII_SEL_MASK                                                       (0x7 << RTL8380_SDS0_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8380_SDS0_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                      (0)
  #define RTL8380_SDS0_REG14_CFG_LINK_TMR_NORM_SEL_MASK                                                        (0x7 << RTL8380_SDS0_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8380_SDS0_REG15_ADDR                                                                                (0xE7BC)
  #define RTL8380_SDS0_REG15_CFG_INBAND_MASTER_0_OFFSET                                                        (0)
  #define RTL8380_SDS0_REG15_CFG_INBAND_MASTER_0_MASK                                                          (0xFFFF << RTL8380_SDS0_REG15_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8380_SDS0_REG16_ADDR                                                                                (0xE7C0)
  #define RTL8380_SDS0_REG16_CFG_INBAND_MASTER_1_OFFSET                                                        (0)
  #define RTL8380_SDS0_REG16_CFG_INBAND_MASTER_1_MASK                                                          (0xFFFF << RTL8380_SDS0_REG16_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8380_SDS0_REG17_ADDR                                                                                (0xE7C4)
  #define RTL8380_SDS0_REG17_MACRDVLD_OFFSET                                                                   (15)
  #define RTL8380_SDS0_REG17_MACRDVLD_MASK                                                                     (0x1 << RTL8380_SDS0_REG17_MACRDVLD_OFFSET)
  #define RTL8380_SDS0_REG17_MACRDABT_OFFSET                                                                   (14)
  #define RTL8380_SDS0_REG17_MACRDABT_MASK                                                                     (0x1 << RTL8380_SDS0_REG17_MACRDABT_OFFSET)
  #define RTL8380_SDS0_REG17_CFG_INBAND_MASTER_2_OFFSET                                                        (0)
  #define RTL8380_SDS0_REG17_CFG_INBAND_MASTER_2_MASK                                                          (0x3FFF << RTL8380_SDS0_REG17_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8380_SDS0_REG18_ADDR                                                                                (0xE7C8)
  #define RTL8380_SDS0_REG18_CFG_RSGP_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS0_REG18_CFG_RSGP_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS0_REG18_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8380_SDS0_REG19_ADDR                                                                                (0xE7CC)
  #define RTL8380_SDS0_REG19_CFG_RSGP_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS0_REG19_CFG_RSGP_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS0_REG19_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8380_SDS0_REG20_ADDR                                                                                (0xE7D0)
  #define RTL8380_SDS0_REG20_CFG_SGM_TXCFG_PHY_OFFSET                                                          (0)
  #define RTL8380_SDS0_REG20_CFG_SGM_TXCFG_PHY_MASK                                                            (0xFFFF << RTL8380_SDS0_REG20_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS0_REG21_ADDR                                                                                (0xE7D4)
  #define RTL8380_SDS0_REG21_CFG_SGM_TXCFG_MAC_OFFSET                                                          (0)
  #define RTL8380_SDS0_REG21_CFG_SGM_TXCFG_MAC_MASK                                                            (0xFFFF << RTL8380_SDS0_REG21_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS0_REG22_ADDR                                                                                (0xE7D8)
  #define RTL8380_SDS0_REG22_CFG_FIB2G_TXCFG_P0_OFFSET                                                         (0)
  #define RTL8380_SDS0_REG22_CFG_FIB2G_TXCFG_P0_MASK                                                           (0xFFFF << RTL8380_SDS0_REG22_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8380_SDS0_REG23_ADDR                                                                                (0xE7DC)
  #define RTL8380_SDS0_REG23_CFG_FIB2G_TXCFG_P1_OFFSET                                                         (0)
  #define RTL8380_SDS0_REG23_CFG_FIB2G_TXCFG_P1_MASK                                                           (0xFFFF << RTL8380_SDS0_REG23_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8380_SDS0_REG24_ADDR                                                                                (0xE7E0)
  #define RTL8380_SDS0_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                      (0)
  #define RTL8380_SDS0_REG24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                        (0xFFFF << RTL8380_SDS0_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8380_SDS0_REG25_ADDR                                                                                (0xE7E4)
  #define RTL8380_SDS0_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                      (0)
  #define RTL8380_SDS0_REG25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                        (0xFFFF << RTL8380_SDS0_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8380_SDS0_REG26_ADDR                                                                                (0xE7E8)
  #define RTL8380_SDS0_REG26_IP_VERSION_OFFSET                                                                 (8)
  #define RTL8380_SDS0_REG26_IP_VERSION_MASK                                                                   (0xFF << RTL8380_SDS0_REG26_IP_VERSION_OFFSET)
  #define RTL8380_SDS0_REG26_SDS_MODE_OFFSET                                                                   (0)
  #define RTL8380_SDS0_REG26_SDS_MODE_MASK                                                                     (0xFF << RTL8380_SDS0_REG26_SDS_MODE_OFFSET)

#define RTL8380_SDS0_REG27_ADDR                                                                                (0xE7EC)
  #define RTL8380_SDS0_REG27_CFG_DBG_OUT_ECO1_OFFSET                                                           (0)
  #define RTL8380_SDS0_REG27_CFG_DBG_OUT_ECO1_MASK                                                             (0xFFFF << RTL8380_SDS0_REG27_CFG_DBG_OUT_ECO1_OFFSET)

#define RTL8380_SDS0_REG28_ADDR                                                                                (0xE7F0)
  #define RTL8380_SDS0_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                                     (15)
  #define RTL8380_SDS0_REG28_CFG_PHY_GO_C2_COND_SPC_MASK                                                       (0x1 << RTL8380_SDS0_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8380_SDS0_REG28_CFG_ERRMSK_NOSIG_OFFSET                                                           (14)
  #define RTL8380_SDS0_REG28_CFG_ERRMSK_NOSIG_MASK                                                             (0x1 << RTL8380_SDS0_REG28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8380_SDS0_REG28_RM_LPK_EVEN_BITS_OFFSET                                                           (13)
  #define RTL8380_SDS0_REG28_RM_LPK_EVEN_BITS_MASK                                                             (0x1 << RTL8380_SDS0_REG28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8380_SDS0_REG28_CFG_QSGMII_PARITY_CHK_OFFSET                                                      (12)
  #define RTL8380_SDS0_REG28_CFG_QSGMII_PARITY_CHK_MASK                                                        (0x1 << RTL8380_SDS0_REG28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8380_SDS0_REG28_CFG_DBG_S0_OFFSET                                                                 (11)
  #define RTL8380_SDS0_REG28_CFG_DBG_S0_MASK                                                                   (0x1 << RTL8380_SDS0_REG28_CFG_DBG_S0_OFFSET)
  #define RTL8380_SDS0_REG28_CFG_SDS_DBG_EN_OFFSET                                                             (10)
  #define RTL8380_SDS0_REG28_CFG_SDS_DBG_EN_MASK                                                               (0x1 << RTL8380_SDS0_REG28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8380_SDS0_REG28_CFG_SDS_DBG_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS0_REG28_CFG_SDS_DBG_SEL_MASK                                                              (0x3FF << RTL8380_SDS0_REG28_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8380_SDS0_REG29_ADDR                                                                                (0xE7F4)
  #define RTL8380_SDS0_REG29_CFG_SDS_DBG_OUT_0_OFFSET                                                          (0)
  #define RTL8380_SDS0_REG29_CFG_SDS_DBG_OUT_0_MASK                                                            (0xFFFF << RTL8380_SDS0_REG29_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8380_SDS0_REG30_ADDR                                                                                (0xE7F8)
  #define RTL8380_SDS0_REG30_CFG_SDS_DBG_OUT_1_OFFSET                                                          (0)
  #define RTL8380_SDS0_REG30_CFG_SDS_DBG_OUT_1_MASK                                                            (0xFFFF << RTL8380_SDS0_REG30_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8380_SDS_DUMMY0_ADDR                                                                                (0xE7FC)
  #define RTL8380_SDS_DUMMY0_SDS_DUMMY0_OFFSET                                                                 (0)
  #define RTL8380_SDS_DUMMY0_SDS_DUMMY0_MASK                                                                   (0xFFFFFFFF << RTL8380_SDS_DUMMY0_SDS_DUMMY0_OFFSET)

#define RTL8380_SDS0_EXT_REG0_NONE_ADDR                                                                        (0xE800)
  #define RTL8380_SDS0_EXT_REG0_NONE_SDS0_EXT_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG0_NONE_SDS0_EXT_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG0_NONE_SDS0_EXT_REG0_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG1_NONE_ADDR                                                                        (0xE804)
  #define RTL8380_SDS0_EXT_REG1_NONE_SDS0_EXT_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG1_NONE_SDS0_EXT_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG1_NONE_SDS0_EXT_REG1_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG2_NONE_ADDR                                                                        (0xE808)
  #define RTL8380_SDS0_EXT_REG2_NONE_SDS0_EXT_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG2_NONE_SDS0_EXT_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG2_NONE_SDS0_EXT_REG2_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG3_NONE_ADDR                                                                        (0xE80C)
  #define RTL8380_SDS0_EXT_REG3_NONE_SDS0_EXT_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG3_NONE_SDS0_EXT_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG3_NONE_SDS0_EXT_REG3_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG4_NONE_ADDR                                                                        (0xE810)
  #define RTL8380_SDS0_EXT_REG4_NONE_SDS0_EXT_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG4_NONE_SDS0_EXT_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG4_NONE_SDS0_EXT_REG4_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG5_NONE_ADDR                                                                        (0xE814)
  #define RTL8380_SDS0_EXT_REG5_NONE_SDS0_EXT_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG5_NONE_SDS0_EXT_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG5_NONE_SDS0_EXT_REG5_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG6_NONE_ADDR                                                                        (0xE818)
  #define RTL8380_SDS0_EXT_REG6_NONE_SDS0_EXT_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG6_NONE_SDS0_EXT_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG6_NONE_SDS0_EXT_REG6_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG7_NONE_ADDR                                                                        (0xE81C)
  #define RTL8380_SDS0_EXT_REG7_NONE_SDS0_EXT_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG7_NONE_SDS0_EXT_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG7_NONE_SDS0_EXT_REG7_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG8_NONE_ADDR                                                                        (0xE820)
  #define RTL8380_SDS0_EXT_REG8_NONE_SDS0_EXT_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG8_NONE_SDS0_EXT_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG8_NONE_SDS0_EXT_REG8_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG9_NONE_ADDR                                                                        (0xE824)
  #define RTL8380_SDS0_EXT_REG9_NONE_SDS0_EXT_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_EXT_REG9_NONE_SDS0_EXT_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_EXT_REG9_NONE_SDS0_EXT_REG9_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG10_NONE_ADDR                                                                       (0xE828)
  #define RTL8380_SDS0_EXT_REG10_NONE_SDS0_EXT_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG10_NONE_SDS0_EXT_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG10_NONE_SDS0_EXT_REG10_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG11_NONE_ADDR                                                                       (0xE82C)
  #define RTL8380_SDS0_EXT_REG11_NONE_SDS0_EXT_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG11_NONE_SDS0_EXT_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG11_NONE_SDS0_EXT_REG11_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG12_NONE_ADDR                                                                       (0xE830)
  #define RTL8380_SDS0_EXT_REG12_NONE_SDS0_EXT_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG12_NONE_SDS0_EXT_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG12_NONE_SDS0_EXT_REG12_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG13_NONE_ADDR                                                                       (0xE834)
  #define RTL8380_SDS0_EXT_REG13_NONE_SDS0_EXT_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG13_NONE_SDS0_EXT_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG13_NONE_SDS0_EXT_REG13_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG14_NONE_ADDR                                                                       (0xE838)
  #define RTL8380_SDS0_EXT_REG14_NONE_SDS0_EXT_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG14_NONE_SDS0_EXT_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG14_NONE_SDS0_EXT_REG14_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG15_NONE_ADDR                                                                       (0xE83C)
  #define RTL8380_SDS0_EXT_REG15_NONE_SDS0_EXT_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG15_NONE_SDS0_EXT_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG15_NONE_SDS0_EXT_REG15_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG16_NONE_ADDR                                                                       (0xE840)
  #define RTL8380_SDS0_EXT_REG16_NONE_SDS0_EXT_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG16_NONE_SDS0_EXT_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG16_NONE_SDS0_EXT_REG16_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG17_NONE_ADDR                                                                       (0xE844)
  #define RTL8380_SDS0_EXT_REG17_NONE_SDS0_EXT_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG17_NONE_SDS0_EXT_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG17_NONE_SDS0_EXT_REG17_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG18_NONE_ADDR                                                                       (0xE848)
  #define RTL8380_SDS0_EXT_REG18_NONE_SDS0_EXT_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG18_NONE_SDS0_EXT_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG18_NONE_SDS0_EXT_REG18_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG19_NONE_ADDR                                                                       (0xE84C)
  #define RTL8380_SDS0_EXT_REG19_NONE_SDS0_EXT_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG19_NONE_SDS0_EXT_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG19_NONE_SDS0_EXT_REG19_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG20_NONE_ADDR                                                                       (0xE850)
  #define RTL8380_SDS0_EXT_REG20_NONE_SDS0_EXT_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG20_NONE_SDS0_EXT_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG20_NONE_SDS0_EXT_REG20_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG21_NONE_ADDR                                                                       (0xE854)
  #define RTL8380_SDS0_EXT_REG21_NONE_SDS0_EXT_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG21_NONE_SDS0_EXT_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG21_NONE_SDS0_EXT_REG21_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG22_NONE_ADDR                                                                       (0xE858)
  #define RTL8380_SDS0_EXT_REG22_NONE_SDS0_EXT_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG22_NONE_SDS0_EXT_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG22_NONE_SDS0_EXT_REG22_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG23_NONE_ADDR                                                                       (0xE85C)
  #define RTL8380_SDS0_EXT_REG23_NONE_SDS0_EXT_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG23_NONE_SDS0_EXT_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG23_NONE_SDS0_EXT_REG23_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG24_NONE_ADDR                                                                       (0xE860)
  #define RTL8380_SDS0_EXT_REG24_NONE_SDS0_EXT_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG24_NONE_SDS0_EXT_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG24_NONE_SDS0_EXT_REG24_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG25_NONE_ADDR                                                                       (0xE864)
  #define RTL8380_SDS0_EXT_REG25_NONE_SDS0_EXT_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG25_NONE_SDS0_EXT_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG25_NONE_SDS0_EXT_REG25_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG26_NONE_ADDR                                                                       (0xE868)
  #define RTL8380_SDS0_EXT_REG26_NONE_SDS0_EXT_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG26_NONE_SDS0_EXT_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG26_NONE_SDS0_EXT_REG26_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG27_NONE_ADDR                                                                       (0xE86C)
  #define RTL8380_SDS0_EXT_REG27_NONE_SDS0_EXT_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG27_NONE_SDS0_EXT_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG27_NONE_SDS0_EXT_REG27_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG28_NONE_ADDR                                                                       (0xE870)
  #define RTL8380_SDS0_EXT_REG28_NONE_SDS0_EXT_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG28_NONE_SDS0_EXT_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG28_NONE_SDS0_EXT_REG28_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG29_NONE_ADDR                                                                       (0xE874)
  #define RTL8380_SDS0_EXT_REG29_NONE_SDS0_EXT_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG29_NONE_SDS0_EXT_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG29_NONE_SDS0_EXT_REG29_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG30_NONE_ADDR                                                                       (0xE878)
  #define RTL8380_SDS0_EXT_REG30_NONE_SDS0_EXT_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG30_NONE_SDS0_EXT_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG30_NONE_SDS0_EXT_REG30_NONE_OFFSET)

#define RTL8380_SDS0_EXT_REG31_NONE_ADDR                                                                       (0xE87C)
  #define RTL8380_SDS0_EXT_REG31_NONE_SDS0_EXT_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_EXT_REG31_NONE_SDS0_EXT_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_EXT_REG31_NONE_SDS0_EXT_REG31_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG0_NONE_ADDR                                                                        (0xE880)
  #define RTL8380_SDS0_FIB_REG0_NONE_SDS0_FIB_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG0_NONE_SDS0_FIB_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG0_NONE_SDS0_FIB_REG0_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG1_NONE_ADDR                                                                        (0xE884)
  #define RTL8380_SDS0_FIB_REG1_NONE_SDS0_FIB_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG1_NONE_SDS0_FIB_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG1_NONE_SDS0_FIB_REG1_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG2_NONE_ADDR                                                                        (0xE888)
  #define RTL8380_SDS0_FIB_REG2_NONE_SDS0_FIB_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG2_NONE_SDS0_FIB_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG2_NONE_SDS0_FIB_REG2_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG3_NONE_ADDR                                                                        (0xE88C)
  #define RTL8380_SDS0_FIB_REG3_NONE_SDS0_FIB_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG3_NONE_SDS0_FIB_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG3_NONE_SDS0_FIB_REG3_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG4_NONE_ADDR                                                                        (0xE890)
  #define RTL8380_SDS0_FIB_REG4_NONE_SDS0_FIB_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG4_NONE_SDS0_FIB_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG4_NONE_SDS0_FIB_REG4_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG5_NONE_ADDR                                                                        (0xE894)
  #define RTL8380_SDS0_FIB_REG5_NONE_SDS0_FIB_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG5_NONE_SDS0_FIB_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG5_NONE_SDS0_FIB_REG5_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG6_NONE_ADDR                                                                        (0xE898)
  #define RTL8380_SDS0_FIB_REG6_NONE_SDS0_FIB_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG6_NONE_SDS0_FIB_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG6_NONE_SDS0_FIB_REG6_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG7_NONE_ADDR                                                                        (0xE89C)
  #define RTL8380_SDS0_FIB_REG7_NONE_SDS0_FIB_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG7_NONE_SDS0_FIB_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG7_NONE_SDS0_FIB_REG7_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG8_NONE_ADDR                                                                        (0xE8A0)
  #define RTL8380_SDS0_FIB_REG8_NONE_SDS0_FIB_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG8_NONE_SDS0_FIB_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG8_NONE_SDS0_FIB_REG8_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG9_NONE_ADDR                                                                        (0xE8A4)
  #define RTL8380_SDS0_FIB_REG9_NONE_SDS0_FIB_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS0_FIB_REG9_NONE_SDS0_FIB_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS0_FIB_REG9_NONE_SDS0_FIB_REG9_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG10_NONE_ADDR                                                                       (0xE8A8)
  #define RTL8380_SDS0_FIB_REG10_NONE_SDS0_FIB_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG10_NONE_SDS0_FIB_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG10_NONE_SDS0_FIB_REG10_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG11_NONE_ADDR                                                                       (0xE8AC)
  #define RTL8380_SDS0_FIB_REG11_NONE_SDS0_FIB_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG11_NONE_SDS0_FIB_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG11_NONE_SDS0_FIB_REG11_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG12_NONE_ADDR                                                                       (0xE8B0)
  #define RTL8380_SDS0_FIB_REG12_NONE_SDS0_FIB_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG12_NONE_SDS0_FIB_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG12_NONE_SDS0_FIB_REG12_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG13_NONE_ADDR                                                                       (0xE8B4)
  #define RTL8380_SDS0_FIB_REG13_NONE_SDS0_FIB_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG13_NONE_SDS0_FIB_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG13_NONE_SDS0_FIB_REG13_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG14_NONE_ADDR                                                                       (0xE8B8)
  #define RTL8380_SDS0_FIB_REG14_NONE_SDS0_FIB_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG14_NONE_SDS0_FIB_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG14_NONE_SDS0_FIB_REG14_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG15_NONE_ADDR                                                                       (0xE8BC)
  #define RTL8380_SDS0_FIB_REG15_NONE_SDS0_FIB_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG15_NONE_SDS0_FIB_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG15_NONE_SDS0_FIB_REG15_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG16_NONE_ADDR                                                                       (0xE8C0)
  #define RTL8380_SDS0_FIB_REG16_NONE_SDS0_FIB_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG16_NONE_SDS0_FIB_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG16_NONE_SDS0_FIB_REG16_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG17_NONE_ADDR                                                                       (0xE8C4)
  #define RTL8380_SDS0_FIB_REG17_NONE_SDS0_FIB_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG17_NONE_SDS0_FIB_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG17_NONE_SDS0_FIB_REG17_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG18_NONE_ADDR                                                                       (0xE8C8)
  #define RTL8380_SDS0_FIB_REG18_NONE_SDS0_FIB_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG18_NONE_SDS0_FIB_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG18_NONE_SDS0_FIB_REG18_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG19_NONE_ADDR                                                                       (0xE8CC)
  #define RTL8380_SDS0_FIB_REG19_NONE_SDS0_FIB_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG19_NONE_SDS0_FIB_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG19_NONE_SDS0_FIB_REG19_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG20_NONE_ADDR                                                                       (0xE8D0)
  #define RTL8380_SDS0_FIB_REG20_NONE_SDS0_FIB_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG20_NONE_SDS0_FIB_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG20_NONE_SDS0_FIB_REG20_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG21_NONE_ADDR                                                                       (0xE8D4)
  #define RTL8380_SDS0_FIB_REG21_NONE_SDS0_FIB_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG21_NONE_SDS0_FIB_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG21_NONE_SDS0_FIB_REG21_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG22_NONE_ADDR                                                                       (0xE8D8)
  #define RTL8380_SDS0_FIB_REG22_NONE_SDS0_FIB_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG22_NONE_SDS0_FIB_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG22_NONE_SDS0_FIB_REG22_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG23_NONE_ADDR                                                                       (0xE8DC)
  #define RTL8380_SDS0_FIB_REG23_NONE_SDS0_FIB_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG23_NONE_SDS0_FIB_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG23_NONE_SDS0_FIB_REG23_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG24_NONE_ADDR                                                                       (0xE8E0)
  #define RTL8380_SDS0_FIB_REG24_NONE_SDS0_FIB_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG24_NONE_SDS0_FIB_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG24_NONE_SDS0_FIB_REG24_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG25_NONE_ADDR                                                                       (0xE8E4)
  #define RTL8380_SDS0_FIB_REG25_NONE_SDS0_FIB_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG25_NONE_SDS0_FIB_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG25_NONE_SDS0_FIB_REG25_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG26_NONE_ADDR                                                                       (0xE8E8)
  #define RTL8380_SDS0_FIB_REG26_NONE_SDS0_FIB_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG26_NONE_SDS0_FIB_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG26_NONE_SDS0_FIB_REG26_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG27_NONE_ADDR                                                                       (0xE8EC)
  #define RTL8380_SDS0_FIB_REG27_NONE_SDS0_FIB_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG27_NONE_SDS0_FIB_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG27_NONE_SDS0_FIB_REG27_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG28_NONE_ADDR                                                                       (0xE8F0)
  #define RTL8380_SDS0_FIB_REG28_NONE_SDS0_FIB_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG28_NONE_SDS0_FIB_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG28_NONE_SDS0_FIB_REG28_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG29_NONE_ADDR                                                                       (0xE8F4)
  #define RTL8380_SDS0_FIB_REG29_NONE_SDS0_FIB_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG29_NONE_SDS0_FIB_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG29_NONE_SDS0_FIB_REG29_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG30_NONE_ADDR                                                                       (0xE8F8)
  #define RTL8380_SDS0_FIB_REG30_NONE_SDS0_FIB_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG30_NONE_SDS0_FIB_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG30_NONE_SDS0_FIB_REG30_NONE_OFFSET)

#define RTL8380_SDS0_FIB_REG31_NONE_ADDR                                                                       (0xE8FC)
  #define RTL8380_SDS0_FIB_REG31_NONE_SDS0_FIB_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS0_FIB_REG31_NONE_SDS0_FIB_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS0_FIB_REG31_NONE_SDS0_FIB_REG31_NONE_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG0_ADDR                                                                         (0xE900)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_RST_OFFSET                                                         (15)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET                                                         (14)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                   (13)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET                                                        (12)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET                                                       (11)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET                                                         (10)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET                                                     (9)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET                                                     (8)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_SDS_DUMMY1_OFFSET                                                          (7)
  #define RTL8380_SDS0_FIB_EXT_REG0_SDS_DUMMY1_MASK                                                            (0x1 << RTL8380_SDS0_FIB_EXT_REG0_SDS_DUMMY1_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                   (6)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET                                                       (5)
  #define RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG0_SDS_DUMMY2_OFFSET                                                          (0)
  #define RTL8380_SDS0_FIB_EXT_REG0_SDS_DUMMY2_MASK                                                            (0x1F << RTL8380_SDS0_FIB_EXT_REG0_SDS_DUMMY2_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG1_ADDR                                                                         (0xE904)
  #define RTL8380_SDS0_FIB_EXT_REG1_CAPBILITY_OFFSET                                                           (6)
  #define RTL8380_SDS0_FIB_EXT_REG1_CAPBILITY_MASK                                                             (0x3FF << RTL8380_SDS0_FIB_EXT_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG1_AN_COMPLETE_OFFSET                                                         (5)
  #define RTL8380_SDS0_FIB_EXT_REG1_AN_COMPLETE_MASK                                                           (0x1 << RTL8380_SDS0_FIB_EXT_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG1_R_FAULT_OFFSET                                                             (4)
  #define RTL8380_SDS0_FIB_EXT_REG1_R_FAULT_MASK                                                               (0x1 << RTL8380_SDS0_FIB_EXT_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG1_NWAY_ABILITY_OFFSET                                                        (3)
  #define RTL8380_SDS0_FIB_EXT_REG1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8380_SDS0_FIB_EXT_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG1_LINK_STATUS_OFFSET                                                         (2)
  #define RTL8380_SDS0_FIB_EXT_REG1_LINK_STATUS_MASK                                                           (0x1 << RTL8380_SDS0_FIB_EXT_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG1_JABBER_DETECT_OFFSET                                                       (1)
  #define RTL8380_SDS0_FIB_EXT_REG1_JABBER_DETECT_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET                                                  (0)
  #define RTL8380_SDS0_FIB_EXT_REG1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8380_SDS0_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG2_ADDR                                                                         (0xE908)
  #define RTL8380_SDS0_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET                                                    (0)
  #define RTL8380_SDS0_FIB_EXT_REG2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8380_SDS0_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG3_ADDR                                                                         (0xE90C)
  #define RTL8380_SDS0_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET                                                    (10)
  #define RTL8380_SDS0_FIB_EXT_REG3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8380_SDS0_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG3_MODEL_NO_0500_OFFSET                                                       (4)
  #define RTL8380_SDS0_FIB_EXT_REG3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8380_SDS0_FIB_EXT_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG3_REVISION_NO_0300_OFFSET                                                    (0)
  #define RTL8380_SDS0_FIB_EXT_REG3_REVISION_NO_0300_MASK                                                      (0xF << RTL8380_SDS0_FIB_EXT_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG4_ADDR                                                                         (0xE910)
  #define RTL8380_SDS0_FIB_EXT_REG4_TX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS0_FIB_EXT_REG4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS0_FIB_EXT_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG5_ADDR                                                                         (0xE914)
  #define RTL8380_SDS0_FIB_EXT_REG5_RX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS0_FIB_EXT_REG5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS0_FIB_EXT_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG6_ADDR                                                                         (0xE918)
  #define RTL8380_SDS0_FIB_EXT_REG6_SDS_DUMMY3_OFFSET                                                          (3)
  #define RTL8380_SDS0_FIB_EXT_REG6_SDS_DUMMY3_MASK                                                            (0x1FFF << RTL8380_SDS0_FIB_EXT_REG6_SDS_DUMMY3_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG6_FIB_NP_EN_OFFSET                                                           (2)
  #define RTL8380_SDS0_FIB_EXT_REG6_FIB_NP_EN_MASK                                                             (0x1 << RTL8380_SDS0_FIB_EXT_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG6_RXPAGE_OFFSET                                                              (1)
  #define RTL8380_SDS0_FIB_EXT_REG6_RXPAGE_MASK                                                                (0x1 << RTL8380_SDS0_FIB_EXT_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG6_SDS_DUMMY4_OFFSET                                                          (0)
  #define RTL8380_SDS0_FIB_EXT_REG6_SDS_DUMMY4_MASK                                                            (0x1 << RTL8380_SDS0_FIB_EXT_REG6_SDS_DUMMY4_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG7_ADDR                                                                         (0xE91C)
  #define RTL8380_SDS0_FIB_EXT_REG7_MR_NP_TX_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_EXT_REG7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8380_SDS0_FIB_EXT_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG8_ADDR                                                                         (0xE920)
  #define RTL8380_SDS0_FIB_EXT_REG8_MR_NP_RX_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_EXT_REG8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8380_SDS0_FIB_EXT_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG9_ADDR                                                                         (0xE924)
  #define RTL8380_SDS0_FIB_EXT_REG9_SDS_DUMMY5_OFFSET                                                          (0)
  #define RTL8380_SDS0_FIB_EXT_REG9_SDS_DUMMY5_MASK                                                            (0xFFFF << RTL8380_SDS0_FIB_EXT_REG9_SDS_DUMMY5_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG10_ADDR                                                                        (0xE928)
  #define RTL8380_SDS0_FIB_EXT_REG10_SDS_DUMMY6_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_EXT_REG10_SDS_DUMMY6_MASK                                                           (0xFFFF << RTL8380_SDS0_FIB_EXT_REG10_SDS_DUMMY6_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG11_ADDR                                                                        (0xE92C)
  #define RTL8380_SDS0_FIB_EXT_REG11_SDS_DUMMY7_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_EXT_REG11_SDS_DUMMY7_MASK                                                           (0xFFFF << RTL8380_SDS0_FIB_EXT_REG11_SDS_DUMMY7_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG12_ADDR                                                                        (0xE930)
  #define RTL8380_SDS0_FIB_EXT_REG12_SDS_DUMMY8_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_EXT_REG12_SDS_DUMMY8_MASK                                                           (0xFFFF << RTL8380_SDS0_FIB_EXT_REG12_SDS_DUMMY8_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG13_ADDR                                                                        (0xE934)
  #define RTL8380_SDS0_FIB_EXT_REG13_INDR_FUNC_OFFSET                                                          (14)
  #define RTL8380_SDS0_FIB_EXT_REG13_INDR_FUNC_MASK                                                            (0x3 << RTL8380_SDS0_FIB_EXT_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET                                                   (5)
  #define RTL8380_SDS0_FIB_EXT_REG13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8380_SDS0_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG13_INDR_DEVAD_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_EXT_REG13_INDR_DEVAD_MASK                                                           (0x1F << RTL8380_SDS0_FIB_EXT_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG14_ADDR                                                                        (0xE938)
  #define RTL8380_SDS0_FIB_EXT_REG14_MMDRDBUS_OFFSET                                                           (0)
  #define RTL8380_SDS0_FIB_EXT_REG14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8380_SDS0_FIB_EXT_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG15_ADDR                                                                        (0xE93C)
  #define RTL8380_SDS0_FIB_EXT_REG15_SDS_DUMMY9_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_EXT_REG15_SDS_DUMMY9_MASK                                                           (0xFFFF << RTL8380_SDS0_FIB_EXT_REG15_SDS_DUMMY9_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG16_ADDR                                                                        (0xE940)
  #define RTL8380_SDS0_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET                                                     (15)
  #define RTL8380_SDS0_FIB_EXT_REG16_DUMMY_REG16_15_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET                                                      (14)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_FIB1G_MASK                                                        (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET                                                      (13)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_FIB1G_MASK                                                        (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET                                                 (12)
  #define RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET                                                 (11)
  #define RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET                                                    (10)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_FIB1G_MASK                                                      (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET                                                       (9)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_QSGP_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET                                                       (8)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_QSGP_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET                                                  (7)
  #define RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET                                                  (6)
  #define RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET                                                     (5)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_QSGP_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET                                                       (4)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_RSGP_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET                                                       (3)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_RSGP_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET                                                  (2)
  #define RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS0_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET                                                  (1)
  #define RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS0_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET                                                     (0)
  #define RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_RSGP_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG17_ADDR                                                                        (0xE944)
  #define RTL8380_SDS0_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET                                                   (5)
  #define RTL8380_SDS0_FIB_EXT_REG17_DUMMY_REG17_1505_MASK                                                     (0x7FF << RTL8380_SDS0_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET                                                     (4)
  #define RTL8380_SDS0_FIB_EXT_REG17_EEE_RSG_FIB100_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET                                                     (3)
  #define RTL8380_SDS0_FIB_EXT_REG17_EEE_STD_FIB100_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET                                                (2)
  #define RTL8380_SDS0_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS0_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET                                                (1)
  #define RTL8380_SDS0_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS0_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET                                                   (0)
  #define RTL8380_SDS0_FIB_EXT_REG17_EEE_QUIET_FIB100_MASK                                                     (0x1 << RTL8380_SDS0_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG18_ADDR                                                                        (0xE948)
  #define RTL8380_SDS0_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET                                                   (9)
  #define RTL8380_SDS0_FIB_EXT_REG18_DUMMY_REG18_1509_MASK                                                     (0x7F << RTL8380_SDS0_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG18_TX_TR_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS0_FIB_EXT_REG18_TX_TR_TIMER_MASK                                                          (0x7 << RTL8380_SDS0_FIB_EXT_REG18_TX_TR_TIMER_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS0_FIB_EXT_REG18_TX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS0_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG18_TX_TS_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG18_TX_TS_TIMER_MASK                                                          (0x7 << RTL8380_SDS0_FIB_EXT_REG18_TX_TS_TIMER_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG19_ADDR                                                                        (0xE94C)
  #define RTL8380_SDS0_FIB_EXT_REG19_CFG_TX_MODE_OFFSET                                                        (14)
  #define RTL8380_SDS0_FIB_EXT_REG19_CFG_TX_MODE_MASK                                                          (0x3 << RTL8380_SDS0_FIB_EXT_REG19_CFG_TX_MODE_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET                                                     (13)
  #define RTL8380_SDS0_FIB_EXT_REG19_DET_IDLE32_DIS_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG19_DET_CG_DIS_OFFSET                                                         (12)
  #define RTL8380_SDS0_FIB_EXT_REG19_DET_CG_DIS_MASK                                                           (0x1 << RTL8380_SDS0_FIB_EXT_REG19_DET_CG_DIS_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET                                                    (11)
  #define RTL8380_SDS0_FIB_EXT_REG19_CFG_LINK_OK_SEL_MASK                                                      (0x1 << RTL8380_SDS0_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_TS_TIMER_OFFSET                                                        (9)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_TS_TIMER_MASK                                                          (0x3 << RTL8380_SDS0_FIB_EXT_REG19_RX_TS_TIMER_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_WF_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_WF_TIMER_MASK                                                          (0x7 << RTL8380_SDS0_FIB_EXT_REG19_RX_WF_TIMER_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_TW_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_TW_TIMER_MASK                                                          (0x7 << RTL8380_SDS0_FIB_EXT_REG19_RX_TW_TIMER_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG19_RX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS0_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG20_ADDR                                                                        (0xE950)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET                                                        (15)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_SFD_SEL_MASK                                                          (0x1 << RTL8380_SDS0_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET                                                       (14)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE_SEL_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_CG_SEL_OFFSET                                                         (13)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_CG_SEL_MASK                                                           (0x1 << RTL8380_SDS0_FIB_EXT_REG20_CFG_CG_SEL_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET                                                     (8)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE32_CNT_MASK                                                       (0x1F << RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET                                                       (4)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE_CNT_MASK                                                         (0xF << RTL8380_SDS0_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_CG_CNT_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_EXT_REG20_CFG_CG_CNT_MASK                                                           (0xF << RTL8380_SDS0_FIB_EXT_REG20_CFG_CG_CNT_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG21_ADDR                                                                        (0xE954)
  #define RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET                                                   (13)
  #define RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_1513_MASK                                                     (0x7 << RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET                                                   (4)
  #define RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_1204_MASK                                                     (0x1FF << RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET                                                   (0)
  #define RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_0300_MASK                                                     (0xF << RTL8380_SDS0_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG22_ADDR                                                                        (0xE958)
  #define RTL8380_SDS0_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET                                                     (15)
  #define RTL8380_SDS0_FIB_EXT_REG22_CFG_EPON_INTEN_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET                                                     (14)
  #define RTL8380_SDS0_FIB_EXT_REG22_CFG_LINK_INTEN_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET                                                   (2)
  #define RTL8380_SDS0_FIB_EXT_REG22_DUMMY_REG22_1302_MASK                                                     (0xFFF << RTL8380_SDS0_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG22_DET_EPON_INT_OFFSET                                                       (1)
  #define RTL8380_SDS0_FIB_EXT_REG22_DET_EPON_INT_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG22_DET_EPON_INT_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG22_SDS_LINK_INT_OFFSET                                                       (0)
  #define RTL8380_SDS0_FIB_EXT_REG22_SDS_LINK_INT_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG22_SDS_LINK_INT_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG23_ADDR                                                                        (0xE95C)
  #define RTL8380_SDS0_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET                                                   (8)
  #define RTL8380_SDS0_FIB_EXT_REG23_DUMMY_REG23_1508_MASK                                                     (0xFF << RTL8380_SDS0_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET                                                (4)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_MASK                                                  (0xF << RTL8380_SDS0_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET                                                       (3)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_LINK_SEL_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET                                                       (2)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_EEEP_ENB_MASK                                                         (0x1 << RTL8380_SDS0_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET                                                  (1)
  #define RTL8380_SDS0_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_MASK                                                    (0x1 << RTL8380_SDS0_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8380_SDS0_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET                                                     (0)
  #define RTL8380_SDS0_FIB_EXT_REG23_DUMMY_REG23_00_MASK                                                       (0x1 << RTL8380_SDS0_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG24_ADDR                                                                        (0xE960)
  #define RTL8380_SDS0_FIB_EXT_REG24_DBG_NXP_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_EXT_REG24_DBG_NXP_MASK                                                              (0xFFFF << RTL8380_SDS0_FIB_EXT_REG24_DBG_NXP_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG25_ADDR                                                                        (0xE964)
  #define RTL8380_SDS0_FIB_EXT_REG25_SDS_DUMMY10_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG25_SDS_DUMMY10_MASK                                                          (0xFFFF << RTL8380_SDS0_FIB_EXT_REG25_SDS_DUMMY10_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG26_ADDR                                                                        (0xE968)
  #define RTL8380_SDS0_FIB_EXT_REG26_SDS_DUMMY11_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG26_SDS_DUMMY11_MASK                                                          (0xFFFF << RTL8380_SDS0_FIB_EXT_REG26_SDS_DUMMY11_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG27_ADDR                                                                        (0xE96C)
  #define RTL8380_SDS0_FIB_EXT_REG27_SDS_DUMMY12_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG27_SDS_DUMMY12_MASK                                                          (0xFFFF << RTL8380_SDS0_FIB_EXT_REG27_SDS_DUMMY12_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG28_ADDR                                                                        (0xE970)
  #define RTL8380_SDS0_FIB_EXT_REG28_SDS_DUMMY13_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG28_SDS_DUMMY13_MASK                                                          (0xFFFF << RTL8380_SDS0_FIB_EXT_REG28_SDS_DUMMY13_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG29_ADDR                                                                        (0xE974)
  #define RTL8380_SDS0_FIB_EXT_REG29_SDS_DUMMY14_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG29_SDS_DUMMY14_MASK                                                          (0xFFFF << RTL8380_SDS0_FIB_EXT_REG29_SDS_DUMMY14_OFFSET)

#define RTL8380_SDS0_FIB_EXT_REG30_ADDR                                                                        (0xE978)
  #define RTL8380_SDS0_FIB_EXT_REG30_SDS_DUMMY15_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_EXT_REG30_SDS_DUMMY15_MASK                                                          (0xFFFF << RTL8380_SDS0_FIB_EXT_REG30_SDS_DUMMY15_OFFSET)

#define RTL8380_SDS_DUMMY16_ADDR                                                                               (0xE97C)
  #define RTL8380_SDS_DUMMY16_SDS_DUMMY16_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY16_SDS_DUMMY16_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY16_SDS_DUMMY16_OFFSET)

#define RTL8380_SDS1_REG0_ADDR                                                                                 (0xE980)
  #define RTL8380_SDS1_REG0_DIS_RENWAY_OFFSET                                                                  (15)
  #define RTL8380_SDS1_REG0_DIS_RENWAY_MASK                                                                    (0x1 << RTL8380_SDS1_REG0_DIS_RENWAY_OFFSET)
  #define RTL8380_SDS1_REG0_BYP_8B10B_OFFSET                                                                   (14)
  #define RTL8380_SDS1_REG0_BYP_8B10B_MASK                                                                     (0x1 << RTL8380_SDS1_REG0_BYP_8B10B_OFFSET)
  #define RTL8380_SDS1_REG0_CDET_OFFSET                                                                        (12)
  #define RTL8380_SDS1_REG0_CDET_MASK                                                                          (0x3 << RTL8380_SDS1_REG0_CDET_OFFSET)
  #define RTL8380_SDS1_REG0_DIS_TMR_CMA_OFFSET                                                                 (11)
  #define RTL8380_SDS1_REG0_DIS_TMR_CMA_MASK                                                                   (0x1 << RTL8380_SDS1_REG0_DIS_TMR_CMA_OFFSET)
  #define RTL8380_SDS1_REG0_DIS_APX_OFFSET                                                                     (10)
  #define RTL8380_SDS1_REG0_DIS_APX_MASK                                                                       (0x1 << RTL8380_SDS1_REG0_DIS_APX_OFFSET)
  #define RTL8380_SDS1_REG0_INV_HSI_OFFSET                                                                     (9)
  #define RTL8380_SDS1_REG0_INV_HSI_MASK                                                                       (0x1 << RTL8380_SDS1_REG0_INV_HSI_OFFSET)
  #define RTL8380_SDS1_REG0_INV_HSO_OFFSET                                                                     (8)
  #define RTL8380_SDS1_REG0_INV_HSO_MASK                                                                       (0x1 << RTL8380_SDS1_REG0_INV_HSO_OFFSET)
  #define RTL8380_SDS1_REG0_SDS_SDET_DEG_OFFSET                                                                (6)
  #define RTL8380_SDS1_REG0_SDS_SDET_DEG_MASK                                                                  (0x3 << RTL8380_SDS1_REG0_SDS_SDET_DEG_OFFSET)
  #define RTL8380_SDS1_REG0_CODEC_LPK_OFFSET                                                                   (5)
  #define RTL8380_SDS1_REG0_CODEC_LPK_MASK                                                                     (0x1 << RTL8380_SDS1_REG0_CODEC_LPK_OFFSET)
  #define RTL8380_SDS1_REG0_AFE_LPK_OFFSET                                                                     (4)
  #define RTL8380_SDS1_REG0_AFE_LPK_MASK                                                                       (0x1 << RTL8380_SDS1_REG0_AFE_LPK_OFFSET)
  #define RTL8380_SDS1_REG0_REMOTE_LPK_OFFSET                                                                  (3)
  #define RTL8380_SDS1_REG0_REMOTE_LPK_MASK                                                                    (0x1 << RTL8380_SDS1_REG0_REMOTE_LPK_OFFSET)
  #define RTL8380_SDS1_REG0_SDS_TX_DOWN_OFFSET                                                                 (2)
  #define RTL8380_SDS1_REG0_SDS_TX_DOWN_MASK                                                                   (0x1 << RTL8380_SDS1_REG0_SDS_TX_DOWN_OFFSET)
  #define RTL8380_SDS1_REG0_SDS_EN_RX_OFFSET                                                                   (1)
  #define RTL8380_SDS1_REG0_SDS_EN_RX_MASK                                                                     (0x1 << RTL8380_SDS1_REG0_SDS_EN_RX_OFFSET)
  #define RTL8380_SDS1_REG0_SDS_EN_TX_OFFSET                                                                   (0)
  #define RTL8380_SDS1_REG0_SDS_EN_TX_MASK                                                                     (0x1 << RTL8380_SDS1_REG0_SDS_EN_TX_OFFSET)

#define RTL8380_SDS1_REG1_ADDR                                                                                 (0xE984)
  #define RTL8380_SDS1_REG1_CFG_PTR_ERR_EN_OFFSET                                                              (15)
  #define RTL8380_SDS1_REG1_CFG_PTR_ERR_EN_MASK                                                                (0x1 << RTL8380_SDS1_REG1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8380_SDS1_REG1_CFG_AUTO_10BIT_OFFSET                                                              (14)
  #define RTL8380_SDS1_REG1_CFG_AUTO_10BIT_MASK                                                                (0x1 << RTL8380_SDS1_REG1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8380_SDS1_REG1_CFG_FULL_ACK2_OFFSET                                                               (13)
  #define RTL8380_SDS1_REG1_CFG_FULL_ACK2_MASK                                                                 (0x1 << RTL8380_SDS1_REG1_CFG_FULL_ACK2_OFFSET)
  #define RTL8380_SDS1_REG1_CFG_NXP_EN_OFFSET                                                                  (12)
  #define RTL8380_SDS1_REG1_CFG_NXP_EN_MASK                                                                    (0x1 << RTL8380_SDS1_REG1_CFG_NXP_EN_OFFSET)
  #define RTL8380_SDS1_REG1_SDS_FRC_RX_OFFSET                                                                  (8)
  #define RTL8380_SDS1_REG1_SDS_FRC_RX_MASK                                                                    (0xF << RTL8380_SDS1_REG1_SDS_FRC_RX_OFFSET)
  #define RTL8380_SDS1_REG1_CFG_HSG_RTIG_OFFSET                                                                (7)
  #define RTL8380_SDS1_REG1_CFG_HSG_RTIG_MASK                                                                  (0x1 << RTL8380_SDS1_REG1_CFG_HSG_RTIG_OFFSET)
  #define RTL8380_SDS1_REG1_CFG_XSG_OFFSET                                                                     (6)
  #define RTL8380_SDS1_REG1_CFG_XSG_MASK                                                                       (0x1 << RTL8380_SDS1_REG1_CFG_XSG_OFFSET)
  #define RTL8380_SDS1_REG1_CFG_RG1X54_OFFSET                                                                  (4)
  #define RTL8380_SDS1_REG1_CFG_RG1X54_MASK                                                                    (0x3 << RTL8380_SDS1_REG1_CFG_RG1X54_OFFSET)
  #define RTL8380_SDS1_REG1_SDS_FRC_TX_OFFSET                                                                  (0)
  #define RTL8380_SDS1_REG1_SDS_FRC_TX_MASK                                                                    (0xF << RTL8380_SDS1_REG1_SDS_FRC_TX_OFFSET)

#define RTL8380_SDS1_REG2_ADDR                                                                                 (0xE988)
  #define RTL8380_SDS1_REG2_FRC_PREAMBLE_OFFSET                                                                (14)
  #define RTL8380_SDS1_REG2_FRC_PREAMBLE_MASK                                                                  (0x3 << RTL8380_SDS1_REG2_FRC_PREAMBLE_OFFSET)
  #define RTL8380_SDS1_REG2_FRC_IPG_OFFSET                                                                     (12)
  #define RTL8380_SDS1_REG2_FRC_IPG_MASK                                                                       (0x3 << RTL8380_SDS1_REG2_FRC_IPG_OFFSET)
  #define RTL8380_SDS1_REG2_FRC_CGGOOD_OFFSET                                                                  (10)
  #define RTL8380_SDS1_REG2_FRC_CGGOOD_MASK                                                                    (0x3 << RTL8380_SDS1_REG2_FRC_CGGOOD_OFFSET)
  #define RTL8380_SDS1_REG2_SDS_FRC_AN_OFFSET                                                                  (8)
  #define RTL8380_SDS1_REG2_SDS_FRC_AN_MASK                                                                    (0x3 << RTL8380_SDS1_REG2_SDS_FRC_AN_OFFSET)
  #define RTL8380_SDS1_REG2_CFG_INS_IPG_MDY_OFFSET                                                             (7)
  #define RTL8380_SDS1_REG2_CFG_INS_IPG_MDY_MASK                                                               (0x1 << RTL8380_SDS1_REG2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8380_SDS1_REG2_CFG_RDS_CMA_DET_OFFSET                                                             (6)
  #define RTL8380_SDS1_REG2_CFG_RDS_CMA_DET_MASK                                                               (0x1 << RTL8380_SDS1_REG2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8380_SDS1_REG2_CFG_SEL_TMR_LIM_OFFSET                                                             (4)
  #define RTL8380_SDS1_REG2_CFG_SEL_TMR_LIM_MASK                                                               (0x3 << RTL8380_SDS1_REG2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8380_SDS1_REG2_SDS_RESTART_AN_OFFSET                                                              (0)
  #define RTL8380_SDS1_REG2_SDS_RESTART_AN_MASK                                                                (0xF << RTL8380_SDS1_REG2_SDS_RESTART_AN_OFFSET)

#define RTL8380_SDS1_REG3_ADDR                                                                                 (0xE98C)
  #define RTL8380_SDS1_REG3_WR_SOFT_RSTB_OFFSET                                                                (15)
  #define RTL8380_SDS1_REG3_WR_SOFT_RSTB_MASK                                                                  (0x1 << RTL8380_SDS1_REG3_WR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS1_REG3_USE_25M_CLK_OFFSET                                                                 (14)
  #define RTL8380_SDS1_REG3_USE_25M_CLK_MASK                                                                   (0x1 << RTL8380_SDS1_REG3_USE_25M_CLK_OFFSET)
  #define RTL8380_SDS1_REG3_MARK_CARR_EXT_OFFSET                                                               (13)
  #define RTL8380_SDS1_REG3_MARK_CARR_EXT_MASK                                                                 (0x1 << RTL8380_SDS1_REG3_MARK_CARR_EXT_OFFSET)
  #define RTL8380_SDS1_REG3_SEL_DEG_OFFSET                                                                     (12)
  #define RTL8380_SDS1_REG3_SEL_DEG_MASK                                                                       (0x1 << RTL8380_SDS1_REG3_SEL_DEG_OFFSET)
  #define RTL8380_SDS1_REG3_REG_CALIB_OK_CNT_OFFSET                                                            (8)
  #define RTL8380_SDS1_REG3_REG_CALIB_OK_CNT_MASK                                                              (0xF << RTL8380_SDS1_REG3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8380_SDS1_REG3_EXT_PWR_CTL_OFFSET                                                                 (7)
  #define RTL8380_SDS1_REG3_EXT_PWR_CTL_MASK                                                                   (0x1 << RTL8380_SDS1_REG3_EXT_PWR_CTL_OFFSET)
  #define RTL8380_SDS1_REG3_SOFT_RST_OFFSET                                                                    (6)
  #define RTL8380_SDS1_REG3_SOFT_RST_MASK                                                                      (0x1 << RTL8380_SDS1_REG3_SOFT_RST_OFFSET)
  #define RTL8380_SDS1_REG3_CLR_SOFT_RSTB_OFFSET                                                               (5)
  #define RTL8380_SDS1_REG3_CLR_SOFT_RSTB_MASK                                                                 (0x1 << RTL8380_SDS1_REG3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS1_REG3_CMA_RQ_OFFSET                                                                      (0)
  #define RTL8380_SDS1_REG3_CMA_RQ_MASK                                                                        (0x1F << RTL8380_SDS1_REG3_CMA_RQ_OFFSET)

#define RTL8380_SDS1_REG4_ADDR                                                                                 (0xE990)
  #define RTL8380_SDS1_REG4_CFG_FRC_SDS_MODE_OFFSET                                                            (13)
  #define RTL8380_SDS1_REG4_CFG_FRC_SDS_MODE_MASK                                                              (0x7 << RTL8380_SDS1_REG4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8380_SDS1_REG4_CFG_FRC_SDS_MODE_EN_OFFSET                                                         (12)
  #define RTL8380_SDS1_REG4_CFG_FRC_SDS_MODE_EN_MASK                                                           (0x1 << RTL8380_SDS1_REG4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8380_SDS1_REG4_CFG_UPD_RXD_OFFSET                                                                 (8)
  #define RTL8380_SDS1_REG4_CFG_UPD_RXD_MASK                                                                   (0xF << RTL8380_SDS1_REG4_CFG_UPD_RXD_OFFSET)
  #define RTL8380_SDS1_REG4_CFG_UPD_TXD_OFFSET                                                                 (4)
  #define RTL8380_SDS1_REG4_CFG_UPD_TXD_MASK                                                                   (0xF << RTL8380_SDS1_REG4_CFG_UPD_TXD_OFFSET)
  #define RTL8380_SDS1_REG4_CFG_UPD_RXD_DYN_OFFSET                                                             (3)
  #define RTL8380_SDS1_REG4_CFG_UPD_RXD_DYN_MASK                                                               (0x1 << RTL8380_SDS1_REG4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8380_SDS1_REG4_CFG_EN_LINK_FIB1G_OFFSET                                                           (2)
  #define RTL8380_SDS1_REG4_CFG_EN_LINK_FIB1G_MASK                                                             (0x1 << RTL8380_SDS1_REG4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8380_SDS1_REG4_CFG_EN_LINK_SGM_OFFSET                                                             (1)
  #define RTL8380_SDS1_REG4_CFG_EN_LINK_SGM_MASK                                                               (0x1 << RTL8380_SDS1_REG4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8380_SDS1_REG4_CFG_SGM_CK_SEL_OFFSET                                                              (0)
  #define RTL8380_SDS1_REG4_CFG_SGM_CK_SEL_MASK                                                                (0x1 << RTL8380_SDS1_REG4_CFG_SGM_CK_SEL_OFFSET)

#define RTL8380_SDS1_REG5_ADDR                                                                                 (0xE994)
  #define RTL8380_SDS1_REG5_LPI_TRANSMIT_STYLE_OFFSET                                                          (15)
  #define RTL8380_SDS1_REG5_LPI_TRANSMIT_STYLE_MASK                                                            (0x1 << RTL8380_SDS1_REG5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8380_SDS1_REG5_PWRSV_INB_PERIOD_OFFSET                                                            (12)
  #define RTL8380_SDS1_REG5_PWRSV_INB_PERIOD_MASK                                                              (0x7 << RTL8380_SDS1_REG5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8380_SDS1_REG5_PWRSV_WAKEUP_C2_OFFSET                                                             (11)
  #define RTL8380_SDS1_REG5_PWRSV_WAKEUP_C2_MASK                                                               (0x1 << RTL8380_SDS1_REG5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8380_SDS1_REG5_PWRSV_WAKEUP_C1_OFFSET                                                             (10)
  #define RTL8380_SDS1_REG5_PWRSV_WAKEUP_C1_MASK                                                               (0x1 << RTL8380_SDS1_REG5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8380_SDS1_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                       (9)
  #define RTL8380_SDS1_REG5_CFG_MARK_CARR_EXT_ERR_MASK                                                         (0x1 << RTL8380_SDS1_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8380_SDS1_REG5_REG_PCSREQ_POS_OFFSET                                                              (8)
  #define RTL8380_SDS1_REG5_REG_PCSREQ_POS_MASK                                                                (0x1 << RTL8380_SDS1_REG5_REG_PCSREQ_POS_OFFSET)
  #define RTL8380_SDS1_REG5_CFG_INBTOUT_LEVEL_OFFSET                                                           (7)
  #define RTL8380_SDS1_REG5_CFG_INBTOUT_LEVEL_MASK                                                             (0x1 << RTL8380_SDS1_REG5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8380_SDS1_REG5_CFG_SUDINB_OFFSET                                                                  (6)
  #define RTL8380_SDS1_REG5_CFG_SUDINB_MASK                                                                    (0x1 << RTL8380_SDS1_REG5_CFG_SUDINB_OFFSET)
  #define RTL8380_SDS1_REG5_CFG_PCSRDABT_LD_OFFSET                                                             (5)
  #define RTL8380_SDS1_REG5_CFG_PCSRDABT_LD_MASK                                                               (0x1 << RTL8380_SDS1_REG5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8380_SDS1_REG5_CFG_AN_UZ_OFFSET                                                                   (4)
  #define RTL8380_SDS1_REG5_CFG_AN_UZ_MASK                                                                     (0x1 << RTL8380_SDS1_REG5_CFG_AN_UZ_OFFSET)
  #define RTL8380_SDS1_REG5_CFG_INBAND_EN_OFFSET                                                               (0)
  #define RTL8380_SDS1_REG5_CFG_INBAND_EN_MASK                                                                 (0xF << RTL8380_SDS1_REG5_CFG_INBAND_EN_OFFSET)

#define RTL8380_SDS1_REG6_ADDR                                                                                 (0xE998)
  #define RTL8380_SDS1_REG6_CFG_NO_GIGA_SCM_OFFSET                                                             (15)
  #define RTL8380_SDS1_REG6_CFG_NO_GIGA_SCM_MASK                                                               (0x1 << RTL8380_SDS1_REG6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8380_SDS1_REG6_CFG_RE_SYNC_STYLE_OFFSET                                                           (14)
  #define RTL8380_SDS1_REG6_CFG_RE_SYNC_STYLE_MASK                                                             (0x1 << RTL8380_SDS1_REG6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8380_SDS1_REG6_CFG_SYNC_GAT_OFFSET                                                                (13)
  #define RTL8380_SDS1_REG6_CFG_SYNC_GAT_MASK                                                                  (0x1 << RTL8380_SDS1_REG6_CFG_SYNC_GAT_OFFSET)
  #define RTL8380_SDS1_REG6_CFG_BYPSCR_XSG_OFFSET                                                              (12)
  #define RTL8380_SDS1_REG6_CFG_BYPSCR_XSG_MASK                                                                (0x1 << RTL8380_SDS1_REG6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8380_SDS1_REG6_RX_BYPSCR_OFFSET                                                                   (8)
  #define RTL8380_SDS1_REG6_RX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS1_REG6_RX_BYPSCR_OFFSET)
  #define RTL8380_SDS1_REG6_CFG_SLP_RQ_OFFSET                                                                  (4)
  #define RTL8380_SDS1_REG6_CFG_SLP_RQ_MASK                                                                    (0xF << RTL8380_SDS1_REG6_CFG_SLP_RQ_OFFSET)
  #define RTL8380_SDS1_REG6_TX_BYPSCR_OFFSET                                                                   (0)
  #define RTL8380_SDS1_REG6_TX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS1_REG6_TX_BYPSCR_OFFSET)

#define RTL8380_SDS1_REG7_ADDR                                                                                 (0xE99C)
  #define RTL8380_SDS1_REG7_CFG_8B10B_NO_CREXT_OFFSET                                                          (15)
  #define RTL8380_SDS1_REG7_CFG_8B10B_NO_CREXT_MASK                                                            (0x1 << RTL8380_SDS1_REG7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8380_SDS1_REG7_CFG_NEG_CLKWR_A2D_OFFSET                                                           (14)
  #define RTL8380_SDS1_REG7_CFG_NEG_CLKWR_A2D_MASK                                                             (0x1 << RTL8380_SDS1_REG7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8380_SDS1_REG7_CFG_MIIXF_TS1K_OFFSET                                                              (13)
  #define RTL8380_SDS1_REG7_CFG_MIIXF_TS1K_MASK                                                                (0x1 << RTL8380_SDS1_REG7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8380_SDS1_REG7_CFG_DLY_PRE8_OFFSET                                                                (12)
  #define RTL8380_SDS1_REG7_CFG_DLY_PRE8_MASK                                                                  (0x1 << RTL8380_SDS1_REG7_CFG_DLY_PRE8_OFFSET)
  #define RTL8380_SDS1_REG7_CFG_GRXD_SEL_OFFSET                                                                (11)
  #define RTL8380_SDS1_REG7_CFG_GRXD_SEL_MASK                                                                  (0x1 << RTL8380_SDS1_REG7_CFG_GRXD_SEL_OFFSET)
  #define RTL8380_SDS1_REG7_CFG_LPI_CMD_MII_OFFSET                                                             (10)
  #define RTL8380_SDS1_REG7_CFG_LPI_CMD_MII_MASK                                                               (0x1 << RTL8380_SDS1_REG7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8380_SDS1_REG7_CFG_MARK_RXSCR_ERR_OFFSET                                                          (9)
  #define RTL8380_SDS1_REG7_CFG_MARK_RXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS1_REG7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8380_SDS1_REG7_CFG_MARK_TXSCR_ERR_OFFSET                                                          (8)
  #define RTL8380_SDS1_REG7_CFG_MARK_TXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS1_REG7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8380_SDS1_REG7_BYP_START_OFFSET                                                                   (4)
  #define RTL8380_SDS1_REG7_BYP_START_MASK                                                                     (0xF << RTL8380_SDS1_REG7_BYP_START_OFFSET)
  #define RTL8380_SDS1_REG7_BYP_END_OFFSET                                                                     (0)
  #define RTL8380_SDS1_REG7_BYP_END_MASK                                                                       (0xF << RTL8380_SDS1_REG7_BYP_END_OFFSET)

#define RTL8380_SDS1_REG8_ADDR                                                                                 (0xE9A0)
  #define RTL8380_SDS1_REG8_CFG_EEE_PWRSAV_EN_OFFSET                                                           (15)
  #define RTL8380_SDS1_REG8_CFG_EEE_PWRSAV_EN_MASK                                                             (0x1 << RTL8380_SDS1_REG8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8380_SDS1_REG8_REG_EEE_SDS_AN_OFFSET                                                              (14)
  #define RTL8380_SDS1_REG8_REG_EEE_SDS_AN_MASK                                                                (0x1 << RTL8380_SDS1_REG8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8380_SDS1_REG8_REG_C3_TIMER_OFFSET                                                                (11)
  #define RTL8380_SDS1_REG8_REG_C3_TIMER_MASK                                                                  (0x7 << RTL8380_SDS1_REG8_REG_C3_TIMER_OFFSET)
  #define RTL8380_SDS1_REG8_REG_C2_TIMER_OFFSET                                                                (8)
  #define RTL8380_SDS1_REG8_REG_C2_TIMER_MASK                                                                  (0x7 << RTL8380_SDS1_REG8_REG_C2_TIMER_OFFSET)
  #define RTL8380_SDS1_REG8_REG_C1_TIMER_OFFSET                                                                (5)
  #define RTL8380_SDS1_REG8_REG_C1_TIMER_MASK                                                                  (0x7 << RTL8380_SDS1_REG8_REG_C1_TIMER_OFFSET)
  #define RTL8380_SDS1_REG8_REG_C0_TIMER_OFFSET                                                                (2)
  #define RTL8380_SDS1_REG8_REG_C0_TIMER_MASK                                                                  (0x7 << RTL8380_SDS1_REG8_REG_C0_TIMER_OFFSET)
  #define RTL8380_SDS1_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                       (1)
  #define RTL8380_SDS1_REG8_CFG_MAC_C1_CHG_RESTC3_MASK                                                         (0x1 << RTL8380_SDS1_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8380_SDS1_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                      (0)
  #define RTL8380_SDS1_REG8_CFG_PHY_GO_C1_COND_SPC_MASK                                                        (0x1 << RTL8380_SDS1_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8380_SDS1_REG9_ADDR                                                                                 (0xE9A4)
  #define RTL8380_SDS1_REG9_CFG_EEE_PROGRAM_0_OFFSET                                                           (0)
  #define RTL8380_SDS1_REG9_CFG_EEE_PROGRAM_0_MASK                                                             (0xFFFF << RTL8380_SDS1_REG9_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8380_SDS1_REG10_ADDR                                                                                (0xE9A8)
  #define RTL8380_SDS1_REG10_CFG_RG10X1512_OFFSET                                                              (12)
  #define RTL8380_SDS1_REG10_CFG_RG10X1512_MASK                                                                (0xF << RTL8380_SDS1_REG10_CFG_RG10X1512_OFFSET)
  #define RTL8380_SDS1_REG10_QSGMII_NO_DILE2_OFFSET                                                            (11)
  #define RTL8380_SDS1_REG10_QSGMII_NO_DILE2_MASK                                                              (0x1 << RTL8380_SDS1_REG10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8380_SDS1_REG10_QSGMII_EEE_SEL_OFFSET                                                             (10)
  #define RTL8380_SDS1_REG10_QSGMII_EEE_SEL_MASK                                                               (0x1 << RTL8380_SDS1_REG10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8380_SDS1_REG10_QSGMII_LPI_TX_EN_OFFSET                                                           (9)
  #define RTL8380_SDS1_REG10_QSGMII_LPI_TX_EN_MASK                                                             (0x1 << RTL8380_SDS1_REG10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8380_SDS1_REG10_QSGMII_LPI_RX_EN_OFFSET                                                           (8)
  #define RTL8380_SDS1_REG10_QSGMII_LPI_RX_EN_MASK                                                             (0x1 << RTL8380_SDS1_REG10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8380_SDS1_REG10_QSGMII_INB_EN_OFFSET                                                              (7)
  #define RTL8380_SDS1_REG10_QSGMII_INB_EN_MASK                                                                (0x1 << RTL8380_SDS1_REG10_QSGMII_INB_EN_OFFSET)
  #define RTL8380_SDS1_REG10_QSGMII_RXER_SEL_OFFSET                                                            (6)
  #define RTL8380_SDS1_REG10_QSGMII_RXER_SEL_MASK                                                              (0x1 << RTL8380_SDS1_REG10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8380_SDS1_REG10_CFG_FAST_TIMER_OFFSET                                                             (4)
  #define RTL8380_SDS1_REG10_CFG_FAST_TIMER_MASK                                                               (0x3 << RTL8380_SDS1_REG10_CFG_FAST_TIMER_OFFSET)
  #define RTL8380_SDS1_REG10_EEE_LINK_FASTER_OFFSET                                                            (0)
  #define RTL8380_SDS1_REG10_EEE_LINK_FASTER_MASK                                                              (0xF << RTL8380_SDS1_REG10_EEE_LINK_FASTER_OFFSET)

#define RTL8380_SDS1_REG11_ADDR                                                                                (0xE9AC)
  #define RTL8380_SDS1_REG11_CFG_EEE_DBG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS1_REG11_CFG_EEE_DBG_CNT_MASK                                                              (0xFFFF << RTL8380_SDS1_REG11_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8380_SDS1_REG12_ADDR                                                                                (0xE9B0)
  #define RTL8380_SDS1_REG12_CFG_INB_TIMEOUT_OFFSET                                                            (8)
  #define RTL8380_SDS1_REG12_CFG_INB_TIMEOUT_MASK                                                              (0xFF << RTL8380_SDS1_REG12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8380_SDS1_REG12_ABILITY_OFFSET                                                                    (4)
  #define RTL8380_SDS1_REG12_ABILITY_MASK                                                                      (0xF << RTL8380_SDS1_REG12_ABILITY_OFFSET)
  #define RTL8380_SDS1_REG12_RDM_ALGOR_OFFSET                                                                  (3)
  #define RTL8380_SDS1_REG12_RDM_ALGOR_MASK                                                                    (0x1 << RTL8380_SDS1_REG12_RDM_ALGOR_OFFSET)
  #define RTL8380_SDS1_REG12_SD_DET_ALGOR_OFFSET                                                               (2)
  #define RTL8380_SDS1_REG12_SD_DET_ALGOR_MASK                                                                 (0x1 << RTL8380_SDS1_REG12_SD_DET_ALGOR_OFFSET)
  #define RTL8380_SDS1_REG12_AUTO_DET_ALGOR_OFFSET                                                             (1)
  #define RTL8380_SDS1_REG12_AUTO_DET_ALGOR_MASK                                                               (0x1 << RTL8380_SDS1_REG12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8380_SDS1_REG12_SEND_NP_ON_OFFSET                                                                 (0)
  #define RTL8380_SDS1_REG12_SEND_NP_ON_MASK                                                                   (0x1 << RTL8380_SDS1_REG12_SEND_NP_ON_OFFSET)

#define RTL8380_SDS1_REG13_ADDR                                                                                (0xE9B4)
  #define RTL8380_SDS1_REG13_SDS_LK_TIME_OFFSET                                                                (8)
  #define RTL8380_SDS1_REG13_SDS_LK_TIME_MASK                                                                  (0xFF << RTL8380_SDS1_REG13_SDS_LK_TIME_OFFSET)
  #define RTL8380_SDS1_REG13_CFG_F100_LKON_CNT_OFFSET                                                          (4)
  #define RTL8380_SDS1_REG13_CFG_F100_LKON_CNT_MASK                                                            (0xF << RTL8380_SDS1_REG13_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8380_SDS1_REG13_CFG_APXT_TMP32_OFFSET                                                             (2)
  #define RTL8380_SDS1_REG13_CFG_APXT_TMP32_MASK                                                               (0x3 << RTL8380_SDS1_REG13_CFG_APXT_TMP32_OFFSET)
  #define RTL8380_SDS1_REG13_CFG_REDET_F100_OFFSET                                                             (1)
  #define RTL8380_SDS1_REG13_CFG_REDET_F100_MASK                                                               (0x1 << RTL8380_SDS1_REG13_CFG_REDET_F100_OFFSET)
  #define RTL8380_SDS1_REG13_CFG_APXT_TMP0_OFFSET                                                              (0)
  #define RTL8380_SDS1_REG13_CFG_APXT_TMP0_MASK                                                                (0x1 << RTL8380_SDS1_REG13_CFG_APXT_TMP0_OFFSET)

#define RTL8380_SDS1_REG14_ADDR                                                                                (0xE9B8)
  #define RTL8380_SDS1_REG14_CFG_SPDUP_OFFSET                                                                  (15)
  #define RTL8380_SDS1_REG14_CFG_SPDUP_MASK                                                                    (0x1 << RTL8380_SDS1_REG14_CFG_SPDUP_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_SPDUP_FIB100_OFFSET                                                           (14)
  #define RTL8380_SDS1_REG14_CFG_SPDUP_FIB100_MASK                                                             (0x1 << RTL8380_SDS1_REG14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_RXSLEEP_TMROUT_OFFSET                                                         (13)
  #define RTL8380_SDS1_REG14_CFG_RXSLEEP_TMROUT_MASK                                                           (0x1 << RTL8380_SDS1_REG14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8380_SDS1_REG14_SEL_CALIBOK_OFFSET                                                                (12)
  #define RTL8380_SDS1_REG14_SEL_CALIBOK_MASK                                                                  (0x1 << RTL8380_SDS1_REG14_SEL_CALIBOK_OFFSET)
  #define RTL8380_SDS1_REG14_SEL_SDET_OFFSET                                                                   (11)
  #define RTL8380_SDS1_REG14_SEL_SDET_MASK                                                                     (0x1 << RTL8380_SDS1_REG14_SEL_SDET_OFFSET)
  #define RTL8380_SDS1_REG14_SEL_ANOK_OFFSET                                                                   (10)
  #define RTL8380_SDS1_REG14_SEL_ANOK_MASK                                                                     (0x1 << RTL8380_SDS1_REG14_SEL_ANOK_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_SEL_ODD_BIT_OFFSET                                                            (9)
  #define RTL8380_SDS1_REG14_CFG_SEL_ODD_BIT_MASK                                                              (0x1 << RTL8380_SDS1_REG14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_FRC_LD_VALUE_OFFSET                                                           (8)
  #define RTL8380_SDS1_REG14_CFG_FRC_LD_VALUE_MASK                                                             (0x1 << RTL8380_SDS1_REG14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_FRC_LD_OFFSET                                                                 (7)
  #define RTL8380_SDS1_REG14_CFG_FRC_LD_MASK                                                                   (0x1 << RTL8380_SDS1_REG14_CFG_FRC_LD_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_SGMI_CK1MS_EN_OFFSET                                                          (6)
  #define RTL8380_SDS1_REG14_CFG_SGMI_CK1MS_EN_MASK                                                            (0x1 << RTL8380_SDS1_REG14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                                     (3)
  #define RTL8380_SDS1_REG14_CFG_LINK_TMR_SGMII_SEL_MASK                                                       (0x7 << RTL8380_SDS1_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8380_SDS1_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                      (0)
  #define RTL8380_SDS1_REG14_CFG_LINK_TMR_NORM_SEL_MASK                                                        (0x7 << RTL8380_SDS1_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8380_SDS1_REG15_ADDR                                                                                (0xE9BC)
  #define RTL8380_SDS1_REG15_CFG_INBAND_MASTER_0_OFFSET                                                        (0)
  #define RTL8380_SDS1_REG15_CFG_INBAND_MASTER_0_MASK                                                          (0xFFFF << RTL8380_SDS1_REG15_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8380_SDS1_REG16_ADDR                                                                                (0xE9C0)
  #define RTL8380_SDS1_REG16_CFG_INBAND_MASTER_1_OFFSET                                                        (0)
  #define RTL8380_SDS1_REG16_CFG_INBAND_MASTER_1_MASK                                                          (0xFFFF << RTL8380_SDS1_REG16_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8380_SDS1_REG17_ADDR                                                                                (0xE9C4)
  #define RTL8380_SDS1_REG17_MACRDVLD_OFFSET                                                                   (15)
  #define RTL8380_SDS1_REG17_MACRDVLD_MASK                                                                     (0x1 << RTL8380_SDS1_REG17_MACRDVLD_OFFSET)
  #define RTL8380_SDS1_REG17_MACRDABT_OFFSET                                                                   (14)
  #define RTL8380_SDS1_REG17_MACRDABT_MASK                                                                     (0x1 << RTL8380_SDS1_REG17_MACRDABT_OFFSET)
  #define RTL8380_SDS1_REG17_CFG_INBAND_MASTER_2_OFFSET                                                        (0)
  #define RTL8380_SDS1_REG17_CFG_INBAND_MASTER_2_MASK                                                          (0x3FFF << RTL8380_SDS1_REG17_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8380_SDS1_REG18_ADDR                                                                                (0xE9C8)
  #define RTL8380_SDS1_REG18_CFG_RSGP_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS1_REG18_CFG_RSGP_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS1_REG18_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8380_SDS1_REG19_ADDR                                                                                (0xE9CC)
  #define RTL8380_SDS1_REG19_CFG_RSGP_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS1_REG19_CFG_RSGP_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS1_REG19_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8380_SDS1_REG20_ADDR                                                                                (0xE9D0)
  #define RTL8380_SDS1_REG20_CFG_SGM_TXCFG_PHY_OFFSET                                                          (0)
  #define RTL8380_SDS1_REG20_CFG_SGM_TXCFG_PHY_MASK                                                            (0xFFFF << RTL8380_SDS1_REG20_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS1_REG21_ADDR                                                                                (0xE9D4)
  #define RTL8380_SDS1_REG21_CFG_SGM_TXCFG_MAC_OFFSET                                                          (0)
  #define RTL8380_SDS1_REG21_CFG_SGM_TXCFG_MAC_MASK                                                            (0xFFFF << RTL8380_SDS1_REG21_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS1_REG22_ADDR                                                                                (0xE9D8)
  #define RTL8380_SDS1_REG22_CFG_FIB2G_TXCFG_P0_OFFSET                                                         (0)
  #define RTL8380_SDS1_REG22_CFG_FIB2G_TXCFG_P0_MASK                                                           (0xFFFF << RTL8380_SDS1_REG22_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8380_SDS1_REG23_ADDR                                                                                (0xE9DC)
  #define RTL8380_SDS1_REG23_CFG_FIB2G_TXCFG_P1_OFFSET                                                         (0)
  #define RTL8380_SDS1_REG23_CFG_FIB2G_TXCFG_P1_MASK                                                           (0xFFFF << RTL8380_SDS1_REG23_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8380_SDS1_REG24_ADDR                                                                                (0xE9E0)
  #define RTL8380_SDS1_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                      (0)
  #define RTL8380_SDS1_REG24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                        (0xFFFF << RTL8380_SDS1_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8380_SDS1_REG25_ADDR                                                                                (0xE9E4)
  #define RTL8380_SDS1_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                      (0)
  #define RTL8380_SDS1_REG25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                        (0xFFFF << RTL8380_SDS1_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8380_SDS1_REG26_ADDR                                                                                (0xE9E8)
  #define RTL8380_SDS1_REG26_IP_VERSION_OFFSET                                                                 (8)
  #define RTL8380_SDS1_REG26_IP_VERSION_MASK                                                                   (0xFF << RTL8380_SDS1_REG26_IP_VERSION_OFFSET)
  #define RTL8380_SDS1_REG26_SDS_MODE_OFFSET                                                                   (0)
  #define RTL8380_SDS1_REG26_SDS_MODE_MASK                                                                     (0xFF << RTL8380_SDS1_REG26_SDS_MODE_OFFSET)

#define RTL8380_SDS1_REG27_ADDR                                                                                (0xE9EC)
  #define RTL8380_SDS1_REG27_CFG_DBG_OUT_ECO1_OFFSET                                                           (0)
  #define RTL8380_SDS1_REG27_CFG_DBG_OUT_ECO1_MASK                                                             (0xFFFF << RTL8380_SDS1_REG27_CFG_DBG_OUT_ECO1_OFFSET)

#define RTL8380_SDS1_REG28_ADDR                                                                                (0xE9F0)
  #define RTL8380_SDS1_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                                     (15)
  #define RTL8380_SDS1_REG28_CFG_PHY_GO_C2_COND_SPC_MASK                                                       (0x1 << RTL8380_SDS1_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8380_SDS1_REG28_CFG_ERRMSK_NOSIG_OFFSET                                                           (14)
  #define RTL8380_SDS1_REG28_CFG_ERRMSK_NOSIG_MASK                                                             (0x1 << RTL8380_SDS1_REG28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8380_SDS1_REG28_RM_LPK_EVEN_BITS_OFFSET                                                           (13)
  #define RTL8380_SDS1_REG28_RM_LPK_EVEN_BITS_MASK                                                             (0x1 << RTL8380_SDS1_REG28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8380_SDS1_REG28_CFG_QSGMII_PARITY_CHK_OFFSET                                                      (12)
  #define RTL8380_SDS1_REG28_CFG_QSGMII_PARITY_CHK_MASK                                                        (0x1 << RTL8380_SDS1_REG28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8380_SDS1_REG28_CFG_DBG_S0_OFFSET                                                                 (11)
  #define RTL8380_SDS1_REG28_CFG_DBG_S0_MASK                                                                   (0x1 << RTL8380_SDS1_REG28_CFG_DBG_S0_OFFSET)
  #define RTL8380_SDS1_REG28_CFG_SDS_DBG_EN_OFFSET                                                             (10)
  #define RTL8380_SDS1_REG28_CFG_SDS_DBG_EN_MASK                                                               (0x1 << RTL8380_SDS1_REG28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8380_SDS1_REG28_CFG_SDS_DBG_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS1_REG28_CFG_SDS_DBG_SEL_MASK                                                              (0x3FF << RTL8380_SDS1_REG28_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8380_SDS1_REG29_ADDR                                                                                (0xE9F4)
  #define RTL8380_SDS1_REG29_CFG_SDS_DBG_OUT_0_OFFSET                                                          (0)
  #define RTL8380_SDS1_REG29_CFG_SDS_DBG_OUT_0_MASK                                                            (0xFFFF << RTL8380_SDS1_REG29_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8380_SDS1_REG30_ADDR                                                                                (0xE9F8)
  #define RTL8380_SDS1_REG30_CFG_SDS_DBG_OUT_1_OFFSET                                                          (0)
  #define RTL8380_SDS1_REG30_CFG_SDS_DBG_OUT_1_MASK                                                            (0xFFFF << RTL8380_SDS1_REG30_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8380_SDS_DUMMY17_ADDR                                                                               (0xE9FC)
  #define RTL8380_SDS_DUMMY17_SDS_DUMMY17_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY17_SDS_DUMMY17_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY17_SDS_DUMMY17_OFFSET)

#define RTL8380_SDS1_EXT_REG0_NONE_ADDR                                                                        (0xEA00)
  #define RTL8380_SDS1_EXT_REG0_NONE_SDS1_EXT_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG0_NONE_SDS1_EXT_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG0_NONE_SDS1_EXT_REG0_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG1_NONE_ADDR                                                                        (0xEA04)
  #define RTL8380_SDS1_EXT_REG1_NONE_SDS1_EXT_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG1_NONE_SDS1_EXT_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG1_NONE_SDS1_EXT_REG1_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG2_NONE_ADDR                                                                        (0xEA08)
  #define RTL8380_SDS1_EXT_REG2_NONE_SDS1_EXT_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG2_NONE_SDS1_EXT_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG2_NONE_SDS1_EXT_REG2_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG3_NONE_ADDR                                                                        (0xEA0C)
  #define RTL8380_SDS1_EXT_REG3_NONE_SDS1_EXT_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG3_NONE_SDS1_EXT_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG3_NONE_SDS1_EXT_REG3_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG4_NONE_ADDR                                                                        (0xEA10)
  #define RTL8380_SDS1_EXT_REG4_NONE_SDS1_EXT_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG4_NONE_SDS1_EXT_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG4_NONE_SDS1_EXT_REG4_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG5_NONE_ADDR                                                                        (0xEA14)
  #define RTL8380_SDS1_EXT_REG5_NONE_SDS1_EXT_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG5_NONE_SDS1_EXT_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG5_NONE_SDS1_EXT_REG5_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG6_NONE_ADDR                                                                        (0xEA18)
  #define RTL8380_SDS1_EXT_REG6_NONE_SDS1_EXT_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG6_NONE_SDS1_EXT_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG6_NONE_SDS1_EXT_REG6_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG7_NONE_ADDR                                                                        (0xEA1C)
  #define RTL8380_SDS1_EXT_REG7_NONE_SDS1_EXT_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG7_NONE_SDS1_EXT_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG7_NONE_SDS1_EXT_REG7_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG8_NONE_ADDR                                                                        (0xEA20)
  #define RTL8380_SDS1_EXT_REG8_NONE_SDS1_EXT_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG8_NONE_SDS1_EXT_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG8_NONE_SDS1_EXT_REG8_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG9_NONE_ADDR                                                                        (0xEA24)
  #define RTL8380_SDS1_EXT_REG9_NONE_SDS1_EXT_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_EXT_REG9_NONE_SDS1_EXT_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_EXT_REG9_NONE_SDS1_EXT_REG9_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG10_NONE_ADDR                                                                       (0xEA28)
  #define RTL8380_SDS1_EXT_REG10_NONE_SDS1_EXT_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG10_NONE_SDS1_EXT_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG10_NONE_SDS1_EXT_REG10_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG11_NONE_ADDR                                                                       (0xEA2C)
  #define RTL8380_SDS1_EXT_REG11_NONE_SDS1_EXT_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG11_NONE_SDS1_EXT_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG11_NONE_SDS1_EXT_REG11_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG12_NONE_ADDR                                                                       (0xEA30)
  #define RTL8380_SDS1_EXT_REG12_NONE_SDS1_EXT_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG12_NONE_SDS1_EXT_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG12_NONE_SDS1_EXT_REG12_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG13_NONE_ADDR                                                                       (0xEA34)
  #define RTL8380_SDS1_EXT_REG13_NONE_SDS1_EXT_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG13_NONE_SDS1_EXT_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG13_NONE_SDS1_EXT_REG13_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG14_NONE_ADDR                                                                       (0xEA38)
  #define RTL8380_SDS1_EXT_REG14_NONE_SDS1_EXT_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG14_NONE_SDS1_EXT_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG14_NONE_SDS1_EXT_REG14_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG15_NONE_ADDR                                                                       (0xEA3C)
  #define RTL8380_SDS1_EXT_REG15_NONE_SDS1_EXT_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG15_NONE_SDS1_EXT_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG15_NONE_SDS1_EXT_REG15_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG16_NONE_ADDR                                                                       (0xEA40)
  #define RTL8380_SDS1_EXT_REG16_NONE_SDS1_EXT_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG16_NONE_SDS1_EXT_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG16_NONE_SDS1_EXT_REG16_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG17_NONE_ADDR                                                                       (0xEA44)
  #define RTL8380_SDS1_EXT_REG17_NONE_SDS1_EXT_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG17_NONE_SDS1_EXT_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG17_NONE_SDS1_EXT_REG17_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG18_NONE_ADDR                                                                       (0xEA48)
  #define RTL8380_SDS1_EXT_REG18_NONE_SDS1_EXT_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG18_NONE_SDS1_EXT_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG18_NONE_SDS1_EXT_REG18_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG19_NONE_ADDR                                                                       (0xEA4C)
  #define RTL8380_SDS1_EXT_REG19_NONE_SDS1_EXT_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG19_NONE_SDS1_EXT_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG19_NONE_SDS1_EXT_REG19_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG20_NONE_ADDR                                                                       (0xEA50)
  #define RTL8380_SDS1_EXT_REG20_NONE_SDS1_EXT_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG20_NONE_SDS1_EXT_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG20_NONE_SDS1_EXT_REG20_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG21_NONE_ADDR                                                                       (0xEA54)
  #define RTL8380_SDS1_EXT_REG21_NONE_SDS1_EXT_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG21_NONE_SDS1_EXT_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG21_NONE_SDS1_EXT_REG21_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG22_NONE_ADDR                                                                       (0xEA58)
  #define RTL8380_SDS1_EXT_REG22_NONE_SDS1_EXT_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG22_NONE_SDS1_EXT_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG22_NONE_SDS1_EXT_REG22_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG23_NONE_ADDR                                                                       (0xEA5C)
  #define RTL8380_SDS1_EXT_REG23_NONE_SDS1_EXT_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG23_NONE_SDS1_EXT_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG23_NONE_SDS1_EXT_REG23_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG24_NONE_ADDR                                                                       (0xEA60)
  #define RTL8380_SDS1_EXT_REG24_NONE_SDS1_EXT_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG24_NONE_SDS1_EXT_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG24_NONE_SDS1_EXT_REG24_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG25_NONE_ADDR                                                                       (0xEA64)
  #define RTL8380_SDS1_EXT_REG25_NONE_SDS1_EXT_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG25_NONE_SDS1_EXT_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG25_NONE_SDS1_EXT_REG25_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG26_NONE_ADDR                                                                       (0xEA68)
  #define RTL8380_SDS1_EXT_REG26_NONE_SDS1_EXT_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG26_NONE_SDS1_EXT_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG26_NONE_SDS1_EXT_REG26_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG27_NONE_ADDR                                                                       (0xEA6C)
  #define RTL8380_SDS1_EXT_REG27_NONE_SDS1_EXT_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG27_NONE_SDS1_EXT_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG27_NONE_SDS1_EXT_REG27_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG28_NONE_ADDR                                                                       (0xEA70)
  #define RTL8380_SDS1_EXT_REG28_NONE_SDS1_EXT_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG28_NONE_SDS1_EXT_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG28_NONE_SDS1_EXT_REG28_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG29_NONE_ADDR                                                                       (0xEA74)
  #define RTL8380_SDS1_EXT_REG29_NONE_SDS1_EXT_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG29_NONE_SDS1_EXT_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG29_NONE_SDS1_EXT_REG29_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG30_NONE_ADDR                                                                       (0xEA78)
  #define RTL8380_SDS1_EXT_REG30_NONE_SDS1_EXT_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG30_NONE_SDS1_EXT_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG30_NONE_SDS1_EXT_REG30_NONE_OFFSET)

#define RTL8380_SDS1_EXT_REG31_NONE_ADDR                                                                       (0xEA7C)
  #define RTL8380_SDS1_EXT_REG31_NONE_SDS1_EXT_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_EXT_REG31_NONE_SDS1_EXT_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_EXT_REG31_NONE_SDS1_EXT_REG31_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG0_NONE_ADDR                                                                        (0xEA80)
  #define RTL8380_SDS1_FIB_REG0_NONE_SDS1_FIB_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG0_NONE_SDS1_FIB_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG0_NONE_SDS1_FIB_REG0_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG1_NONE_ADDR                                                                        (0xEA84)
  #define RTL8380_SDS1_FIB_REG1_NONE_SDS1_FIB_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG1_NONE_SDS1_FIB_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG1_NONE_SDS1_FIB_REG1_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG2_NONE_ADDR                                                                        (0xEA88)
  #define RTL8380_SDS1_FIB_REG2_NONE_SDS1_FIB_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG2_NONE_SDS1_FIB_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG2_NONE_SDS1_FIB_REG2_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG3_NONE_ADDR                                                                        (0xEA8C)
  #define RTL8380_SDS1_FIB_REG3_NONE_SDS1_FIB_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG3_NONE_SDS1_FIB_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG3_NONE_SDS1_FIB_REG3_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG4_NONE_ADDR                                                                        (0xEA90)
  #define RTL8380_SDS1_FIB_REG4_NONE_SDS1_FIB_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG4_NONE_SDS1_FIB_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG4_NONE_SDS1_FIB_REG4_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG5_NONE_ADDR                                                                        (0xEA94)
  #define RTL8380_SDS1_FIB_REG5_NONE_SDS1_FIB_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG5_NONE_SDS1_FIB_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG5_NONE_SDS1_FIB_REG5_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG6_NONE_ADDR                                                                        (0xEA98)
  #define RTL8380_SDS1_FIB_REG6_NONE_SDS1_FIB_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG6_NONE_SDS1_FIB_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG6_NONE_SDS1_FIB_REG6_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG7_NONE_ADDR                                                                        (0xEA9C)
  #define RTL8380_SDS1_FIB_REG7_NONE_SDS1_FIB_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG7_NONE_SDS1_FIB_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG7_NONE_SDS1_FIB_REG7_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG8_NONE_ADDR                                                                        (0xEAA0)
  #define RTL8380_SDS1_FIB_REG8_NONE_SDS1_FIB_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG8_NONE_SDS1_FIB_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG8_NONE_SDS1_FIB_REG8_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG9_NONE_ADDR                                                                        (0xEAA4)
  #define RTL8380_SDS1_FIB_REG9_NONE_SDS1_FIB_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS1_FIB_REG9_NONE_SDS1_FIB_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS1_FIB_REG9_NONE_SDS1_FIB_REG9_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG10_NONE_ADDR                                                                       (0xEAA8)
  #define RTL8380_SDS1_FIB_REG10_NONE_SDS1_FIB_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG10_NONE_SDS1_FIB_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG10_NONE_SDS1_FIB_REG10_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG11_NONE_ADDR                                                                       (0xEAAC)
  #define RTL8380_SDS1_FIB_REG11_NONE_SDS1_FIB_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG11_NONE_SDS1_FIB_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG11_NONE_SDS1_FIB_REG11_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG12_NONE_ADDR                                                                       (0xEAB0)
  #define RTL8380_SDS1_FIB_REG12_NONE_SDS1_FIB_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG12_NONE_SDS1_FIB_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG12_NONE_SDS1_FIB_REG12_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG13_NONE_ADDR                                                                       (0xEAB4)
  #define RTL8380_SDS1_FIB_REG13_NONE_SDS1_FIB_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG13_NONE_SDS1_FIB_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG13_NONE_SDS1_FIB_REG13_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG14_NONE_ADDR                                                                       (0xEAB8)
  #define RTL8380_SDS1_FIB_REG14_NONE_SDS1_FIB_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG14_NONE_SDS1_FIB_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG14_NONE_SDS1_FIB_REG14_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG15_NONE_ADDR                                                                       (0xEABC)
  #define RTL8380_SDS1_FIB_REG15_NONE_SDS1_FIB_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG15_NONE_SDS1_FIB_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG15_NONE_SDS1_FIB_REG15_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG16_NONE_ADDR                                                                       (0xEAC0)
  #define RTL8380_SDS1_FIB_REG16_NONE_SDS1_FIB_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG16_NONE_SDS1_FIB_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG16_NONE_SDS1_FIB_REG16_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG17_NONE_ADDR                                                                       (0xEAC4)
  #define RTL8380_SDS1_FIB_REG17_NONE_SDS1_FIB_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG17_NONE_SDS1_FIB_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG17_NONE_SDS1_FIB_REG17_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG18_NONE_ADDR                                                                       (0xEAC8)
  #define RTL8380_SDS1_FIB_REG18_NONE_SDS1_FIB_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG18_NONE_SDS1_FIB_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG18_NONE_SDS1_FIB_REG18_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG19_NONE_ADDR                                                                       (0xEACC)
  #define RTL8380_SDS1_FIB_REG19_NONE_SDS1_FIB_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG19_NONE_SDS1_FIB_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG19_NONE_SDS1_FIB_REG19_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG20_NONE_ADDR                                                                       (0xEAD0)
  #define RTL8380_SDS1_FIB_REG20_NONE_SDS1_FIB_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG20_NONE_SDS1_FIB_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG20_NONE_SDS1_FIB_REG20_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG21_NONE_ADDR                                                                       (0xEAD4)
  #define RTL8380_SDS1_FIB_REG21_NONE_SDS1_FIB_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG21_NONE_SDS1_FIB_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG21_NONE_SDS1_FIB_REG21_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG22_NONE_ADDR                                                                       (0xEAD8)
  #define RTL8380_SDS1_FIB_REG22_NONE_SDS1_FIB_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG22_NONE_SDS1_FIB_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG22_NONE_SDS1_FIB_REG22_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG23_NONE_ADDR                                                                       (0xEADC)
  #define RTL8380_SDS1_FIB_REG23_NONE_SDS1_FIB_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG23_NONE_SDS1_FIB_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG23_NONE_SDS1_FIB_REG23_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG24_NONE_ADDR                                                                       (0xEAE0)
  #define RTL8380_SDS1_FIB_REG24_NONE_SDS1_FIB_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG24_NONE_SDS1_FIB_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG24_NONE_SDS1_FIB_REG24_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG25_NONE_ADDR                                                                       (0xEAE4)
  #define RTL8380_SDS1_FIB_REG25_NONE_SDS1_FIB_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG25_NONE_SDS1_FIB_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG25_NONE_SDS1_FIB_REG25_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG26_NONE_ADDR                                                                       (0xEAE8)
  #define RTL8380_SDS1_FIB_REG26_NONE_SDS1_FIB_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG26_NONE_SDS1_FIB_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG26_NONE_SDS1_FIB_REG26_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG27_NONE_ADDR                                                                       (0xEAEC)
  #define RTL8380_SDS1_FIB_REG27_NONE_SDS1_FIB_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG27_NONE_SDS1_FIB_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG27_NONE_SDS1_FIB_REG27_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG28_NONE_ADDR                                                                       (0xEAF0)
  #define RTL8380_SDS1_FIB_REG28_NONE_SDS1_FIB_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG28_NONE_SDS1_FIB_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG28_NONE_SDS1_FIB_REG28_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG29_NONE_ADDR                                                                       (0xEAF4)
  #define RTL8380_SDS1_FIB_REG29_NONE_SDS1_FIB_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG29_NONE_SDS1_FIB_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG29_NONE_SDS1_FIB_REG29_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG30_NONE_ADDR                                                                       (0xEAF8)
  #define RTL8380_SDS1_FIB_REG30_NONE_SDS1_FIB_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG30_NONE_SDS1_FIB_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG30_NONE_SDS1_FIB_REG30_NONE_OFFSET)

#define RTL8380_SDS1_FIB_REG31_NONE_ADDR                                                                       (0xEAFC)
  #define RTL8380_SDS1_FIB_REG31_NONE_SDS1_FIB_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS1_FIB_REG31_NONE_SDS1_FIB_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS1_FIB_REG31_NONE_SDS1_FIB_REG31_NONE_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG0_ADDR                                                                         (0xEB00)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_RST_OFFSET                                                         (15)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET                                                         (14)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                   (13)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET                                                        (12)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET                                                       (11)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET                                                         (10)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET                                                     (9)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET                                                     (8)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_SDS_DUMMY18_OFFSET                                                         (7)
  #define RTL8380_SDS1_FIB_EXT_REG0_SDS_DUMMY18_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG0_SDS_DUMMY18_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                   (6)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET                                                       (5)
  #define RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG0_SDS_DUMMY19_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_EXT_REG0_SDS_DUMMY19_MASK                                                           (0x1F << RTL8380_SDS1_FIB_EXT_REG0_SDS_DUMMY19_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG1_ADDR                                                                         (0xEB04)
  #define RTL8380_SDS1_FIB_EXT_REG1_CAPBILITY_OFFSET                                                           (6)
  #define RTL8380_SDS1_FIB_EXT_REG1_CAPBILITY_MASK                                                             (0x3FF << RTL8380_SDS1_FIB_EXT_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG1_AN_COMPLETE_OFFSET                                                         (5)
  #define RTL8380_SDS1_FIB_EXT_REG1_AN_COMPLETE_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG1_R_FAULT_OFFSET                                                             (4)
  #define RTL8380_SDS1_FIB_EXT_REG1_R_FAULT_MASK                                                               (0x1 << RTL8380_SDS1_FIB_EXT_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG1_NWAY_ABILITY_OFFSET                                                        (3)
  #define RTL8380_SDS1_FIB_EXT_REG1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8380_SDS1_FIB_EXT_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG1_LINK_STATUS_OFFSET                                                         (2)
  #define RTL8380_SDS1_FIB_EXT_REG1_LINK_STATUS_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG1_JABBER_DETECT_OFFSET                                                       (1)
  #define RTL8380_SDS1_FIB_EXT_REG1_JABBER_DETECT_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET                                                  (0)
  #define RTL8380_SDS1_FIB_EXT_REG1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8380_SDS1_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG2_ADDR                                                                         (0xEB08)
  #define RTL8380_SDS1_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET                                                    (0)
  #define RTL8380_SDS1_FIB_EXT_REG2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8380_SDS1_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG3_ADDR                                                                         (0xEB0C)
  #define RTL8380_SDS1_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET                                                    (10)
  #define RTL8380_SDS1_FIB_EXT_REG3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8380_SDS1_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG3_MODEL_NO_0500_OFFSET                                                       (4)
  #define RTL8380_SDS1_FIB_EXT_REG3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8380_SDS1_FIB_EXT_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG3_REVISION_NO_0300_OFFSET                                                    (0)
  #define RTL8380_SDS1_FIB_EXT_REG3_REVISION_NO_0300_MASK                                                      (0xF << RTL8380_SDS1_FIB_EXT_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG4_ADDR                                                                         (0xEB10)
  #define RTL8380_SDS1_FIB_EXT_REG4_TX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS1_FIB_EXT_REG4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS1_FIB_EXT_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG5_ADDR                                                                         (0xEB14)
  #define RTL8380_SDS1_FIB_EXT_REG5_RX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS1_FIB_EXT_REG5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS1_FIB_EXT_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG6_ADDR                                                                         (0xEB18)
  #define RTL8380_SDS1_FIB_EXT_REG6_SDS_DUMMY20_OFFSET                                                         (3)
  #define RTL8380_SDS1_FIB_EXT_REG6_SDS_DUMMY20_MASK                                                           (0x1FFF << RTL8380_SDS1_FIB_EXT_REG6_SDS_DUMMY20_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG6_FIB_NP_EN_OFFSET                                                           (2)
  #define RTL8380_SDS1_FIB_EXT_REG6_FIB_NP_EN_MASK                                                             (0x1 << RTL8380_SDS1_FIB_EXT_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG6_RXPAGE_OFFSET                                                              (1)
  #define RTL8380_SDS1_FIB_EXT_REG6_RXPAGE_MASK                                                                (0x1 << RTL8380_SDS1_FIB_EXT_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG6_SDS_DUMMY21_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_EXT_REG6_SDS_DUMMY21_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG6_SDS_DUMMY21_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG7_ADDR                                                                         (0xEB1C)
  #define RTL8380_SDS1_FIB_EXT_REG7_MR_NP_TX_OFFSET                                                            (0)
  #define RTL8380_SDS1_FIB_EXT_REG7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8380_SDS1_FIB_EXT_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG8_ADDR                                                                         (0xEB20)
  #define RTL8380_SDS1_FIB_EXT_REG8_MR_NP_RX_OFFSET                                                            (0)
  #define RTL8380_SDS1_FIB_EXT_REG8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8380_SDS1_FIB_EXT_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG9_ADDR                                                                         (0xEB24)
  #define RTL8380_SDS1_FIB_EXT_REG9_SDS_DUMMY22_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_EXT_REG9_SDS_DUMMY22_MASK                                                           (0xFFFF << RTL8380_SDS1_FIB_EXT_REG9_SDS_DUMMY22_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG10_ADDR                                                                        (0xEB28)
  #define RTL8380_SDS1_FIB_EXT_REG10_SDS_DUMMY23_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG10_SDS_DUMMY23_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG10_SDS_DUMMY23_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG11_ADDR                                                                        (0xEB2C)
  #define RTL8380_SDS1_FIB_EXT_REG11_SDS_DUMMY24_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG11_SDS_DUMMY24_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG11_SDS_DUMMY24_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG12_ADDR                                                                        (0xEB30)
  #define RTL8380_SDS1_FIB_EXT_REG12_SDS_DUMMY25_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG12_SDS_DUMMY25_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG12_SDS_DUMMY25_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG13_ADDR                                                                        (0xEB34)
  #define RTL8380_SDS1_FIB_EXT_REG13_INDR_FUNC_OFFSET                                                          (14)
  #define RTL8380_SDS1_FIB_EXT_REG13_INDR_FUNC_MASK                                                            (0x3 << RTL8380_SDS1_FIB_EXT_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET                                                   (5)
  #define RTL8380_SDS1_FIB_EXT_REG13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8380_SDS1_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG13_INDR_DEVAD_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_EXT_REG13_INDR_DEVAD_MASK                                                           (0x1F << RTL8380_SDS1_FIB_EXT_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG14_ADDR                                                                        (0xEB38)
  #define RTL8380_SDS1_FIB_EXT_REG14_MMDRDBUS_OFFSET                                                           (0)
  #define RTL8380_SDS1_FIB_EXT_REG14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8380_SDS1_FIB_EXT_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG15_ADDR                                                                        (0xEB3C)
  #define RTL8380_SDS1_FIB_EXT_REG15_SDS_DUMMY26_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG15_SDS_DUMMY26_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG15_SDS_DUMMY26_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG16_ADDR                                                                        (0xEB40)
  #define RTL8380_SDS1_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET                                                     (15)
  #define RTL8380_SDS1_FIB_EXT_REG16_DUMMY_REG16_15_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET                                                      (14)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_FIB1G_MASK                                                        (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET                                                      (13)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_FIB1G_MASK                                                        (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET                                                 (12)
  #define RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET                                                 (11)
  #define RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET                                                    (10)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_FIB1G_MASK                                                      (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET                                                       (9)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_QSGP_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET                                                       (8)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_QSGP_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET                                                  (7)
  #define RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET                                                  (6)
  #define RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET                                                     (5)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_QSGP_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET                                                       (4)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_RSGP_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET                                                       (3)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_RSGP_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET                                                  (2)
  #define RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS1_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET                                                  (1)
  #define RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS1_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET                                                     (0)
  #define RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_RSGP_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG17_ADDR                                                                        (0xEB44)
  #define RTL8380_SDS1_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET                                                   (5)
  #define RTL8380_SDS1_FIB_EXT_REG17_DUMMY_REG17_1505_MASK                                                     (0x7FF << RTL8380_SDS1_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET                                                     (4)
  #define RTL8380_SDS1_FIB_EXT_REG17_EEE_RSG_FIB100_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET                                                     (3)
  #define RTL8380_SDS1_FIB_EXT_REG17_EEE_STD_FIB100_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET                                                (2)
  #define RTL8380_SDS1_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS1_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET                                                (1)
  #define RTL8380_SDS1_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS1_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET                                                   (0)
  #define RTL8380_SDS1_FIB_EXT_REG17_EEE_QUIET_FIB100_MASK                                                     (0x1 << RTL8380_SDS1_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG18_ADDR                                                                        (0xEB48)
  #define RTL8380_SDS1_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET                                                   (9)
  #define RTL8380_SDS1_FIB_EXT_REG18_DUMMY_REG18_1509_MASK                                                     (0x7F << RTL8380_SDS1_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG18_TX_TR_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS1_FIB_EXT_REG18_TX_TR_TIMER_MASK                                                          (0x7 << RTL8380_SDS1_FIB_EXT_REG18_TX_TR_TIMER_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS1_FIB_EXT_REG18_TX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS1_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG18_TX_TS_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG18_TX_TS_TIMER_MASK                                                          (0x7 << RTL8380_SDS1_FIB_EXT_REG18_TX_TS_TIMER_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG19_ADDR                                                                        (0xEB4C)
  #define RTL8380_SDS1_FIB_EXT_REG19_CFG_TX_MODE_OFFSET                                                        (14)
  #define RTL8380_SDS1_FIB_EXT_REG19_CFG_TX_MODE_MASK                                                          (0x3 << RTL8380_SDS1_FIB_EXT_REG19_CFG_TX_MODE_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET                                                     (13)
  #define RTL8380_SDS1_FIB_EXT_REG19_DET_IDLE32_DIS_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG19_DET_CG_DIS_OFFSET                                                         (12)
  #define RTL8380_SDS1_FIB_EXT_REG19_DET_CG_DIS_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG19_DET_CG_DIS_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET                                                    (11)
  #define RTL8380_SDS1_FIB_EXT_REG19_CFG_LINK_OK_SEL_MASK                                                      (0x1 << RTL8380_SDS1_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_TS_TIMER_OFFSET                                                        (9)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_TS_TIMER_MASK                                                          (0x3 << RTL8380_SDS1_FIB_EXT_REG19_RX_TS_TIMER_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_WF_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_WF_TIMER_MASK                                                          (0x7 << RTL8380_SDS1_FIB_EXT_REG19_RX_WF_TIMER_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_TW_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_TW_TIMER_MASK                                                          (0x7 << RTL8380_SDS1_FIB_EXT_REG19_RX_TW_TIMER_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG19_RX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS1_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG20_ADDR                                                                        (0xEB50)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET                                                        (15)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_SFD_SEL_MASK                                                          (0x1 << RTL8380_SDS1_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET                                                       (14)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE_SEL_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_CG_SEL_OFFSET                                                         (13)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_CG_SEL_MASK                                                           (0x1 << RTL8380_SDS1_FIB_EXT_REG20_CFG_CG_SEL_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET                                                     (8)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE32_CNT_MASK                                                       (0x1F << RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET                                                       (4)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE_CNT_MASK                                                         (0xF << RTL8380_SDS1_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_CG_CNT_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_EXT_REG20_CFG_CG_CNT_MASK                                                           (0xF << RTL8380_SDS1_FIB_EXT_REG20_CFG_CG_CNT_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG21_ADDR                                                                        (0xEB54)
  #define RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET                                                   (13)
  #define RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_1513_MASK                                                     (0x7 << RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET                                                   (4)
  #define RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_1204_MASK                                                     (0x1FF << RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET                                                   (0)
  #define RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_0300_MASK                                                     (0xF << RTL8380_SDS1_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG22_ADDR                                                                        (0xEB58)
  #define RTL8380_SDS1_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET                                                     (15)
  #define RTL8380_SDS1_FIB_EXT_REG22_CFG_EPON_INTEN_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET                                                     (14)
  #define RTL8380_SDS1_FIB_EXT_REG22_CFG_LINK_INTEN_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET                                                   (2)
  #define RTL8380_SDS1_FIB_EXT_REG22_DUMMY_REG22_1302_MASK                                                     (0xFFF << RTL8380_SDS1_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG22_DET_EPON_INT_OFFSET                                                       (1)
  #define RTL8380_SDS1_FIB_EXT_REG22_DET_EPON_INT_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG22_DET_EPON_INT_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG22_SDS_LINK_INT_OFFSET                                                       (0)
  #define RTL8380_SDS1_FIB_EXT_REG22_SDS_LINK_INT_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG22_SDS_LINK_INT_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG23_ADDR                                                                        (0xEB5C)
  #define RTL8380_SDS1_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET                                                   (8)
  #define RTL8380_SDS1_FIB_EXT_REG23_DUMMY_REG23_1508_MASK                                                     (0xFF << RTL8380_SDS1_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET                                                (4)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_MASK                                                  (0xF << RTL8380_SDS1_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET                                                       (3)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_LINK_SEL_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET                                                       (2)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_EEEP_ENB_MASK                                                         (0x1 << RTL8380_SDS1_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET                                                  (1)
  #define RTL8380_SDS1_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_MASK                                                    (0x1 << RTL8380_SDS1_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8380_SDS1_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET                                                     (0)
  #define RTL8380_SDS1_FIB_EXT_REG23_DUMMY_REG23_00_MASK                                                       (0x1 << RTL8380_SDS1_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG24_ADDR                                                                        (0xEB60)
  #define RTL8380_SDS1_FIB_EXT_REG24_DBG_NXP_OFFSET                                                            (0)
  #define RTL8380_SDS1_FIB_EXT_REG24_DBG_NXP_MASK                                                              (0xFFFF << RTL8380_SDS1_FIB_EXT_REG24_DBG_NXP_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG25_ADDR                                                                        (0xEB64)
  #define RTL8380_SDS1_FIB_EXT_REG25_SDS_DUMMY27_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG25_SDS_DUMMY27_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG25_SDS_DUMMY27_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG26_ADDR                                                                        (0xEB68)
  #define RTL8380_SDS1_FIB_EXT_REG26_SDS_DUMMY28_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG26_SDS_DUMMY28_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG26_SDS_DUMMY28_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG27_ADDR                                                                        (0xEB6C)
  #define RTL8380_SDS1_FIB_EXT_REG27_SDS_DUMMY29_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG27_SDS_DUMMY29_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG27_SDS_DUMMY29_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG28_ADDR                                                                        (0xEB70)
  #define RTL8380_SDS1_FIB_EXT_REG28_SDS_DUMMY30_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG28_SDS_DUMMY30_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG28_SDS_DUMMY30_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG29_ADDR                                                                        (0xEB74)
  #define RTL8380_SDS1_FIB_EXT_REG29_SDS_DUMMY31_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG29_SDS_DUMMY31_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG29_SDS_DUMMY31_OFFSET)

#define RTL8380_SDS1_FIB_EXT_REG30_ADDR                                                                        (0xEB78)
  #define RTL8380_SDS1_FIB_EXT_REG30_SDS_DUMMY32_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_EXT_REG30_SDS_DUMMY32_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_EXT_REG30_SDS_DUMMY32_OFFSET)

#define RTL8380_SDS_DUMMY33_ADDR                                                                               (0xEB7C)
  #define RTL8380_SDS_DUMMY33_SDS_DUMMY33_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY33_SDS_DUMMY33_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY33_SDS_DUMMY33_OFFSET)

#define RTL8380_SDS2_REG0_ADDR                                                                                 (0xEB80)
  #define RTL8380_SDS2_REG0_DIS_RENWAY_OFFSET                                                                  (15)
  #define RTL8380_SDS2_REG0_DIS_RENWAY_MASK                                                                    (0x1 << RTL8380_SDS2_REG0_DIS_RENWAY_OFFSET)
  #define RTL8380_SDS2_REG0_BYP_8B10B_OFFSET                                                                   (14)
  #define RTL8380_SDS2_REG0_BYP_8B10B_MASK                                                                     (0x1 << RTL8380_SDS2_REG0_BYP_8B10B_OFFSET)
  #define RTL8380_SDS2_REG0_CDET_OFFSET                                                                        (12)
  #define RTL8380_SDS2_REG0_CDET_MASK                                                                          (0x3 << RTL8380_SDS2_REG0_CDET_OFFSET)
  #define RTL8380_SDS2_REG0_DIS_TMR_CMA_OFFSET                                                                 (11)
  #define RTL8380_SDS2_REG0_DIS_TMR_CMA_MASK                                                                   (0x1 << RTL8380_SDS2_REG0_DIS_TMR_CMA_OFFSET)
  #define RTL8380_SDS2_REG0_DIS_APX_OFFSET                                                                     (10)
  #define RTL8380_SDS2_REG0_DIS_APX_MASK                                                                       (0x1 << RTL8380_SDS2_REG0_DIS_APX_OFFSET)
  #define RTL8380_SDS2_REG0_INV_HSI_OFFSET                                                                     (9)
  #define RTL8380_SDS2_REG0_INV_HSI_MASK                                                                       (0x1 << RTL8380_SDS2_REG0_INV_HSI_OFFSET)
  #define RTL8380_SDS2_REG0_INV_HSO_OFFSET                                                                     (8)
  #define RTL8380_SDS2_REG0_INV_HSO_MASK                                                                       (0x1 << RTL8380_SDS2_REG0_INV_HSO_OFFSET)
  #define RTL8380_SDS2_REG0_SDS_SDET_DEG_OFFSET                                                                (6)
  #define RTL8380_SDS2_REG0_SDS_SDET_DEG_MASK                                                                  (0x3 << RTL8380_SDS2_REG0_SDS_SDET_DEG_OFFSET)
  #define RTL8380_SDS2_REG0_CODEC_LPK_OFFSET                                                                   (5)
  #define RTL8380_SDS2_REG0_CODEC_LPK_MASK                                                                     (0x1 << RTL8380_SDS2_REG0_CODEC_LPK_OFFSET)
  #define RTL8380_SDS2_REG0_AFE_LPK_OFFSET                                                                     (4)
  #define RTL8380_SDS2_REG0_AFE_LPK_MASK                                                                       (0x1 << RTL8380_SDS2_REG0_AFE_LPK_OFFSET)
  #define RTL8380_SDS2_REG0_REMOTE_LPK_OFFSET                                                                  (3)
  #define RTL8380_SDS2_REG0_REMOTE_LPK_MASK                                                                    (0x1 << RTL8380_SDS2_REG0_REMOTE_LPK_OFFSET)
  #define RTL8380_SDS2_REG0_SDS_TX_DOWN_OFFSET                                                                 (2)
  #define RTL8380_SDS2_REG0_SDS_TX_DOWN_MASK                                                                   (0x1 << RTL8380_SDS2_REG0_SDS_TX_DOWN_OFFSET)
  #define RTL8380_SDS2_REG0_SDS_EN_RX_OFFSET                                                                   (1)
  #define RTL8380_SDS2_REG0_SDS_EN_RX_MASK                                                                     (0x1 << RTL8380_SDS2_REG0_SDS_EN_RX_OFFSET)
  #define RTL8380_SDS2_REG0_SDS_EN_TX_OFFSET                                                                   (0)
  #define RTL8380_SDS2_REG0_SDS_EN_TX_MASK                                                                     (0x1 << RTL8380_SDS2_REG0_SDS_EN_TX_OFFSET)

#define RTL8380_SDS2_REG1_ADDR                                                                                 (0xEB84)
  #define RTL8380_SDS2_REG1_CFG_PTR_ERR_EN_OFFSET                                                              (15)
  #define RTL8380_SDS2_REG1_CFG_PTR_ERR_EN_MASK                                                                (0x1 << RTL8380_SDS2_REG1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8380_SDS2_REG1_CFG_AUTO_10BIT_OFFSET                                                              (14)
  #define RTL8380_SDS2_REG1_CFG_AUTO_10BIT_MASK                                                                (0x1 << RTL8380_SDS2_REG1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8380_SDS2_REG1_CFG_FULL_ACK2_OFFSET                                                               (13)
  #define RTL8380_SDS2_REG1_CFG_FULL_ACK2_MASK                                                                 (0x1 << RTL8380_SDS2_REG1_CFG_FULL_ACK2_OFFSET)
  #define RTL8380_SDS2_REG1_CFG_NXP_EN_OFFSET                                                                  (12)
  #define RTL8380_SDS2_REG1_CFG_NXP_EN_MASK                                                                    (0x1 << RTL8380_SDS2_REG1_CFG_NXP_EN_OFFSET)
  #define RTL8380_SDS2_REG1_SDS_FRC_RX_OFFSET                                                                  (8)
  #define RTL8380_SDS2_REG1_SDS_FRC_RX_MASK                                                                    (0xF << RTL8380_SDS2_REG1_SDS_FRC_RX_OFFSET)
  #define RTL8380_SDS2_REG1_CFG_HSG_RTIG_OFFSET                                                                (7)
  #define RTL8380_SDS2_REG1_CFG_HSG_RTIG_MASK                                                                  (0x1 << RTL8380_SDS2_REG1_CFG_HSG_RTIG_OFFSET)
  #define RTL8380_SDS2_REG1_CFG_XSG_OFFSET                                                                     (6)
  #define RTL8380_SDS2_REG1_CFG_XSG_MASK                                                                       (0x1 << RTL8380_SDS2_REG1_CFG_XSG_OFFSET)
  #define RTL8380_SDS2_REG1_CFG_RG1X54_OFFSET                                                                  (4)
  #define RTL8380_SDS2_REG1_CFG_RG1X54_MASK                                                                    (0x3 << RTL8380_SDS2_REG1_CFG_RG1X54_OFFSET)
  #define RTL8380_SDS2_REG1_SDS_FRC_TX_OFFSET                                                                  (0)
  #define RTL8380_SDS2_REG1_SDS_FRC_TX_MASK                                                                    (0xF << RTL8380_SDS2_REG1_SDS_FRC_TX_OFFSET)

#define RTL8380_SDS2_REG2_ADDR                                                                                 (0xEB88)
  #define RTL8380_SDS2_REG2_FRC_PREAMBLE_OFFSET                                                                (14)
  #define RTL8380_SDS2_REG2_FRC_PREAMBLE_MASK                                                                  (0x3 << RTL8380_SDS2_REG2_FRC_PREAMBLE_OFFSET)
  #define RTL8380_SDS2_REG2_FRC_IPG_OFFSET                                                                     (12)
  #define RTL8380_SDS2_REG2_FRC_IPG_MASK                                                                       (0x3 << RTL8380_SDS2_REG2_FRC_IPG_OFFSET)
  #define RTL8380_SDS2_REG2_FRC_CGGOOD_OFFSET                                                                  (10)
  #define RTL8380_SDS2_REG2_FRC_CGGOOD_MASK                                                                    (0x3 << RTL8380_SDS2_REG2_FRC_CGGOOD_OFFSET)
  #define RTL8380_SDS2_REG2_SDS_FRC_AN_OFFSET                                                                  (8)
  #define RTL8380_SDS2_REG2_SDS_FRC_AN_MASK                                                                    (0x3 << RTL8380_SDS2_REG2_SDS_FRC_AN_OFFSET)
  #define RTL8380_SDS2_REG2_CFG_INS_IPG_MDY_OFFSET                                                             (7)
  #define RTL8380_SDS2_REG2_CFG_INS_IPG_MDY_MASK                                                               (0x1 << RTL8380_SDS2_REG2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8380_SDS2_REG2_CFG_RDS_CMA_DET_OFFSET                                                             (6)
  #define RTL8380_SDS2_REG2_CFG_RDS_CMA_DET_MASK                                                               (0x1 << RTL8380_SDS2_REG2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8380_SDS2_REG2_CFG_SEL_TMR_LIM_OFFSET                                                             (4)
  #define RTL8380_SDS2_REG2_CFG_SEL_TMR_LIM_MASK                                                               (0x3 << RTL8380_SDS2_REG2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8380_SDS2_REG2_SDS_RESTART_AN_OFFSET                                                              (0)
  #define RTL8380_SDS2_REG2_SDS_RESTART_AN_MASK                                                                (0xF << RTL8380_SDS2_REG2_SDS_RESTART_AN_OFFSET)

#define RTL8380_SDS2_REG3_ADDR                                                                                 (0xEB8C)
  #define RTL8380_SDS2_REG3_WR_SOFT_RSTB_OFFSET                                                                (15)
  #define RTL8380_SDS2_REG3_WR_SOFT_RSTB_MASK                                                                  (0x1 << RTL8380_SDS2_REG3_WR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS2_REG3_USE_25M_CLK_OFFSET                                                                 (14)
  #define RTL8380_SDS2_REG3_USE_25M_CLK_MASK                                                                   (0x1 << RTL8380_SDS2_REG3_USE_25M_CLK_OFFSET)
  #define RTL8380_SDS2_REG3_MARK_CARR_EXT_OFFSET                                                               (13)
  #define RTL8380_SDS2_REG3_MARK_CARR_EXT_MASK                                                                 (0x1 << RTL8380_SDS2_REG3_MARK_CARR_EXT_OFFSET)
  #define RTL8380_SDS2_REG3_SEL_DEG_OFFSET                                                                     (12)
  #define RTL8380_SDS2_REG3_SEL_DEG_MASK                                                                       (0x1 << RTL8380_SDS2_REG3_SEL_DEG_OFFSET)
  #define RTL8380_SDS2_REG3_REG_CALIB_OK_CNT_OFFSET                                                            (8)
  #define RTL8380_SDS2_REG3_REG_CALIB_OK_CNT_MASK                                                              (0xF << RTL8380_SDS2_REG3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8380_SDS2_REG3_EXT_PWR_CTL_OFFSET                                                                 (7)
  #define RTL8380_SDS2_REG3_EXT_PWR_CTL_MASK                                                                   (0x1 << RTL8380_SDS2_REG3_EXT_PWR_CTL_OFFSET)
  #define RTL8380_SDS2_REG3_SOFT_RST_OFFSET                                                                    (6)
  #define RTL8380_SDS2_REG3_SOFT_RST_MASK                                                                      (0x1 << RTL8380_SDS2_REG3_SOFT_RST_OFFSET)
  #define RTL8380_SDS2_REG3_CLR_SOFT_RSTB_OFFSET                                                               (5)
  #define RTL8380_SDS2_REG3_CLR_SOFT_RSTB_MASK                                                                 (0x1 << RTL8380_SDS2_REG3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS2_REG3_CMA_RQ_OFFSET                                                                      (0)
  #define RTL8380_SDS2_REG3_CMA_RQ_MASK                                                                        (0x1F << RTL8380_SDS2_REG3_CMA_RQ_OFFSET)

#define RTL8380_SDS2_REG4_ADDR                                                                                 (0xEB90)
  #define RTL8380_SDS2_REG4_CFG_FRC_SDS_MODE_OFFSET                                                            (13)
  #define RTL8380_SDS2_REG4_CFG_FRC_SDS_MODE_MASK                                                              (0x7 << RTL8380_SDS2_REG4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8380_SDS2_REG4_CFG_FRC_SDS_MODE_EN_OFFSET                                                         (12)
  #define RTL8380_SDS2_REG4_CFG_FRC_SDS_MODE_EN_MASK                                                           (0x1 << RTL8380_SDS2_REG4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8380_SDS2_REG4_CFG_UPD_RXD_OFFSET                                                                 (8)
  #define RTL8380_SDS2_REG4_CFG_UPD_RXD_MASK                                                                   (0xF << RTL8380_SDS2_REG4_CFG_UPD_RXD_OFFSET)
  #define RTL8380_SDS2_REG4_CFG_UPD_TXD_OFFSET                                                                 (4)
  #define RTL8380_SDS2_REG4_CFG_UPD_TXD_MASK                                                                   (0xF << RTL8380_SDS2_REG4_CFG_UPD_TXD_OFFSET)
  #define RTL8380_SDS2_REG4_CFG_UPD_RXD_DYN_OFFSET                                                             (3)
  #define RTL8380_SDS2_REG4_CFG_UPD_RXD_DYN_MASK                                                               (0x1 << RTL8380_SDS2_REG4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8380_SDS2_REG4_CFG_EN_LINK_FIB1G_OFFSET                                                           (2)
  #define RTL8380_SDS2_REG4_CFG_EN_LINK_FIB1G_MASK                                                             (0x1 << RTL8380_SDS2_REG4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8380_SDS2_REG4_CFG_EN_LINK_SGM_OFFSET                                                             (1)
  #define RTL8380_SDS2_REG4_CFG_EN_LINK_SGM_MASK                                                               (0x1 << RTL8380_SDS2_REG4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8380_SDS2_REG4_CFG_SGM_CK_SEL_OFFSET                                                              (0)
  #define RTL8380_SDS2_REG4_CFG_SGM_CK_SEL_MASK                                                                (0x1 << RTL8380_SDS2_REG4_CFG_SGM_CK_SEL_OFFSET)

#define RTL8380_SDS2_REG5_ADDR                                                                                 (0xEB94)
  #define RTL8380_SDS2_REG5_LPI_TRANSMIT_STYLE_OFFSET                                                          (15)
  #define RTL8380_SDS2_REG5_LPI_TRANSMIT_STYLE_MASK                                                            (0x1 << RTL8380_SDS2_REG5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8380_SDS2_REG5_PWRSV_INB_PERIOD_OFFSET                                                            (12)
  #define RTL8380_SDS2_REG5_PWRSV_INB_PERIOD_MASK                                                              (0x7 << RTL8380_SDS2_REG5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8380_SDS2_REG5_PWRSV_WAKEUP_C2_OFFSET                                                             (11)
  #define RTL8380_SDS2_REG5_PWRSV_WAKEUP_C2_MASK                                                               (0x1 << RTL8380_SDS2_REG5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8380_SDS2_REG5_PWRSV_WAKEUP_C1_OFFSET                                                             (10)
  #define RTL8380_SDS2_REG5_PWRSV_WAKEUP_C1_MASK                                                               (0x1 << RTL8380_SDS2_REG5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8380_SDS2_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                       (9)
  #define RTL8380_SDS2_REG5_CFG_MARK_CARR_EXT_ERR_MASK                                                         (0x1 << RTL8380_SDS2_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8380_SDS2_REG5_REG_PCSREQ_POS_OFFSET                                                              (8)
  #define RTL8380_SDS2_REG5_REG_PCSREQ_POS_MASK                                                                (0x1 << RTL8380_SDS2_REG5_REG_PCSREQ_POS_OFFSET)
  #define RTL8380_SDS2_REG5_CFG_INBTOUT_LEVEL_OFFSET                                                           (7)
  #define RTL8380_SDS2_REG5_CFG_INBTOUT_LEVEL_MASK                                                             (0x1 << RTL8380_SDS2_REG5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8380_SDS2_REG5_CFG_SUDINB_OFFSET                                                                  (6)
  #define RTL8380_SDS2_REG5_CFG_SUDINB_MASK                                                                    (0x1 << RTL8380_SDS2_REG5_CFG_SUDINB_OFFSET)
  #define RTL8380_SDS2_REG5_CFG_PCSRDABT_LD_OFFSET                                                             (5)
  #define RTL8380_SDS2_REG5_CFG_PCSRDABT_LD_MASK                                                               (0x1 << RTL8380_SDS2_REG5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8380_SDS2_REG5_CFG_AN_UZ_OFFSET                                                                   (4)
  #define RTL8380_SDS2_REG5_CFG_AN_UZ_MASK                                                                     (0x1 << RTL8380_SDS2_REG5_CFG_AN_UZ_OFFSET)
  #define RTL8380_SDS2_REG5_CFG_INBAND_EN_OFFSET                                                               (0)
  #define RTL8380_SDS2_REG5_CFG_INBAND_EN_MASK                                                                 (0xF << RTL8380_SDS2_REG5_CFG_INBAND_EN_OFFSET)

#define RTL8380_SDS2_REG6_ADDR                                                                                 (0xEB98)
  #define RTL8380_SDS2_REG6_CFG_NO_GIGA_SCM_OFFSET                                                             (15)
  #define RTL8380_SDS2_REG6_CFG_NO_GIGA_SCM_MASK                                                               (0x1 << RTL8380_SDS2_REG6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8380_SDS2_REG6_CFG_RE_SYNC_STYLE_OFFSET                                                           (14)
  #define RTL8380_SDS2_REG6_CFG_RE_SYNC_STYLE_MASK                                                             (0x1 << RTL8380_SDS2_REG6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8380_SDS2_REG6_CFG_SYNC_GAT_OFFSET                                                                (13)
  #define RTL8380_SDS2_REG6_CFG_SYNC_GAT_MASK                                                                  (0x1 << RTL8380_SDS2_REG6_CFG_SYNC_GAT_OFFSET)
  #define RTL8380_SDS2_REG6_CFG_BYPSCR_XSG_OFFSET                                                              (12)
  #define RTL8380_SDS2_REG6_CFG_BYPSCR_XSG_MASK                                                                (0x1 << RTL8380_SDS2_REG6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8380_SDS2_REG6_RX_BYPSCR_OFFSET                                                                   (8)
  #define RTL8380_SDS2_REG6_RX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS2_REG6_RX_BYPSCR_OFFSET)
  #define RTL8380_SDS2_REG6_CFG_SLP_RQ_OFFSET                                                                  (4)
  #define RTL8380_SDS2_REG6_CFG_SLP_RQ_MASK                                                                    (0xF << RTL8380_SDS2_REG6_CFG_SLP_RQ_OFFSET)
  #define RTL8380_SDS2_REG6_TX_BYPSCR_OFFSET                                                                   (0)
  #define RTL8380_SDS2_REG6_TX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS2_REG6_TX_BYPSCR_OFFSET)

#define RTL8380_SDS2_REG7_ADDR                                                                                 (0xEB9C)
  #define RTL8380_SDS2_REG7_CFG_8B10B_NO_CREXT_OFFSET                                                          (15)
  #define RTL8380_SDS2_REG7_CFG_8B10B_NO_CREXT_MASK                                                            (0x1 << RTL8380_SDS2_REG7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8380_SDS2_REG7_CFG_NEG_CLKWR_A2D_OFFSET                                                           (14)
  #define RTL8380_SDS2_REG7_CFG_NEG_CLKWR_A2D_MASK                                                             (0x1 << RTL8380_SDS2_REG7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8380_SDS2_REG7_CFG_MIIXF_TS1K_OFFSET                                                              (13)
  #define RTL8380_SDS2_REG7_CFG_MIIXF_TS1K_MASK                                                                (0x1 << RTL8380_SDS2_REG7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8380_SDS2_REG7_CFG_DLY_PRE8_OFFSET                                                                (12)
  #define RTL8380_SDS2_REG7_CFG_DLY_PRE8_MASK                                                                  (0x1 << RTL8380_SDS2_REG7_CFG_DLY_PRE8_OFFSET)
  #define RTL8380_SDS2_REG7_CFG_GRXD_SEL_OFFSET                                                                (11)
  #define RTL8380_SDS2_REG7_CFG_GRXD_SEL_MASK                                                                  (0x1 << RTL8380_SDS2_REG7_CFG_GRXD_SEL_OFFSET)
  #define RTL8380_SDS2_REG7_CFG_LPI_CMD_MII_OFFSET                                                             (10)
  #define RTL8380_SDS2_REG7_CFG_LPI_CMD_MII_MASK                                                               (0x1 << RTL8380_SDS2_REG7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8380_SDS2_REG7_CFG_MARK_RXSCR_ERR_OFFSET                                                          (9)
  #define RTL8380_SDS2_REG7_CFG_MARK_RXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS2_REG7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8380_SDS2_REG7_CFG_MARK_TXSCR_ERR_OFFSET                                                          (8)
  #define RTL8380_SDS2_REG7_CFG_MARK_TXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS2_REG7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8380_SDS2_REG7_BYP_START_OFFSET                                                                   (4)
  #define RTL8380_SDS2_REG7_BYP_START_MASK                                                                     (0xF << RTL8380_SDS2_REG7_BYP_START_OFFSET)
  #define RTL8380_SDS2_REG7_BYP_END_OFFSET                                                                     (0)
  #define RTL8380_SDS2_REG7_BYP_END_MASK                                                                       (0xF << RTL8380_SDS2_REG7_BYP_END_OFFSET)

#define RTL8380_SDS2_REG8_ADDR                                                                                 (0xEBA0)
  #define RTL8380_SDS2_REG8_CFG_EEE_PWRSAV_EN_OFFSET                                                           (15)
  #define RTL8380_SDS2_REG8_CFG_EEE_PWRSAV_EN_MASK                                                             (0x1 << RTL8380_SDS2_REG8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8380_SDS2_REG8_REG_EEE_SDS_AN_OFFSET                                                              (14)
  #define RTL8380_SDS2_REG8_REG_EEE_SDS_AN_MASK                                                                (0x1 << RTL8380_SDS2_REG8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8380_SDS2_REG8_REG_C3_TIMER_OFFSET                                                                (11)
  #define RTL8380_SDS2_REG8_REG_C3_TIMER_MASK                                                                  (0x7 << RTL8380_SDS2_REG8_REG_C3_TIMER_OFFSET)
  #define RTL8380_SDS2_REG8_REG_C2_TIMER_OFFSET                                                                (8)
  #define RTL8380_SDS2_REG8_REG_C2_TIMER_MASK                                                                  (0x7 << RTL8380_SDS2_REG8_REG_C2_TIMER_OFFSET)
  #define RTL8380_SDS2_REG8_REG_C1_TIMER_OFFSET                                                                (5)
  #define RTL8380_SDS2_REG8_REG_C1_TIMER_MASK                                                                  (0x7 << RTL8380_SDS2_REG8_REG_C1_TIMER_OFFSET)
  #define RTL8380_SDS2_REG8_REG_C0_TIMER_OFFSET                                                                (2)
  #define RTL8380_SDS2_REG8_REG_C0_TIMER_MASK                                                                  (0x7 << RTL8380_SDS2_REG8_REG_C0_TIMER_OFFSET)
  #define RTL8380_SDS2_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                       (1)
  #define RTL8380_SDS2_REG8_CFG_MAC_C1_CHG_RESTC3_MASK                                                         (0x1 << RTL8380_SDS2_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8380_SDS2_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                      (0)
  #define RTL8380_SDS2_REG8_CFG_PHY_GO_C1_COND_SPC_MASK                                                        (0x1 << RTL8380_SDS2_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8380_SDS2_REG9_ADDR                                                                                 (0xEBA4)
  #define RTL8380_SDS2_REG9_CFG_EEE_PROGRAM_0_OFFSET                                                           (0)
  #define RTL8380_SDS2_REG9_CFG_EEE_PROGRAM_0_MASK                                                             (0xFFFF << RTL8380_SDS2_REG9_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8380_SDS2_REG10_ADDR                                                                                (0xEBA8)
  #define RTL8380_SDS2_REG10_CFG_RG10X1512_OFFSET                                                              (12)
  #define RTL8380_SDS2_REG10_CFG_RG10X1512_MASK                                                                (0xF << RTL8380_SDS2_REG10_CFG_RG10X1512_OFFSET)
  #define RTL8380_SDS2_REG10_QSGMII_NO_DILE2_OFFSET                                                            (11)
  #define RTL8380_SDS2_REG10_QSGMII_NO_DILE2_MASK                                                              (0x1 << RTL8380_SDS2_REG10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8380_SDS2_REG10_QSGMII_EEE_SEL_OFFSET                                                             (10)
  #define RTL8380_SDS2_REG10_QSGMII_EEE_SEL_MASK                                                               (0x1 << RTL8380_SDS2_REG10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8380_SDS2_REG10_QSGMII_LPI_TX_EN_OFFSET                                                           (9)
  #define RTL8380_SDS2_REG10_QSGMII_LPI_TX_EN_MASK                                                             (0x1 << RTL8380_SDS2_REG10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8380_SDS2_REG10_QSGMII_LPI_RX_EN_OFFSET                                                           (8)
  #define RTL8380_SDS2_REG10_QSGMII_LPI_RX_EN_MASK                                                             (0x1 << RTL8380_SDS2_REG10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8380_SDS2_REG10_QSGMII_INB_EN_OFFSET                                                              (7)
  #define RTL8380_SDS2_REG10_QSGMII_INB_EN_MASK                                                                (0x1 << RTL8380_SDS2_REG10_QSGMII_INB_EN_OFFSET)
  #define RTL8380_SDS2_REG10_QSGMII_RXER_SEL_OFFSET                                                            (6)
  #define RTL8380_SDS2_REG10_QSGMII_RXER_SEL_MASK                                                              (0x1 << RTL8380_SDS2_REG10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8380_SDS2_REG10_CFG_FAST_TIMER_OFFSET                                                             (4)
  #define RTL8380_SDS2_REG10_CFG_FAST_TIMER_MASK                                                               (0x3 << RTL8380_SDS2_REG10_CFG_FAST_TIMER_OFFSET)
  #define RTL8380_SDS2_REG10_EEE_LINK_FASTER_OFFSET                                                            (0)
  #define RTL8380_SDS2_REG10_EEE_LINK_FASTER_MASK                                                              (0xF << RTL8380_SDS2_REG10_EEE_LINK_FASTER_OFFSET)

#define RTL8380_SDS2_REG11_ADDR                                                                                (0xEBAC)
  #define RTL8380_SDS2_REG11_CFG_EEE_DBG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS2_REG11_CFG_EEE_DBG_CNT_MASK                                                              (0xFFFF << RTL8380_SDS2_REG11_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8380_SDS2_REG12_ADDR                                                                                (0xEBB0)
  #define RTL8380_SDS2_REG12_CFG_INB_TIMEOUT_OFFSET                                                            (8)
  #define RTL8380_SDS2_REG12_CFG_INB_TIMEOUT_MASK                                                              (0xFF << RTL8380_SDS2_REG12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8380_SDS2_REG12_ABILITY_OFFSET                                                                    (4)
  #define RTL8380_SDS2_REG12_ABILITY_MASK                                                                      (0xF << RTL8380_SDS2_REG12_ABILITY_OFFSET)
  #define RTL8380_SDS2_REG12_RDM_ALGOR_OFFSET                                                                  (3)
  #define RTL8380_SDS2_REG12_RDM_ALGOR_MASK                                                                    (0x1 << RTL8380_SDS2_REG12_RDM_ALGOR_OFFSET)
  #define RTL8380_SDS2_REG12_SD_DET_ALGOR_OFFSET                                                               (2)
  #define RTL8380_SDS2_REG12_SD_DET_ALGOR_MASK                                                                 (0x1 << RTL8380_SDS2_REG12_SD_DET_ALGOR_OFFSET)
  #define RTL8380_SDS2_REG12_AUTO_DET_ALGOR_OFFSET                                                             (1)
  #define RTL8380_SDS2_REG12_AUTO_DET_ALGOR_MASK                                                               (0x1 << RTL8380_SDS2_REG12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8380_SDS2_REG12_SEND_NP_ON_OFFSET                                                                 (0)
  #define RTL8380_SDS2_REG12_SEND_NP_ON_MASK                                                                   (0x1 << RTL8380_SDS2_REG12_SEND_NP_ON_OFFSET)

#define RTL8380_SDS2_REG13_ADDR                                                                                (0xEBB4)
  #define RTL8380_SDS2_REG13_SDS_LK_TIME_OFFSET                                                                (8)
  #define RTL8380_SDS2_REG13_SDS_LK_TIME_MASK                                                                  (0xFF << RTL8380_SDS2_REG13_SDS_LK_TIME_OFFSET)
  #define RTL8380_SDS2_REG13_CFG_F100_LKON_CNT_OFFSET                                                          (4)
  #define RTL8380_SDS2_REG13_CFG_F100_LKON_CNT_MASK                                                            (0xF << RTL8380_SDS2_REG13_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8380_SDS2_REG13_CFG_APXT_TMP32_OFFSET                                                             (2)
  #define RTL8380_SDS2_REG13_CFG_APXT_TMP32_MASK                                                               (0x3 << RTL8380_SDS2_REG13_CFG_APXT_TMP32_OFFSET)
  #define RTL8380_SDS2_REG13_CFG_REDET_F100_OFFSET                                                             (1)
  #define RTL8380_SDS2_REG13_CFG_REDET_F100_MASK                                                               (0x1 << RTL8380_SDS2_REG13_CFG_REDET_F100_OFFSET)
  #define RTL8380_SDS2_REG13_CFG_APXT_TMP0_OFFSET                                                              (0)
  #define RTL8380_SDS2_REG13_CFG_APXT_TMP0_MASK                                                                (0x1 << RTL8380_SDS2_REG13_CFG_APXT_TMP0_OFFSET)

#define RTL8380_SDS2_REG14_ADDR                                                                                (0xEBB8)
  #define RTL8380_SDS2_REG14_CFG_SPDUP_OFFSET                                                                  (15)
  #define RTL8380_SDS2_REG14_CFG_SPDUP_MASK                                                                    (0x1 << RTL8380_SDS2_REG14_CFG_SPDUP_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_SPDUP_FIB100_OFFSET                                                           (14)
  #define RTL8380_SDS2_REG14_CFG_SPDUP_FIB100_MASK                                                             (0x1 << RTL8380_SDS2_REG14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_RXSLEEP_TMROUT_OFFSET                                                         (13)
  #define RTL8380_SDS2_REG14_CFG_RXSLEEP_TMROUT_MASK                                                           (0x1 << RTL8380_SDS2_REG14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8380_SDS2_REG14_SEL_CALIBOK_OFFSET                                                                (12)
  #define RTL8380_SDS2_REG14_SEL_CALIBOK_MASK                                                                  (0x1 << RTL8380_SDS2_REG14_SEL_CALIBOK_OFFSET)
  #define RTL8380_SDS2_REG14_SEL_SDET_OFFSET                                                                   (11)
  #define RTL8380_SDS2_REG14_SEL_SDET_MASK                                                                     (0x1 << RTL8380_SDS2_REG14_SEL_SDET_OFFSET)
  #define RTL8380_SDS2_REG14_SEL_ANOK_OFFSET                                                                   (10)
  #define RTL8380_SDS2_REG14_SEL_ANOK_MASK                                                                     (0x1 << RTL8380_SDS2_REG14_SEL_ANOK_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_SEL_ODD_BIT_OFFSET                                                            (9)
  #define RTL8380_SDS2_REG14_CFG_SEL_ODD_BIT_MASK                                                              (0x1 << RTL8380_SDS2_REG14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_FRC_LD_VALUE_OFFSET                                                           (8)
  #define RTL8380_SDS2_REG14_CFG_FRC_LD_VALUE_MASK                                                             (0x1 << RTL8380_SDS2_REG14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_FRC_LD_OFFSET                                                                 (7)
  #define RTL8380_SDS2_REG14_CFG_FRC_LD_MASK                                                                   (0x1 << RTL8380_SDS2_REG14_CFG_FRC_LD_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_SGMI_CK1MS_EN_OFFSET                                                          (6)
  #define RTL8380_SDS2_REG14_CFG_SGMI_CK1MS_EN_MASK                                                            (0x1 << RTL8380_SDS2_REG14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                                     (3)
  #define RTL8380_SDS2_REG14_CFG_LINK_TMR_SGMII_SEL_MASK                                                       (0x7 << RTL8380_SDS2_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8380_SDS2_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                      (0)
  #define RTL8380_SDS2_REG14_CFG_LINK_TMR_NORM_SEL_MASK                                                        (0x7 << RTL8380_SDS2_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8380_SDS2_REG15_ADDR                                                                                (0xEBBC)
  #define RTL8380_SDS2_REG15_CFG_INBAND_MASTER_0_OFFSET                                                        (0)
  #define RTL8380_SDS2_REG15_CFG_INBAND_MASTER_0_MASK                                                          (0xFFFF << RTL8380_SDS2_REG15_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8380_SDS2_REG16_ADDR                                                                                (0xEBC0)
  #define RTL8380_SDS2_REG16_CFG_INBAND_MASTER_1_OFFSET                                                        (0)
  #define RTL8380_SDS2_REG16_CFG_INBAND_MASTER_1_MASK                                                          (0xFFFF << RTL8380_SDS2_REG16_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8380_SDS2_REG17_ADDR                                                                                (0xEBC4)
  #define RTL8380_SDS2_REG17_MACRDVLD_OFFSET                                                                   (15)
  #define RTL8380_SDS2_REG17_MACRDVLD_MASK                                                                     (0x1 << RTL8380_SDS2_REG17_MACRDVLD_OFFSET)
  #define RTL8380_SDS2_REG17_MACRDABT_OFFSET                                                                   (14)
  #define RTL8380_SDS2_REG17_MACRDABT_MASK                                                                     (0x1 << RTL8380_SDS2_REG17_MACRDABT_OFFSET)
  #define RTL8380_SDS2_REG17_CFG_INBAND_MASTER_2_OFFSET                                                        (0)
  #define RTL8380_SDS2_REG17_CFG_INBAND_MASTER_2_MASK                                                          (0x3FFF << RTL8380_SDS2_REG17_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8380_SDS2_REG18_ADDR                                                                                (0xEBC8)
  #define RTL8380_SDS2_REG18_CFG_RSGP_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS2_REG18_CFG_RSGP_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS2_REG18_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8380_SDS2_REG19_ADDR                                                                                (0xEBCC)
  #define RTL8380_SDS2_REG19_CFG_RSGP_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS2_REG19_CFG_RSGP_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS2_REG19_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8380_SDS2_REG20_ADDR                                                                                (0xEBD0)
  #define RTL8380_SDS2_REG20_CFG_SGM_TXCFG_PHY_OFFSET                                                          (0)
  #define RTL8380_SDS2_REG20_CFG_SGM_TXCFG_PHY_MASK                                                            (0xFFFF << RTL8380_SDS2_REG20_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS2_REG21_ADDR                                                                                (0xEBD4)
  #define RTL8380_SDS2_REG21_CFG_SGM_TXCFG_MAC_OFFSET                                                          (0)
  #define RTL8380_SDS2_REG21_CFG_SGM_TXCFG_MAC_MASK                                                            (0xFFFF << RTL8380_SDS2_REG21_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS2_REG22_ADDR                                                                                (0xEBD8)
  #define RTL8380_SDS2_REG22_CFG_FIB2G_TXCFG_P0_OFFSET                                                         (0)
  #define RTL8380_SDS2_REG22_CFG_FIB2G_TXCFG_P0_MASK                                                           (0xFFFF << RTL8380_SDS2_REG22_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8380_SDS2_REG23_ADDR                                                                                (0xEBDC)
  #define RTL8380_SDS2_REG23_CFG_FIB2G_TXCFG_P1_OFFSET                                                         (0)
  #define RTL8380_SDS2_REG23_CFG_FIB2G_TXCFG_P1_MASK                                                           (0xFFFF << RTL8380_SDS2_REG23_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8380_SDS2_REG24_ADDR                                                                                (0xEBE0)
  #define RTL8380_SDS2_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                      (0)
  #define RTL8380_SDS2_REG24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                        (0xFFFF << RTL8380_SDS2_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8380_SDS2_REG25_ADDR                                                                                (0xEBE4)
  #define RTL8380_SDS2_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                      (0)
  #define RTL8380_SDS2_REG25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                        (0xFFFF << RTL8380_SDS2_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8380_SDS2_REG26_ADDR                                                                                (0xEBE8)
  #define RTL8380_SDS2_REG26_IP_VERSION_OFFSET                                                                 (8)
  #define RTL8380_SDS2_REG26_IP_VERSION_MASK                                                                   (0xFF << RTL8380_SDS2_REG26_IP_VERSION_OFFSET)
  #define RTL8380_SDS2_REG26_SDS_MODE_OFFSET                                                                   (0)
  #define RTL8380_SDS2_REG26_SDS_MODE_MASK                                                                     (0xFF << RTL8380_SDS2_REG26_SDS_MODE_OFFSET)

#define RTL8380_SDS2_REG27_ADDR                                                                                (0xEBEC)
  #define RTL8380_SDS2_REG27_CFG_DBG_OUT_ECO1_OFFSET                                                           (0)
  #define RTL8380_SDS2_REG27_CFG_DBG_OUT_ECO1_MASK                                                             (0xFFFF << RTL8380_SDS2_REG27_CFG_DBG_OUT_ECO1_OFFSET)

#define RTL8380_SDS2_REG28_ADDR                                                                                (0xEBF0)
  #define RTL8380_SDS2_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                                     (15)
  #define RTL8380_SDS2_REG28_CFG_PHY_GO_C2_COND_SPC_MASK                                                       (0x1 << RTL8380_SDS2_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8380_SDS2_REG28_CFG_ERRMSK_NOSIG_OFFSET                                                           (14)
  #define RTL8380_SDS2_REG28_CFG_ERRMSK_NOSIG_MASK                                                             (0x1 << RTL8380_SDS2_REG28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8380_SDS2_REG28_RM_LPK_EVEN_BITS_OFFSET                                                           (13)
  #define RTL8380_SDS2_REG28_RM_LPK_EVEN_BITS_MASK                                                             (0x1 << RTL8380_SDS2_REG28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8380_SDS2_REG28_CFG_QSGMII_PARITY_CHK_OFFSET                                                      (12)
  #define RTL8380_SDS2_REG28_CFG_QSGMII_PARITY_CHK_MASK                                                        (0x1 << RTL8380_SDS2_REG28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8380_SDS2_REG28_CFG_DBG_S0_OFFSET                                                                 (11)
  #define RTL8380_SDS2_REG28_CFG_DBG_S0_MASK                                                                   (0x1 << RTL8380_SDS2_REG28_CFG_DBG_S0_OFFSET)
  #define RTL8380_SDS2_REG28_CFG_SDS_DBG_EN_OFFSET                                                             (10)
  #define RTL8380_SDS2_REG28_CFG_SDS_DBG_EN_MASK                                                               (0x1 << RTL8380_SDS2_REG28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8380_SDS2_REG28_CFG_SDS_DBG_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS2_REG28_CFG_SDS_DBG_SEL_MASK                                                              (0x3FF << RTL8380_SDS2_REG28_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8380_SDS2_REG29_ADDR                                                                                (0xEBF4)
  #define RTL8380_SDS2_REG29_CFG_SDS_DBG_OUT_0_OFFSET                                                          (0)
  #define RTL8380_SDS2_REG29_CFG_SDS_DBG_OUT_0_MASK                                                            (0xFFFF << RTL8380_SDS2_REG29_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8380_SDS2_REG30_ADDR                                                                                (0xEBF8)
  #define RTL8380_SDS2_REG30_CFG_SDS_DBG_OUT_1_OFFSET                                                          (0)
  #define RTL8380_SDS2_REG30_CFG_SDS_DBG_OUT_1_MASK                                                            (0xFFFF << RTL8380_SDS2_REG30_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8380_SDS_DUMMY34_ADDR                                                                               (0xEBFC)
  #define RTL8380_SDS_DUMMY34_SDS_DUMMY34_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY34_SDS_DUMMY34_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY34_SDS_DUMMY34_OFFSET)

#define RTL8380_SDS2_EXT_REG0_NONE_ADDR                                                                        (0xEC00)
  #define RTL8380_SDS2_EXT_REG0_NONE_SDS2_EXT_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG0_NONE_SDS2_EXT_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG0_NONE_SDS2_EXT_REG0_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG1_NONE_ADDR                                                                        (0xEC04)
  #define RTL8380_SDS2_EXT_REG1_NONE_SDS2_EXT_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG1_NONE_SDS2_EXT_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG1_NONE_SDS2_EXT_REG1_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG2_NONE_ADDR                                                                        (0xEC08)
  #define RTL8380_SDS2_EXT_REG2_NONE_SDS2_EXT_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG2_NONE_SDS2_EXT_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG2_NONE_SDS2_EXT_REG2_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG3_NONE_ADDR                                                                        (0xEC0C)
  #define RTL8380_SDS2_EXT_REG3_NONE_SDS2_EXT_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG3_NONE_SDS2_EXT_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG3_NONE_SDS2_EXT_REG3_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG4_NONE_ADDR                                                                        (0xEC10)
  #define RTL8380_SDS2_EXT_REG4_NONE_SDS2_EXT_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG4_NONE_SDS2_EXT_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG4_NONE_SDS2_EXT_REG4_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG5_NONE_ADDR                                                                        (0xEC14)
  #define RTL8380_SDS2_EXT_REG5_NONE_SDS2_EXT_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG5_NONE_SDS2_EXT_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG5_NONE_SDS2_EXT_REG5_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG6_NONE_ADDR                                                                        (0xEC18)
  #define RTL8380_SDS2_EXT_REG6_NONE_SDS2_EXT_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG6_NONE_SDS2_EXT_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG6_NONE_SDS2_EXT_REG6_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG7_NONE_ADDR                                                                        (0xEC1C)
  #define RTL8380_SDS2_EXT_REG7_NONE_SDS2_EXT_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG7_NONE_SDS2_EXT_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG7_NONE_SDS2_EXT_REG7_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG8_NONE_ADDR                                                                        (0xEC20)
  #define RTL8380_SDS2_EXT_REG8_NONE_SDS2_EXT_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG8_NONE_SDS2_EXT_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG8_NONE_SDS2_EXT_REG8_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG9_NONE_ADDR                                                                        (0xEC24)
  #define RTL8380_SDS2_EXT_REG9_NONE_SDS2_EXT_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_EXT_REG9_NONE_SDS2_EXT_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_EXT_REG9_NONE_SDS2_EXT_REG9_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG10_NONE_ADDR                                                                       (0xEC28)
  #define RTL8380_SDS2_EXT_REG10_NONE_SDS2_EXT_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG10_NONE_SDS2_EXT_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG10_NONE_SDS2_EXT_REG10_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG11_NONE_ADDR                                                                       (0xEC2C)
  #define RTL8380_SDS2_EXT_REG11_NONE_SDS2_EXT_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG11_NONE_SDS2_EXT_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG11_NONE_SDS2_EXT_REG11_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG12_NONE_ADDR                                                                       (0xEC30)
  #define RTL8380_SDS2_EXT_REG12_NONE_SDS2_EXT_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG12_NONE_SDS2_EXT_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG12_NONE_SDS2_EXT_REG12_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG13_NONE_ADDR                                                                       (0xEC34)
  #define RTL8380_SDS2_EXT_REG13_NONE_SDS2_EXT_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG13_NONE_SDS2_EXT_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG13_NONE_SDS2_EXT_REG13_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG14_NONE_ADDR                                                                       (0xEC38)
  #define RTL8380_SDS2_EXT_REG14_NONE_SDS2_EXT_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG14_NONE_SDS2_EXT_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG14_NONE_SDS2_EXT_REG14_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG15_NONE_ADDR                                                                       (0xEC3C)
  #define RTL8380_SDS2_EXT_REG15_NONE_SDS2_EXT_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG15_NONE_SDS2_EXT_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG15_NONE_SDS2_EXT_REG15_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG16_NONE_ADDR                                                                       (0xEC40)
  #define RTL8380_SDS2_EXT_REG16_NONE_SDS2_EXT_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG16_NONE_SDS2_EXT_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG16_NONE_SDS2_EXT_REG16_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG17_NONE_ADDR                                                                       (0xEC44)
  #define RTL8380_SDS2_EXT_REG17_NONE_SDS2_EXT_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG17_NONE_SDS2_EXT_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG17_NONE_SDS2_EXT_REG17_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG18_NONE_ADDR                                                                       (0xEC48)
  #define RTL8380_SDS2_EXT_REG18_NONE_SDS2_EXT_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG18_NONE_SDS2_EXT_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG18_NONE_SDS2_EXT_REG18_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG19_NONE_ADDR                                                                       (0xEC4C)
  #define RTL8380_SDS2_EXT_REG19_NONE_SDS2_EXT_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG19_NONE_SDS2_EXT_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG19_NONE_SDS2_EXT_REG19_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG20_NONE_ADDR                                                                       (0xEC50)
  #define RTL8380_SDS2_EXT_REG20_NONE_SDS2_EXT_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG20_NONE_SDS2_EXT_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG20_NONE_SDS2_EXT_REG20_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG21_NONE_ADDR                                                                       (0xEC54)
  #define RTL8380_SDS2_EXT_REG21_NONE_SDS2_EXT_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG21_NONE_SDS2_EXT_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG21_NONE_SDS2_EXT_REG21_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG22_NONE_ADDR                                                                       (0xEC58)
  #define RTL8380_SDS2_EXT_REG22_NONE_SDS2_EXT_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG22_NONE_SDS2_EXT_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG22_NONE_SDS2_EXT_REG22_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG23_NONE_ADDR                                                                       (0xEC5C)
  #define RTL8380_SDS2_EXT_REG23_NONE_SDS2_EXT_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG23_NONE_SDS2_EXT_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG23_NONE_SDS2_EXT_REG23_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG24_NONE_ADDR                                                                       (0xEC60)
  #define RTL8380_SDS2_EXT_REG24_NONE_SDS2_EXT_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG24_NONE_SDS2_EXT_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG24_NONE_SDS2_EXT_REG24_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG25_NONE_ADDR                                                                       (0xEC64)
  #define RTL8380_SDS2_EXT_REG25_NONE_SDS2_EXT_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG25_NONE_SDS2_EXT_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG25_NONE_SDS2_EXT_REG25_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG26_NONE_ADDR                                                                       (0xEC68)
  #define RTL8380_SDS2_EXT_REG26_NONE_SDS2_EXT_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG26_NONE_SDS2_EXT_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG26_NONE_SDS2_EXT_REG26_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG27_NONE_ADDR                                                                       (0xEC6C)
  #define RTL8380_SDS2_EXT_REG27_NONE_SDS2_EXT_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG27_NONE_SDS2_EXT_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG27_NONE_SDS2_EXT_REG27_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG28_NONE_ADDR                                                                       (0xEC70)
  #define RTL8380_SDS2_EXT_REG28_NONE_SDS2_EXT_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG28_NONE_SDS2_EXT_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG28_NONE_SDS2_EXT_REG28_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG29_NONE_ADDR                                                                       (0xEC74)
  #define RTL8380_SDS2_EXT_REG29_NONE_SDS2_EXT_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG29_NONE_SDS2_EXT_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG29_NONE_SDS2_EXT_REG29_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG30_NONE_ADDR                                                                       (0xEC78)
  #define RTL8380_SDS2_EXT_REG30_NONE_SDS2_EXT_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG30_NONE_SDS2_EXT_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG30_NONE_SDS2_EXT_REG30_NONE_OFFSET)

#define RTL8380_SDS2_EXT_REG31_NONE_ADDR                                                                       (0xEC7C)
  #define RTL8380_SDS2_EXT_REG31_NONE_SDS2_EXT_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_EXT_REG31_NONE_SDS2_EXT_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_EXT_REG31_NONE_SDS2_EXT_REG31_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG0_NONE_ADDR                                                                        (0xEC80)
  #define RTL8380_SDS2_FIB_REG0_NONE_SDS2_FIB_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG0_NONE_SDS2_FIB_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG0_NONE_SDS2_FIB_REG0_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG1_NONE_ADDR                                                                        (0xEC84)
  #define RTL8380_SDS2_FIB_REG1_NONE_SDS2_FIB_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG1_NONE_SDS2_FIB_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG1_NONE_SDS2_FIB_REG1_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG2_NONE_ADDR                                                                        (0xEC88)
  #define RTL8380_SDS2_FIB_REG2_NONE_SDS2_FIB_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG2_NONE_SDS2_FIB_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG2_NONE_SDS2_FIB_REG2_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG3_NONE_ADDR                                                                        (0xEC8C)
  #define RTL8380_SDS2_FIB_REG3_NONE_SDS2_FIB_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG3_NONE_SDS2_FIB_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG3_NONE_SDS2_FIB_REG3_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG4_NONE_ADDR                                                                        (0xEC90)
  #define RTL8380_SDS2_FIB_REG4_NONE_SDS2_FIB_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG4_NONE_SDS2_FIB_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG4_NONE_SDS2_FIB_REG4_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG5_NONE_ADDR                                                                        (0xEC94)
  #define RTL8380_SDS2_FIB_REG5_NONE_SDS2_FIB_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG5_NONE_SDS2_FIB_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG5_NONE_SDS2_FIB_REG5_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG6_NONE_ADDR                                                                        (0xEC98)
  #define RTL8380_SDS2_FIB_REG6_NONE_SDS2_FIB_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG6_NONE_SDS2_FIB_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG6_NONE_SDS2_FIB_REG6_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG7_NONE_ADDR                                                                        (0xEC9C)
  #define RTL8380_SDS2_FIB_REG7_NONE_SDS2_FIB_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG7_NONE_SDS2_FIB_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG7_NONE_SDS2_FIB_REG7_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG8_NONE_ADDR                                                                        (0xECA0)
  #define RTL8380_SDS2_FIB_REG8_NONE_SDS2_FIB_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG8_NONE_SDS2_FIB_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG8_NONE_SDS2_FIB_REG8_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG9_NONE_ADDR                                                                        (0xECA4)
  #define RTL8380_SDS2_FIB_REG9_NONE_SDS2_FIB_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS2_FIB_REG9_NONE_SDS2_FIB_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS2_FIB_REG9_NONE_SDS2_FIB_REG9_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG10_NONE_ADDR                                                                       (0xECA8)
  #define RTL8380_SDS2_FIB_REG10_NONE_SDS2_FIB_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG10_NONE_SDS2_FIB_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG10_NONE_SDS2_FIB_REG10_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG11_NONE_ADDR                                                                       (0xECAC)
  #define RTL8380_SDS2_FIB_REG11_NONE_SDS2_FIB_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG11_NONE_SDS2_FIB_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG11_NONE_SDS2_FIB_REG11_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG12_NONE_ADDR                                                                       (0xECB0)
  #define RTL8380_SDS2_FIB_REG12_NONE_SDS2_FIB_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG12_NONE_SDS2_FIB_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG12_NONE_SDS2_FIB_REG12_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG13_NONE_ADDR                                                                       (0xECB4)
  #define RTL8380_SDS2_FIB_REG13_NONE_SDS2_FIB_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG13_NONE_SDS2_FIB_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG13_NONE_SDS2_FIB_REG13_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG14_NONE_ADDR                                                                       (0xECB8)
  #define RTL8380_SDS2_FIB_REG14_NONE_SDS2_FIB_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG14_NONE_SDS2_FIB_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG14_NONE_SDS2_FIB_REG14_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG15_NONE_ADDR                                                                       (0xECBC)
  #define RTL8380_SDS2_FIB_REG15_NONE_SDS2_FIB_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG15_NONE_SDS2_FIB_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG15_NONE_SDS2_FIB_REG15_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG16_NONE_ADDR                                                                       (0xECC0)
  #define RTL8380_SDS2_FIB_REG16_NONE_SDS2_FIB_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG16_NONE_SDS2_FIB_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG16_NONE_SDS2_FIB_REG16_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG17_NONE_ADDR                                                                       (0xECC4)
  #define RTL8380_SDS2_FIB_REG17_NONE_SDS2_FIB_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG17_NONE_SDS2_FIB_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG17_NONE_SDS2_FIB_REG17_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG18_NONE_ADDR                                                                       (0xECC8)
  #define RTL8380_SDS2_FIB_REG18_NONE_SDS2_FIB_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG18_NONE_SDS2_FIB_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG18_NONE_SDS2_FIB_REG18_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG19_NONE_ADDR                                                                       (0xECCC)
  #define RTL8380_SDS2_FIB_REG19_NONE_SDS2_FIB_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG19_NONE_SDS2_FIB_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG19_NONE_SDS2_FIB_REG19_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG20_NONE_ADDR                                                                       (0xECD0)
  #define RTL8380_SDS2_FIB_REG20_NONE_SDS2_FIB_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG20_NONE_SDS2_FIB_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG20_NONE_SDS2_FIB_REG20_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG21_NONE_ADDR                                                                       (0xECD4)
  #define RTL8380_SDS2_FIB_REG21_NONE_SDS2_FIB_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG21_NONE_SDS2_FIB_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG21_NONE_SDS2_FIB_REG21_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG22_NONE_ADDR                                                                       (0xECD8)
  #define RTL8380_SDS2_FIB_REG22_NONE_SDS2_FIB_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG22_NONE_SDS2_FIB_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG22_NONE_SDS2_FIB_REG22_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG23_NONE_ADDR                                                                       (0xECDC)
  #define RTL8380_SDS2_FIB_REG23_NONE_SDS2_FIB_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG23_NONE_SDS2_FIB_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG23_NONE_SDS2_FIB_REG23_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG24_NONE_ADDR                                                                       (0xECE0)
  #define RTL8380_SDS2_FIB_REG24_NONE_SDS2_FIB_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG24_NONE_SDS2_FIB_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG24_NONE_SDS2_FIB_REG24_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG25_NONE_ADDR                                                                       (0xECE4)
  #define RTL8380_SDS2_FIB_REG25_NONE_SDS2_FIB_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG25_NONE_SDS2_FIB_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG25_NONE_SDS2_FIB_REG25_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG26_NONE_ADDR                                                                       (0xECE8)
  #define RTL8380_SDS2_FIB_REG26_NONE_SDS2_FIB_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG26_NONE_SDS2_FIB_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG26_NONE_SDS2_FIB_REG26_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG27_NONE_ADDR                                                                       (0xECEC)
  #define RTL8380_SDS2_FIB_REG27_NONE_SDS2_FIB_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG27_NONE_SDS2_FIB_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG27_NONE_SDS2_FIB_REG27_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG28_NONE_ADDR                                                                       (0xECF0)
  #define RTL8380_SDS2_FIB_REG28_NONE_SDS2_FIB_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG28_NONE_SDS2_FIB_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG28_NONE_SDS2_FIB_REG28_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG29_NONE_ADDR                                                                       (0xECF4)
  #define RTL8380_SDS2_FIB_REG29_NONE_SDS2_FIB_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG29_NONE_SDS2_FIB_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG29_NONE_SDS2_FIB_REG29_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG30_NONE_ADDR                                                                       (0xECF8)
  #define RTL8380_SDS2_FIB_REG30_NONE_SDS2_FIB_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG30_NONE_SDS2_FIB_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG30_NONE_SDS2_FIB_REG30_NONE_OFFSET)

#define RTL8380_SDS2_FIB_REG31_NONE_ADDR                                                                       (0xECFC)
  #define RTL8380_SDS2_FIB_REG31_NONE_SDS2_FIB_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS2_FIB_REG31_NONE_SDS2_FIB_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS2_FIB_REG31_NONE_SDS2_FIB_REG31_NONE_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG0_ADDR                                                                         (0xED00)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_RST_OFFSET                                                         (15)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET                                                         (14)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                   (13)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET                                                        (12)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET                                                       (11)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET                                                         (10)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET                                                     (9)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET                                                     (8)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_SDS_DUMMY35_OFFSET                                                         (7)
  #define RTL8380_SDS2_FIB_EXT_REG0_SDS_DUMMY35_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG0_SDS_DUMMY35_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                   (6)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET                                                       (5)
  #define RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG0_SDS_DUMMY36_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_EXT_REG0_SDS_DUMMY36_MASK                                                           (0x1F << RTL8380_SDS2_FIB_EXT_REG0_SDS_DUMMY36_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG1_ADDR                                                                         (0xED04)
  #define RTL8380_SDS2_FIB_EXT_REG1_CAPBILITY_OFFSET                                                           (6)
  #define RTL8380_SDS2_FIB_EXT_REG1_CAPBILITY_MASK                                                             (0x3FF << RTL8380_SDS2_FIB_EXT_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG1_AN_COMPLETE_OFFSET                                                         (5)
  #define RTL8380_SDS2_FIB_EXT_REG1_AN_COMPLETE_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG1_R_FAULT_OFFSET                                                             (4)
  #define RTL8380_SDS2_FIB_EXT_REG1_R_FAULT_MASK                                                               (0x1 << RTL8380_SDS2_FIB_EXT_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG1_NWAY_ABILITY_OFFSET                                                        (3)
  #define RTL8380_SDS2_FIB_EXT_REG1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8380_SDS2_FIB_EXT_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG1_LINK_STATUS_OFFSET                                                         (2)
  #define RTL8380_SDS2_FIB_EXT_REG1_LINK_STATUS_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG1_JABBER_DETECT_OFFSET                                                       (1)
  #define RTL8380_SDS2_FIB_EXT_REG1_JABBER_DETECT_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET                                                  (0)
  #define RTL8380_SDS2_FIB_EXT_REG1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8380_SDS2_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG2_ADDR                                                                         (0xED08)
  #define RTL8380_SDS2_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET                                                    (0)
  #define RTL8380_SDS2_FIB_EXT_REG2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8380_SDS2_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG3_ADDR                                                                         (0xED0C)
  #define RTL8380_SDS2_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET                                                    (10)
  #define RTL8380_SDS2_FIB_EXT_REG3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8380_SDS2_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG3_MODEL_NO_0500_OFFSET                                                       (4)
  #define RTL8380_SDS2_FIB_EXT_REG3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8380_SDS2_FIB_EXT_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG3_REVISION_NO_0300_OFFSET                                                    (0)
  #define RTL8380_SDS2_FIB_EXT_REG3_REVISION_NO_0300_MASK                                                      (0xF << RTL8380_SDS2_FIB_EXT_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG4_ADDR                                                                         (0xED10)
  #define RTL8380_SDS2_FIB_EXT_REG4_TX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS2_FIB_EXT_REG4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS2_FIB_EXT_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG5_ADDR                                                                         (0xED14)
  #define RTL8380_SDS2_FIB_EXT_REG5_RX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS2_FIB_EXT_REG5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS2_FIB_EXT_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG6_ADDR                                                                         (0xED18)
  #define RTL8380_SDS2_FIB_EXT_REG6_SDS_DUMMY37_OFFSET                                                         (3)
  #define RTL8380_SDS2_FIB_EXT_REG6_SDS_DUMMY37_MASK                                                           (0x1FFF << RTL8380_SDS2_FIB_EXT_REG6_SDS_DUMMY37_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG6_FIB_NP_EN_OFFSET                                                           (2)
  #define RTL8380_SDS2_FIB_EXT_REG6_FIB_NP_EN_MASK                                                             (0x1 << RTL8380_SDS2_FIB_EXT_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG6_RXPAGE_OFFSET                                                              (1)
  #define RTL8380_SDS2_FIB_EXT_REG6_RXPAGE_MASK                                                                (0x1 << RTL8380_SDS2_FIB_EXT_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG6_SDS_DUMMY38_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_EXT_REG6_SDS_DUMMY38_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG6_SDS_DUMMY38_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG7_ADDR                                                                         (0xED1C)
  #define RTL8380_SDS2_FIB_EXT_REG7_MR_NP_TX_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_EXT_REG7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8380_SDS2_FIB_EXT_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG8_ADDR                                                                         (0xED20)
  #define RTL8380_SDS2_FIB_EXT_REG8_MR_NP_RX_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_EXT_REG8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8380_SDS2_FIB_EXT_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG9_ADDR                                                                         (0xED24)
  #define RTL8380_SDS2_FIB_EXT_REG9_SDS_DUMMY39_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_EXT_REG9_SDS_DUMMY39_MASK                                                           (0xFFFF << RTL8380_SDS2_FIB_EXT_REG9_SDS_DUMMY39_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG10_ADDR                                                                        (0xED28)
  #define RTL8380_SDS2_FIB_EXT_REG10_SDS_DUMMY40_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG10_SDS_DUMMY40_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG10_SDS_DUMMY40_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG11_ADDR                                                                        (0xED2C)
  #define RTL8380_SDS2_FIB_EXT_REG11_SDS_DUMMY41_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG11_SDS_DUMMY41_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG11_SDS_DUMMY41_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG12_ADDR                                                                        (0xED30)
  #define RTL8380_SDS2_FIB_EXT_REG12_SDS_DUMMY42_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG12_SDS_DUMMY42_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG12_SDS_DUMMY42_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG13_ADDR                                                                        (0xED34)
  #define RTL8380_SDS2_FIB_EXT_REG13_INDR_FUNC_OFFSET                                                          (14)
  #define RTL8380_SDS2_FIB_EXT_REG13_INDR_FUNC_MASK                                                            (0x3 << RTL8380_SDS2_FIB_EXT_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET                                                   (5)
  #define RTL8380_SDS2_FIB_EXT_REG13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8380_SDS2_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG13_INDR_DEVAD_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_EXT_REG13_INDR_DEVAD_MASK                                                           (0x1F << RTL8380_SDS2_FIB_EXT_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG14_ADDR                                                                        (0xED38)
  #define RTL8380_SDS2_FIB_EXT_REG14_MMDRDBUS_OFFSET                                                           (0)
  #define RTL8380_SDS2_FIB_EXT_REG14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8380_SDS2_FIB_EXT_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG15_ADDR                                                                        (0xED3C)
  #define RTL8380_SDS2_FIB_EXT_REG15_SDS_DUMMY43_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG15_SDS_DUMMY43_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG15_SDS_DUMMY43_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG16_ADDR                                                                        (0xED40)
  #define RTL8380_SDS2_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET                                                     (15)
  #define RTL8380_SDS2_FIB_EXT_REG16_DUMMY_REG16_15_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET                                                      (14)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_FIB1G_MASK                                                        (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET                                                      (13)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_FIB1G_MASK                                                        (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET                                                 (12)
  #define RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET                                                 (11)
  #define RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET                                                    (10)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_FIB1G_MASK                                                      (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET                                                       (9)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_QSGP_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET                                                       (8)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_QSGP_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET                                                  (7)
  #define RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET                                                  (6)
  #define RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET                                                     (5)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_QSGP_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET                                                       (4)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_RSGP_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET                                                       (3)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_RSGP_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET                                                  (2)
  #define RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS2_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET                                                  (1)
  #define RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS2_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET                                                     (0)
  #define RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_RSGP_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG17_ADDR                                                                        (0xED44)
  #define RTL8380_SDS2_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET                                                   (5)
  #define RTL8380_SDS2_FIB_EXT_REG17_DUMMY_REG17_1505_MASK                                                     (0x7FF << RTL8380_SDS2_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET                                                     (4)
  #define RTL8380_SDS2_FIB_EXT_REG17_EEE_RSG_FIB100_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET                                                     (3)
  #define RTL8380_SDS2_FIB_EXT_REG17_EEE_STD_FIB100_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET                                                (2)
  #define RTL8380_SDS2_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS2_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET                                                (1)
  #define RTL8380_SDS2_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS2_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET                                                   (0)
  #define RTL8380_SDS2_FIB_EXT_REG17_EEE_QUIET_FIB100_MASK                                                     (0x1 << RTL8380_SDS2_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG18_ADDR                                                                        (0xED48)
  #define RTL8380_SDS2_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET                                                   (9)
  #define RTL8380_SDS2_FIB_EXT_REG18_DUMMY_REG18_1509_MASK                                                     (0x7F << RTL8380_SDS2_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG18_TX_TR_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS2_FIB_EXT_REG18_TX_TR_TIMER_MASK                                                          (0x7 << RTL8380_SDS2_FIB_EXT_REG18_TX_TR_TIMER_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS2_FIB_EXT_REG18_TX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS2_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG18_TX_TS_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG18_TX_TS_TIMER_MASK                                                          (0x7 << RTL8380_SDS2_FIB_EXT_REG18_TX_TS_TIMER_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG19_ADDR                                                                        (0xED4C)
  #define RTL8380_SDS2_FIB_EXT_REG19_CFG_TX_MODE_OFFSET                                                        (14)
  #define RTL8380_SDS2_FIB_EXT_REG19_CFG_TX_MODE_MASK                                                          (0x3 << RTL8380_SDS2_FIB_EXT_REG19_CFG_TX_MODE_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET                                                     (13)
  #define RTL8380_SDS2_FIB_EXT_REG19_DET_IDLE32_DIS_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG19_DET_CG_DIS_OFFSET                                                         (12)
  #define RTL8380_SDS2_FIB_EXT_REG19_DET_CG_DIS_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG19_DET_CG_DIS_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET                                                    (11)
  #define RTL8380_SDS2_FIB_EXT_REG19_CFG_LINK_OK_SEL_MASK                                                      (0x1 << RTL8380_SDS2_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_TS_TIMER_OFFSET                                                        (9)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_TS_TIMER_MASK                                                          (0x3 << RTL8380_SDS2_FIB_EXT_REG19_RX_TS_TIMER_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_WF_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_WF_TIMER_MASK                                                          (0x7 << RTL8380_SDS2_FIB_EXT_REG19_RX_WF_TIMER_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_TW_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_TW_TIMER_MASK                                                          (0x7 << RTL8380_SDS2_FIB_EXT_REG19_RX_TW_TIMER_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG19_RX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS2_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG20_ADDR                                                                        (0xED50)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET                                                        (15)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_SFD_SEL_MASK                                                          (0x1 << RTL8380_SDS2_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET                                                       (14)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE_SEL_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_CG_SEL_OFFSET                                                         (13)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_CG_SEL_MASK                                                           (0x1 << RTL8380_SDS2_FIB_EXT_REG20_CFG_CG_SEL_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET                                                     (8)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE32_CNT_MASK                                                       (0x1F << RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET                                                       (4)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE_CNT_MASK                                                         (0xF << RTL8380_SDS2_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_CG_CNT_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_EXT_REG20_CFG_CG_CNT_MASK                                                           (0xF << RTL8380_SDS2_FIB_EXT_REG20_CFG_CG_CNT_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG21_ADDR                                                                        (0xED54)
  #define RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET                                                   (13)
  #define RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_1513_MASK                                                     (0x7 << RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET                                                   (4)
  #define RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_1204_MASK                                                     (0x1FF << RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET                                                   (0)
  #define RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_0300_MASK                                                     (0xF << RTL8380_SDS2_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG22_ADDR                                                                        (0xED58)
  #define RTL8380_SDS2_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET                                                     (15)
  #define RTL8380_SDS2_FIB_EXT_REG22_CFG_EPON_INTEN_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET                                                     (14)
  #define RTL8380_SDS2_FIB_EXT_REG22_CFG_LINK_INTEN_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET                                                   (2)
  #define RTL8380_SDS2_FIB_EXT_REG22_DUMMY_REG22_1302_MASK                                                     (0xFFF << RTL8380_SDS2_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG22_DET_EPON_INT_OFFSET                                                       (1)
  #define RTL8380_SDS2_FIB_EXT_REG22_DET_EPON_INT_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG22_DET_EPON_INT_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG22_SDS_LINK_INT_OFFSET                                                       (0)
  #define RTL8380_SDS2_FIB_EXT_REG22_SDS_LINK_INT_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG22_SDS_LINK_INT_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG23_ADDR                                                                        (0xED5C)
  #define RTL8380_SDS2_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET                                                   (8)
  #define RTL8380_SDS2_FIB_EXT_REG23_DUMMY_REG23_1508_MASK                                                     (0xFF << RTL8380_SDS2_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET                                                (4)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_MASK                                                  (0xF << RTL8380_SDS2_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET                                                       (3)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_LINK_SEL_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET                                                       (2)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_EEEP_ENB_MASK                                                         (0x1 << RTL8380_SDS2_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET                                                  (1)
  #define RTL8380_SDS2_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_MASK                                                    (0x1 << RTL8380_SDS2_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8380_SDS2_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET                                                     (0)
  #define RTL8380_SDS2_FIB_EXT_REG23_DUMMY_REG23_00_MASK                                                       (0x1 << RTL8380_SDS2_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG24_ADDR                                                                        (0xED60)
  #define RTL8380_SDS2_FIB_EXT_REG24_DBG_NXP_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_EXT_REG24_DBG_NXP_MASK                                                              (0xFFFF << RTL8380_SDS2_FIB_EXT_REG24_DBG_NXP_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG25_ADDR                                                                        (0xED64)
  #define RTL8380_SDS2_FIB_EXT_REG25_SDS_DUMMY44_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG25_SDS_DUMMY44_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG25_SDS_DUMMY44_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG26_ADDR                                                                        (0xED68)
  #define RTL8380_SDS2_FIB_EXT_REG26_SDS_DUMMY45_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG26_SDS_DUMMY45_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG26_SDS_DUMMY45_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG27_ADDR                                                                        (0xED6C)
  #define RTL8380_SDS2_FIB_EXT_REG27_SDS_DUMMY46_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG27_SDS_DUMMY46_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG27_SDS_DUMMY46_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG28_ADDR                                                                        (0xED70)
  #define RTL8380_SDS2_FIB_EXT_REG28_SDS_DUMMY47_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG28_SDS_DUMMY47_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG28_SDS_DUMMY47_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG29_ADDR                                                                        (0xED74)
  #define RTL8380_SDS2_FIB_EXT_REG29_SDS_DUMMY48_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG29_SDS_DUMMY48_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG29_SDS_DUMMY48_OFFSET)

#define RTL8380_SDS2_FIB_EXT_REG30_ADDR                                                                        (0xED78)
  #define RTL8380_SDS2_FIB_EXT_REG30_SDS_DUMMY49_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_EXT_REG30_SDS_DUMMY49_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_EXT_REG30_SDS_DUMMY49_OFFSET)

#define RTL8380_SDS_DUMMY50_ADDR                                                                               (0xED7C)
  #define RTL8380_SDS_DUMMY50_SDS_DUMMY50_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY50_SDS_DUMMY50_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY50_SDS_DUMMY50_OFFSET)

#define RTL8380_SDS3_REG0_ADDR                                                                                 (0xED80)
  #define RTL8380_SDS3_REG0_DIS_RENWAY_OFFSET                                                                  (15)
  #define RTL8380_SDS3_REG0_DIS_RENWAY_MASK                                                                    (0x1 << RTL8380_SDS3_REG0_DIS_RENWAY_OFFSET)
  #define RTL8380_SDS3_REG0_BYP_8B10B_OFFSET                                                                   (14)
  #define RTL8380_SDS3_REG0_BYP_8B10B_MASK                                                                     (0x1 << RTL8380_SDS3_REG0_BYP_8B10B_OFFSET)
  #define RTL8380_SDS3_REG0_CDET_OFFSET                                                                        (12)
  #define RTL8380_SDS3_REG0_CDET_MASK                                                                          (0x3 << RTL8380_SDS3_REG0_CDET_OFFSET)
  #define RTL8380_SDS3_REG0_DIS_TMR_CMA_OFFSET                                                                 (11)
  #define RTL8380_SDS3_REG0_DIS_TMR_CMA_MASK                                                                   (0x1 << RTL8380_SDS3_REG0_DIS_TMR_CMA_OFFSET)
  #define RTL8380_SDS3_REG0_DIS_APX_OFFSET                                                                     (10)
  #define RTL8380_SDS3_REG0_DIS_APX_MASK                                                                       (0x1 << RTL8380_SDS3_REG0_DIS_APX_OFFSET)
  #define RTL8380_SDS3_REG0_INV_HSI_OFFSET                                                                     (9)
  #define RTL8380_SDS3_REG0_INV_HSI_MASK                                                                       (0x1 << RTL8380_SDS3_REG0_INV_HSI_OFFSET)
  #define RTL8380_SDS3_REG0_INV_HSO_OFFSET                                                                     (8)
  #define RTL8380_SDS3_REG0_INV_HSO_MASK                                                                       (0x1 << RTL8380_SDS3_REG0_INV_HSO_OFFSET)
  #define RTL8380_SDS3_REG0_SDS_SDET_DEG_OFFSET                                                                (6)
  #define RTL8380_SDS3_REG0_SDS_SDET_DEG_MASK                                                                  (0x3 << RTL8380_SDS3_REG0_SDS_SDET_DEG_OFFSET)
  #define RTL8380_SDS3_REG0_CODEC_LPK_OFFSET                                                                   (5)
  #define RTL8380_SDS3_REG0_CODEC_LPK_MASK                                                                     (0x1 << RTL8380_SDS3_REG0_CODEC_LPK_OFFSET)
  #define RTL8380_SDS3_REG0_AFE_LPK_OFFSET                                                                     (4)
  #define RTL8380_SDS3_REG0_AFE_LPK_MASK                                                                       (0x1 << RTL8380_SDS3_REG0_AFE_LPK_OFFSET)
  #define RTL8380_SDS3_REG0_REMOTE_LPK_OFFSET                                                                  (3)
  #define RTL8380_SDS3_REG0_REMOTE_LPK_MASK                                                                    (0x1 << RTL8380_SDS3_REG0_REMOTE_LPK_OFFSET)
  #define RTL8380_SDS3_REG0_SDS_TX_DOWN_OFFSET                                                                 (2)
  #define RTL8380_SDS3_REG0_SDS_TX_DOWN_MASK                                                                   (0x1 << RTL8380_SDS3_REG0_SDS_TX_DOWN_OFFSET)
  #define RTL8380_SDS3_REG0_SDS_EN_RX_OFFSET                                                                   (1)
  #define RTL8380_SDS3_REG0_SDS_EN_RX_MASK                                                                     (0x1 << RTL8380_SDS3_REG0_SDS_EN_RX_OFFSET)
  #define RTL8380_SDS3_REG0_SDS_EN_TX_OFFSET                                                                   (0)
  #define RTL8380_SDS3_REG0_SDS_EN_TX_MASK                                                                     (0x1 << RTL8380_SDS3_REG0_SDS_EN_TX_OFFSET)

#define RTL8380_SDS3_REG1_ADDR                                                                                 (0xED84)
  #define RTL8380_SDS3_REG1_CFG_PTR_ERR_EN_OFFSET                                                              (15)
  #define RTL8380_SDS3_REG1_CFG_PTR_ERR_EN_MASK                                                                (0x1 << RTL8380_SDS3_REG1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8380_SDS3_REG1_CFG_AUTO_10BIT_OFFSET                                                              (14)
  #define RTL8380_SDS3_REG1_CFG_AUTO_10BIT_MASK                                                                (0x1 << RTL8380_SDS3_REG1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8380_SDS3_REG1_CFG_FULL_ACK2_OFFSET                                                               (13)
  #define RTL8380_SDS3_REG1_CFG_FULL_ACK2_MASK                                                                 (0x1 << RTL8380_SDS3_REG1_CFG_FULL_ACK2_OFFSET)
  #define RTL8380_SDS3_REG1_CFG_NXP_EN_OFFSET                                                                  (12)
  #define RTL8380_SDS3_REG1_CFG_NXP_EN_MASK                                                                    (0x1 << RTL8380_SDS3_REG1_CFG_NXP_EN_OFFSET)
  #define RTL8380_SDS3_REG1_SDS_FRC_RX_OFFSET                                                                  (8)
  #define RTL8380_SDS3_REG1_SDS_FRC_RX_MASK                                                                    (0xF << RTL8380_SDS3_REG1_SDS_FRC_RX_OFFSET)
  #define RTL8380_SDS3_REG1_CFG_HSG_RTIG_OFFSET                                                                (7)
  #define RTL8380_SDS3_REG1_CFG_HSG_RTIG_MASK                                                                  (0x1 << RTL8380_SDS3_REG1_CFG_HSG_RTIG_OFFSET)
  #define RTL8380_SDS3_REG1_CFG_XSG_OFFSET                                                                     (6)
  #define RTL8380_SDS3_REG1_CFG_XSG_MASK                                                                       (0x1 << RTL8380_SDS3_REG1_CFG_XSG_OFFSET)
  #define RTL8380_SDS3_REG1_CFG_RG1X54_OFFSET                                                                  (4)
  #define RTL8380_SDS3_REG1_CFG_RG1X54_MASK                                                                    (0x3 << RTL8380_SDS3_REG1_CFG_RG1X54_OFFSET)
  #define RTL8380_SDS3_REG1_SDS_FRC_TX_OFFSET                                                                  (0)
  #define RTL8380_SDS3_REG1_SDS_FRC_TX_MASK                                                                    (0xF << RTL8380_SDS3_REG1_SDS_FRC_TX_OFFSET)

#define RTL8380_SDS3_REG2_ADDR                                                                                 (0xED88)
  #define RTL8380_SDS3_REG2_FRC_PREAMBLE_OFFSET                                                                (14)
  #define RTL8380_SDS3_REG2_FRC_PREAMBLE_MASK                                                                  (0x3 << RTL8380_SDS3_REG2_FRC_PREAMBLE_OFFSET)
  #define RTL8380_SDS3_REG2_FRC_IPG_OFFSET                                                                     (12)
  #define RTL8380_SDS3_REG2_FRC_IPG_MASK                                                                       (0x3 << RTL8380_SDS3_REG2_FRC_IPG_OFFSET)
  #define RTL8380_SDS3_REG2_FRC_CGGOOD_OFFSET                                                                  (10)
  #define RTL8380_SDS3_REG2_FRC_CGGOOD_MASK                                                                    (0x3 << RTL8380_SDS3_REG2_FRC_CGGOOD_OFFSET)
  #define RTL8380_SDS3_REG2_SDS_FRC_AN_OFFSET                                                                  (8)
  #define RTL8380_SDS3_REG2_SDS_FRC_AN_MASK                                                                    (0x3 << RTL8380_SDS3_REG2_SDS_FRC_AN_OFFSET)
  #define RTL8380_SDS3_REG2_CFG_INS_IPG_MDY_OFFSET                                                             (7)
  #define RTL8380_SDS3_REG2_CFG_INS_IPG_MDY_MASK                                                               (0x1 << RTL8380_SDS3_REG2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8380_SDS3_REG2_CFG_RDS_CMA_DET_OFFSET                                                             (6)
  #define RTL8380_SDS3_REG2_CFG_RDS_CMA_DET_MASK                                                               (0x1 << RTL8380_SDS3_REG2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8380_SDS3_REG2_CFG_SEL_TMR_LIM_OFFSET                                                             (4)
  #define RTL8380_SDS3_REG2_CFG_SEL_TMR_LIM_MASK                                                               (0x3 << RTL8380_SDS3_REG2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8380_SDS3_REG2_SDS_RESTART_AN_OFFSET                                                              (0)
  #define RTL8380_SDS3_REG2_SDS_RESTART_AN_MASK                                                                (0xF << RTL8380_SDS3_REG2_SDS_RESTART_AN_OFFSET)

#define RTL8380_SDS3_REG3_ADDR                                                                                 (0xED8C)
  #define RTL8380_SDS3_REG3_WR_SOFT_RSTB_OFFSET                                                                (15)
  #define RTL8380_SDS3_REG3_WR_SOFT_RSTB_MASK                                                                  (0x1 << RTL8380_SDS3_REG3_WR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS3_REG3_USE_25M_CLK_OFFSET                                                                 (14)
  #define RTL8380_SDS3_REG3_USE_25M_CLK_MASK                                                                   (0x1 << RTL8380_SDS3_REG3_USE_25M_CLK_OFFSET)
  #define RTL8380_SDS3_REG3_MARK_CARR_EXT_OFFSET                                                               (13)
  #define RTL8380_SDS3_REG3_MARK_CARR_EXT_MASK                                                                 (0x1 << RTL8380_SDS3_REG3_MARK_CARR_EXT_OFFSET)
  #define RTL8380_SDS3_REG3_SEL_DEG_OFFSET                                                                     (12)
  #define RTL8380_SDS3_REG3_SEL_DEG_MASK                                                                       (0x1 << RTL8380_SDS3_REG3_SEL_DEG_OFFSET)
  #define RTL8380_SDS3_REG3_REG_CALIB_OK_CNT_OFFSET                                                            (8)
  #define RTL8380_SDS3_REG3_REG_CALIB_OK_CNT_MASK                                                              (0xF << RTL8380_SDS3_REG3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8380_SDS3_REG3_EXT_PWR_CTL_OFFSET                                                                 (7)
  #define RTL8380_SDS3_REG3_EXT_PWR_CTL_MASK                                                                   (0x1 << RTL8380_SDS3_REG3_EXT_PWR_CTL_OFFSET)
  #define RTL8380_SDS3_REG3_SOFT_RST_OFFSET                                                                    (6)
  #define RTL8380_SDS3_REG3_SOFT_RST_MASK                                                                      (0x1 << RTL8380_SDS3_REG3_SOFT_RST_OFFSET)
  #define RTL8380_SDS3_REG3_CLR_SOFT_RSTB_OFFSET                                                               (5)
  #define RTL8380_SDS3_REG3_CLR_SOFT_RSTB_MASK                                                                 (0x1 << RTL8380_SDS3_REG3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS3_REG3_CMA_RQ_OFFSET                                                                      (0)
  #define RTL8380_SDS3_REG3_CMA_RQ_MASK                                                                        (0x1F << RTL8380_SDS3_REG3_CMA_RQ_OFFSET)

#define RTL8380_SDS3_REG4_ADDR                                                                                 (0xED90)
  #define RTL8380_SDS3_REG4_CFG_FRC_SDS_MODE_OFFSET                                                            (13)
  #define RTL8380_SDS3_REG4_CFG_FRC_SDS_MODE_MASK                                                              (0x7 << RTL8380_SDS3_REG4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8380_SDS3_REG4_CFG_FRC_SDS_MODE_EN_OFFSET                                                         (12)
  #define RTL8380_SDS3_REG4_CFG_FRC_SDS_MODE_EN_MASK                                                           (0x1 << RTL8380_SDS3_REG4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8380_SDS3_REG4_CFG_UPD_RXD_OFFSET                                                                 (8)
  #define RTL8380_SDS3_REG4_CFG_UPD_RXD_MASK                                                                   (0xF << RTL8380_SDS3_REG4_CFG_UPD_RXD_OFFSET)
  #define RTL8380_SDS3_REG4_CFG_UPD_TXD_OFFSET                                                                 (4)
  #define RTL8380_SDS3_REG4_CFG_UPD_TXD_MASK                                                                   (0xF << RTL8380_SDS3_REG4_CFG_UPD_TXD_OFFSET)
  #define RTL8380_SDS3_REG4_CFG_UPD_RXD_DYN_OFFSET                                                             (3)
  #define RTL8380_SDS3_REG4_CFG_UPD_RXD_DYN_MASK                                                               (0x1 << RTL8380_SDS3_REG4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8380_SDS3_REG4_CFG_EN_LINK_FIB1G_OFFSET                                                           (2)
  #define RTL8380_SDS3_REG4_CFG_EN_LINK_FIB1G_MASK                                                             (0x1 << RTL8380_SDS3_REG4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8380_SDS3_REG4_CFG_EN_LINK_SGM_OFFSET                                                             (1)
  #define RTL8380_SDS3_REG4_CFG_EN_LINK_SGM_MASK                                                               (0x1 << RTL8380_SDS3_REG4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8380_SDS3_REG4_CFG_SGM_CK_SEL_OFFSET                                                              (0)
  #define RTL8380_SDS3_REG4_CFG_SGM_CK_SEL_MASK                                                                (0x1 << RTL8380_SDS3_REG4_CFG_SGM_CK_SEL_OFFSET)

#define RTL8380_SDS3_REG5_ADDR                                                                                 (0xED94)
  #define RTL8380_SDS3_REG5_LPI_TRANSMIT_STYLE_OFFSET                                                          (15)
  #define RTL8380_SDS3_REG5_LPI_TRANSMIT_STYLE_MASK                                                            (0x1 << RTL8380_SDS3_REG5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8380_SDS3_REG5_PWRSV_INB_PERIOD_OFFSET                                                            (12)
  #define RTL8380_SDS3_REG5_PWRSV_INB_PERIOD_MASK                                                              (0x7 << RTL8380_SDS3_REG5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8380_SDS3_REG5_PWRSV_WAKEUP_C2_OFFSET                                                             (11)
  #define RTL8380_SDS3_REG5_PWRSV_WAKEUP_C2_MASK                                                               (0x1 << RTL8380_SDS3_REG5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8380_SDS3_REG5_PWRSV_WAKEUP_C1_OFFSET                                                             (10)
  #define RTL8380_SDS3_REG5_PWRSV_WAKEUP_C1_MASK                                                               (0x1 << RTL8380_SDS3_REG5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8380_SDS3_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                       (9)
  #define RTL8380_SDS3_REG5_CFG_MARK_CARR_EXT_ERR_MASK                                                         (0x1 << RTL8380_SDS3_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8380_SDS3_REG5_REG_PCSREQ_POS_OFFSET                                                              (8)
  #define RTL8380_SDS3_REG5_REG_PCSREQ_POS_MASK                                                                (0x1 << RTL8380_SDS3_REG5_REG_PCSREQ_POS_OFFSET)
  #define RTL8380_SDS3_REG5_CFG_INBTOUT_LEVEL_OFFSET                                                           (7)
  #define RTL8380_SDS3_REG5_CFG_INBTOUT_LEVEL_MASK                                                             (0x1 << RTL8380_SDS3_REG5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8380_SDS3_REG5_CFG_SUDINB_OFFSET                                                                  (6)
  #define RTL8380_SDS3_REG5_CFG_SUDINB_MASK                                                                    (0x1 << RTL8380_SDS3_REG5_CFG_SUDINB_OFFSET)
  #define RTL8380_SDS3_REG5_CFG_PCSRDABT_LD_OFFSET                                                             (5)
  #define RTL8380_SDS3_REG5_CFG_PCSRDABT_LD_MASK                                                               (0x1 << RTL8380_SDS3_REG5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8380_SDS3_REG5_CFG_AN_UZ_OFFSET                                                                   (4)
  #define RTL8380_SDS3_REG5_CFG_AN_UZ_MASK                                                                     (0x1 << RTL8380_SDS3_REG5_CFG_AN_UZ_OFFSET)
  #define RTL8380_SDS3_REG5_CFG_INBAND_EN_OFFSET                                                               (0)
  #define RTL8380_SDS3_REG5_CFG_INBAND_EN_MASK                                                                 (0xF << RTL8380_SDS3_REG5_CFG_INBAND_EN_OFFSET)

#define RTL8380_SDS3_REG6_ADDR                                                                                 (0xED98)
  #define RTL8380_SDS3_REG6_CFG_NO_GIGA_SCM_OFFSET                                                             (15)
  #define RTL8380_SDS3_REG6_CFG_NO_GIGA_SCM_MASK                                                               (0x1 << RTL8380_SDS3_REG6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8380_SDS3_REG6_CFG_RE_SYNC_STYLE_OFFSET                                                           (14)
  #define RTL8380_SDS3_REG6_CFG_RE_SYNC_STYLE_MASK                                                             (0x1 << RTL8380_SDS3_REG6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8380_SDS3_REG6_CFG_SYNC_GAT_OFFSET                                                                (13)
  #define RTL8380_SDS3_REG6_CFG_SYNC_GAT_MASK                                                                  (0x1 << RTL8380_SDS3_REG6_CFG_SYNC_GAT_OFFSET)
  #define RTL8380_SDS3_REG6_CFG_BYPSCR_XSG_OFFSET                                                              (12)
  #define RTL8380_SDS3_REG6_CFG_BYPSCR_XSG_MASK                                                                (0x1 << RTL8380_SDS3_REG6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8380_SDS3_REG6_RX_BYPSCR_OFFSET                                                                   (8)
  #define RTL8380_SDS3_REG6_RX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS3_REG6_RX_BYPSCR_OFFSET)
  #define RTL8380_SDS3_REG6_CFG_SLP_RQ_OFFSET                                                                  (4)
  #define RTL8380_SDS3_REG6_CFG_SLP_RQ_MASK                                                                    (0xF << RTL8380_SDS3_REG6_CFG_SLP_RQ_OFFSET)
  #define RTL8380_SDS3_REG6_TX_BYPSCR_OFFSET                                                                   (0)
  #define RTL8380_SDS3_REG6_TX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS3_REG6_TX_BYPSCR_OFFSET)

#define RTL8380_SDS3_REG7_ADDR                                                                                 (0xED9C)
  #define RTL8380_SDS3_REG7_CFG_8B10B_NO_CREXT_OFFSET                                                          (15)
  #define RTL8380_SDS3_REG7_CFG_8B10B_NO_CREXT_MASK                                                            (0x1 << RTL8380_SDS3_REG7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8380_SDS3_REG7_CFG_NEG_CLKWR_A2D_OFFSET                                                           (14)
  #define RTL8380_SDS3_REG7_CFG_NEG_CLKWR_A2D_MASK                                                             (0x1 << RTL8380_SDS3_REG7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8380_SDS3_REG7_CFG_MIIXF_TS1K_OFFSET                                                              (13)
  #define RTL8380_SDS3_REG7_CFG_MIIXF_TS1K_MASK                                                                (0x1 << RTL8380_SDS3_REG7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8380_SDS3_REG7_CFG_DLY_PRE8_OFFSET                                                                (12)
  #define RTL8380_SDS3_REG7_CFG_DLY_PRE8_MASK                                                                  (0x1 << RTL8380_SDS3_REG7_CFG_DLY_PRE8_OFFSET)
  #define RTL8380_SDS3_REG7_CFG_GRXD_SEL_OFFSET                                                                (11)
  #define RTL8380_SDS3_REG7_CFG_GRXD_SEL_MASK                                                                  (0x1 << RTL8380_SDS3_REG7_CFG_GRXD_SEL_OFFSET)
  #define RTL8380_SDS3_REG7_CFG_LPI_CMD_MII_OFFSET                                                             (10)
  #define RTL8380_SDS3_REG7_CFG_LPI_CMD_MII_MASK                                                               (0x1 << RTL8380_SDS3_REG7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8380_SDS3_REG7_CFG_MARK_RXSCR_ERR_OFFSET                                                          (9)
  #define RTL8380_SDS3_REG7_CFG_MARK_RXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS3_REG7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8380_SDS3_REG7_CFG_MARK_TXSCR_ERR_OFFSET                                                          (8)
  #define RTL8380_SDS3_REG7_CFG_MARK_TXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS3_REG7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8380_SDS3_REG7_BYP_START_OFFSET                                                                   (4)
  #define RTL8380_SDS3_REG7_BYP_START_MASK                                                                     (0xF << RTL8380_SDS3_REG7_BYP_START_OFFSET)
  #define RTL8380_SDS3_REG7_BYP_END_OFFSET                                                                     (0)
  #define RTL8380_SDS3_REG7_BYP_END_MASK                                                                       (0xF << RTL8380_SDS3_REG7_BYP_END_OFFSET)

#define RTL8380_SDS3_REG8_ADDR                                                                                 (0xEDA0)
  #define RTL8380_SDS3_REG8_CFG_EEE_PWRSAV_EN_OFFSET                                                           (15)
  #define RTL8380_SDS3_REG8_CFG_EEE_PWRSAV_EN_MASK                                                             (0x1 << RTL8380_SDS3_REG8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8380_SDS3_REG8_REG_EEE_SDS_AN_OFFSET                                                              (14)
  #define RTL8380_SDS3_REG8_REG_EEE_SDS_AN_MASK                                                                (0x1 << RTL8380_SDS3_REG8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8380_SDS3_REG8_REG_C3_TIMER_OFFSET                                                                (11)
  #define RTL8380_SDS3_REG8_REG_C3_TIMER_MASK                                                                  (0x7 << RTL8380_SDS3_REG8_REG_C3_TIMER_OFFSET)
  #define RTL8380_SDS3_REG8_REG_C2_TIMER_OFFSET                                                                (8)
  #define RTL8380_SDS3_REG8_REG_C2_TIMER_MASK                                                                  (0x7 << RTL8380_SDS3_REG8_REG_C2_TIMER_OFFSET)
  #define RTL8380_SDS3_REG8_REG_C1_TIMER_OFFSET                                                                (5)
  #define RTL8380_SDS3_REG8_REG_C1_TIMER_MASK                                                                  (0x7 << RTL8380_SDS3_REG8_REG_C1_TIMER_OFFSET)
  #define RTL8380_SDS3_REG8_REG_C0_TIMER_OFFSET                                                                (2)
  #define RTL8380_SDS3_REG8_REG_C0_TIMER_MASK                                                                  (0x7 << RTL8380_SDS3_REG8_REG_C0_TIMER_OFFSET)
  #define RTL8380_SDS3_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                       (1)
  #define RTL8380_SDS3_REG8_CFG_MAC_C1_CHG_RESTC3_MASK                                                         (0x1 << RTL8380_SDS3_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8380_SDS3_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                      (0)
  #define RTL8380_SDS3_REG8_CFG_PHY_GO_C1_COND_SPC_MASK                                                        (0x1 << RTL8380_SDS3_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8380_SDS3_REG9_ADDR                                                                                 (0xEDA4)
  #define RTL8380_SDS3_REG9_CFG_EEE_PROGRAM_0_OFFSET                                                           (0)
  #define RTL8380_SDS3_REG9_CFG_EEE_PROGRAM_0_MASK                                                             (0xFFFF << RTL8380_SDS3_REG9_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8380_SDS3_REG10_ADDR                                                                                (0xEDA8)
  #define RTL8380_SDS3_REG10_CFG_RG10X1512_OFFSET                                                              (12)
  #define RTL8380_SDS3_REG10_CFG_RG10X1512_MASK                                                                (0xF << RTL8380_SDS3_REG10_CFG_RG10X1512_OFFSET)
  #define RTL8380_SDS3_REG10_QSGMII_NO_DILE2_OFFSET                                                            (11)
  #define RTL8380_SDS3_REG10_QSGMII_NO_DILE2_MASK                                                              (0x1 << RTL8380_SDS3_REG10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8380_SDS3_REG10_QSGMII_EEE_SEL_OFFSET                                                             (10)
  #define RTL8380_SDS3_REG10_QSGMII_EEE_SEL_MASK                                                               (0x1 << RTL8380_SDS3_REG10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8380_SDS3_REG10_QSGMII_LPI_TX_EN_OFFSET                                                           (9)
  #define RTL8380_SDS3_REG10_QSGMII_LPI_TX_EN_MASK                                                             (0x1 << RTL8380_SDS3_REG10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8380_SDS3_REG10_QSGMII_LPI_RX_EN_OFFSET                                                           (8)
  #define RTL8380_SDS3_REG10_QSGMII_LPI_RX_EN_MASK                                                             (0x1 << RTL8380_SDS3_REG10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8380_SDS3_REG10_QSGMII_INB_EN_OFFSET                                                              (7)
  #define RTL8380_SDS3_REG10_QSGMII_INB_EN_MASK                                                                (0x1 << RTL8380_SDS3_REG10_QSGMII_INB_EN_OFFSET)
  #define RTL8380_SDS3_REG10_QSGMII_RXER_SEL_OFFSET                                                            (6)
  #define RTL8380_SDS3_REG10_QSGMII_RXER_SEL_MASK                                                              (0x1 << RTL8380_SDS3_REG10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8380_SDS3_REG10_CFG_FAST_TIMER_OFFSET                                                             (4)
  #define RTL8380_SDS3_REG10_CFG_FAST_TIMER_MASK                                                               (0x3 << RTL8380_SDS3_REG10_CFG_FAST_TIMER_OFFSET)
  #define RTL8380_SDS3_REG10_EEE_LINK_FASTER_OFFSET                                                            (0)
  #define RTL8380_SDS3_REG10_EEE_LINK_FASTER_MASK                                                              (0xF << RTL8380_SDS3_REG10_EEE_LINK_FASTER_OFFSET)

#define RTL8380_SDS3_REG11_ADDR                                                                                (0xEDAC)
  #define RTL8380_SDS3_REG11_CFG_EEE_DBG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS3_REG11_CFG_EEE_DBG_CNT_MASK                                                              (0xFFFF << RTL8380_SDS3_REG11_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8380_SDS3_REG12_ADDR                                                                                (0xEDB0)
  #define RTL8380_SDS3_REG12_CFG_INB_TIMEOUT_OFFSET                                                            (8)
  #define RTL8380_SDS3_REG12_CFG_INB_TIMEOUT_MASK                                                              (0xFF << RTL8380_SDS3_REG12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8380_SDS3_REG12_ABILITY_OFFSET                                                                    (4)
  #define RTL8380_SDS3_REG12_ABILITY_MASK                                                                      (0xF << RTL8380_SDS3_REG12_ABILITY_OFFSET)
  #define RTL8380_SDS3_REG12_RDM_ALGOR_OFFSET                                                                  (3)
  #define RTL8380_SDS3_REG12_RDM_ALGOR_MASK                                                                    (0x1 << RTL8380_SDS3_REG12_RDM_ALGOR_OFFSET)
  #define RTL8380_SDS3_REG12_SD_DET_ALGOR_OFFSET                                                               (2)
  #define RTL8380_SDS3_REG12_SD_DET_ALGOR_MASK                                                                 (0x1 << RTL8380_SDS3_REG12_SD_DET_ALGOR_OFFSET)
  #define RTL8380_SDS3_REG12_AUTO_DET_ALGOR_OFFSET                                                             (1)
  #define RTL8380_SDS3_REG12_AUTO_DET_ALGOR_MASK                                                               (0x1 << RTL8380_SDS3_REG12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8380_SDS3_REG12_SEND_NP_ON_OFFSET                                                                 (0)
  #define RTL8380_SDS3_REG12_SEND_NP_ON_MASK                                                                   (0x1 << RTL8380_SDS3_REG12_SEND_NP_ON_OFFSET)

#define RTL8380_SDS3_REG13_ADDR                                                                                (0xEDB4)
  #define RTL8380_SDS3_REG13_SDS_LK_TIME_OFFSET                                                                (8)
  #define RTL8380_SDS3_REG13_SDS_LK_TIME_MASK                                                                  (0xFF << RTL8380_SDS3_REG13_SDS_LK_TIME_OFFSET)
  #define RTL8380_SDS3_REG13_CFG_F100_LKON_CNT_OFFSET                                                          (4)
  #define RTL8380_SDS3_REG13_CFG_F100_LKON_CNT_MASK                                                            (0xF << RTL8380_SDS3_REG13_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8380_SDS3_REG13_CFG_APXT_TMP32_OFFSET                                                             (2)
  #define RTL8380_SDS3_REG13_CFG_APXT_TMP32_MASK                                                               (0x3 << RTL8380_SDS3_REG13_CFG_APXT_TMP32_OFFSET)
  #define RTL8380_SDS3_REG13_CFG_REDET_F100_OFFSET                                                             (1)
  #define RTL8380_SDS3_REG13_CFG_REDET_F100_MASK                                                               (0x1 << RTL8380_SDS3_REG13_CFG_REDET_F100_OFFSET)
  #define RTL8380_SDS3_REG13_CFG_APXT_TMP0_OFFSET                                                              (0)
  #define RTL8380_SDS3_REG13_CFG_APXT_TMP0_MASK                                                                (0x1 << RTL8380_SDS3_REG13_CFG_APXT_TMP0_OFFSET)

#define RTL8380_SDS3_REG14_ADDR                                                                                (0xEDB8)
  #define RTL8380_SDS3_REG14_CFG_SPDUP_OFFSET                                                                  (15)
  #define RTL8380_SDS3_REG14_CFG_SPDUP_MASK                                                                    (0x1 << RTL8380_SDS3_REG14_CFG_SPDUP_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_SPDUP_FIB100_OFFSET                                                           (14)
  #define RTL8380_SDS3_REG14_CFG_SPDUP_FIB100_MASK                                                             (0x1 << RTL8380_SDS3_REG14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_RXSLEEP_TMROUT_OFFSET                                                         (13)
  #define RTL8380_SDS3_REG14_CFG_RXSLEEP_TMROUT_MASK                                                           (0x1 << RTL8380_SDS3_REG14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8380_SDS3_REG14_SEL_CALIBOK_OFFSET                                                                (12)
  #define RTL8380_SDS3_REG14_SEL_CALIBOK_MASK                                                                  (0x1 << RTL8380_SDS3_REG14_SEL_CALIBOK_OFFSET)
  #define RTL8380_SDS3_REG14_SEL_SDET_OFFSET                                                                   (11)
  #define RTL8380_SDS3_REG14_SEL_SDET_MASK                                                                     (0x1 << RTL8380_SDS3_REG14_SEL_SDET_OFFSET)
  #define RTL8380_SDS3_REG14_SEL_ANOK_OFFSET                                                                   (10)
  #define RTL8380_SDS3_REG14_SEL_ANOK_MASK                                                                     (0x1 << RTL8380_SDS3_REG14_SEL_ANOK_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_SEL_ODD_BIT_OFFSET                                                            (9)
  #define RTL8380_SDS3_REG14_CFG_SEL_ODD_BIT_MASK                                                              (0x1 << RTL8380_SDS3_REG14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_FRC_LD_VALUE_OFFSET                                                           (8)
  #define RTL8380_SDS3_REG14_CFG_FRC_LD_VALUE_MASK                                                             (0x1 << RTL8380_SDS3_REG14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_FRC_LD_OFFSET                                                                 (7)
  #define RTL8380_SDS3_REG14_CFG_FRC_LD_MASK                                                                   (0x1 << RTL8380_SDS3_REG14_CFG_FRC_LD_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_SGMI_CK1MS_EN_OFFSET                                                          (6)
  #define RTL8380_SDS3_REG14_CFG_SGMI_CK1MS_EN_MASK                                                            (0x1 << RTL8380_SDS3_REG14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                                     (3)
  #define RTL8380_SDS3_REG14_CFG_LINK_TMR_SGMII_SEL_MASK                                                       (0x7 << RTL8380_SDS3_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8380_SDS3_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                      (0)
  #define RTL8380_SDS3_REG14_CFG_LINK_TMR_NORM_SEL_MASK                                                        (0x7 << RTL8380_SDS3_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8380_SDS3_REG15_ADDR                                                                                (0xEDBC)
  #define RTL8380_SDS3_REG15_CFG_INBAND_MASTER_0_OFFSET                                                        (0)
  #define RTL8380_SDS3_REG15_CFG_INBAND_MASTER_0_MASK                                                          (0xFFFF << RTL8380_SDS3_REG15_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8380_SDS3_REG16_ADDR                                                                                (0xEDC0)
  #define RTL8380_SDS3_REG16_CFG_INBAND_MASTER_1_OFFSET                                                        (0)
  #define RTL8380_SDS3_REG16_CFG_INBAND_MASTER_1_MASK                                                          (0xFFFF << RTL8380_SDS3_REG16_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8380_SDS3_REG17_ADDR                                                                                (0xEDC4)
  #define RTL8380_SDS3_REG17_MACRDVLD_OFFSET                                                                   (15)
  #define RTL8380_SDS3_REG17_MACRDVLD_MASK                                                                     (0x1 << RTL8380_SDS3_REG17_MACRDVLD_OFFSET)
  #define RTL8380_SDS3_REG17_MACRDABT_OFFSET                                                                   (14)
  #define RTL8380_SDS3_REG17_MACRDABT_MASK                                                                     (0x1 << RTL8380_SDS3_REG17_MACRDABT_OFFSET)
  #define RTL8380_SDS3_REG17_CFG_INBAND_MASTER_2_OFFSET                                                        (0)
  #define RTL8380_SDS3_REG17_CFG_INBAND_MASTER_2_MASK                                                          (0x3FFF << RTL8380_SDS3_REG17_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8380_SDS3_REG18_ADDR                                                                                (0xEDC8)
  #define RTL8380_SDS3_REG18_CFG_RSGP_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS3_REG18_CFG_RSGP_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS3_REG18_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8380_SDS3_REG19_ADDR                                                                                (0xEDCC)
  #define RTL8380_SDS3_REG19_CFG_RSGP_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS3_REG19_CFG_RSGP_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS3_REG19_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8380_SDS3_REG20_ADDR                                                                                (0xEDD0)
  #define RTL8380_SDS3_REG20_CFG_SGM_TXCFG_PHY_OFFSET                                                          (0)
  #define RTL8380_SDS3_REG20_CFG_SGM_TXCFG_PHY_MASK                                                            (0xFFFF << RTL8380_SDS3_REG20_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS3_REG21_ADDR                                                                                (0xEDD4)
  #define RTL8380_SDS3_REG21_CFG_SGM_TXCFG_MAC_OFFSET                                                          (0)
  #define RTL8380_SDS3_REG21_CFG_SGM_TXCFG_MAC_MASK                                                            (0xFFFF << RTL8380_SDS3_REG21_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS3_REG22_ADDR                                                                                (0xEDD8)
  #define RTL8380_SDS3_REG22_CFG_FIB2G_TXCFG_P0_OFFSET                                                         (0)
  #define RTL8380_SDS3_REG22_CFG_FIB2G_TXCFG_P0_MASK                                                           (0xFFFF << RTL8380_SDS3_REG22_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8380_SDS3_REG23_ADDR                                                                                (0xEDDC)
  #define RTL8380_SDS3_REG23_CFG_FIB2G_TXCFG_P1_OFFSET                                                         (0)
  #define RTL8380_SDS3_REG23_CFG_FIB2G_TXCFG_P1_MASK                                                           (0xFFFF << RTL8380_SDS3_REG23_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8380_SDS3_REG24_ADDR                                                                                (0xEDE0)
  #define RTL8380_SDS3_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                      (0)
  #define RTL8380_SDS3_REG24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                        (0xFFFF << RTL8380_SDS3_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8380_SDS3_REG25_ADDR                                                                                (0xEDE4)
  #define RTL8380_SDS3_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                      (0)
  #define RTL8380_SDS3_REG25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                        (0xFFFF << RTL8380_SDS3_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8380_SDS3_REG26_ADDR                                                                                (0xEDE8)
  #define RTL8380_SDS3_REG26_IP_VERSION_OFFSET                                                                 (8)
  #define RTL8380_SDS3_REG26_IP_VERSION_MASK                                                                   (0xFF << RTL8380_SDS3_REG26_IP_VERSION_OFFSET)
  #define RTL8380_SDS3_REG26_SDS_MODE_OFFSET                                                                   (0)
  #define RTL8380_SDS3_REG26_SDS_MODE_MASK                                                                     (0xFF << RTL8380_SDS3_REG26_SDS_MODE_OFFSET)

#define RTL8380_SDS3_REG27_ADDR                                                                                (0xEDEC)
  #define RTL8380_SDS3_REG27_CFG_DBG_OUT_ECO1_OFFSET                                                           (0)
  #define RTL8380_SDS3_REG27_CFG_DBG_OUT_ECO1_MASK                                                             (0xFFFF << RTL8380_SDS3_REG27_CFG_DBG_OUT_ECO1_OFFSET)

#define RTL8380_SDS3_REG28_ADDR                                                                                (0xEDF0)
  #define RTL8380_SDS3_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                                     (15)
  #define RTL8380_SDS3_REG28_CFG_PHY_GO_C2_COND_SPC_MASK                                                       (0x1 << RTL8380_SDS3_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8380_SDS3_REG28_CFG_ERRMSK_NOSIG_OFFSET                                                           (14)
  #define RTL8380_SDS3_REG28_CFG_ERRMSK_NOSIG_MASK                                                             (0x1 << RTL8380_SDS3_REG28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8380_SDS3_REG28_RM_LPK_EVEN_BITS_OFFSET                                                           (13)
  #define RTL8380_SDS3_REG28_RM_LPK_EVEN_BITS_MASK                                                             (0x1 << RTL8380_SDS3_REG28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8380_SDS3_REG28_CFG_QSGMII_PARITY_CHK_OFFSET                                                      (12)
  #define RTL8380_SDS3_REG28_CFG_QSGMII_PARITY_CHK_MASK                                                        (0x1 << RTL8380_SDS3_REG28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8380_SDS3_REG28_CFG_DBG_S0_OFFSET                                                                 (11)
  #define RTL8380_SDS3_REG28_CFG_DBG_S0_MASK                                                                   (0x1 << RTL8380_SDS3_REG28_CFG_DBG_S0_OFFSET)
  #define RTL8380_SDS3_REG28_CFG_SDS_DBG_EN_OFFSET                                                             (10)
  #define RTL8380_SDS3_REG28_CFG_SDS_DBG_EN_MASK                                                               (0x1 << RTL8380_SDS3_REG28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8380_SDS3_REG28_CFG_SDS_DBG_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS3_REG28_CFG_SDS_DBG_SEL_MASK                                                              (0x3FF << RTL8380_SDS3_REG28_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8380_SDS3_REG29_ADDR                                                                                (0xEDF4)
  #define RTL8380_SDS3_REG29_CFG_SDS_DBG_OUT_0_OFFSET                                                          (0)
  #define RTL8380_SDS3_REG29_CFG_SDS_DBG_OUT_0_MASK                                                            (0xFFFF << RTL8380_SDS3_REG29_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8380_SDS3_REG30_ADDR                                                                                (0xEDF8)
  #define RTL8380_SDS3_REG30_CFG_SDS_DBG_OUT_1_OFFSET                                                          (0)
  #define RTL8380_SDS3_REG30_CFG_SDS_DBG_OUT_1_MASK                                                            (0xFFFF << RTL8380_SDS3_REG30_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8380_SDS_DUMMY51_ADDR                                                                               (0xEDFC)
  #define RTL8380_SDS_DUMMY51_SDS_DUMMY51_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY51_SDS_DUMMY51_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY51_SDS_DUMMY51_OFFSET)

#define RTL8380_SDS3_EXT_REG0_NONE_ADDR                                                                        (0xEE00)
  #define RTL8380_SDS3_EXT_REG0_NONE_SDS3_EXT_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG0_NONE_SDS3_EXT_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG0_NONE_SDS3_EXT_REG0_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG1_NONE_ADDR                                                                        (0xEE04)
  #define RTL8380_SDS3_EXT_REG1_NONE_SDS3_EXT_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG1_NONE_SDS3_EXT_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG1_NONE_SDS3_EXT_REG1_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG2_NONE_ADDR                                                                        (0xEE08)
  #define RTL8380_SDS3_EXT_REG2_NONE_SDS3_EXT_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG2_NONE_SDS3_EXT_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG2_NONE_SDS3_EXT_REG2_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG3_NONE_ADDR                                                                        (0xEE0C)
  #define RTL8380_SDS3_EXT_REG3_NONE_SDS3_EXT_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG3_NONE_SDS3_EXT_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG3_NONE_SDS3_EXT_REG3_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG4_NONE_ADDR                                                                        (0xEE10)
  #define RTL8380_SDS3_EXT_REG4_NONE_SDS3_EXT_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG4_NONE_SDS3_EXT_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG4_NONE_SDS3_EXT_REG4_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG5_NONE_ADDR                                                                        (0xEE14)
  #define RTL8380_SDS3_EXT_REG5_NONE_SDS3_EXT_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG5_NONE_SDS3_EXT_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG5_NONE_SDS3_EXT_REG5_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG6_NONE_ADDR                                                                        (0xEE18)
  #define RTL8380_SDS3_EXT_REG6_NONE_SDS3_EXT_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG6_NONE_SDS3_EXT_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG6_NONE_SDS3_EXT_REG6_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG7_NONE_ADDR                                                                        (0xEE1C)
  #define RTL8380_SDS3_EXT_REG7_NONE_SDS3_EXT_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG7_NONE_SDS3_EXT_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG7_NONE_SDS3_EXT_REG7_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG8_NONE_ADDR                                                                        (0xEE20)
  #define RTL8380_SDS3_EXT_REG8_NONE_SDS3_EXT_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG8_NONE_SDS3_EXT_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG8_NONE_SDS3_EXT_REG8_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG9_NONE_ADDR                                                                        (0xEE24)
  #define RTL8380_SDS3_EXT_REG9_NONE_SDS3_EXT_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_EXT_REG9_NONE_SDS3_EXT_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_EXT_REG9_NONE_SDS3_EXT_REG9_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG10_NONE_ADDR                                                                       (0xEE28)
  #define RTL8380_SDS3_EXT_REG10_NONE_SDS3_EXT_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG10_NONE_SDS3_EXT_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG10_NONE_SDS3_EXT_REG10_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG11_NONE_ADDR                                                                       (0xEE2C)
  #define RTL8380_SDS3_EXT_REG11_NONE_SDS3_EXT_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG11_NONE_SDS3_EXT_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG11_NONE_SDS3_EXT_REG11_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG12_NONE_ADDR                                                                       (0xEE30)
  #define RTL8380_SDS3_EXT_REG12_NONE_SDS3_EXT_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG12_NONE_SDS3_EXT_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG12_NONE_SDS3_EXT_REG12_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG13_NONE_ADDR                                                                       (0xEE34)
  #define RTL8380_SDS3_EXT_REG13_NONE_SDS3_EXT_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG13_NONE_SDS3_EXT_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG13_NONE_SDS3_EXT_REG13_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG14_NONE_ADDR                                                                       (0xEE38)
  #define RTL8380_SDS3_EXT_REG14_NONE_SDS3_EXT_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG14_NONE_SDS3_EXT_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG14_NONE_SDS3_EXT_REG14_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG15_NONE_ADDR                                                                       (0xEE3C)
  #define RTL8380_SDS3_EXT_REG15_NONE_SDS3_EXT_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG15_NONE_SDS3_EXT_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG15_NONE_SDS3_EXT_REG15_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG16_NONE_ADDR                                                                       (0xEE40)
  #define RTL8380_SDS3_EXT_REG16_NONE_SDS3_EXT_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG16_NONE_SDS3_EXT_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG16_NONE_SDS3_EXT_REG16_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG17_NONE_ADDR                                                                       (0xEE44)
  #define RTL8380_SDS3_EXT_REG17_NONE_SDS3_EXT_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG17_NONE_SDS3_EXT_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG17_NONE_SDS3_EXT_REG17_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG18_NONE_ADDR                                                                       (0xEE48)
  #define RTL8380_SDS3_EXT_REG18_NONE_SDS3_EXT_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG18_NONE_SDS3_EXT_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG18_NONE_SDS3_EXT_REG18_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG19_NONE_ADDR                                                                       (0xEE4C)
  #define RTL8380_SDS3_EXT_REG19_NONE_SDS3_EXT_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG19_NONE_SDS3_EXT_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG19_NONE_SDS3_EXT_REG19_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG20_NONE_ADDR                                                                       (0xEE50)
  #define RTL8380_SDS3_EXT_REG20_NONE_SDS3_EXT_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG20_NONE_SDS3_EXT_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG20_NONE_SDS3_EXT_REG20_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG21_NONE_ADDR                                                                       (0xEE54)
  #define RTL8380_SDS3_EXT_REG21_NONE_SDS3_EXT_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG21_NONE_SDS3_EXT_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG21_NONE_SDS3_EXT_REG21_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG22_NONE_ADDR                                                                       (0xEE58)
  #define RTL8380_SDS3_EXT_REG22_NONE_SDS3_EXT_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG22_NONE_SDS3_EXT_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG22_NONE_SDS3_EXT_REG22_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG23_NONE_ADDR                                                                       (0xEE5C)
  #define RTL8380_SDS3_EXT_REG23_NONE_SDS3_EXT_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG23_NONE_SDS3_EXT_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG23_NONE_SDS3_EXT_REG23_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG24_NONE_ADDR                                                                       (0xEE60)
  #define RTL8380_SDS3_EXT_REG24_NONE_SDS3_EXT_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG24_NONE_SDS3_EXT_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG24_NONE_SDS3_EXT_REG24_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG25_NONE_ADDR                                                                       (0xEE64)
  #define RTL8380_SDS3_EXT_REG25_NONE_SDS3_EXT_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG25_NONE_SDS3_EXT_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG25_NONE_SDS3_EXT_REG25_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG26_NONE_ADDR                                                                       (0xEE68)
  #define RTL8380_SDS3_EXT_REG26_NONE_SDS3_EXT_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG26_NONE_SDS3_EXT_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG26_NONE_SDS3_EXT_REG26_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG27_NONE_ADDR                                                                       (0xEE6C)
  #define RTL8380_SDS3_EXT_REG27_NONE_SDS3_EXT_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG27_NONE_SDS3_EXT_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG27_NONE_SDS3_EXT_REG27_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG28_NONE_ADDR                                                                       (0xEE70)
  #define RTL8380_SDS3_EXT_REG28_NONE_SDS3_EXT_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG28_NONE_SDS3_EXT_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG28_NONE_SDS3_EXT_REG28_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG29_NONE_ADDR                                                                       (0xEE74)
  #define RTL8380_SDS3_EXT_REG29_NONE_SDS3_EXT_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG29_NONE_SDS3_EXT_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG29_NONE_SDS3_EXT_REG29_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG30_NONE_ADDR                                                                       (0xEE78)
  #define RTL8380_SDS3_EXT_REG30_NONE_SDS3_EXT_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG30_NONE_SDS3_EXT_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG30_NONE_SDS3_EXT_REG30_NONE_OFFSET)

#define RTL8380_SDS3_EXT_REG31_NONE_ADDR                                                                       (0xEE7C)
  #define RTL8380_SDS3_EXT_REG31_NONE_SDS3_EXT_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_EXT_REG31_NONE_SDS3_EXT_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_EXT_REG31_NONE_SDS3_EXT_REG31_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG0_NONE_ADDR                                                                        (0xEE80)
  #define RTL8380_SDS3_FIB_REG0_NONE_SDS3_FIB_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG0_NONE_SDS3_FIB_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG0_NONE_SDS3_FIB_REG0_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG1_NONE_ADDR                                                                        (0xEE84)
  #define RTL8380_SDS3_FIB_REG1_NONE_SDS3_FIB_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG1_NONE_SDS3_FIB_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG1_NONE_SDS3_FIB_REG1_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG2_NONE_ADDR                                                                        (0xEE88)
  #define RTL8380_SDS3_FIB_REG2_NONE_SDS3_FIB_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG2_NONE_SDS3_FIB_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG2_NONE_SDS3_FIB_REG2_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG3_NONE_ADDR                                                                        (0xEE8C)
  #define RTL8380_SDS3_FIB_REG3_NONE_SDS3_FIB_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG3_NONE_SDS3_FIB_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG3_NONE_SDS3_FIB_REG3_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG4_NONE_ADDR                                                                        (0xEE90)
  #define RTL8380_SDS3_FIB_REG4_NONE_SDS3_FIB_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG4_NONE_SDS3_FIB_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG4_NONE_SDS3_FIB_REG4_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG5_NONE_ADDR                                                                        (0xEE94)
  #define RTL8380_SDS3_FIB_REG5_NONE_SDS3_FIB_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG5_NONE_SDS3_FIB_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG5_NONE_SDS3_FIB_REG5_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG6_NONE_ADDR                                                                        (0xEE98)
  #define RTL8380_SDS3_FIB_REG6_NONE_SDS3_FIB_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG6_NONE_SDS3_FIB_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG6_NONE_SDS3_FIB_REG6_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG7_NONE_ADDR                                                                        (0xEE9C)
  #define RTL8380_SDS3_FIB_REG7_NONE_SDS3_FIB_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG7_NONE_SDS3_FIB_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG7_NONE_SDS3_FIB_REG7_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG8_NONE_ADDR                                                                        (0xEEA0)
  #define RTL8380_SDS3_FIB_REG8_NONE_SDS3_FIB_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG8_NONE_SDS3_FIB_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG8_NONE_SDS3_FIB_REG8_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG9_NONE_ADDR                                                                        (0xEEA4)
  #define RTL8380_SDS3_FIB_REG9_NONE_SDS3_FIB_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS3_FIB_REG9_NONE_SDS3_FIB_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS3_FIB_REG9_NONE_SDS3_FIB_REG9_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG10_NONE_ADDR                                                                       (0xEEA8)
  #define RTL8380_SDS3_FIB_REG10_NONE_SDS3_FIB_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG10_NONE_SDS3_FIB_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG10_NONE_SDS3_FIB_REG10_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG11_NONE_ADDR                                                                       (0xEEAC)
  #define RTL8380_SDS3_FIB_REG11_NONE_SDS3_FIB_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG11_NONE_SDS3_FIB_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG11_NONE_SDS3_FIB_REG11_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG12_NONE_ADDR                                                                       (0xEEB0)
  #define RTL8380_SDS3_FIB_REG12_NONE_SDS3_FIB_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG12_NONE_SDS3_FIB_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG12_NONE_SDS3_FIB_REG12_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG13_NONE_ADDR                                                                       (0xEEB4)
  #define RTL8380_SDS3_FIB_REG13_NONE_SDS3_FIB_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG13_NONE_SDS3_FIB_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG13_NONE_SDS3_FIB_REG13_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG14_NONE_ADDR                                                                       (0xEEB8)
  #define RTL8380_SDS3_FIB_REG14_NONE_SDS3_FIB_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG14_NONE_SDS3_FIB_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG14_NONE_SDS3_FIB_REG14_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG15_NONE_ADDR                                                                       (0xEEBC)
  #define RTL8380_SDS3_FIB_REG15_NONE_SDS3_FIB_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG15_NONE_SDS3_FIB_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG15_NONE_SDS3_FIB_REG15_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG16_NONE_ADDR                                                                       (0xEEC0)
  #define RTL8380_SDS3_FIB_REG16_NONE_SDS3_FIB_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG16_NONE_SDS3_FIB_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG16_NONE_SDS3_FIB_REG16_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG17_NONE_ADDR                                                                       (0xEEC4)
  #define RTL8380_SDS3_FIB_REG17_NONE_SDS3_FIB_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG17_NONE_SDS3_FIB_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG17_NONE_SDS3_FIB_REG17_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG18_NONE_ADDR                                                                       (0xEEC8)
  #define RTL8380_SDS3_FIB_REG18_NONE_SDS3_FIB_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG18_NONE_SDS3_FIB_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG18_NONE_SDS3_FIB_REG18_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG19_NONE_ADDR                                                                       (0xEECC)
  #define RTL8380_SDS3_FIB_REG19_NONE_SDS3_FIB_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG19_NONE_SDS3_FIB_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG19_NONE_SDS3_FIB_REG19_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG20_NONE_ADDR                                                                       (0xEED0)
  #define RTL8380_SDS3_FIB_REG20_NONE_SDS3_FIB_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG20_NONE_SDS3_FIB_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG20_NONE_SDS3_FIB_REG20_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG21_NONE_ADDR                                                                       (0xEED4)
  #define RTL8380_SDS3_FIB_REG21_NONE_SDS3_FIB_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG21_NONE_SDS3_FIB_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG21_NONE_SDS3_FIB_REG21_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG22_NONE_ADDR                                                                       (0xEED8)
  #define RTL8380_SDS3_FIB_REG22_NONE_SDS3_FIB_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG22_NONE_SDS3_FIB_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG22_NONE_SDS3_FIB_REG22_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG23_NONE_ADDR                                                                       (0xEEDC)
  #define RTL8380_SDS3_FIB_REG23_NONE_SDS3_FIB_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG23_NONE_SDS3_FIB_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG23_NONE_SDS3_FIB_REG23_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG24_NONE_ADDR                                                                       (0xEEE0)
  #define RTL8380_SDS3_FIB_REG24_NONE_SDS3_FIB_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG24_NONE_SDS3_FIB_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG24_NONE_SDS3_FIB_REG24_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG25_NONE_ADDR                                                                       (0xEEE4)
  #define RTL8380_SDS3_FIB_REG25_NONE_SDS3_FIB_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG25_NONE_SDS3_FIB_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG25_NONE_SDS3_FIB_REG25_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG26_NONE_ADDR                                                                       (0xEEE8)
  #define RTL8380_SDS3_FIB_REG26_NONE_SDS3_FIB_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG26_NONE_SDS3_FIB_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG26_NONE_SDS3_FIB_REG26_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG27_NONE_ADDR                                                                       (0xEEEC)
  #define RTL8380_SDS3_FIB_REG27_NONE_SDS3_FIB_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG27_NONE_SDS3_FIB_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG27_NONE_SDS3_FIB_REG27_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG28_NONE_ADDR                                                                       (0xEEF0)
  #define RTL8380_SDS3_FIB_REG28_NONE_SDS3_FIB_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG28_NONE_SDS3_FIB_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG28_NONE_SDS3_FIB_REG28_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG29_NONE_ADDR                                                                       (0xEEF4)
  #define RTL8380_SDS3_FIB_REG29_NONE_SDS3_FIB_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG29_NONE_SDS3_FIB_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG29_NONE_SDS3_FIB_REG29_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG30_NONE_ADDR                                                                       (0xEEF8)
  #define RTL8380_SDS3_FIB_REG30_NONE_SDS3_FIB_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG30_NONE_SDS3_FIB_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG30_NONE_SDS3_FIB_REG30_NONE_OFFSET)

#define RTL8380_SDS3_FIB_REG31_NONE_ADDR                                                                       (0xEEFC)
  #define RTL8380_SDS3_FIB_REG31_NONE_SDS3_FIB_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS3_FIB_REG31_NONE_SDS3_FIB_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS3_FIB_REG31_NONE_SDS3_FIB_REG31_NONE_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG0_ADDR                                                                         (0xEF00)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_RST_OFFSET                                                         (15)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET                                                         (14)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                   (13)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET                                                        (12)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET                                                       (11)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET                                                         (10)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET                                                     (9)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET                                                     (8)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_SDS_DUMMY52_OFFSET                                                         (7)
  #define RTL8380_SDS3_FIB_EXT_REG0_SDS_DUMMY52_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG0_SDS_DUMMY52_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                   (6)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET                                                       (5)
  #define RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG0_SDS_DUMMY53_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_EXT_REG0_SDS_DUMMY53_MASK                                                           (0x1F << RTL8380_SDS3_FIB_EXT_REG0_SDS_DUMMY53_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG1_ADDR                                                                         (0xEF04)
  #define RTL8380_SDS3_FIB_EXT_REG1_CAPBILITY_OFFSET                                                           (6)
  #define RTL8380_SDS3_FIB_EXT_REG1_CAPBILITY_MASK                                                             (0x3FF << RTL8380_SDS3_FIB_EXT_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG1_AN_COMPLETE_OFFSET                                                         (5)
  #define RTL8380_SDS3_FIB_EXT_REG1_AN_COMPLETE_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG1_R_FAULT_OFFSET                                                             (4)
  #define RTL8380_SDS3_FIB_EXT_REG1_R_FAULT_MASK                                                               (0x1 << RTL8380_SDS3_FIB_EXT_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG1_NWAY_ABILITY_OFFSET                                                        (3)
  #define RTL8380_SDS3_FIB_EXT_REG1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8380_SDS3_FIB_EXT_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG1_LINK_STATUS_OFFSET                                                         (2)
  #define RTL8380_SDS3_FIB_EXT_REG1_LINK_STATUS_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG1_JABBER_DETECT_OFFSET                                                       (1)
  #define RTL8380_SDS3_FIB_EXT_REG1_JABBER_DETECT_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET                                                  (0)
  #define RTL8380_SDS3_FIB_EXT_REG1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8380_SDS3_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG2_ADDR                                                                         (0xEF08)
  #define RTL8380_SDS3_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET                                                    (0)
  #define RTL8380_SDS3_FIB_EXT_REG2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8380_SDS3_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG3_ADDR                                                                         (0xEF0C)
  #define RTL8380_SDS3_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET                                                    (10)
  #define RTL8380_SDS3_FIB_EXT_REG3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8380_SDS3_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG3_MODEL_NO_0500_OFFSET                                                       (4)
  #define RTL8380_SDS3_FIB_EXT_REG3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8380_SDS3_FIB_EXT_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG3_REVISION_NO_0300_OFFSET                                                    (0)
  #define RTL8380_SDS3_FIB_EXT_REG3_REVISION_NO_0300_MASK                                                      (0xF << RTL8380_SDS3_FIB_EXT_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG4_ADDR                                                                         (0xEF10)
  #define RTL8380_SDS3_FIB_EXT_REG4_TX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS3_FIB_EXT_REG4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS3_FIB_EXT_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG5_ADDR                                                                         (0xEF14)
  #define RTL8380_SDS3_FIB_EXT_REG5_RX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS3_FIB_EXT_REG5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS3_FIB_EXT_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG6_ADDR                                                                         (0xEF18)
  #define RTL8380_SDS3_FIB_EXT_REG6_SDS_DUMMY54_OFFSET                                                         (3)
  #define RTL8380_SDS3_FIB_EXT_REG6_SDS_DUMMY54_MASK                                                           (0x1FFF << RTL8380_SDS3_FIB_EXT_REG6_SDS_DUMMY54_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG6_FIB_NP_EN_OFFSET                                                           (2)
  #define RTL8380_SDS3_FIB_EXT_REG6_FIB_NP_EN_MASK                                                             (0x1 << RTL8380_SDS3_FIB_EXT_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG6_RXPAGE_OFFSET                                                              (1)
  #define RTL8380_SDS3_FIB_EXT_REG6_RXPAGE_MASK                                                                (0x1 << RTL8380_SDS3_FIB_EXT_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG6_SDS_DUMMY55_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_EXT_REG6_SDS_DUMMY55_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG6_SDS_DUMMY55_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG7_ADDR                                                                         (0xEF1C)
  #define RTL8380_SDS3_FIB_EXT_REG7_MR_NP_TX_OFFSET                                                            (0)
  #define RTL8380_SDS3_FIB_EXT_REG7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8380_SDS3_FIB_EXT_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG8_ADDR                                                                         (0xEF20)
  #define RTL8380_SDS3_FIB_EXT_REG8_MR_NP_RX_OFFSET                                                            (0)
  #define RTL8380_SDS3_FIB_EXT_REG8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8380_SDS3_FIB_EXT_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG9_ADDR                                                                         (0xEF24)
  #define RTL8380_SDS3_FIB_EXT_REG9_SDS_DUMMY56_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_EXT_REG9_SDS_DUMMY56_MASK                                                           (0xFFFF << RTL8380_SDS3_FIB_EXT_REG9_SDS_DUMMY56_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG10_ADDR                                                                        (0xEF28)
  #define RTL8380_SDS3_FIB_EXT_REG10_SDS_DUMMY57_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG10_SDS_DUMMY57_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG10_SDS_DUMMY57_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG11_ADDR                                                                        (0xEF2C)
  #define RTL8380_SDS3_FIB_EXT_REG11_SDS_DUMMY58_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG11_SDS_DUMMY58_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG11_SDS_DUMMY58_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG12_ADDR                                                                        (0xEF30)
  #define RTL8380_SDS3_FIB_EXT_REG12_SDS_DUMMY59_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG12_SDS_DUMMY59_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG12_SDS_DUMMY59_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG13_ADDR                                                                        (0xEF34)
  #define RTL8380_SDS3_FIB_EXT_REG13_INDR_FUNC_OFFSET                                                          (14)
  #define RTL8380_SDS3_FIB_EXT_REG13_INDR_FUNC_MASK                                                            (0x3 << RTL8380_SDS3_FIB_EXT_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET                                                   (5)
  #define RTL8380_SDS3_FIB_EXT_REG13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8380_SDS3_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG13_INDR_DEVAD_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_EXT_REG13_INDR_DEVAD_MASK                                                           (0x1F << RTL8380_SDS3_FIB_EXT_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG14_ADDR                                                                        (0xEF38)
  #define RTL8380_SDS3_FIB_EXT_REG14_MMDRDBUS_OFFSET                                                           (0)
  #define RTL8380_SDS3_FIB_EXT_REG14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8380_SDS3_FIB_EXT_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG15_ADDR                                                                        (0xEF3C)
  #define RTL8380_SDS3_FIB_EXT_REG15_SDS_DUMMY60_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG15_SDS_DUMMY60_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG15_SDS_DUMMY60_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG16_ADDR                                                                        (0xEF40)
  #define RTL8380_SDS3_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET                                                     (15)
  #define RTL8380_SDS3_FIB_EXT_REG16_DUMMY_REG16_15_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET                                                      (14)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_FIB1G_MASK                                                        (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET                                                      (13)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_FIB1G_MASK                                                        (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET                                                 (12)
  #define RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET                                                 (11)
  #define RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET                                                    (10)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_FIB1G_MASK                                                      (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET                                                       (9)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_QSGP_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET                                                       (8)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_QSGP_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET                                                  (7)
  #define RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET                                                  (6)
  #define RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET                                                     (5)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_QSGP_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET                                                       (4)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_RSGP_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET                                                       (3)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_RSGP_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET                                                  (2)
  #define RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS3_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET                                                  (1)
  #define RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS3_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET                                                     (0)
  #define RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_RSGP_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG17_ADDR                                                                        (0xEF44)
  #define RTL8380_SDS3_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET                                                   (5)
  #define RTL8380_SDS3_FIB_EXT_REG17_DUMMY_REG17_1505_MASK                                                     (0x7FF << RTL8380_SDS3_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET                                                     (4)
  #define RTL8380_SDS3_FIB_EXT_REG17_EEE_RSG_FIB100_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET                                                     (3)
  #define RTL8380_SDS3_FIB_EXT_REG17_EEE_STD_FIB100_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET                                                (2)
  #define RTL8380_SDS3_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS3_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET                                                (1)
  #define RTL8380_SDS3_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS3_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET                                                   (0)
  #define RTL8380_SDS3_FIB_EXT_REG17_EEE_QUIET_FIB100_MASK                                                     (0x1 << RTL8380_SDS3_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG18_ADDR                                                                        (0xEF48)
  #define RTL8380_SDS3_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET                                                   (9)
  #define RTL8380_SDS3_FIB_EXT_REG18_DUMMY_REG18_1509_MASK                                                     (0x7F << RTL8380_SDS3_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG18_TX_TR_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS3_FIB_EXT_REG18_TX_TR_TIMER_MASK                                                          (0x7 << RTL8380_SDS3_FIB_EXT_REG18_TX_TR_TIMER_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS3_FIB_EXT_REG18_TX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS3_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG18_TX_TS_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG18_TX_TS_TIMER_MASK                                                          (0x7 << RTL8380_SDS3_FIB_EXT_REG18_TX_TS_TIMER_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG19_ADDR                                                                        (0xEF4C)
  #define RTL8380_SDS3_FIB_EXT_REG19_CFG_TX_MODE_OFFSET                                                        (14)
  #define RTL8380_SDS3_FIB_EXT_REG19_CFG_TX_MODE_MASK                                                          (0x3 << RTL8380_SDS3_FIB_EXT_REG19_CFG_TX_MODE_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET                                                     (13)
  #define RTL8380_SDS3_FIB_EXT_REG19_DET_IDLE32_DIS_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG19_DET_CG_DIS_OFFSET                                                         (12)
  #define RTL8380_SDS3_FIB_EXT_REG19_DET_CG_DIS_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG19_DET_CG_DIS_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET                                                    (11)
  #define RTL8380_SDS3_FIB_EXT_REG19_CFG_LINK_OK_SEL_MASK                                                      (0x1 << RTL8380_SDS3_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_TS_TIMER_OFFSET                                                        (9)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_TS_TIMER_MASK                                                          (0x3 << RTL8380_SDS3_FIB_EXT_REG19_RX_TS_TIMER_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_WF_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_WF_TIMER_MASK                                                          (0x7 << RTL8380_SDS3_FIB_EXT_REG19_RX_WF_TIMER_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_TW_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_TW_TIMER_MASK                                                          (0x7 << RTL8380_SDS3_FIB_EXT_REG19_RX_TW_TIMER_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG19_RX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS3_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG20_ADDR                                                                        (0xEF50)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET                                                        (15)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_SFD_SEL_MASK                                                          (0x1 << RTL8380_SDS3_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET                                                       (14)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE_SEL_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_CG_SEL_OFFSET                                                         (13)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_CG_SEL_MASK                                                           (0x1 << RTL8380_SDS3_FIB_EXT_REG20_CFG_CG_SEL_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET                                                     (8)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE32_CNT_MASK                                                       (0x1F << RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET                                                       (4)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE_CNT_MASK                                                         (0xF << RTL8380_SDS3_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_CG_CNT_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_EXT_REG20_CFG_CG_CNT_MASK                                                           (0xF << RTL8380_SDS3_FIB_EXT_REG20_CFG_CG_CNT_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG21_ADDR                                                                        (0xEF54)
  #define RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET                                                   (13)
  #define RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_1513_MASK                                                     (0x7 << RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET                                                   (4)
  #define RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_1204_MASK                                                     (0x1FF << RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET                                                   (0)
  #define RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_0300_MASK                                                     (0xF << RTL8380_SDS3_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG22_ADDR                                                                        (0xEF58)
  #define RTL8380_SDS3_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET                                                     (15)
  #define RTL8380_SDS3_FIB_EXT_REG22_CFG_EPON_INTEN_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET                                                     (14)
  #define RTL8380_SDS3_FIB_EXT_REG22_CFG_LINK_INTEN_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET                                                   (2)
  #define RTL8380_SDS3_FIB_EXT_REG22_DUMMY_REG22_1302_MASK                                                     (0xFFF << RTL8380_SDS3_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG22_DET_EPON_INT_OFFSET                                                       (1)
  #define RTL8380_SDS3_FIB_EXT_REG22_DET_EPON_INT_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG22_DET_EPON_INT_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG22_SDS_LINK_INT_OFFSET                                                       (0)
  #define RTL8380_SDS3_FIB_EXT_REG22_SDS_LINK_INT_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG22_SDS_LINK_INT_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG23_ADDR                                                                        (0xEF5C)
  #define RTL8380_SDS3_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET                                                   (8)
  #define RTL8380_SDS3_FIB_EXT_REG23_DUMMY_REG23_1508_MASK                                                     (0xFF << RTL8380_SDS3_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET                                                (4)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_MASK                                                  (0xF << RTL8380_SDS3_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET                                                       (3)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_LINK_SEL_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET                                                       (2)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_EEEP_ENB_MASK                                                         (0x1 << RTL8380_SDS3_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET                                                  (1)
  #define RTL8380_SDS3_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_MASK                                                    (0x1 << RTL8380_SDS3_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8380_SDS3_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET                                                     (0)
  #define RTL8380_SDS3_FIB_EXT_REG23_DUMMY_REG23_00_MASK                                                       (0x1 << RTL8380_SDS3_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG24_ADDR                                                                        (0xEF60)
  #define RTL8380_SDS3_FIB_EXT_REG24_DBG_NXP_OFFSET                                                            (0)
  #define RTL8380_SDS3_FIB_EXT_REG24_DBG_NXP_MASK                                                              (0xFFFF << RTL8380_SDS3_FIB_EXT_REG24_DBG_NXP_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG25_ADDR                                                                        (0xEF64)
  #define RTL8380_SDS3_FIB_EXT_REG25_SDS_DUMMY61_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG25_SDS_DUMMY61_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG25_SDS_DUMMY61_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG26_ADDR                                                                        (0xEF68)
  #define RTL8380_SDS3_FIB_EXT_REG26_SDS_DUMMY62_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG26_SDS_DUMMY62_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG26_SDS_DUMMY62_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG27_ADDR                                                                        (0xEF6C)
  #define RTL8380_SDS3_FIB_EXT_REG27_SDS_DUMMY63_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG27_SDS_DUMMY63_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG27_SDS_DUMMY63_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG28_ADDR                                                                        (0xEF70)
  #define RTL8380_SDS3_FIB_EXT_REG28_SDS_DUMMY64_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG28_SDS_DUMMY64_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG28_SDS_DUMMY64_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG29_ADDR                                                                        (0xEF74)
  #define RTL8380_SDS3_FIB_EXT_REG29_SDS_DUMMY65_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG29_SDS_DUMMY65_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG29_SDS_DUMMY65_OFFSET)

#define RTL8380_SDS3_FIB_EXT_REG30_ADDR                                                                        (0xEF78)
  #define RTL8380_SDS3_FIB_EXT_REG30_SDS_DUMMY66_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_EXT_REG30_SDS_DUMMY66_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_EXT_REG30_SDS_DUMMY66_OFFSET)

#define RTL8380_SDS_DUMMY67_ADDR                                                                               (0xEF7C)
  #define RTL8380_SDS_DUMMY67_SDS_DUMMY67_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY67_SDS_DUMMY67_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY67_SDS_DUMMY67_OFFSET)

#define RTL8380_SDS4_REG0_ADDR                                                                                 (0xEF80)
  #define RTL8380_SDS4_REG0_DIS_RENWAY_OFFSET                                                                  (15)
  #define RTL8380_SDS4_REG0_DIS_RENWAY_MASK                                                                    (0x1 << RTL8380_SDS4_REG0_DIS_RENWAY_OFFSET)
  #define RTL8380_SDS4_REG0_BYP_8B10B_OFFSET                                                                   (14)
  #define RTL8380_SDS4_REG0_BYP_8B10B_MASK                                                                     (0x1 << RTL8380_SDS4_REG0_BYP_8B10B_OFFSET)
  #define RTL8380_SDS4_REG0_CDET_OFFSET                                                                        (12)
  #define RTL8380_SDS4_REG0_CDET_MASK                                                                          (0x3 << RTL8380_SDS4_REG0_CDET_OFFSET)
  #define RTL8380_SDS4_REG0_DIS_TMR_CMA_OFFSET                                                                 (11)
  #define RTL8380_SDS4_REG0_DIS_TMR_CMA_MASK                                                                   (0x1 << RTL8380_SDS4_REG0_DIS_TMR_CMA_OFFSET)
  #define RTL8380_SDS4_REG0_DIS_APX_OFFSET                                                                     (10)
  #define RTL8380_SDS4_REG0_DIS_APX_MASK                                                                       (0x1 << RTL8380_SDS4_REG0_DIS_APX_OFFSET)
  #define RTL8380_SDS4_REG0_INV_HSI_OFFSET                                                                     (9)
  #define RTL8380_SDS4_REG0_INV_HSI_MASK                                                                       (0x1 << RTL8380_SDS4_REG0_INV_HSI_OFFSET)
  #define RTL8380_SDS4_REG0_INV_HSO_OFFSET                                                                     (8)
  #define RTL8380_SDS4_REG0_INV_HSO_MASK                                                                       (0x1 << RTL8380_SDS4_REG0_INV_HSO_OFFSET)
  #define RTL8380_SDS4_REG0_SDS_SDET_DEG_OFFSET                                                                (6)
  #define RTL8380_SDS4_REG0_SDS_SDET_DEG_MASK                                                                  (0x3 << RTL8380_SDS4_REG0_SDS_SDET_DEG_OFFSET)
  #define RTL8380_SDS4_REG0_CODEC_LPK_OFFSET                                                                   (5)
  #define RTL8380_SDS4_REG0_CODEC_LPK_MASK                                                                     (0x1 << RTL8380_SDS4_REG0_CODEC_LPK_OFFSET)
  #define RTL8380_SDS4_REG0_AFE_LPK_OFFSET                                                                     (4)
  #define RTL8380_SDS4_REG0_AFE_LPK_MASK                                                                       (0x1 << RTL8380_SDS4_REG0_AFE_LPK_OFFSET)
  #define RTL8380_SDS4_REG0_REMOTE_LPK_OFFSET                                                                  (3)
  #define RTL8380_SDS4_REG0_REMOTE_LPK_MASK                                                                    (0x1 << RTL8380_SDS4_REG0_REMOTE_LPK_OFFSET)
  #define RTL8380_SDS4_REG0_SDS_TX_DOWN_OFFSET                                                                 (2)
  #define RTL8380_SDS4_REG0_SDS_TX_DOWN_MASK                                                                   (0x1 << RTL8380_SDS4_REG0_SDS_TX_DOWN_OFFSET)
  #define RTL8380_SDS4_REG0_SDS_EN_RX_OFFSET                                                                   (1)
  #define RTL8380_SDS4_REG0_SDS_EN_RX_MASK                                                                     (0x1 << RTL8380_SDS4_REG0_SDS_EN_RX_OFFSET)
  #define RTL8380_SDS4_REG0_SDS_EN_TX_OFFSET                                                                   (0)
  #define RTL8380_SDS4_REG0_SDS_EN_TX_MASK                                                                     (0x1 << RTL8380_SDS4_REG0_SDS_EN_TX_OFFSET)

#define RTL8380_SDS4_REG1_ADDR                                                                                 (0xEF84)
  #define RTL8380_SDS4_REG1_CFG_PTR_ERR_EN_OFFSET                                                              (15)
  #define RTL8380_SDS4_REG1_CFG_PTR_ERR_EN_MASK                                                                (0x1 << RTL8380_SDS4_REG1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8380_SDS4_REG1_CFG_AUTO_10BIT_OFFSET                                                              (14)
  #define RTL8380_SDS4_REG1_CFG_AUTO_10BIT_MASK                                                                (0x1 << RTL8380_SDS4_REG1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8380_SDS4_REG1_CFG_FULL_ACK2_OFFSET                                                               (13)
  #define RTL8380_SDS4_REG1_CFG_FULL_ACK2_MASK                                                                 (0x1 << RTL8380_SDS4_REG1_CFG_FULL_ACK2_OFFSET)
  #define RTL8380_SDS4_REG1_CFG_NXP_EN_OFFSET                                                                  (12)
  #define RTL8380_SDS4_REG1_CFG_NXP_EN_MASK                                                                    (0x1 << RTL8380_SDS4_REG1_CFG_NXP_EN_OFFSET)
  #define RTL8380_SDS4_REG1_SDS_FRC_RX_OFFSET                                                                  (8)
  #define RTL8380_SDS4_REG1_SDS_FRC_RX_MASK                                                                    (0xF << RTL8380_SDS4_REG1_SDS_FRC_RX_OFFSET)
  #define RTL8380_SDS4_REG1_CFG_HSG_RTIG_OFFSET                                                                (7)
  #define RTL8380_SDS4_REG1_CFG_HSG_RTIG_MASK                                                                  (0x1 << RTL8380_SDS4_REG1_CFG_HSG_RTIG_OFFSET)
  #define RTL8380_SDS4_REG1_CFG_XSG_OFFSET                                                                     (6)
  #define RTL8380_SDS4_REG1_CFG_XSG_MASK                                                                       (0x1 << RTL8380_SDS4_REG1_CFG_XSG_OFFSET)
  #define RTL8380_SDS4_REG1_CFG_RG1X54_OFFSET                                                                  (4)
  #define RTL8380_SDS4_REG1_CFG_RG1X54_MASK                                                                    (0x3 << RTL8380_SDS4_REG1_CFG_RG1X54_OFFSET)
  #define RTL8380_SDS4_REG1_SDS_FRC_TX_OFFSET                                                                  (0)
  #define RTL8380_SDS4_REG1_SDS_FRC_TX_MASK                                                                    (0xF << RTL8380_SDS4_REG1_SDS_FRC_TX_OFFSET)

#define RTL8380_SDS4_REG2_ADDR                                                                                 (0xEF88)
  #define RTL8380_SDS4_REG2_FRC_PREAMBLE_OFFSET                                                                (14)
  #define RTL8380_SDS4_REG2_FRC_PREAMBLE_MASK                                                                  (0x3 << RTL8380_SDS4_REG2_FRC_PREAMBLE_OFFSET)
  #define RTL8380_SDS4_REG2_FRC_IPG_OFFSET                                                                     (12)
  #define RTL8380_SDS4_REG2_FRC_IPG_MASK                                                                       (0x3 << RTL8380_SDS4_REG2_FRC_IPG_OFFSET)
  #define RTL8380_SDS4_REG2_FRC_CGGOOD_OFFSET                                                                  (10)
  #define RTL8380_SDS4_REG2_FRC_CGGOOD_MASK                                                                    (0x3 << RTL8380_SDS4_REG2_FRC_CGGOOD_OFFSET)
  #define RTL8380_SDS4_REG2_SDS_FRC_AN_OFFSET                                                                  (8)
  #define RTL8380_SDS4_REG2_SDS_FRC_AN_MASK                                                                    (0x3 << RTL8380_SDS4_REG2_SDS_FRC_AN_OFFSET)
  #define RTL8380_SDS4_REG2_CFG_INS_IPG_MDY_OFFSET                                                             (7)
  #define RTL8380_SDS4_REG2_CFG_INS_IPG_MDY_MASK                                                               (0x1 << RTL8380_SDS4_REG2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8380_SDS4_REG2_CFG_RDS_CMA_DET_OFFSET                                                             (6)
  #define RTL8380_SDS4_REG2_CFG_RDS_CMA_DET_MASK                                                               (0x1 << RTL8380_SDS4_REG2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8380_SDS4_REG2_CFG_SEL_TMR_LIM_OFFSET                                                             (4)
  #define RTL8380_SDS4_REG2_CFG_SEL_TMR_LIM_MASK                                                               (0x3 << RTL8380_SDS4_REG2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8380_SDS4_REG2_SDS_RESTART_AN_OFFSET                                                              (0)
  #define RTL8380_SDS4_REG2_SDS_RESTART_AN_MASK                                                                (0xF << RTL8380_SDS4_REG2_SDS_RESTART_AN_OFFSET)

#define RTL8380_SDS4_REG3_ADDR                                                                                 (0xEF8C)
  #define RTL8380_SDS4_REG3_WR_SOFT_RSTB_OFFSET                                                                (15)
  #define RTL8380_SDS4_REG3_WR_SOFT_RSTB_MASK                                                                  (0x1 << RTL8380_SDS4_REG3_WR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS4_REG3_USE_25M_CLK_OFFSET                                                                 (14)
  #define RTL8380_SDS4_REG3_USE_25M_CLK_MASK                                                                   (0x1 << RTL8380_SDS4_REG3_USE_25M_CLK_OFFSET)
  #define RTL8380_SDS4_REG3_MARK_CARR_EXT_OFFSET                                                               (13)
  #define RTL8380_SDS4_REG3_MARK_CARR_EXT_MASK                                                                 (0x1 << RTL8380_SDS4_REG3_MARK_CARR_EXT_OFFSET)
  #define RTL8380_SDS4_REG3_SEL_DEG_OFFSET                                                                     (12)
  #define RTL8380_SDS4_REG3_SEL_DEG_MASK                                                                       (0x1 << RTL8380_SDS4_REG3_SEL_DEG_OFFSET)
  #define RTL8380_SDS4_REG3_REG_CALIB_OK_CNT_OFFSET                                                            (8)
  #define RTL8380_SDS4_REG3_REG_CALIB_OK_CNT_MASK                                                              (0xF << RTL8380_SDS4_REG3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8380_SDS4_REG3_EXT_PWR_CTL_OFFSET                                                                 (7)
  #define RTL8380_SDS4_REG3_EXT_PWR_CTL_MASK                                                                   (0x1 << RTL8380_SDS4_REG3_EXT_PWR_CTL_OFFSET)
  #define RTL8380_SDS4_REG3_SOFT_RST_OFFSET                                                                    (6)
  #define RTL8380_SDS4_REG3_SOFT_RST_MASK                                                                      (0x1 << RTL8380_SDS4_REG3_SOFT_RST_OFFSET)
  #define RTL8380_SDS4_REG3_CLR_SOFT_RSTB_OFFSET                                                               (5)
  #define RTL8380_SDS4_REG3_CLR_SOFT_RSTB_MASK                                                                 (0x1 << RTL8380_SDS4_REG3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS4_REG3_CMA_RQ_OFFSET                                                                      (0)
  #define RTL8380_SDS4_REG3_CMA_RQ_MASK                                                                        (0x1F << RTL8380_SDS4_REG3_CMA_RQ_OFFSET)

#define RTL8380_SDS4_REG4_ADDR                                                                                 (0xEF90)
  #define RTL8380_SDS4_REG4_CFG_FRC_SDS_MODE_OFFSET                                                            (13)
  #define RTL8380_SDS4_REG4_CFG_FRC_SDS_MODE_MASK                                                              (0x7 << RTL8380_SDS4_REG4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8380_SDS4_REG4_CFG_FRC_SDS_MODE_EN_OFFSET                                                         (12)
  #define RTL8380_SDS4_REG4_CFG_FRC_SDS_MODE_EN_MASK                                                           (0x1 << RTL8380_SDS4_REG4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8380_SDS4_REG4_CFG_UPD_RXD_OFFSET                                                                 (8)
  #define RTL8380_SDS4_REG4_CFG_UPD_RXD_MASK                                                                   (0xF << RTL8380_SDS4_REG4_CFG_UPD_RXD_OFFSET)
  #define RTL8380_SDS4_REG4_CFG_UPD_TXD_OFFSET                                                                 (4)
  #define RTL8380_SDS4_REG4_CFG_UPD_TXD_MASK                                                                   (0xF << RTL8380_SDS4_REG4_CFG_UPD_TXD_OFFSET)
  #define RTL8380_SDS4_REG4_CFG_UPD_RXD_DYN_OFFSET                                                             (3)
  #define RTL8380_SDS4_REG4_CFG_UPD_RXD_DYN_MASK                                                               (0x1 << RTL8380_SDS4_REG4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8380_SDS4_REG4_CFG_EN_LINK_FIB1G_OFFSET                                                           (2)
  #define RTL8380_SDS4_REG4_CFG_EN_LINK_FIB1G_MASK                                                             (0x1 << RTL8380_SDS4_REG4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8380_SDS4_REG4_CFG_EN_LINK_SGM_OFFSET                                                             (1)
  #define RTL8380_SDS4_REG4_CFG_EN_LINK_SGM_MASK                                                               (0x1 << RTL8380_SDS4_REG4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8380_SDS4_REG4_CFG_SGM_CK_SEL_OFFSET                                                              (0)
  #define RTL8380_SDS4_REG4_CFG_SGM_CK_SEL_MASK                                                                (0x1 << RTL8380_SDS4_REG4_CFG_SGM_CK_SEL_OFFSET)

#define RTL8380_SDS4_REG5_ADDR                                                                                 (0xEF94)
  #define RTL8380_SDS4_REG5_LPI_TRANSMIT_STYLE_OFFSET                                                          (15)
  #define RTL8380_SDS4_REG5_LPI_TRANSMIT_STYLE_MASK                                                            (0x1 << RTL8380_SDS4_REG5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8380_SDS4_REG5_PWRSV_INB_PERIOD_OFFSET                                                            (12)
  #define RTL8380_SDS4_REG5_PWRSV_INB_PERIOD_MASK                                                              (0x7 << RTL8380_SDS4_REG5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8380_SDS4_REG5_PWRSV_WAKEUP_C2_OFFSET                                                             (11)
  #define RTL8380_SDS4_REG5_PWRSV_WAKEUP_C2_MASK                                                               (0x1 << RTL8380_SDS4_REG5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8380_SDS4_REG5_PWRSV_WAKEUP_C1_OFFSET                                                             (10)
  #define RTL8380_SDS4_REG5_PWRSV_WAKEUP_C1_MASK                                                               (0x1 << RTL8380_SDS4_REG5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8380_SDS4_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                       (9)
  #define RTL8380_SDS4_REG5_CFG_MARK_CARR_EXT_ERR_MASK                                                         (0x1 << RTL8380_SDS4_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8380_SDS4_REG5_REG_PCSREQ_POS_OFFSET                                                              (8)
  #define RTL8380_SDS4_REG5_REG_PCSREQ_POS_MASK                                                                (0x1 << RTL8380_SDS4_REG5_REG_PCSREQ_POS_OFFSET)
  #define RTL8380_SDS4_REG5_CFG_INBTOUT_LEVEL_OFFSET                                                           (7)
  #define RTL8380_SDS4_REG5_CFG_INBTOUT_LEVEL_MASK                                                             (0x1 << RTL8380_SDS4_REG5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8380_SDS4_REG5_CFG_SUDINB_OFFSET                                                                  (6)
  #define RTL8380_SDS4_REG5_CFG_SUDINB_MASK                                                                    (0x1 << RTL8380_SDS4_REG5_CFG_SUDINB_OFFSET)
  #define RTL8380_SDS4_REG5_CFG_PCSRDABT_LD_OFFSET                                                             (5)
  #define RTL8380_SDS4_REG5_CFG_PCSRDABT_LD_MASK                                                               (0x1 << RTL8380_SDS4_REG5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8380_SDS4_REG5_CFG_AN_UZ_OFFSET                                                                   (4)
  #define RTL8380_SDS4_REG5_CFG_AN_UZ_MASK                                                                     (0x1 << RTL8380_SDS4_REG5_CFG_AN_UZ_OFFSET)
  #define RTL8380_SDS4_REG5_CFG_INBAND_EN_OFFSET                                                               (0)
  #define RTL8380_SDS4_REG5_CFG_INBAND_EN_MASK                                                                 (0xF << RTL8380_SDS4_REG5_CFG_INBAND_EN_OFFSET)

#define RTL8380_SDS4_REG6_ADDR                                                                                 (0xEF98)
  #define RTL8380_SDS4_REG6_CFG_NO_GIGA_SCM_OFFSET                                                             (15)
  #define RTL8380_SDS4_REG6_CFG_NO_GIGA_SCM_MASK                                                               (0x1 << RTL8380_SDS4_REG6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8380_SDS4_REG6_CFG_RE_SYNC_STYLE_OFFSET                                                           (14)
  #define RTL8380_SDS4_REG6_CFG_RE_SYNC_STYLE_MASK                                                             (0x1 << RTL8380_SDS4_REG6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8380_SDS4_REG6_CFG_SYNC_GAT_OFFSET                                                                (13)
  #define RTL8380_SDS4_REG6_CFG_SYNC_GAT_MASK                                                                  (0x1 << RTL8380_SDS4_REG6_CFG_SYNC_GAT_OFFSET)
  #define RTL8380_SDS4_REG6_CFG_BYPSCR_XSG_OFFSET                                                              (12)
  #define RTL8380_SDS4_REG6_CFG_BYPSCR_XSG_MASK                                                                (0x1 << RTL8380_SDS4_REG6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8380_SDS4_REG6_RX_BYPSCR_OFFSET                                                                   (8)
  #define RTL8380_SDS4_REG6_RX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS4_REG6_RX_BYPSCR_OFFSET)
  #define RTL8380_SDS4_REG6_CFG_SLP_RQ_OFFSET                                                                  (4)
  #define RTL8380_SDS4_REG6_CFG_SLP_RQ_MASK                                                                    (0xF << RTL8380_SDS4_REG6_CFG_SLP_RQ_OFFSET)
  #define RTL8380_SDS4_REG6_TX_BYPSCR_OFFSET                                                                   (0)
  #define RTL8380_SDS4_REG6_TX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS4_REG6_TX_BYPSCR_OFFSET)

#define RTL8380_SDS4_REG7_ADDR                                                                                 (0xEF9C)
  #define RTL8380_SDS4_REG7_CFG_8B10B_NO_CREXT_OFFSET                                                          (15)
  #define RTL8380_SDS4_REG7_CFG_8B10B_NO_CREXT_MASK                                                            (0x1 << RTL8380_SDS4_REG7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8380_SDS4_REG7_CFG_NEG_CLKWR_A2D_OFFSET                                                           (14)
  #define RTL8380_SDS4_REG7_CFG_NEG_CLKWR_A2D_MASK                                                             (0x1 << RTL8380_SDS4_REG7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8380_SDS4_REG7_CFG_MIIXF_TS1K_OFFSET                                                              (13)
  #define RTL8380_SDS4_REG7_CFG_MIIXF_TS1K_MASK                                                                (0x1 << RTL8380_SDS4_REG7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8380_SDS4_REG7_CFG_DLY_PRE8_OFFSET                                                                (12)
  #define RTL8380_SDS4_REG7_CFG_DLY_PRE8_MASK                                                                  (0x1 << RTL8380_SDS4_REG7_CFG_DLY_PRE8_OFFSET)
  #define RTL8380_SDS4_REG7_CFG_GRXD_SEL_OFFSET                                                                (11)
  #define RTL8380_SDS4_REG7_CFG_GRXD_SEL_MASK                                                                  (0x1 << RTL8380_SDS4_REG7_CFG_GRXD_SEL_OFFSET)
  #define RTL8380_SDS4_REG7_CFG_LPI_CMD_MII_OFFSET                                                             (10)
  #define RTL8380_SDS4_REG7_CFG_LPI_CMD_MII_MASK                                                               (0x1 << RTL8380_SDS4_REG7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8380_SDS4_REG7_CFG_MARK_RXSCR_ERR_OFFSET                                                          (9)
  #define RTL8380_SDS4_REG7_CFG_MARK_RXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS4_REG7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8380_SDS4_REG7_CFG_MARK_TXSCR_ERR_OFFSET                                                          (8)
  #define RTL8380_SDS4_REG7_CFG_MARK_TXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS4_REG7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8380_SDS4_REG7_BYP_START_OFFSET                                                                   (4)
  #define RTL8380_SDS4_REG7_BYP_START_MASK                                                                     (0xF << RTL8380_SDS4_REG7_BYP_START_OFFSET)
  #define RTL8380_SDS4_REG7_BYP_END_OFFSET                                                                     (0)
  #define RTL8380_SDS4_REG7_BYP_END_MASK                                                                       (0xF << RTL8380_SDS4_REG7_BYP_END_OFFSET)

#define RTL8380_SDS4_REG8_ADDR                                                                                 (0xEFA0)
  #define RTL8380_SDS4_REG8_CFG_EEE_PWRSAV_EN_OFFSET                                                           (15)
  #define RTL8380_SDS4_REG8_CFG_EEE_PWRSAV_EN_MASK                                                             (0x1 << RTL8380_SDS4_REG8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8380_SDS4_REG8_REG_EEE_SDS_AN_OFFSET                                                              (14)
  #define RTL8380_SDS4_REG8_REG_EEE_SDS_AN_MASK                                                                (0x1 << RTL8380_SDS4_REG8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8380_SDS4_REG8_REG_C3_TIMER_OFFSET                                                                (11)
  #define RTL8380_SDS4_REG8_REG_C3_TIMER_MASK                                                                  (0x7 << RTL8380_SDS4_REG8_REG_C3_TIMER_OFFSET)
  #define RTL8380_SDS4_REG8_REG_C2_TIMER_OFFSET                                                                (8)
  #define RTL8380_SDS4_REG8_REG_C2_TIMER_MASK                                                                  (0x7 << RTL8380_SDS4_REG8_REG_C2_TIMER_OFFSET)
  #define RTL8380_SDS4_REG8_REG_C1_TIMER_OFFSET                                                                (5)
  #define RTL8380_SDS4_REG8_REG_C1_TIMER_MASK                                                                  (0x7 << RTL8380_SDS4_REG8_REG_C1_TIMER_OFFSET)
  #define RTL8380_SDS4_REG8_REG_C0_TIMER_OFFSET                                                                (2)
  #define RTL8380_SDS4_REG8_REG_C0_TIMER_MASK                                                                  (0x7 << RTL8380_SDS4_REG8_REG_C0_TIMER_OFFSET)
  #define RTL8380_SDS4_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                       (1)
  #define RTL8380_SDS4_REG8_CFG_MAC_C1_CHG_RESTC3_MASK                                                         (0x1 << RTL8380_SDS4_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8380_SDS4_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                      (0)
  #define RTL8380_SDS4_REG8_CFG_PHY_GO_C1_COND_SPC_MASK                                                        (0x1 << RTL8380_SDS4_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8380_SDS4_REG9_ADDR                                                                                 (0xEFA4)
  #define RTL8380_SDS4_REG9_CFG_EEE_PROGRAM_0_OFFSET                                                           (0)
  #define RTL8380_SDS4_REG9_CFG_EEE_PROGRAM_0_MASK                                                             (0xFFFF << RTL8380_SDS4_REG9_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8380_SDS4_REG10_ADDR                                                                                (0xEFA8)
  #define RTL8380_SDS4_REG10_CFG_RG10X1512_OFFSET                                                              (12)
  #define RTL8380_SDS4_REG10_CFG_RG10X1512_MASK                                                                (0xF << RTL8380_SDS4_REG10_CFG_RG10X1512_OFFSET)
  #define RTL8380_SDS4_REG10_QSGMII_NO_DILE2_OFFSET                                                            (11)
  #define RTL8380_SDS4_REG10_QSGMII_NO_DILE2_MASK                                                              (0x1 << RTL8380_SDS4_REG10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8380_SDS4_REG10_QSGMII_EEE_SEL_OFFSET                                                             (10)
  #define RTL8380_SDS4_REG10_QSGMII_EEE_SEL_MASK                                                               (0x1 << RTL8380_SDS4_REG10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8380_SDS4_REG10_QSGMII_LPI_TX_EN_OFFSET                                                           (9)
  #define RTL8380_SDS4_REG10_QSGMII_LPI_TX_EN_MASK                                                             (0x1 << RTL8380_SDS4_REG10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8380_SDS4_REG10_QSGMII_LPI_RX_EN_OFFSET                                                           (8)
  #define RTL8380_SDS4_REG10_QSGMII_LPI_RX_EN_MASK                                                             (0x1 << RTL8380_SDS4_REG10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8380_SDS4_REG10_QSGMII_INB_EN_OFFSET                                                              (7)
  #define RTL8380_SDS4_REG10_QSGMII_INB_EN_MASK                                                                (0x1 << RTL8380_SDS4_REG10_QSGMII_INB_EN_OFFSET)
  #define RTL8380_SDS4_REG10_QSGMII_RXER_SEL_OFFSET                                                            (6)
  #define RTL8380_SDS4_REG10_QSGMII_RXER_SEL_MASK                                                              (0x1 << RTL8380_SDS4_REG10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8380_SDS4_REG10_CFG_FAST_TIMER_OFFSET                                                             (4)
  #define RTL8380_SDS4_REG10_CFG_FAST_TIMER_MASK                                                               (0x3 << RTL8380_SDS4_REG10_CFG_FAST_TIMER_OFFSET)
  #define RTL8380_SDS4_REG10_EEE_LINK_FASTER_OFFSET                                                            (0)
  #define RTL8380_SDS4_REG10_EEE_LINK_FASTER_MASK                                                              (0xF << RTL8380_SDS4_REG10_EEE_LINK_FASTER_OFFSET)

#define RTL8380_SDS4_REG11_ADDR                                                                                (0xEFAC)
  #define RTL8380_SDS4_REG11_CFG_EEE_DBG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS4_REG11_CFG_EEE_DBG_CNT_MASK                                                              (0xFFFF << RTL8380_SDS4_REG11_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8380_SDS4_REG12_ADDR                                                                                (0xEFB0)
  #define RTL8380_SDS4_REG12_CFG_INB_TIMEOUT_OFFSET                                                            (8)
  #define RTL8380_SDS4_REG12_CFG_INB_TIMEOUT_MASK                                                              (0xFF << RTL8380_SDS4_REG12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8380_SDS4_REG12_ABILITY_OFFSET                                                                    (4)
  #define RTL8380_SDS4_REG12_ABILITY_MASK                                                                      (0xF << RTL8380_SDS4_REG12_ABILITY_OFFSET)
  #define RTL8380_SDS4_REG12_RDM_ALGOR_OFFSET                                                                  (3)
  #define RTL8380_SDS4_REG12_RDM_ALGOR_MASK                                                                    (0x1 << RTL8380_SDS4_REG12_RDM_ALGOR_OFFSET)
  #define RTL8380_SDS4_REG12_SD_DET_ALGOR_OFFSET                                                               (2)
  #define RTL8380_SDS4_REG12_SD_DET_ALGOR_MASK                                                                 (0x1 << RTL8380_SDS4_REG12_SD_DET_ALGOR_OFFSET)
  #define RTL8380_SDS4_REG12_AUTO_DET_ALGOR_OFFSET                                                             (1)
  #define RTL8380_SDS4_REG12_AUTO_DET_ALGOR_MASK                                                               (0x1 << RTL8380_SDS4_REG12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8380_SDS4_REG12_SEND_NP_ON_OFFSET                                                                 (0)
  #define RTL8380_SDS4_REG12_SEND_NP_ON_MASK                                                                   (0x1 << RTL8380_SDS4_REG12_SEND_NP_ON_OFFSET)

#define RTL8380_SDS4_REG13_ADDR                                                                                (0xEFB4)
  #define RTL8380_SDS4_REG13_SDS_LK_TIME_OFFSET                                                                (8)
  #define RTL8380_SDS4_REG13_SDS_LK_TIME_MASK                                                                  (0xFF << RTL8380_SDS4_REG13_SDS_LK_TIME_OFFSET)
  #define RTL8380_SDS4_REG13_CFG_F100_LKON_CNT_OFFSET                                                          (4)
  #define RTL8380_SDS4_REG13_CFG_F100_LKON_CNT_MASK                                                            (0xF << RTL8380_SDS4_REG13_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8380_SDS4_REG13_CFG_APXT_TMP32_OFFSET                                                             (2)
  #define RTL8380_SDS4_REG13_CFG_APXT_TMP32_MASK                                                               (0x3 << RTL8380_SDS4_REG13_CFG_APXT_TMP32_OFFSET)
  #define RTL8380_SDS4_REG13_CFG_REDET_F100_OFFSET                                                             (1)
  #define RTL8380_SDS4_REG13_CFG_REDET_F100_MASK                                                               (0x1 << RTL8380_SDS4_REG13_CFG_REDET_F100_OFFSET)
  #define RTL8380_SDS4_REG13_CFG_APXT_TMP0_OFFSET                                                              (0)
  #define RTL8380_SDS4_REG13_CFG_APXT_TMP0_MASK                                                                (0x1 << RTL8380_SDS4_REG13_CFG_APXT_TMP0_OFFSET)

#define RTL8380_SDS4_REG14_ADDR                                                                                (0xEFB8)
  #define RTL8380_SDS4_REG14_CFG_SPDUP_OFFSET                                                                  (15)
  #define RTL8380_SDS4_REG14_CFG_SPDUP_MASK                                                                    (0x1 << RTL8380_SDS4_REG14_CFG_SPDUP_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_SPDUP_FIB100_OFFSET                                                           (14)
  #define RTL8380_SDS4_REG14_CFG_SPDUP_FIB100_MASK                                                             (0x1 << RTL8380_SDS4_REG14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_RXSLEEP_TMROUT_OFFSET                                                         (13)
  #define RTL8380_SDS4_REG14_CFG_RXSLEEP_TMROUT_MASK                                                           (0x1 << RTL8380_SDS4_REG14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8380_SDS4_REG14_SEL_CALIBOK_OFFSET                                                                (12)
  #define RTL8380_SDS4_REG14_SEL_CALIBOK_MASK                                                                  (0x1 << RTL8380_SDS4_REG14_SEL_CALIBOK_OFFSET)
  #define RTL8380_SDS4_REG14_SEL_SDET_OFFSET                                                                   (11)
  #define RTL8380_SDS4_REG14_SEL_SDET_MASK                                                                     (0x1 << RTL8380_SDS4_REG14_SEL_SDET_OFFSET)
  #define RTL8380_SDS4_REG14_SEL_ANOK_OFFSET                                                                   (10)
  #define RTL8380_SDS4_REG14_SEL_ANOK_MASK                                                                     (0x1 << RTL8380_SDS4_REG14_SEL_ANOK_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_SEL_ODD_BIT_OFFSET                                                            (9)
  #define RTL8380_SDS4_REG14_CFG_SEL_ODD_BIT_MASK                                                              (0x1 << RTL8380_SDS4_REG14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_FRC_LD_VALUE_OFFSET                                                           (8)
  #define RTL8380_SDS4_REG14_CFG_FRC_LD_VALUE_MASK                                                             (0x1 << RTL8380_SDS4_REG14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_FRC_LD_OFFSET                                                                 (7)
  #define RTL8380_SDS4_REG14_CFG_FRC_LD_MASK                                                                   (0x1 << RTL8380_SDS4_REG14_CFG_FRC_LD_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_SGMI_CK1MS_EN_OFFSET                                                          (6)
  #define RTL8380_SDS4_REG14_CFG_SGMI_CK1MS_EN_MASK                                                            (0x1 << RTL8380_SDS4_REG14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                                     (3)
  #define RTL8380_SDS4_REG14_CFG_LINK_TMR_SGMII_SEL_MASK                                                       (0x7 << RTL8380_SDS4_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8380_SDS4_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                      (0)
  #define RTL8380_SDS4_REG14_CFG_LINK_TMR_NORM_SEL_MASK                                                        (0x7 << RTL8380_SDS4_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8380_SDS4_REG15_ADDR                                                                                (0xEFBC)
  #define RTL8380_SDS4_REG15_CFG_INBAND_MASTER_0_OFFSET                                                        (0)
  #define RTL8380_SDS4_REG15_CFG_INBAND_MASTER_0_MASK                                                          (0xFFFF << RTL8380_SDS4_REG15_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8380_SDS4_REG16_ADDR                                                                                (0xEFC0)
  #define RTL8380_SDS4_REG16_CFG_INBAND_MASTER_1_OFFSET                                                        (0)
  #define RTL8380_SDS4_REG16_CFG_INBAND_MASTER_1_MASK                                                          (0xFFFF << RTL8380_SDS4_REG16_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8380_SDS4_REG17_ADDR                                                                                (0xEFC4)
  #define RTL8380_SDS4_REG17_MACRDVLD_OFFSET                                                                   (15)
  #define RTL8380_SDS4_REG17_MACRDVLD_MASK                                                                     (0x1 << RTL8380_SDS4_REG17_MACRDVLD_OFFSET)
  #define RTL8380_SDS4_REG17_MACRDABT_OFFSET                                                                   (14)
  #define RTL8380_SDS4_REG17_MACRDABT_MASK                                                                     (0x1 << RTL8380_SDS4_REG17_MACRDABT_OFFSET)
  #define RTL8380_SDS4_REG17_CFG_INBAND_MASTER_2_OFFSET                                                        (0)
  #define RTL8380_SDS4_REG17_CFG_INBAND_MASTER_2_MASK                                                          (0x3FFF << RTL8380_SDS4_REG17_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8380_SDS4_REG18_ADDR                                                                                (0xEFC8)
  #define RTL8380_SDS4_REG18_CFG_RSGP_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS4_REG18_CFG_RSGP_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS4_REG18_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8380_SDS4_REG19_ADDR                                                                                (0xEFCC)
  #define RTL8380_SDS4_REG19_CFG_RSGP_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS4_REG19_CFG_RSGP_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS4_REG19_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8380_SDS4_REG20_ADDR                                                                                (0xEFD0)
  #define RTL8380_SDS4_REG20_CFG_SGM_TXCFG_PHY_OFFSET                                                          (0)
  #define RTL8380_SDS4_REG20_CFG_SGM_TXCFG_PHY_MASK                                                            (0xFFFF << RTL8380_SDS4_REG20_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS4_REG21_ADDR                                                                                (0xEFD4)
  #define RTL8380_SDS4_REG21_CFG_SGM_TXCFG_MAC_OFFSET                                                          (0)
  #define RTL8380_SDS4_REG21_CFG_SGM_TXCFG_MAC_MASK                                                            (0xFFFF << RTL8380_SDS4_REG21_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS4_REG22_ADDR                                                                                (0xEFD8)
  #define RTL8380_SDS4_REG22_CFG_FIB2G_TXCFG_P0_OFFSET                                                         (0)
  #define RTL8380_SDS4_REG22_CFG_FIB2G_TXCFG_P0_MASK                                                           (0xFFFF << RTL8380_SDS4_REG22_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8380_SDS4_REG23_ADDR                                                                                (0xEFDC)
  #define RTL8380_SDS4_REG23_CFG_FIB2G_TXCFG_P1_OFFSET                                                         (0)
  #define RTL8380_SDS4_REG23_CFG_FIB2G_TXCFG_P1_MASK                                                           (0xFFFF << RTL8380_SDS4_REG23_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8380_SDS4_REG24_ADDR                                                                                (0xEFE0)
  #define RTL8380_SDS4_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                      (0)
  #define RTL8380_SDS4_REG24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                        (0xFFFF << RTL8380_SDS4_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8380_SDS4_REG25_ADDR                                                                                (0xEFE4)
  #define RTL8380_SDS4_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                      (0)
  #define RTL8380_SDS4_REG25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                        (0xFFFF << RTL8380_SDS4_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8380_SDS4_REG26_ADDR                                                                                (0xEFE8)
  #define RTL8380_SDS4_REG26_IP_VERSION_OFFSET                                                                 (8)
  #define RTL8380_SDS4_REG26_IP_VERSION_MASK                                                                   (0xFF << RTL8380_SDS4_REG26_IP_VERSION_OFFSET)
  #define RTL8380_SDS4_REG26_SDS_MODE_OFFSET                                                                   (0)
  #define RTL8380_SDS4_REG26_SDS_MODE_MASK                                                                     (0xFF << RTL8380_SDS4_REG26_SDS_MODE_OFFSET)

#define RTL8380_SDS4_REG27_ADDR                                                                                (0xEFEC)
  #define RTL8380_SDS4_REG27_CFG_DBG_OUT_ECO1_OFFSET                                                           (0)
  #define RTL8380_SDS4_REG27_CFG_DBG_OUT_ECO1_MASK                                                             (0xFFFF << RTL8380_SDS4_REG27_CFG_DBG_OUT_ECO1_OFFSET)

#define RTL8380_SDS4_REG28_ADDR                                                                                (0xEFF0)
  #define RTL8380_SDS4_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                                     (15)
  #define RTL8380_SDS4_REG28_CFG_PHY_GO_C2_COND_SPC_MASK                                                       (0x1 << RTL8380_SDS4_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8380_SDS4_REG28_CFG_ERRMSK_NOSIG_OFFSET                                                           (14)
  #define RTL8380_SDS4_REG28_CFG_ERRMSK_NOSIG_MASK                                                             (0x1 << RTL8380_SDS4_REG28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8380_SDS4_REG28_RM_LPK_EVEN_BITS_OFFSET                                                           (13)
  #define RTL8380_SDS4_REG28_RM_LPK_EVEN_BITS_MASK                                                             (0x1 << RTL8380_SDS4_REG28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8380_SDS4_REG28_CFG_QSGMII_PARITY_CHK_OFFSET                                                      (12)
  #define RTL8380_SDS4_REG28_CFG_QSGMII_PARITY_CHK_MASK                                                        (0x1 << RTL8380_SDS4_REG28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8380_SDS4_REG28_CFG_DBG_S0_OFFSET                                                                 (11)
  #define RTL8380_SDS4_REG28_CFG_DBG_S0_MASK                                                                   (0x1 << RTL8380_SDS4_REG28_CFG_DBG_S0_OFFSET)
  #define RTL8380_SDS4_REG28_CFG_SDS_DBG_EN_OFFSET                                                             (10)
  #define RTL8380_SDS4_REG28_CFG_SDS_DBG_EN_MASK                                                               (0x1 << RTL8380_SDS4_REG28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8380_SDS4_REG28_CFG_SDS_DBG_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS4_REG28_CFG_SDS_DBG_SEL_MASK                                                              (0x3FF << RTL8380_SDS4_REG28_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8380_SDS4_REG29_ADDR                                                                                (0xEFF4)
  #define RTL8380_SDS4_REG29_CFG_SDS_DBG_OUT_0_OFFSET                                                          (0)
  #define RTL8380_SDS4_REG29_CFG_SDS_DBG_OUT_0_MASK                                                            (0xFFFF << RTL8380_SDS4_REG29_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8380_SDS4_REG30_ADDR                                                                                (0xEFF8)
  #define RTL8380_SDS4_REG30_CFG_SDS_DBG_OUT_1_OFFSET                                                          (0)
  #define RTL8380_SDS4_REG30_CFG_SDS_DBG_OUT_1_MASK                                                            (0xFFFF << RTL8380_SDS4_REG30_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8380_SDS_DUMMY68_ADDR                                                                               (0xEFFC)
  #define RTL8380_SDS_DUMMY68_SDS_DUMMY68_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY68_SDS_DUMMY68_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY68_SDS_DUMMY68_OFFSET)

#define RTL8380_SDS4_EXT_REG0_NONE_ADDR                                                                        (0xF000)
  #define RTL8380_SDS4_EXT_REG0_NONE_SDS4_EXT_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG0_NONE_SDS4_EXT_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG0_NONE_SDS4_EXT_REG0_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG1_NONE_ADDR                                                                        (0xF004)
  #define RTL8380_SDS4_EXT_REG1_NONE_SDS4_EXT_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG1_NONE_SDS4_EXT_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG1_NONE_SDS4_EXT_REG1_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG2_NONE_ADDR                                                                        (0xF008)
  #define RTL8380_SDS4_EXT_REG2_NONE_SDS4_EXT_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG2_NONE_SDS4_EXT_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG2_NONE_SDS4_EXT_REG2_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG3_NONE_ADDR                                                                        (0xF00C)
  #define RTL8380_SDS4_EXT_REG3_NONE_SDS4_EXT_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG3_NONE_SDS4_EXT_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG3_NONE_SDS4_EXT_REG3_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG4_NONE_ADDR                                                                        (0xF010)
  #define RTL8380_SDS4_EXT_REG4_NONE_SDS4_EXT_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG4_NONE_SDS4_EXT_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG4_NONE_SDS4_EXT_REG4_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG5_NONE_ADDR                                                                        (0xF014)
  #define RTL8380_SDS4_EXT_REG5_NONE_SDS4_EXT_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG5_NONE_SDS4_EXT_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG5_NONE_SDS4_EXT_REG5_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG6_NONE_ADDR                                                                        (0xF018)
  #define RTL8380_SDS4_EXT_REG6_NONE_SDS4_EXT_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG6_NONE_SDS4_EXT_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG6_NONE_SDS4_EXT_REG6_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG7_NONE_ADDR                                                                        (0xF01C)
  #define RTL8380_SDS4_EXT_REG7_NONE_SDS4_EXT_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG7_NONE_SDS4_EXT_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG7_NONE_SDS4_EXT_REG7_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG8_NONE_ADDR                                                                        (0xF020)
  #define RTL8380_SDS4_EXT_REG8_NONE_SDS4_EXT_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG8_NONE_SDS4_EXT_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG8_NONE_SDS4_EXT_REG8_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG9_NONE_ADDR                                                                        (0xF024)
  #define RTL8380_SDS4_EXT_REG9_NONE_SDS4_EXT_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_EXT_REG9_NONE_SDS4_EXT_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_EXT_REG9_NONE_SDS4_EXT_REG9_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG10_NONE_ADDR                                                                       (0xF028)
  #define RTL8380_SDS4_EXT_REG10_NONE_SDS4_EXT_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG10_NONE_SDS4_EXT_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG10_NONE_SDS4_EXT_REG10_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG11_NONE_ADDR                                                                       (0xF02C)
  #define RTL8380_SDS4_EXT_REG11_NONE_SDS4_EXT_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG11_NONE_SDS4_EXT_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG11_NONE_SDS4_EXT_REG11_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG12_NONE_ADDR                                                                       (0xF030)
  #define RTL8380_SDS4_EXT_REG12_NONE_SDS4_EXT_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG12_NONE_SDS4_EXT_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG12_NONE_SDS4_EXT_REG12_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG13_NONE_ADDR                                                                       (0xF034)
  #define RTL8380_SDS4_EXT_REG13_NONE_SDS4_EXT_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG13_NONE_SDS4_EXT_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG13_NONE_SDS4_EXT_REG13_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG14_NONE_ADDR                                                                       (0xF038)
  #define RTL8380_SDS4_EXT_REG14_NONE_SDS4_EXT_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG14_NONE_SDS4_EXT_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG14_NONE_SDS4_EXT_REG14_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG15_NONE_ADDR                                                                       (0xF03C)
  #define RTL8380_SDS4_EXT_REG15_NONE_SDS4_EXT_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG15_NONE_SDS4_EXT_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG15_NONE_SDS4_EXT_REG15_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG16_NONE_ADDR                                                                       (0xF040)
  #define RTL8380_SDS4_EXT_REG16_NONE_SDS4_EXT_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG16_NONE_SDS4_EXT_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG16_NONE_SDS4_EXT_REG16_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG17_NONE_ADDR                                                                       (0xF044)
  #define RTL8380_SDS4_EXT_REG17_NONE_SDS4_EXT_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG17_NONE_SDS4_EXT_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG17_NONE_SDS4_EXT_REG17_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG18_NONE_ADDR                                                                       (0xF048)
  #define RTL8380_SDS4_EXT_REG18_NONE_SDS4_EXT_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG18_NONE_SDS4_EXT_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG18_NONE_SDS4_EXT_REG18_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG19_NONE_ADDR                                                                       (0xF04C)
  #define RTL8380_SDS4_EXT_REG19_NONE_SDS4_EXT_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG19_NONE_SDS4_EXT_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG19_NONE_SDS4_EXT_REG19_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG20_NONE_ADDR                                                                       (0xF050)
  #define RTL8380_SDS4_EXT_REG20_NONE_SDS4_EXT_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG20_NONE_SDS4_EXT_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG20_NONE_SDS4_EXT_REG20_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG21_NONE_ADDR                                                                       (0xF054)
  #define RTL8380_SDS4_EXT_REG21_NONE_SDS4_EXT_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG21_NONE_SDS4_EXT_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG21_NONE_SDS4_EXT_REG21_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG22_NONE_ADDR                                                                       (0xF058)
  #define RTL8380_SDS4_EXT_REG22_NONE_SDS4_EXT_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG22_NONE_SDS4_EXT_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG22_NONE_SDS4_EXT_REG22_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG23_NONE_ADDR                                                                       (0xF05C)
  #define RTL8380_SDS4_EXT_REG23_NONE_SDS4_EXT_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG23_NONE_SDS4_EXT_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG23_NONE_SDS4_EXT_REG23_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG24_NONE_ADDR                                                                       (0xF060)
  #define RTL8380_SDS4_EXT_REG24_NONE_SDS4_EXT_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG24_NONE_SDS4_EXT_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG24_NONE_SDS4_EXT_REG24_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG25_NONE_ADDR                                                                       (0xF064)
  #define RTL8380_SDS4_EXT_REG25_NONE_SDS4_EXT_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG25_NONE_SDS4_EXT_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG25_NONE_SDS4_EXT_REG25_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG26_NONE_ADDR                                                                       (0xF068)
  #define RTL8380_SDS4_EXT_REG26_NONE_SDS4_EXT_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG26_NONE_SDS4_EXT_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG26_NONE_SDS4_EXT_REG26_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG27_NONE_ADDR                                                                       (0xF06C)
  #define RTL8380_SDS4_EXT_REG27_NONE_SDS4_EXT_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG27_NONE_SDS4_EXT_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG27_NONE_SDS4_EXT_REG27_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG28_NONE_ADDR                                                                       (0xF070)
  #define RTL8380_SDS4_EXT_REG28_NONE_SDS4_EXT_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG28_NONE_SDS4_EXT_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG28_NONE_SDS4_EXT_REG28_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG29_NONE_ADDR                                                                       (0xF074)
  #define RTL8380_SDS4_EXT_REG29_NONE_SDS4_EXT_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG29_NONE_SDS4_EXT_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG29_NONE_SDS4_EXT_REG29_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG30_NONE_ADDR                                                                       (0xF078)
  #define RTL8380_SDS4_EXT_REG30_NONE_SDS4_EXT_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG30_NONE_SDS4_EXT_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG30_NONE_SDS4_EXT_REG30_NONE_OFFSET)

#define RTL8380_SDS4_EXT_REG31_NONE_ADDR                                                                       (0xF07C)
  #define RTL8380_SDS4_EXT_REG31_NONE_SDS4_EXT_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_EXT_REG31_NONE_SDS4_EXT_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_EXT_REG31_NONE_SDS4_EXT_REG31_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG0_NONE_ADDR                                                                        (0xF080)
  #define RTL8380_SDS4_FIB_REG0_NONE_SDS4_FIB_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG0_NONE_SDS4_FIB_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG0_NONE_SDS4_FIB_REG0_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG1_NONE_ADDR                                                                        (0xF084)
  #define RTL8380_SDS4_FIB_REG1_NONE_SDS4_FIB_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG1_NONE_SDS4_FIB_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG1_NONE_SDS4_FIB_REG1_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG2_NONE_ADDR                                                                        (0xF088)
  #define RTL8380_SDS4_FIB_REG2_NONE_SDS4_FIB_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG2_NONE_SDS4_FIB_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG2_NONE_SDS4_FIB_REG2_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG3_NONE_ADDR                                                                        (0xF08C)
  #define RTL8380_SDS4_FIB_REG3_NONE_SDS4_FIB_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG3_NONE_SDS4_FIB_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG3_NONE_SDS4_FIB_REG3_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG4_NONE_ADDR                                                                        (0xF090)
  #define RTL8380_SDS4_FIB_REG4_NONE_SDS4_FIB_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG4_NONE_SDS4_FIB_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG4_NONE_SDS4_FIB_REG4_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG5_NONE_ADDR                                                                        (0xF094)
  #define RTL8380_SDS4_FIB_REG5_NONE_SDS4_FIB_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG5_NONE_SDS4_FIB_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG5_NONE_SDS4_FIB_REG5_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG6_NONE_ADDR                                                                        (0xF098)
  #define RTL8380_SDS4_FIB_REG6_NONE_SDS4_FIB_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG6_NONE_SDS4_FIB_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG6_NONE_SDS4_FIB_REG6_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG7_NONE_ADDR                                                                        (0xF09C)
  #define RTL8380_SDS4_FIB_REG7_NONE_SDS4_FIB_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG7_NONE_SDS4_FIB_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG7_NONE_SDS4_FIB_REG7_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG8_NONE_ADDR                                                                        (0xF0A0)
  #define RTL8380_SDS4_FIB_REG8_NONE_SDS4_FIB_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG8_NONE_SDS4_FIB_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG8_NONE_SDS4_FIB_REG8_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG9_NONE_ADDR                                                                        (0xF0A4)
  #define RTL8380_SDS4_FIB_REG9_NONE_SDS4_FIB_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS4_FIB_REG9_NONE_SDS4_FIB_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS4_FIB_REG9_NONE_SDS4_FIB_REG9_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG10_NONE_ADDR                                                                       (0xF0A8)
  #define RTL8380_SDS4_FIB_REG10_NONE_SDS4_FIB_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG10_NONE_SDS4_FIB_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG10_NONE_SDS4_FIB_REG10_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG11_NONE_ADDR                                                                       (0xF0AC)
  #define RTL8380_SDS4_FIB_REG11_NONE_SDS4_FIB_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG11_NONE_SDS4_FIB_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG11_NONE_SDS4_FIB_REG11_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG12_NONE_ADDR                                                                       (0xF0B0)
  #define RTL8380_SDS4_FIB_REG12_NONE_SDS4_FIB_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG12_NONE_SDS4_FIB_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG12_NONE_SDS4_FIB_REG12_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG13_NONE_ADDR                                                                       (0xF0B4)
  #define RTL8380_SDS4_FIB_REG13_NONE_SDS4_FIB_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG13_NONE_SDS4_FIB_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG13_NONE_SDS4_FIB_REG13_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG14_NONE_ADDR                                                                       (0xF0B8)
  #define RTL8380_SDS4_FIB_REG14_NONE_SDS4_FIB_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG14_NONE_SDS4_FIB_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG14_NONE_SDS4_FIB_REG14_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG15_NONE_ADDR                                                                       (0xF0BC)
  #define RTL8380_SDS4_FIB_REG15_NONE_SDS4_FIB_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG15_NONE_SDS4_FIB_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG15_NONE_SDS4_FIB_REG15_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG16_NONE_ADDR                                                                       (0xF0C0)
  #define RTL8380_SDS4_FIB_REG16_NONE_SDS4_FIB_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG16_NONE_SDS4_FIB_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG16_NONE_SDS4_FIB_REG16_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG17_NONE_ADDR                                                                       (0xF0C4)
  #define RTL8380_SDS4_FIB_REG17_NONE_SDS4_FIB_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG17_NONE_SDS4_FIB_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG17_NONE_SDS4_FIB_REG17_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG18_NONE_ADDR                                                                       (0xF0C8)
  #define RTL8380_SDS4_FIB_REG18_NONE_SDS4_FIB_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG18_NONE_SDS4_FIB_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG18_NONE_SDS4_FIB_REG18_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG19_NONE_ADDR                                                                       (0xF0CC)
  #define RTL8380_SDS4_FIB_REG19_NONE_SDS4_FIB_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG19_NONE_SDS4_FIB_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG19_NONE_SDS4_FIB_REG19_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG20_NONE_ADDR                                                                       (0xF0D0)
  #define RTL8380_SDS4_FIB_REG20_NONE_SDS4_FIB_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG20_NONE_SDS4_FIB_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG20_NONE_SDS4_FIB_REG20_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG21_NONE_ADDR                                                                       (0xF0D4)
  #define RTL8380_SDS4_FIB_REG21_NONE_SDS4_FIB_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG21_NONE_SDS4_FIB_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG21_NONE_SDS4_FIB_REG21_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG22_NONE_ADDR                                                                       (0xF0D8)
  #define RTL8380_SDS4_FIB_REG22_NONE_SDS4_FIB_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG22_NONE_SDS4_FIB_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG22_NONE_SDS4_FIB_REG22_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG23_NONE_ADDR                                                                       (0xF0DC)
  #define RTL8380_SDS4_FIB_REG23_NONE_SDS4_FIB_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG23_NONE_SDS4_FIB_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG23_NONE_SDS4_FIB_REG23_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG24_NONE_ADDR                                                                       (0xF0E0)
  #define RTL8380_SDS4_FIB_REG24_NONE_SDS4_FIB_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG24_NONE_SDS4_FIB_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG24_NONE_SDS4_FIB_REG24_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG25_NONE_ADDR                                                                       (0xF0E4)
  #define RTL8380_SDS4_FIB_REG25_NONE_SDS4_FIB_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG25_NONE_SDS4_FIB_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG25_NONE_SDS4_FIB_REG25_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG26_NONE_ADDR                                                                       (0xF0E8)
  #define RTL8380_SDS4_FIB_REG26_NONE_SDS4_FIB_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG26_NONE_SDS4_FIB_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG26_NONE_SDS4_FIB_REG26_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG27_NONE_ADDR                                                                       (0xF0EC)
  #define RTL8380_SDS4_FIB_REG27_NONE_SDS4_FIB_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG27_NONE_SDS4_FIB_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG27_NONE_SDS4_FIB_REG27_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG28_NONE_ADDR                                                                       (0xF0F0)
  #define RTL8380_SDS4_FIB_REG28_NONE_SDS4_FIB_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG28_NONE_SDS4_FIB_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG28_NONE_SDS4_FIB_REG28_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG29_NONE_ADDR                                                                       (0xF0F4)
  #define RTL8380_SDS4_FIB_REG29_NONE_SDS4_FIB_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG29_NONE_SDS4_FIB_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG29_NONE_SDS4_FIB_REG29_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG30_NONE_ADDR                                                                       (0xF0F8)
  #define RTL8380_SDS4_FIB_REG30_NONE_SDS4_FIB_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG30_NONE_SDS4_FIB_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG30_NONE_SDS4_FIB_REG30_NONE_OFFSET)

#define RTL8380_SDS4_FIB_REG31_NONE_ADDR                                                                       (0xF0FC)
  #define RTL8380_SDS4_FIB_REG31_NONE_SDS4_FIB_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS4_FIB_REG31_NONE_SDS4_FIB_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS4_FIB_REG31_NONE_SDS4_FIB_REG31_NONE_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG0_ADDR                                                                         (0xF100)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_RST_OFFSET                                                         (15)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET                                                         (14)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                   (13)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET                                                        (12)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET                                                       (11)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET                                                         (10)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET                                                     (9)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET                                                     (8)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_SDS_DUMMY69_OFFSET                                                         (7)
  #define RTL8380_SDS4_FIB_EXT_REG0_SDS_DUMMY69_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG0_SDS_DUMMY69_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                   (6)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET                                                       (5)
  #define RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG0_SDS_DUMMY70_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_EXT_REG0_SDS_DUMMY70_MASK                                                           (0x1F << RTL8380_SDS4_FIB_EXT_REG0_SDS_DUMMY70_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG1_ADDR                                                                         (0xF104)
  #define RTL8380_SDS4_FIB_EXT_REG1_CAPBILITY_OFFSET                                                           (6)
  #define RTL8380_SDS4_FIB_EXT_REG1_CAPBILITY_MASK                                                             (0x3FF << RTL8380_SDS4_FIB_EXT_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG1_AN_COMPLETE_OFFSET                                                         (5)
  #define RTL8380_SDS4_FIB_EXT_REG1_AN_COMPLETE_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG1_R_FAULT_OFFSET                                                             (4)
  #define RTL8380_SDS4_FIB_EXT_REG1_R_FAULT_MASK                                                               (0x1 << RTL8380_SDS4_FIB_EXT_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG1_NWAY_ABILITY_OFFSET                                                        (3)
  #define RTL8380_SDS4_FIB_EXT_REG1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8380_SDS4_FIB_EXT_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG1_LINK_STATUS_OFFSET                                                         (2)
  #define RTL8380_SDS4_FIB_EXT_REG1_LINK_STATUS_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG1_JABBER_DETECT_OFFSET                                                       (1)
  #define RTL8380_SDS4_FIB_EXT_REG1_JABBER_DETECT_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET                                                  (0)
  #define RTL8380_SDS4_FIB_EXT_REG1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8380_SDS4_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG2_ADDR                                                                         (0xF108)
  #define RTL8380_SDS4_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET                                                    (0)
  #define RTL8380_SDS4_FIB_EXT_REG2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8380_SDS4_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG3_ADDR                                                                         (0xF10C)
  #define RTL8380_SDS4_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET                                                    (10)
  #define RTL8380_SDS4_FIB_EXT_REG3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8380_SDS4_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG3_MODEL_NO_0500_OFFSET                                                       (4)
  #define RTL8380_SDS4_FIB_EXT_REG3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8380_SDS4_FIB_EXT_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG3_REVISION_NO_0300_OFFSET                                                    (0)
  #define RTL8380_SDS4_FIB_EXT_REG3_REVISION_NO_0300_MASK                                                      (0xF << RTL8380_SDS4_FIB_EXT_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG4_ADDR                                                                         (0xF110)
  #define RTL8380_SDS4_FIB_EXT_REG4_TX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS4_FIB_EXT_REG4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS4_FIB_EXT_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG5_ADDR                                                                         (0xF114)
  #define RTL8380_SDS4_FIB_EXT_REG5_RX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS4_FIB_EXT_REG5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS4_FIB_EXT_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG6_ADDR                                                                         (0xF118)
  #define RTL8380_SDS4_FIB_EXT_REG6_SDS_DUMMY71_OFFSET                                                         (3)
  #define RTL8380_SDS4_FIB_EXT_REG6_SDS_DUMMY71_MASK                                                           (0x1FFF << RTL8380_SDS4_FIB_EXT_REG6_SDS_DUMMY71_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG6_FIB_NP_EN_OFFSET                                                           (2)
  #define RTL8380_SDS4_FIB_EXT_REG6_FIB_NP_EN_MASK                                                             (0x1 << RTL8380_SDS4_FIB_EXT_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG6_RXPAGE_OFFSET                                                              (1)
  #define RTL8380_SDS4_FIB_EXT_REG6_RXPAGE_MASK                                                                (0x1 << RTL8380_SDS4_FIB_EXT_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG6_SDS_DUMMY72_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_EXT_REG6_SDS_DUMMY72_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG6_SDS_DUMMY72_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG7_ADDR                                                                         (0xF11C)
  #define RTL8380_SDS4_FIB_EXT_REG7_MR_NP_TX_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_EXT_REG7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8380_SDS4_FIB_EXT_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG8_ADDR                                                                         (0xF120)
  #define RTL8380_SDS4_FIB_EXT_REG8_MR_NP_RX_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_EXT_REG8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8380_SDS4_FIB_EXT_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG9_ADDR                                                                         (0xF124)
  #define RTL8380_SDS4_FIB_EXT_REG9_SDS_DUMMY73_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_EXT_REG9_SDS_DUMMY73_MASK                                                           (0xFFFF << RTL8380_SDS4_FIB_EXT_REG9_SDS_DUMMY73_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG10_ADDR                                                                        (0xF128)
  #define RTL8380_SDS4_FIB_EXT_REG10_SDS_DUMMY74_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG10_SDS_DUMMY74_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG10_SDS_DUMMY74_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG11_ADDR                                                                        (0xF12C)
  #define RTL8380_SDS4_FIB_EXT_REG11_SDS_DUMMY75_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG11_SDS_DUMMY75_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG11_SDS_DUMMY75_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG12_ADDR                                                                        (0xF130)
  #define RTL8380_SDS4_FIB_EXT_REG12_SDS_DUMMY76_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG12_SDS_DUMMY76_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG12_SDS_DUMMY76_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG13_ADDR                                                                        (0xF134)
  #define RTL8380_SDS4_FIB_EXT_REG13_INDR_FUNC_OFFSET                                                          (14)
  #define RTL8380_SDS4_FIB_EXT_REG13_INDR_FUNC_MASK                                                            (0x3 << RTL8380_SDS4_FIB_EXT_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET                                                   (5)
  #define RTL8380_SDS4_FIB_EXT_REG13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8380_SDS4_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG13_INDR_DEVAD_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_EXT_REG13_INDR_DEVAD_MASK                                                           (0x1F << RTL8380_SDS4_FIB_EXT_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG14_ADDR                                                                        (0xF138)
  #define RTL8380_SDS4_FIB_EXT_REG14_MMDRDBUS_OFFSET                                                           (0)
  #define RTL8380_SDS4_FIB_EXT_REG14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8380_SDS4_FIB_EXT_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG15_ADDR                                                                        (0xF13C)
  #define RTL8380_SDS4_FIB_EXT_REG15_SDS_DUMMY77_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG15_SDS_DUMMY77_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG15_SDS_DUMMY77_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG16_ADDR                                                                        (0xF140)
  #define RTL8380_SDS4_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET                                                     (15)
  #define RTL8380_SDS4_FIB_EXT_REG16_DUMMY_REG16_15_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET                                                      (14)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_FIB1G_MASK                                                        (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET                                                      (13)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_FIB1G_MASK                                                        (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET                                                 (12)
  #define RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET                                                 (11)
  #define RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET                                                    (10)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_FIB1G_MASK                                                      (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET                                                       (9)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_QSGP_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET                                                       (8)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_QSGP_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET                                                  (7)
  #define RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET                                                  (6)
  #define RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET                                                     (5)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_QSGP_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET                                                       (4)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_RSGP_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET                                                       (3)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_RSGP_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET                                                  (2)
  #define RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS4_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET                                                  (1)
  #define RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS4_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET                                                     (0)
  #define RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_RSGP_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG17_ADDR                                                                        (0xF144)
  #define RTL8380_SDS4_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET                                                   (5)
  #define RTL8380_SDS4_FIB_EXT_REG17_DUMMY_REG17_1505_MASK                                                     (0x7FF << RTL8380_SDS4_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET                                                     (4)
  #define RTL8380_SDS4_FIB_EXT_REG17_EEE_RSG_FIB100_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET                                                     (3)
  #define RTL8380_SDS4_FIB_EXT_REG17_EEE_STD_FIB100_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET                                                (2)
  #define RTL8380_SDS4_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS4_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET                                                (1)
  #define RTL8380_SDS4_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS4_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET                                                   (0)
  #define RTL8380_SDS4_FIB_EXT_REG17_EEE_QUIET_FIB100_MASK                                                     (0x1 << RTL8380_SDS4_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG18_ADDR                                                                        (0xF148)
  #define RTL8380_SDS4_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET                                                   (9)
  #define RTL8380_SDS4_FIB_EXT_REG18_DUMMY_REG18_1509_MASK                                                     (0x7F << RTL8380_SDS4_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG18_TX_TR_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS4_FIB_EXT_REG18_TX_TR_TIMER_MASK                                                          (0x7 << RTL8380_SDS4_FIB_EXT_REG18_TX_TR_TIMER_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS4_FIB_EXT_REG18_TX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS4_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG18_TX_TS_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG18_TX_TS_TIMER_MASK                                                          (0x7 << RTL8380_SDS4_FIB_EXT_REG18_TX_TS_TIMER_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG19_ADDR                                                                        (0xF14C)
  #define RTL8380_SDS4_FIB_EXT_REG19_CFG_TX_MODE_OFFSET                                                        (14)
  #define RTL8380_SDS4_FIB_EXT_REG19_CFG_TX_MODE_MASK                                                          (0x3 << RTL8380_SDS4_FIB_EXT_REG19_CFG_TX_MODE_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET                                                     (13)
  #define RTL8380_SDS4_FIB_EXT_REG19_DET_IDLE32_DIS_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG19_DET_CG_DIS_OFFSET                                                         (12)
  #define RTL8380_SDS4_FIB_EXT_REG19_DET_CG_DIS_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG19_DET_CG_DIS_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET                                                    (11)
  #define RTL8380_SDS4_FIB_EXT_REG19_CFG_LINK_OK_SEL_MASK                                                      (0x1 << RTL8380_SDS4_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_TS_TIMER_OFFSET                                                        (9)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_TS_TIMER_MASK                                                          (0x3 << RTL8380_SDS4_FIB_EXT_REG19_RX_TS_TIMER_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_WF_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_WF_TIMER_MASK                                                          (0x7 << RTL8380_SDS4_FIB_EXT_REG19_RX_WF_TIMER_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_TW_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_TW_TIMER_MASK                                                          (0x7 << RTL8380_SDS4_FIB_EXT_REG19_RX_TW_TIMER_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG19_RX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS4_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG20_ADDR                                                                        (0xF150)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET                                                        (15)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_SFD_SEL_MASK                                                          (0x1 << RTL8380_SDS4_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET                                                       (14)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE_SEL_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_CG_SEL_OFFSET                                                         (13)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_CG_SEL_MASK                                                           (0x1 << RTL8380_SDS4_FIB_EXT_REG20_CFG_CG_SEL_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET                                                     (8)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE32_CNT_MASK                                                       (0x1F << RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET                                                       (4)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE_CNT_MASK                                                         (0xF << RTL8380_SDS4_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_CG_CNT_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_EXT_REG20_CFG_CG_CNT_MASK                                                           (0xF << RTL8380_SDS4_FIB_EXT_REG20_CFG_CG_CNT_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG21_ADDR                                                                        (0xF154)
  #define RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET                                                   (13)
  #define RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_1513_MASK                                                     (0x7 << RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET                                                   (4)
  #define RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_1204_MASK                                                     (0x1FF << RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET                                                   (0)
  #define RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_0300_MASK                                                     (0xF << RTL8380_SDS4_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG22_ADDR                                                                        (0xF158)
  #define RTL8380_SDS4_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET                                                     (15)
  #define RTL8380_SDS4_FIB_EXT_REG22_CFG_EPON_INTEN_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET                                                     (14)
  #define RTL8380_SDS4_FIB_EXT_REG22_CFG_LINK_INTEN_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET                                                   (2)
  #define RTL8380_SDS4_FIB_EXT_REG22_DUMMY_REG22_1302_MASK                                                     (0xFFF << RTL8380_SDS4_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG22_DET_EPON_INT_OFFSET                                                       (1)
  #define RTL8380_SDS4_FIB_EXT_REG22_DET_EPON_INT_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG22_DET_EPON_INT_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG22_SDS_LINK_INT_OFFSET                                                       (0)
  #define RTL8380_SDS4_FIB_EXT_REG22_SDS_LINK_INT_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG22_SDS_LINK_INT_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG23_ADDR                                                                        (0xF15C)
  #define RTL8380_SDS4_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET                                                   (8)
  #define RTL8380_SDS4_FIB_EXT_REG23_DUMMY_REG23_1508_MASK                                                     (0xFF << RTL8380_SDS4_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET                                                (4)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_MASK                                                  (0xF << RTL8380_SDS4_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET                                                       (3)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_LINK_SEL_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET                                                       (2)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_EEEP_ENB_MASK                                                         (0x1 << RTL8380_SDS4_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET                                                  (1)
  #define RTL8380_SDS4_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_MASK                                                    (0x1 << RTL8380_SDS4_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8380_SDS4_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET                                                     (0)
  #define RTL8380_SDS4_FIB_EXT_REG23_DUMMY_REG23_00_MASK                                                       (0x1 << RTL8380_SDS4_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG24_ADDR                                                                        (0xF160)
  #define RTL8380_SDS4_FIB_EXT_REG24_DBG_NXP_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_EXT_REG24_DBG_NXP_MASK                                                              (0xFFFF << RTL8380_SDS4_FIB_EXT_REG24_DBG_NXP_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG25_ADDR                                                                        (0xF164)
  #define RTL8380_SDS4_FIB_EXT_REG25_SDS_DUMMY78_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG25_SDS_DUMMY78_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG25_SDS_DUMMY78_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG26_ADDR                                                                        (0xF168)
  #define RTL8380_SDS4_FIB_EXT_REG26_SDS_DUMMY79_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG26_SDS_DUMMY79_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG26_SDS_DUMMY79_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG27_ADDR                                                                        (0xF16C)
  #define RTL8380_SDS4_FIB_EXT_REG27_SDS_DUMMY80_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG27_SDS_DUMMY80_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG27_SDS_DUMMY80_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG28_ADDR                                                                        (0xF170)
  #define RTL8380_SDS4_FIB_EXT_REG28_SDS_DUMMY81_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG28_SDS_DUMMY81_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG28_SDS_DUMMY81_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG29_ADDR                                                                        (0xF174)
  #define RTL8380_SDS4_FIB_EXT_REG29_SDS_DUMMY82_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG29_SDS_DUMMY82_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG29_SDS_DUMMY82_OFFSET)

#define RTL8380_SDS4_FIB_EXT_REG30_ADDR                                                                        (0xF178)
  #define RTL8380_SDS4_FIB_EXT_REG30_SDS_DUMMY83_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_EXT_REG30_SDS_DUMMY83_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_EXT_REG30_SDS_DUMMY83_OFFSET)

#define RTL8380_SDS_DUMMY84_ADDR                                                                               (0xF17C)
  #define RTL8380_SDS_DUMMY84_SDS_DUMMY84_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY84_SDS_DUMMY84_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY84_SDS_DUMMY84_OFFSET)

#define RTL8380_SDS5_REG0_ADDR                                                                                 (0xF180)
  #define RTL8380_SDS5_REG0_DIS_RENWAY_OFFSET                                                                  (15)
  #define RTL8380_SDS5_REG0_DIS_RENWAY_MASK                                                                    (0x1 << RTL8380_SDS5_REG0_DIS_RENWAY_OFFSET)
  #define RTL8380_SDS5_REG0_BYP_8B10B_OFFSET                                                                   (14)
  #define RTL8380_SDS5_REG0_BYP_8B10B_MASK                                                                     (0x1 << RTL8380_SDS5_REG0_BYP_8B10B_OFFSET)
  #define RTL8380_SDS5_REG0_CDET_OFFSET                                                                        (12)
  #define RTL8380_SDS5_REG0_CDET_MASK                                                                          (0x3 << RTL8380_SDS5_REG0_CDET_OFFSET)
  #define RTL8380_SDS5_REG0_DIS_TMR_CMA_OFFSET                                                                 (11)
  #define RTL8380_SDS5_REG0_DIS_TMR_CMA_MASK                                                                   (0x1 << RTL8380_SDS5_REG0_DIS_TMR_CMA_OFFSET)
  #define RTL8380_SDS5_REG0_DIS_APX_OFFSET                                                                     (10)
  #define RTL8380_SDS5_REG0_DIS_APX_MASK                                                                       (0x1 << RTL8380_SDS5_REG0_DIS_APX_OFFSET)
  #define RTL8380_SDS5_REG0_INV_HSI_OFFSET                                                                     (9)
  #define RTL8380_SDS5_REG0_INV_HSI_MASK                                                                       (0x1 << RTL8380_SDS5_REG0_INV_HSI_OFFSET)
  #define RTL8380_SDS5_REG0_INV_HSO_OFFSET                                                                     (8)
  #define RTL8380_SDS5_REG0_INV_HSO_MASK                                                                       (0x1 << RTL8380_SDS5_REG0_INV_HSO_OFFSET)
  #define RTL8380_SDS5_REG0_SDS_SDET_DEG_OFFSET                                                                (6)
  #define RTL8380_SDS5_REG0_SDS_SDET_DEG_MASK                                                                  (0x3 << RTL8380_SDS5_REG0_SDS_SDET_DEG_OFFSET)
  #define RTL8380_SDS5_REG0_CODEC_LPK_OFFSET                                                                   (5)
  #define RTL8380_SDS5_REG0_CODEC_LPK_MASK                                                                     (0x1 << RTL8380_SDS5_REG0_CODEC_LPK_OFFSET)
  #define RTL8380_SDS5_REG0_AFE_LPK_OFFSET                                                                     (4)
  #define RTL8380_SDS5_REG0_AFE_LPK_MASK                                                                       (0x1 << RTL8380_SDS5_REG0_AFE_LPK_OFFSET)
  #define RTL8380_SDS5_REG0_REMOTE_LPK_OFFSET                                                                  (3)
  #define RTL8380_SDS5_REG0_REMOTE_LPK_MASK                                                                    (0x1 << RTL8380_SDS5_REG0_REMOTE_LPK_OFFSET)
  #define RTL8380_SDS5_REG0_SDS_TX_DOWN_OFFSET                                                                 (2)
  #define RTL8380_SDS5_REG0_SDS_TX_DOWN_MASK                                                                   (0x1 << RTL8380_SDS5_REG0_SDS_TX_DOWN_OFFSET)
  #define RTL8380_SDS5_REG0_SDS_EN_RX_OFFSET                                                                   (1)
  #define RTL8380_SDS5_REG0_SDS_EN_RX_MASK                                                                     (0x1 << RTL8380_SDS5_REG0_SDS_EN_RX_OFFSET)
  #define RTL8380_SDS5_REG0_SDS_EN_TX_OFFSET                                                                   (0)
  #define RTL8380_SDS5_REG0_SDS_EN_TX_MASK                                                                     (0x1 << RTL8380_SDS5_REG0_SDS_EN_TX_OFFSET)

#define RTL8380_SDS5_REG1_ADDR                                                                                 (0xF184)
  #define RTL8380_SDS5_REG1_CFG_PTR_ERR_EN_OFFSET                                                              (15)
  #define RTL8380_SDS5_REG1_CFG_PTR_ERR_EN_MASK                                                                (0x1 << RTL8380_SDS5_REG1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8380_SDS5_REG1_CFG_AUTO_10BIT_OFFSET                                                              (14)
  #define RTL8380_SDS5_REG1_CFG_AUTO_10BIT_MASK                                                                (0x1 << RTL8380_SDS5_REG1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8380_SDS5_REG1_CFG_FULL_ACK2_OFFSET                                                               (13)
  #define RTL8380_SDS5_REG1_CFG_FULL_ACK2_MASK                                                                 (0x1 << RTL8380_SDS5_REG1_CFG_FULL_ACK2_OFFSET)
  #define RTL8380_SDS5_REG1_CFG_NXP_EN_OFFSET                                                                  (12)
  #define RTL8380_SDS5_REG1_CFG_NXP_EN_MASK                                                                    (0x1 << RTL8380_SDS5_REG1_CFG_NXP_EN_OFFSET)
  #define RTL8380_SDS5_REG1_SDS_FRC_RX_OFFSET                                                                  (8)
  #define RTL8380_SDS5_REG1_SDS_FRC_RX_MASK                                                                    (0xF << RTL8380_SDS5_REG1_SDS_FRC_RX_OFFSET)
  #define RTL8380_SDS5_REG1_CFG_HSG_RTIG_OFFSET                                                                (7)
  #define RTL8380_SDS5_REG1_CFG_HSG_RTIG_MASK                                                                  (0x1 << RTL8380_SDS5_REG1_CFG_HSG_RTIG_OFFSET)
  #define RTL8380_SDS5_REG1_CFG_XSG_OFFSET                                                                     (6)
  #define RTL8380_SDS5_REG1_CFG_XSG_MASK                                                                       (0x1 << RTL8380_SDS5_REG1_CFG_XSG_OFFSET)
  #define RTL8380_SDS5_REG1_CFG_RG1X54_OFFSET                                                                  (4)
  #define RTL8380_SDS5_REG1_CFG_RG1X54_MASK                                                                    (0x3 << RTL8380_SDS5_REG1_CFG_RG1X54_OFFSET)
  #define RTL8380_SDS5_REG1_SDS_FRC_TX_OFFSET                                                                  (0)
  #define RTL8380_SDS5_REG1_SDS_FRC_TX_MASK                                                                    (0xF << RTL8380_SDS5_REG1_SDS_FRC_TX_OFFSET)

#define RTL8380_SDS5_REG2_ADDR                                                                                 (0xF188)
  #define RTL8380_SDS5_REG2_FRC_PREAMBLE_OFFSET                                                                (14)
  #define RTL8380_SDS5_REG2_FRC_PREAMBLE_MASK                                                                  (0x3 << RTL8380_SDS5_REG2_FRC_PREAMBLE_OFFSET)
  #define RTL8380_SDS5_REG2_FRC_IPG_OFFSET                                                                     (12)
  #define RTL8380_SDS5_REG2_FRC_IPG_MASK                                                                       (0x3 << RTL8380_SDS5_REG2_FRC_IPG_OFFSET)
  #define RTL8380_SDS5_REG2_FRC_CGGOOD_OFFSET                                                                  (10)
  #define RTL8380_SDS5_REG2_FRC_CGGOOD_MASK                                                                    (0x3 << RTL8380_SDS5_REG2_FRC_CGGOOD_OFFSET)
  #define RTL8380_SDS5_REG2_SDS_FRC_AN_OFFSET                                                                  (8)
  #define RTL8380_SDS5_REG2_SDS_FRC_AN_MASK                                                                    (0x3 << RTL8380_SDS5_REG2_SDS_FRC_AN_OFFSET)
  #define RTL8380_SDS5_REG2_CFG_INS_IPG_MDY_OFFSET                                                             (7)
  #define RTL8380_SDS5_REG2_CFG_INS_IPG_MDY_MASK                                                               (0x1 << RTL8380_SDS5_REG2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8380_SDS5_REG2_CFG_RDS_CMA_DET_OFFSET                                                             (6)
  #define RTL8380_SDS5_REG2_CFG_RDS_CMA_DET_MASK                                                               (0x1 << RTL8380_SDS5_REG2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8380_SDS5_REG2_CFG_SEL_TMR_LIM_OFFSET                                                             (4)
  #define RTL8380_SDS5_REG2_CFG_SEL_TMR_LIM_MASK                                                               (0x3 << RTL8380_SDS5_REG2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8380_SDS5_REG2_SDS_RESTART_AN_OFFSET                                                              (0)
  #define RTL8380_SDS5_REG2_SDS_RESTART_AN_MASK                                                                (0xF << RTL8380_SDS5_REG2_SDS_RESTART_AN_OFFSET)

#define RTL8380_SDS5_REG3_ADDR                                                                                 (0xF18C)
  #define RTL8380_SDS5_REG3_WR_SOFT_RSTB_OFFSET                                                                (15)
  #define RTL8380_SDS5_REG3_WR_SOFT_RSTB_MASK                                                                  (0x1 << RTL8380_SDS5_REG3_WR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS5_REG3_USE_25M_CLK_OFFSET                                                                 (14)
  #define RTL8380_SDS5_REG3_USE_25M_CLK_MASK                                                                   (0x1 << RTL8380_SDS5_REG3_USE_25M_CLK_OFFSET)
  #define RTL8380_SDS5_REG3_MARK_CARR_EXT_OFFSET                                                               (13)
  #define RTL8380_SDS5_REG3_MARK_CARR_EXT_MASK                                                                 (0x1 << RTL8380_SDS5_REG3_MARK_CARR_EXT_OFFSET)
  #define RTL8380_SDS5_REG3_SEL_DEG_OFFSET                                                                     (12)
  #define RTL8380_SDS5_REG3_SEL_DEG_MASK                                                                       (0x1 << RTL8380_SDS5_REG3_SEL_DEG_OFFSET)
  #define RTL8380_SDS5_REG3_REG_CALIB_OK_CNT_OFFSET                                                            (8)
  #define RTL8380_SDS5_REG3_REG_CALIB_OK_CNT_MASK                                                              (0xF << RTL8380_SDS5_REG3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8380_SDS5_REG3_EXT_PWR_CTL_OFFSET                                                                 (7)
  #define RTL8380_SDS5_REG3_EXT_PWR_CTL_MASK                                                                   (0x1 << RTL8380_SDS5_REG3_EXT_PWR_CTL_OFFSET)
  #define RTL8380_SDS5_REG3_SOFT_RST_OFFSET                                                                    (6)
  #define RTL8380_SDS5_REG3_SOFT_RST_MASK                                                                      (0x1 << RTL8380_SDS5_REG3_SOFT_RST_OFFSET)
  #define RTL8380_SDS5_REG3_CLR_SOFT_RSTB_OFFSET                                                               (5)
  #define RTL8380_SDS5_REG3_CLR_SOFT_RSTB_MASK                                                                 (0x1 << RTL8380_SDS5_REG3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8380_SDS5_REG3_CMA_RQ_OFFSET                                                                      (0)
  #define RTL8380_SDS5_REG3_CMA_RQ_MASK                                                                        (0x1F << RTL8380_SDS5_REG3_CMA_RQ_OFFSET)

#define RTL8380_SDS5_REG4_ADDR                                                                                 (0xF190)
  #define RTL8380_SDS5_REG4_CFG_FRC_SDS_MODE_OFFSET                                                            (13)
  #define RTL8380_SDS5_REG4_CFG_FRC_SDS_MODE_MASK                                                              (0x7 << RTL8380_SDS5_REG4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8380_SDS5_REG4_CFG_FRC_SDS_MODE_EN_OFFSET                                                         (12)
  #define RTL8380_SDS5_REG4_CFG_FRC_SDS_MODE_EN_MASK                                                           (0x1 << RTL8380_SDS5_REG4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8380_SDS5_REG4_CFG_UPD_RXD_OFFSET                                                                 (8)
  #define RTL8380_SDS5_REG4_CFG_UPD_RXD_MASK                                                                   (0xF << RTL8380_SDS5_REG4_CFG_UPD_RXD_OFFSET)
  #define RTL8380_SDS5_REG4_CFG_UPD_TXD_OFFSET                                                                 (4)
  #define RTL8380_SDS5_REG4_CFG_UPD_TXD_MASK                                                                   (0xF << RTL8380_SDS5_REG4_CFG_UPD_TXD_OFFSET)
  #define RTL8380_SDS5_REG4_CFG_UPD_RXD_DYN_OFFSET                                                             (3)
  #define RTL8380_SDS5_REG4_CFG_UPD_RXD_DYN_MASK                                                               (0x1 << RTL8380_SDS5_REG4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8380_SDS5_REG4_CFG_EN_LINK_FIB1G_OFFSET                                                           (2)
  #define RTL8380_SDS5_REG4_CFG_EN_LINK_FIB1G_MASK                                                             (0x1 << RTL8380_SDS5_REG4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8380_SDS5_REG4_CFG_EN_LINK_SGM_OFFSET                                                             (1)
  #define RTL8380_SDS5_REG4_CFG_EN_LINK_SGM_MASK                                                               (0x1 << RTL8380_SDS5_REG4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8380_SDS5_REG4_CFG_SGM_CK_SEL_OFFSET                                                              (0)
  #define RTL8380_SDS5_REG4_CFG_SGM_CK_SEL_MASK                                                                (0x1 << RTL8380_SDS5_REG4_CFG_SGM_CK_SEL_OFFSET)

#define RTL8380_SDS5_REG5_ADDR                                                                                 (0xF194)
  #define RTL8380_SDS5_REG5_LPI_TRANSMIT_STYLE_OFFSET                                                          (15)
  #define RTL8380_SDS5_REG5_LPI_TRANSMIT_STYLE_MASK                                                            (0x1 << RTL8380_SDS5_REG5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8380_SDS5_REG5_PWRSV_INB_PERIOD_OFFSET                                                            (12)
  #define RTL8380_SDS5_REG5_PWRSV_INB_PERIOD_MASK                                                              (0x7 << RTL8380_SDS5_REG5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8380_SDS5_REG5_PWRSV_WAKEUP_C2_OFFSET                                                             (11)
  #define RTL8380_SDS5_REG5_PWRSV_WAKEUP_C2_MASK                                                               (0x1 << RTL8380_SDS5_REG5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8380_SDS5_REG5_PWRSV_WAKEUP_C1_OFFSET                                                             (10)
  #define RTL8380_SDS5_REG5_PWRSV_WAKEUP_C1_MASK                                                               (0x1 << RTL8380_SDS5_REG5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8380_SDS5_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                       (9)
  #define RTL8380_SDS5_REG5_CFG_MARK_CARR_EXT_ERR_MASK                                                         (0x1 << RTL8380_SDS5_REG5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8380_SDS5_REG5_REG_PCSREQ_POS_OFFSET                                                              (8)
  #define RTL8380_SDS5_REG5_REG_PCSREQ_POS_MASK                                                                (0x1 << RTL8380_SDS5_REG5_REG_PCSREQ_POS_OFFSET)
  #define RTL8380_SDS5_REG5_CFG_INBTOUT_LEVEL_OFFSET                                                           (7)
  #define RTL8380_SDS5_REG5_CFG_INBTOUT_LEVEL_MASK                                                             (0x1 << RTL8380_SDS5_REG5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8380_SDS5_REG5_CFG_SUDINB_OFFSET                                                                  (6)
  #define RTL8380_SDS5_REG5_CFG_SUDINB_MASK                                                                    (0x1 << RTL8380_SDS5_REG5_CFG_SUDINB_OFFSET)
  #define RTL8380_SDS5_REG5_CFG_PCSRDABT_LD_OFFSET                                                             (5)
  #define RTL8380_SDS5_REG5_CFG_PCSRDABT_LD_MASK                                                               (0x1 << RTL8380_SDS5_REG5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8380_SDS5_REG5_CFG_AN_UZ_OFFSET                                                                   (4)
  #define RTL8380_SDS5_REG5_CFG_AN_UZ_MASK                                                                     (0x1 << RTL8380_SDS5_REG5_CFG_AN_UZ_OFFSET)
  #define RTL8380_SDS5_REG5_CFG_INBAND_EN_OFFSET                                                               (0)
  #define RTL8380_SDS5_REG5_CFG_INBAND_EN_MASK                                                                 (0xF << RTL8380_SDS5_REG5_CFG_INBAND_EN_OFFSET)

#define RTL8380_SDS5_REG6_ADDR                                                                                 (0xF198)
  #define RTL8380_SDS5_REG6_CFG_NO_GIGA_SCM_OFFSET                                                             (15)
  #define RTL8380_SDS5_REG6_CFG_NO_GIGA_SCM_MASK                                                               (0x1 << RTL8380_SDS5_REG6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8380_SDS5_REG6_CFG_RE_SYNC_STYLE_OFFSET                                                           (14)
  #define RTL8380_SDS5_REG6_CFG_RE_SYNC_STYLE_MASK                                                             (0x1 << RTL8380_SDS5_REG6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8380_SDS5_REG6_CFG_SYNC_GAT_OFFSET                                                                (13)
  #define RTL8380_SDS5_REG6_CFG_SYNC_GAT_MASK                                                                  (0x1 << RTL8380_SDS5_REG6_CFG_SYNC_GAT_OFFSET)
  #define RTL8380_SDS5_REG6_CFG_BYPSCR_XSG_OFFSET                                                              (12)
  #define RTL8380_SDS5_REG6_CFG_BYPSCR_XSG_MASK                                                                (0x1 << RTL8380_SDS5_REG6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8380_SDS5_REG6_RX_BYPSCR_OFFSET                                                                   (8)
  #define RTL8380_SDS5_REG6_RX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS5_REG6_RX_BYPSCR_OFFSET)
  #define RTL8380_SDS5_REG6_CFG_SLP_RQ_OFFSET                                                                  (4)
  #define RTL8380_SDS5_REG6_CFG_SLP_RQ_MASK                                                                    (0xF << RTL8380_SDS5_REG6_CFG_SLP_RQ_OFFSET)
  #define RTL8380_SDS5_REG6_TX_BYPSCR_OFFSET                                                                   (0)
  #define RTL8380_SDS5_REG6_TX_BYPSCR_MASK                                                                     (0xF << RTL8380_SDS5_REG6_TX_BYPSCR_OFFSET)

#define RTL8380_SDS5_REG7_ADDR                                                                                 (0xF19C)
  #define RTL8380_SDS5_REG7_CFG_8B10B_NO_CREXT_OFFSET                                                          (15)
  #define RTL8380_SDS5_REG7_CFG_8B10B_NO_CREXT_MASK                                                            (0x1 << RTL8380_SDS5_REG7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8380_SDS5_REG7_CFG_NEG_CLKWR_A2D_OFFSET                                                           (14)
  #define RTL8380_SDS5_REG7_CFG_NEG_CLKWR_A2D_MASK                                                             (0x1 << RTL8380_SDS5_REG7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8380_SDS5_REG7_CFG_MIIXF_TS1K_OFFSET                                                              (13)
  #define RTL8380_SDS5_REG7_CFG_MIIXF_TS1K_MASK                                                                (0x1 << RTL8380_SDS5_REG7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8380_SDS5_REG7_CFG_DLY_PRE8_OFFSET                                                                (12)
  #define RTL8380_SDS5_REG7_CFG_DLY_PRE8_MASK                                                                  (0x1 << RTL8380_SDS5_REG7_CFG_DLY_PRE8_OFFSET)
  #define RTL8380_SDS5_REG7_CFG_GRXD_SEL_OFFSET                                                                (11)
  #define RTL8380_SDS5_REG7_CFG_GRXD_SEL_MASK                                                                  (0x1 << RTL8380_SDS5_REG7_CFG_GRXD_SEL_OFFSET)
  #define RTL8380_SDS5_REG7_CFG_LPI_CMD_MII_OFFSET                                                             (10)
  #define RTL8380_SDS5_REG7_CFG_LPI_CMD_MII_MASK                                                               (0x1 << RTL8380_SDS5_REG7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8380_SDS5_REG7_CFG_MARK_RXSCR_ERR_OFFSET                                                          (9)
  #define RTL8380_SDS5_REG7_CFG_MARK_RXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS5_REG7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8380_SDS5_REG7_CFG_MARK_TXSCR_ERR_OFFSET                                                          (8)
  #define RTL8380_SDS5_REG7_CFG_MARK_TXSCR_ERR_MASK                                                            (0x1 << RTL8380_SDS5_REG7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8380_SDS5_REG7_BYP_START_OFFSET                                                                   (4)
  #define RTL8380_SDS5_REG7_BYP_START_MASK                                                                     (0xF << RTL8380_SDS5_REG7_BYP_START_OFFSET)
  #define RTL8380_SDS5_REG7_BYP_END_OFFSET                                                                     (0)
  #define RTL8380_SDS5_REG7_BYP_END_MASK                                                                       (0xF << RTL8380_SDS5_REG7_BYP_END_OFFSET)

#define RTL8380_SDS5_REG8_ADDR                                                                                 (0xF1A0)
  #define RTL8380_SDS5_REG8_CFG_EEE_PWRSAV_EN_OFFSET                                                           (15)
  #define RTL8380_SDS5_REG8_CFG_EEE_PWRSAV_EN_MASK                                                             (0x1 << RTL8380_SDS5_REG8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8380_SDS5_REG8_REG_EEE_SDS_AN_OFFSET                                                              (14)
  #define RTL8380_SDS5_REG8_REG_EEE_SDS_AN_MASK                                                                (0x1 << RTL8380_SDS5_REG8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8380_SDS5_REG8_REG_C3_TIMER_OFFSET                                                                (11)
  #define RTL8380_SDS5_REG8_REG_C3_TIMER_MASK                                                                  (0x7 << RTL8380_SDS5_REG8_REG_C3_TIMER_OFFSET)
  #define RTL8380_SDS5_REG8_REG_C2_TIMER_OFFSET                                                                (8)
  #define RTL8380_SDS5_REG8_REG_C2_TIMER_MASK                                                                  (0x7 << RTL8380_SDS5_REG8_REG_C2_TIMER_OFFSET)
  #define RTL8380_SDS5_REG8_REG_C1_TIMER_OFFSET                                                                (5)
  #define RTL8380_SDS5_REG8_REG_C1_TIMER_MASK                                                                  (0x7 << RTL8380_SDS5_REG8_REG_C1_TIMER_OFFSET)
  #define RTL8380_SDS5_REG8_REG_C0_TIMER_OFFSET                                                                (2)
  #define RTL8380_SDS5_REG8_REG_C0_TIMER_MASK                                                                  (0x7 << RTL8380_SDS5_REG8_REG_C0_TIMER_OFFSET)
  #define RTL8380_SDS5_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                       (1)
  #define RTL8380_SDS5_REG8_CFG_MAC_C1_CHG_RESTC3_MASK                                                         (0x1 << RTL8380_SDS5_REG8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8380_SDS5_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                      (0)
  #define RTL8380_SDS5_REG8_CFG_PHY_GO_C1_COND_SPC_MASK                                                        (0x1 << RTL8380_SDS5_REG8_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8380_SDS5_REG9_ADDR                                                                                 (0xF1A4)
  #define RTL8380_SDS5_REG9_CFG_EEE_PROGRAM_0_OFFSET                                                           (0)
  #define RTL8380_SDS5_REG9_CFG_EEE_PROGRAM_0_MASK                                                             (0xFFFF << RTL8380_SDS5_REG9_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8380_SDS5_REG10_ADDR                                                                                (0xF1A8)
  #define RTL8380_SDS5_REG10_CFG_RG10X1512_OFFSET                                                              (12)
  #define RTL8380_SDS5_REG10_CFG_RG10X1512_MASK                                                                (0xF << RTL8380_SDS5_REG10_CFG_RG10X1512_OFFSET)
  #define RTL8380_SDS5_REG10_QSGMII_NO_DILE2_OFFSET                                                            (11)
  #define RTL8380_SDS5_REG10_QSGMII_NO_DILE2_MASK                                                              (0x1 << RTL8380_SDS5_REG10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8380_SDS5_REG10_QSGMII_EEE_SEL_OFFSET                                                             (10)
  #define RTL8380_SDS5_REG10_QSGMII_EEE_SEL_MASK                                                               (0x1 << RTL8380_SDS5_REG10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8380_SDS5_REG10_QSGMII_LPI_TX_EN_OFFSET                                                           (9)
  #define RTL8380_SDS5_REG10_QSGMII_LPI_TX_EN_MASK                                                             (0x1 << RTL8380_SDS5_REG10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8380_SDS5_REG10_QSGMII_LPI_RX_EN_OFFSET                                                           (8)
  #define RTL8380_SDS5_REG10_QSGMII_LPI_RX_EN_MASK                                                             (0x1 << RTL8380_SDS5_REG10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8380_SDS5_REG10_QSGMII_INB_EN_OFFSET                                                              (7)
  #define RTL8380_SDS5_REG10_QSGMII_INB_EN_MASK                                                                (0x1 << RTL8380_SDS5_REG10_QSGMII_INB_EN_OFFSET)
  #define RTL8380_SDS5_REG10_QSGMII_RXER_SEL_OFFSET                                                            (6)
  #define RTL8380_SDS5_REG10_QSGMII_RXER_SEL_MASK                                                              (0x1 << RTL8380_SDS5_REG10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8380_SDS5_REG10_CFG_FAST_TIMER_OFFSET                                                             (4)
  #define RTL8380_SDS5_REG10_CFG_FAST_TIMER_MASK                                                               (0x3 << RTL8380_SDS5_REG10_CFG_FAST_TIMER_OFFSET)
  #define RTL8380_SDS5_REG10_EEE_LINK_FASTER_OFFSET                                                            (0)
  #define RTL8380_SDS5_REG10_EEE_LINK_FASTER_MASK                                                              (0xF << RTL8380_SDS5_REG10_EEE_LINK_FASTER_OFFSET)

#define RTL8380_SDS5_REG11_ADDR                                                                                (0xF1AC)
  #define RTL8380_SDS5_REG11_CFG_EEE_DBG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS5_REG11_CFG_EEE_DBG_CNT_MASK                                                              (0xFFFF << RTL8380_SDS5_REG11_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8380_SDS5_REG12_ADDR                                                                                (0xF1B0)
  #define RTL8380_SDS5_REG12_CFG_INB_TIMEOUT_OFFSET                                                            (8)
  #define RTL8380_SDS5_REG12_CFG_INB_TIMEOUT_MASK                                                              (0xFF << RTL8380_SDS5_REG12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8380_SDS5_REG12_ABILITY_OFFSET                                                                    (4)
  #define RTL8380_SDS5_REG12_ABILITY_MASK                                                                      (0xF << RTL8380_SDS5_REG12_ABILITY_OFFSET)
  #define RTL8380_SDS5_REG12_RDM_ALGOR_OFFSET                                                                  (3)
  #define RTL8380_SDS5_REG12_RDM_ALGOR_MASK                                                                    (0x1 << RTL8380_SDS5_REG12_RDM_ALGOR_OFFSET)
  #define RTL8380_SDS5_REG12_SD_DET_ALGOR_OFFSET                                                               (2)
  #define RTL8380_SDS5_REG12_SD_DET_ALGOR_MASK                                                                 (0x1 << RTL8380_SDS5_REG12_SD_DET_ALGOR_OFFSET)
  #define RTL8380_SDS5_REG12_AUTO_DET_ALGOR_OFFSET                                                             (1)
  #define RTL8380_SDS5_REG12_AUTO_DET_ALGOR_MASK                                                               (0x1 << RTL8380_SDS5_REG12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8380_SDS5_REG12_SEND_NP_ON_OFFSET                                                                 (0)
  #define RTL8380_SDS5_REG12_SEND_NP_ON_MASK                                                                   (0x1 << RTL8380_SDS5_REG12_SEND_NP_ON_OFFSET)

#define RTL8380_SDS5_REG13_ADDR                                                                                (0xF1B4)
  #define RTL8380_SDS5_REG13_SDS_LK_TIME_OFFSET                                                                (8)
  #define RTL8380_SDS5_REG13_SDS_LK_TIME_MASK                                                                  (0xFF << RTL8380_SDS5_REG13_SDS_LK_TIME_OFFSET)
  #define RTL8380_SDS5_REG13_CFG_F100_LKON_CNT_OFFSET                                                          (4)
  #define RTL8380_SDS5_REG13_CFG_F100_LKON_CNT_MASK                                                            (0xF << RTL8380_SDS5_REG13_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8380_SDS5_REG13_CFG_APXT_TMP32_OFFSET                                                             (2)
  #define RTL8380_SDS5_REG13_CFG_APXT_TMP32_MASK                                                               (0x3 << RTL8380_SDS5_REG13_CFG_APXT_TMP32_OFFSET)
  #define RTL8380_SDS5_REG13_CFG_REDET_F100_OFFSET                                                             (1)
  #define RTL8380_SDS5_REG13_CFG_REDET_F100_MASK                                                               (0x1 << RTL8380_SDS5_REG13_CFG_REDET_F100_OFFSET)
  #define RTL8380_SDS5_REG13_CFG_APXT_TMP0_OFFSET                                                              (0)
  #define RTL8380_SDS5_REG13_CFG_APXT_TMP0_MASK                                                                (0x1 << RTL8380_SDS5_REG13_CFG_APXT_TMP0_OFFSET)

#define RTL8380_SDS5_REG14_ADDR                                                                                (0xF1B8)
  #define RTL8380_SDS5_REG14_CFG_SPDUP_OFFSET                                                                  (15)
  #define RTL8380_SDS5_REG14_CFG_SPDUP_MASK                                                                    (0x1 << RTL8380_SDS5_REG14_CFG_SPDUP_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_SPDUP_FIB100_OFFSET                                                           (14)
  #define RTL8380_SDS5_REG14_CFG_SPDUP_FIB100_MASK                                                             (0x1 << RTL8380_SDS5_REG14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_RXSLEEP_TMROUT_OFFSET                                                         (13)
  #define RTL8380_SDS5_REG14_CFG_RXSLEEP_TMROUT_MASK                                                           (0x1 << RTL8380_SDS5_REG14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8380_SDS5_REG14_SEL_CALIBOK_OFFSET                                                                (12)
  #define RTL8380_SDS5_REG14_SEL_CALIBOK_MASK                                                                  (0x1 << RTL8380_SDS5_REG14_SEL_CALIBOK_OFFSET)
  #define RTL8380_SDS5_REG14_SEL_SDET_OFFSET                                                                   (11)
  #define RTL8380_SDS5_REG14_SEL_SDET_MASK                                                                     (0x1 << RTL8380_SDS5_REG14_SEL_SDET_OFFSET)
  #define RTL8380_SDS5_REG14_SEL_ANOK_OFFSET                                                                   (10)
  #define RTL8380_SDS5_REG14_SEL_ANOK_MASK                                                                     (0x1 << RTL8380_SDS5_REG14_SEL_ANOK_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_SEL_ODD_BIT_OFFSET                                                            (9)
  #define RTL8380_SDS5_REG14_CFG_SEL_ODD_BIT_MASK                                                              (0x1 << RTL8380_SDS5_REG14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_FRC_LD_VALUE_OFFSET                                                           (8)
  #define RTL8380_SDS5_REG14_CFG_FRC_LD_VALUE_MASK                                                             (0x1 << RTL8380_SDS5_REG14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_FRC_LD_OFFSET                                                                 (7)
  #define RTL8380_SDS5_REG14_CFG_FRC_LD_MASK                                                                   (0x1 << RTL8380_SDS5_REG14_CFG_FRC_LD_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_SGMI_CK1MS_EN_OFFSET                                                          (6)
  #define RTL8380_SDS5_REG14_CFG_SGMI_CK1MS_EN_MASK                                                            (0x1 << RTL8380_SDS5_REG14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                                     (3)
  #define RTL8380_SDS5_REG14_CFG_LINK_TMR_SGMII_SEL_MASK                                                       (0x7 << RTL8380_SDS5_REG14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8380_SDS5_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                      (0)
  #define RTL8380_SDS5_REG14_CFG_LINK_TMR_NORM_SEL_MASK                                                        (0x7 << RTL8380_SDS5_REG14_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8380_SDS5_REG15_ADDR                                                                                (0xF1BC)
  #define RTL8380_SDS5_REG15_CFG_INBAND_MASTER_0_OFFSET                                                        (0)
  #define RTL8380_SDS5_REG15_CFG_INBAND_MASTER_0_MASK                                                          (0xFFFF << RTL8380_SDS5_REG15_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8380_SDS5_REG16_ADDR                                                                                (0xF1C0)
  #define RTL8380_SDS5_REG16_CFG_INBAND_MASTER_1_OFFSET                                                        (0)
  #define RTL8380_SDS5_REG16_CFG_INBAND_MASTER_1_MASK                                                          (0xFFFF << RTL8380_SDS5_REG16_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8380_SDS5_REG17_ADDR                                                                                (0xF1C4)
  #define RTL8380_SDS5_REG17_MACRDVLD_OFFSET                                                                   (15)
  #define RTL8380_SDS5_REG17_MACRDVLD_MASK                                                                     (0x1 << RTL8380_SDS5_REG17_MACRDVLD_OFFSET)
  #define RTL8380_SDS5_REG17_MACRDABT_OFFSET                                                                   (14)
  #define RTL8380_SDS5_REG17_MACRDABT_MASK                                                                     (0x1 << RTL8380_SDS5_REG17_MACRDABT_OFFSET)
  #define RTL8380_SDS5_REG17_CFG_INBAND_MASTER_2_OFFSET                                                        (0)
  #define RTL8380_SDS5_REG17_CFG_INBAND_MASTER_2_MASK                                                          (0x3FFF << RTL8380_SDS5_REG17_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8380_SDS5_REG18_ADDR                                                                                (0xF1C8)
  #define RTL8380_SDS5_REG18_CFG_RSGP_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS5_REG18_CFG_RSGP_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS5_REG18_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8380_SDS5_REG19_ADDR                                                                                (0xF1CC)
  #define RTL8380_SDS5_REG19_CFG_RSGP_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS5_REG19_CFG_RSGP_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS5_REG19_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8380_SDS5_REG20_ADDR                                                                                (0xF1D0)
  #define RTL8380_SDS5_REG20_CFG_SGM_TXCFG_PHY_OFFSET                                                          (0)
  #define RTL8380_SDS5_REG20_CFG_SGM_TXCFG_PHY_MASK                                                            (0xFFFF << RTL8380_SDS5_REG20_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS5_REG21_ADDR                                                                                (0xF1D4)
  #define RTL8380_SDS5_REG21_CFG_SGM_TXCFG_MAC_OFFSET                                                          (0)
  #define RTL8380_SDS5_REG21_CFG_SGM_TXCFG_MAC_MASK                                                            (0xFFFF << RTL8380_SDS5_REG21_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS5_REG22_ADDR                                                                                (0xF1D8)
  #define RTL8380_SDS5_REG22_CFG_FIB2G_TXCFG_P0_OFFSET                                                         (0)
  #define RTL8380_SDS5_REG22_CFG_FIB2G_TXCFG_P0_MASK                                                           (0xFFFF << RTL8380_SDS5_REG22_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8380_SDS5_REG23_ADDR                                                                                (0xF1DC)
  #define RTL8380_SDS5_REG23_CFG_FIB2G_TXCFG_P1_OFFSET                                                         (0)
  #define RTL8380_SDS5_REG23_CFG_FIB2G_TXCFG_P1_MASK                                                           (0xFFFF << RTL8380_SDS5_REG23_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8380_SDS5_REG24_ADDR                                                                                (0xF1E0)
  #define RTL8380_SDS5_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                      (0)
  #define RTL8380_SDS5_REG24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                        (0xFFFF << RTL8380_SDS5_REG24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8380_SDS5_REG25_ADDR                                                                                (0xF1E4)
  #define RTL8380_SDS5_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                      (0)
  #define RTL8380_SDS5_REG25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                        (0xFFFF << RTL8380_SDS5_REG25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8380_SDS5_REG26_ADDR                                                                                (0xF1E8)
  #define RTL8380_SDS5_REG26_IP_VERSION_OFFSET                                                                 (8)
  #define RTL8380_SDS5_REG26_IP_VERSION_MASK                                                                   (0xFF << RTL8380_SDS5_REG26_IP_VERSION_OFFSET)
  #define RTL8380_SDS5_REG26_SDS_MODE_OFFSET                                                                   (0)
  #define RTL8380_SDS5_REG26_SDS_MODE_MASK                                                                     (0xFF << RTL8380_SDS5_REG26_SDS_MODE_OFFSET)

#define RTL8380_SDS5_REG27_ADDR                                                                                (0xF1EC)
  #define RTL8380_SDS5_REG27_CFG_DBG_OUT_ECO1_OFFSET                                                           (0)
  #define RTL8380_SDS5_REG27_CFG_DBG_OUT_ECO1_MASK                                                             (0xFFFF << RTL8380_SDS5_REG27_CFG_DBG_OUT_ECO1_OFFSET)

#define RTL8380_SDS5_REG28_ADDR                                                                                (0xF1F0)
  #define RTL8380_SDS5_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                                     (15)
  #define RTL8380_SDS5_REG28_CFG_PHY_GO_C2_COND_SPC_MASK                                                       (0x1 << RTL8380_SDS5_REG28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8380_SDS5_REG28_CFG_ERRMSK_NOSIG_OFFSET                                                           (14)
  #define RTL8380_SDS5_REG28_CFG_ERRMSK_NOSIG_MASK                                                             (0x1 << RTL8380_SDS5_REG28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8380_SDS5_REG28_RM_LPK_EVEN_BITS_OFFSET                                                           (13)
  #define RTL8380_SDS5_REG28_RM_LPK_EVEN_BITS_MASK                                                             (0x1 << RTL8380_SDS5_REG28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8380_SDS5_REG28_CFG_QSGMII_PARITY_CHK_OFFSET                                                      (12)
  #define RTL8380_SDS5_REG28_CFG_QSGMII_PARITY_CHK_MASK                                                        (0x1 << RTL8380_SDS5_REG28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8380_SDS5_REG28_CFG_DBG_S0_OFFSET                                                                 (11)
  #define RTL8380_SDS5_REG28_CFG_DBG_S0_MASK                                                                   (0x1 << RTL8380_SDS5_REG28_CFG_DBG_S0_OFFSET)
  #define RTL8380_SDS5_REG28_CFG_SDS_DBG_EN_OFFSET                                                             (10)
  #define RTL8380_SDS5_REG28_CFG_SDS_DBG_EN_MASK                                                               (0x1 << RTL8380_SDS5_REG28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8380_SDS5_REG28_CFG_SDS_DBG_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS5_REG28_CFG_SDS_DBG_SEL_MASK                                                              (0x3FF << RTL8380_SDS5_REG28_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8380_SDS5_REG29_ADDR                                                                                (0xF1F4)
  #define RTL8380_SDS5_REG29_CFG_SDS_DBG_OUT_0_OFFSET                                                          (0)
  #define RTL8380_SDS5_REG29_CFG_SDS_DBG_OUT_0_MASK                                                            (0xFFFF << RTL8380_SDS5_REG29_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8380_SDS5_REG30_ADDR                                                                                (0xF1F8)
  #define RTL8380_SDS5_REG30_CFG_SDS_DBG_OUT_1_OFFSET                                                          (0)
  #define RTL8380_SDS5_REG30_CFG_SDS_DBG_OUT_1_MASK                                                            (0xFFFF << RTL8380_SDS5_REG30_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8380_SDS_DUMMY85_ADDR                                                                               (0xF1FC)
  #define RTL8380_SDS_DUMMY85_SDS_DUMMY85_OFFSET                                                               (0)
  #define RTL8380_SDS_DUMMY85_SDS_DUMMY85_MASK                                                                 (0xFFFFFFFF << RTL8380_SDS_DUMMY85_SDS_DUMMY85_OFFSET)

#define RTL8380_SDS5_EXT_REG0_NONE_ADDR                                                                        (0xF200)
  #define RTL8380_SDS5_EXT_REG0_NONE_SDS5_EXT_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG0_NONE_SDS5_EXT_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG0_NONE_SDS5_EXT_REG0_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG1_NONE_ADDR                                                                        (0xF204)
  #define RTL8380_SDS5_EXT_REG1_NONE_SDS5_EXT_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG1_NONE_SDS5_EXT_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG1_NONE_SDS5_EXT_REG1_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG2_NONE_ADDR                                                                        (0xF208)
  #define RTL8380_SDS5_EXT_REG2_NONE_SDS5_EXT_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG2_NONE_SDS5_EXT_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG2_NONE_SDS5_EXT_REG2_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG3_NONE_ADDR                                                                        (0xF20C)
  #define RTL8380_SDS5_EXT_REG3_NONE_SDS5_EXT_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG3_NONE_SDS5_EXT_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG3_NONE_SDS5_EXT_REG3_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG4_NONE_ADDR                                                                        (0xF210)
  #define RTL8380_SDS5_EXT_REG4_NONE_SDS5_EXT_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG4_NONE_SDS5_EXT_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG4_NONE_SDS5_EXT_REG4_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG5_NONE_ADDR                                                                        (0xF214)
  #define RTL8380_SDS5_EXT_REG5_NONE_SDS5_EXT_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG5_NONE_SDS5_EXT_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG5_NONE_SDS5_EXT_REG5_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG6_NONE_ADDR                                                                        (0xF218)
  #define RTL8380_SDS5_EXT_REG6_NONE_SDS5_EXT_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG6_NONE_SDS5_EXT_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG6_NONE_SDS5_EXT_REG6_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG7_NONE_ADDR                                                                        (0xF21C)
  #define RTL8380_SDS5_EXT_REG7_NONE_SDS5_EXT_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG7_NONE_SDS5_EXT_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG7_NONE_SDS5_EXT_REG7_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG8_NONE_ADDR                                                                        (0xF220)
  #define RTL8380_SDS5_EXT_REG8_NONE_SDS5_EXT_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG8_NONE_SDS5_EXT_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG8_NONE_SDS5_EXT_REG8_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG9_NONE_ADDR                                                                        (0xF224)
  #define RTL8380_SDS5_EXT_REG9_NONE_SDS5_EXT_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_EXT_REG9_NONE_SDS5_EXT_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_EXT_REG9_NONE_SDS5_EXT_REG9_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG10_NONE_ADDR                                                                       (0xF228)
  #define RTL8380_SDS5_EXT_REG10_NONE_SDS5_EXT_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG10_NONE_SDS5_EXT_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG10_NONE_SDS5_EXT_REG10_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG11_NONE_ADDR                                                                       (0xF22C)
  #define RTL8380_SDS5_EXT_REG11_NONE_SDS5_EXT_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG11_NONE_SDS5_EXT_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG11_NONE_SDS5_EXT_REG11_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG12_NONE_ADDR                                                                       (0xF230)
  #define RTL8380_SDS5_EXT_REG12_NONE_SDS5_EXT_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG12_NONE_SDS5_EXT_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG12_NONE_SDS5_EXT_REG12_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG13_NONE_ADDR                                                                       (0xF234)
  #define RTL8380_SDS5_EXT_REG13_NONE_SDS5_EXT_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG13_NONE_SDS5_EXT_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG13_NONE_SDS5_EXT_REG13_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG14_NONE_ADDR                                                                       (0xF238)
  #define RTL8380_SDS5_EXT_REG14_NONE_SDS5_EXT_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG14_NONE_SDS5_EXT_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG14_NONE_SDS5_EXT_REG14_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG15_NONE_ADDR                                                                       (0xF23C)
  #define RTL8380_SDS5_EXT_REG15_NONE_SDS5_EXT_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG15_NONE_SDS5_EXT_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG15_NONE_SDS5_EXT_REG15_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG16_NONE_ADDR                                                                       (0xF240)
  #define RTL8380_SDS5_EXT_REG16_NONE_SDS5_EXT_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG16_NONE_SDS5_EXT_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG16_NONE_SDS5_EXT_REG16_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG17_NONE_ADDR                                                                       (0xF244)
  #define RTL8380_SDS5_EXT_REG17_NONE_SDS5_EXT_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG17_NONE_SDS5_EXT_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG17_NONE_SDS5_EXT_REG17_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG18_NONE_ADDR                                                                       (0xF248)
  #define RTL8380_SDS5_EXT_REG18_NONE_SDS5_EXT_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG18_NONE_SDS5_EXT_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG18_NONE_SDS5_EXT_REG18_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG19_NONE_ADDR                                                                       (0xF24C)
  #define RTL8380_SDS5_EXT_REG19_NONE_SDS5_EXT_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG19_NONE_SDS5_EXT_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG19_NONE_SDS5_EXT_REG19_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG20_NONE_ADDR                                                                       (0xF250)
  #define RTL8380_SDS5_EXT_REG20_NONE_SDS5_EXT_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG20_NONE_SDS5_EXT_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG20_NONE_SDS5_EXT_REG20_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG21_NONE_ADDR                                                                       (0xF254)
  #define RTL8380_SDS5_EXT_REG21_NONE_SDS5_EXT_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG21_NONE_SDS5_EXT_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG21_NONE_SDS5_EXT_REG21_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG22_NONE_ADDR                                                                       (0xF258)
  #define RTL8380_SDS5_EXT_REG22_NONE_SDS5_EXT_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG22_NONE_SDS5_EXT_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG22_NONE_SDS5_EXT_REG22_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG23_NONE_ADDR                                                                       (0xF25C)
  #define RTL8380_SDS5_EXT_REG23_NONE_SDS5_EXT_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG23_NONE_SDS5_EXT_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG23_NONE_SDS5_EXT_REG23_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG24_NONE_ADDR                                                                       (0xF260)
  #define RTL8380_SDS5_EXT_REG24_NONE_SDS5_EXT_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG24_NONE_SDS5_EXT_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG24_NONE_SDS5_EXT_REG24_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG25_NONE_ADDR                                                                       (0xF264)
  #define RTL8380_SDS5_EXT_REG25_NONE_SDS5_EXT_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG25_NONE_SDS5_EXT_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG25_NONE_SDS5_EXT_REG25_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG26_NONE_ADDR                                                                       (0xF268)
  #define RTL8380_SDS5_EXT_REG26_NONE_SDS5_EXT_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG26_NONE_SDS5_EXT_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG26_NONE_SDS5_EXT_REG26_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG27_NONE_ADDR                                                                       (0xF26C)
  #define RTL8380_SDS5_EXT_REG27_NONE_SDS5_EXT_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG27_NONE_SDS5_EXT_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG27_NONE_SDS5_EXT_REG27_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG28_NONE_ADDR                                                                       (0xF270)
  #define RTL8380_SDS5_EXT_REG28_NONE_SDS5_EXT_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG28_NONE_SDS5_EXT_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG28_NONE_SDS5_EXT_REG28_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG29_NONE_ADDR                                                                       (0xF274)
  #define RTL8380_SDS5_EXT_REG29_NONE_SDS5_EXT_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG29_NONE_SDS5_EXT_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG29_NONE_SDS5_EXT_REG29_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG30_NONE_ADDR                                                                       (0xF278)
  #define RTL8380_SDS5_EXT_REG30_NONE_SDS5_EXT_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG30_NONE_SDS5_EXT_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG30_NONE_SDS5_EXT_REG30_NONE_OFFSET)

#define RTL8380_SDS5_EXT_REG31_NONE_ADDR                                                                       (0xF27C)
  #define RTL8380_SDS5_EXT_REG31_NONE_SDS5_EXT_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_EXT_REG31_NONE_SDS5_EXT_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_EXT_REG31_NONE_SDS5_EXT_REG31_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG0_NONE_ADDR                                                                        (0xF280)
  #define RTL8380_SDS5_FIB_REG0_NONE_SDS5_FIB_REG0_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG0_NONE_SDS5_FIB_REG0_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG0_NONE_SDS5_FIB_REG0_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG1_NONE_ADDR                                                                        (0xF284)
  #define RTL8380_SDS5_FIB_REG1_NONE_SDS5_FIB_REG1_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG1_NONE_SDS5_FIB_REG1_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG1_NONE_SDS5_FIB_REG1_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG2_NONE_ADDR                                                                        (0xF288)
  #define RTL8380_SDS5_FIB_REG2_NONE_SDS5_FIB_REG2_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG2_NONE_SDS5_FIB_REG2_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG2_NONE_SDS5_FIB_REG2_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG3_NONE_ADDR                                                                        (0xF28C)
  #define RTL8380_SDS5_FIB_REG3_NONE_SDS5_FIB_REG3_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG3_NONE_SDS5_FIB_REG3_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG3_NONE_SDS5_FIB_REG3_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG4_NONE_ADDR                                                                        (0xF290)
  #define RTL8380_SDS5_FIB_REG4_NONE_SDS5_FIB_REG4_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG4_NONE_SDS5_FIB_REG4_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG4_NONE_SDS5_FIB_REG4_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG5_NONE_ADDR                                                                        (0xF294)
  #define RTL8380_SDS5_FIB_REG5_NONE_SDS5_FIB_REG5_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG5_NONE_SDS5_FIB_REG5_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG5_NONE_SDS5_FIB_REG5_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG6_NONE_ADDR                                                                        (0xF298)
  #define RTL8380_SDS5_FIB_REG6_NONE_SDS5_FIB_REG6_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG6_NONE_SDS5_FIB_REG6_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG6_NONE_SDS5_FIB_REG6_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG7_NONE_ADDR                                                                        (0xF29C)
  #define RTL8380_SDS5_FIB_REG7_NONE_SDS5_FIB_REG7_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG7_NONE_SDS5_FIB_REG7_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG7_NONE_SDS5_FIB_REG7_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG8_NONE_ADDR                                                                        (0xF2A0)
  #define RTL8380_SDS5_FIB_REG8_NONE_SDS5_FIB_REG8_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG8_NONE_SDS5_FIB_REG8_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG8_NONE_SDS5_FIB_REG8_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG9_NONE_ADDR                                                                        (0xF2A4)
  #define RTL8380_SDS5_FIB_REG9_NONE_SDS5_FIB_REG9_NONE_OFFSET                                                 (0)
  #define RTL8380_SDS5_FIB_REG9_NONE_SDS5_FIB_REG9_NONE_MASK                                                   (0xFFFF << RTL8380_SDS5_FIB_REG9_NONE_SDS5_FIB_REG9_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG10_NONE_ADDR                                                                       (0xF2A8)
  #define RTL8380_SDS5_FIB_REG10_NONE_SDS5_FIB_REG10_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG10_NONE_SDS5_FIB_REG10_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG10_NONE_SDS5_FIB_REG10_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG11_NONE_ADDR                                                                       (0xF2AC)
  #define RTL8380_SDS5_FIB_REG11_NONE_SDS5_FIB_REG11_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG11_NONE_SDS5_FIB_REG11_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG11_NONE_SDS5_FIB_REG11_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG12_NONE_ADDR                                                                       (0xF2B0)
  #define RTL8380_SDS5_FIB_REG12_NONE_SDS5_FIB_REG12_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG12_NONE_SDS5_FIB_REG12_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG12_NONE_SDS5_FIB_REG12_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG13_NONE_ADDR                                                                       (0xF2B4)
  #define RTL8380_SDS5_FIB_REG13_NONE_SDS5_FIB_REG13_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG13_NONE_SDS5_FIB_REG13_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG13_NONE_SDS5_FIB_REG13_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG14_NONE_ADDR                                                                       (0xF2B8)
  #define RTL8380_SDS5_FIB_REG14_NONE_SDS5_FIB_REG14_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG14_NONE_SDS5_FIB_REG14_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG14_NONE_SDS5_FIB_REG14_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG15_NONE_ADDR                                                                       (0xF2BC)
  #define RTL8380_SDS5_FIB_REG15_NONE_SDS5_FIB_REG15_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG15_NONE_SDS5_FIB_REG15_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG15_NONE_SDS5_FIB_REG15_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG16_NONE_ADDR                                                                       (0xF2C0)
  #define RTL8380_SDS5_FIB_REG16_NONE_SDS5_FIB_REG16_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG16_NONE_SDS5_FIB_REG16_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG16_NONE_SDS5_FIB_REG16_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG17_NONE_ADDR                                                                       (0xF2C4)
  #define RTL8380_SDS5_FIB_REG17_NONE_SDS5_FIB_REG17_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG17_NONE_SDS5_FIB_REG17_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG17_NONE_SDS5_FIB_REG17_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG18_NONE_ADDR                                                                       (0xF2C8)
  #define RTL8380_SDS5_FIB_REG18_NONE_SDS5_FIB_REG18_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG18_NONE_SDS5_FIB_REG18_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG18_NONE_SDS5_FIB_REG18_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG19_NONE_ADDR                                                                       (0xF2CC)
  #define RTL8380_SDS5_FIB_REG19_NONE_SDS5_FIB_REG19_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG19_NONE_SDS5_FIB_REG19_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG19_NONE_SDS5_FIB_REG19_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG20_NONE_ADDR                                                                       (0xF2D0)
  #define RTL8380_SDS5_FIB_REG20_NONE_SDS5_FIB_REG20_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG20_NONE_SDS5_FIB_REG20_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG20_NONE_SDS5_FIB_REG20_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG21_NONE_ADDR                                                                       (0xF2D4)
  #define RTL8380_SDS5_FIB_REG21_NONE_SDS5_FIB_REG21_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG21_NONE_SDS5_FIB_REG21_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG21_NONE_SDS5_FIB_REG21_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG22_NONE_ADDR                                                                       (0xF2D8)
  #define RTL8380_SDS5_FIB_REG22_NONE_SDS5_FIB_REG22_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG22_NONE_SDS5_FIB_REG22_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG22_NONE_SDS5_FIB_REG22_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG23_NONE_ADDR                                                                       (0xF2DC)
  #define RTL8380_SDS5_FIB_REG23_NONE_SDS5_FIB_REG23_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG23_NONE_SDS5_FIB_REG23_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG23_NONE_SDS5_FIB_REG23_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG24_NONE_ADDR                                                                       (0xF2E0)
  #define RTL8380_SDS5_FIB_REG24_NONE_SDS5_FIB_REG24_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG24_NONE_SDS5_FIB_REG24_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG24_NONE_SDS5_FIB_REG24_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG25_NONE_ADDR                                                                       (0xF2E4)
  #define RTL8380_SDS5_FIB_REG25_NONE_SDS5_FIB_REG25_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG25_NONE_SDS5_FIB_REG25_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG25_NONE_SDS5_FIB_REG25_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG26_NONE_ADDR                                                                       (0xF2E8)
  #define RTL8380_SDS5_FIB_REG26_NONE_SDS5_FIB_REG26_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG26_NONE_SDS5_FIB_REG26_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG26_NONE_SDS5_FIB_REG26_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG27_NONE_ADDR                                                                       (0xF2EC)
  #define RTL8380_SDS5_FIB_REG27_NONE_SDS5_FIB_REG27_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG27_NONE_SDS5_FIB_REG27_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG27_NONE_SDS5_FIB_REG27_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG28_NONE_ADDR                                                                       (0xF2F0)
  #define RTL8380_SDS5_FIB_REG28_NONE_SDS5_FIB_REG28_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG28_NONE_SDS5_FIB_REG28_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG28_NONE_SDS5_FIB_REG28_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG29_NONE_ADDR                                                                       (0xF2F4)
  #define RTL8380_SDS5_FIB_REG29_NONE_SDS5_FIB_REG29_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG29_NONE_SDS5_FIB_REG29_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG29_NONE_SDS5_FIB_REG29_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG30_NONE_ADDR                                                                       (0xF2F8)
  #define RTL8380_SDS5_FIB_REG30_NONE_SDS5_FIB_REG30_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG30_NONE_SDS5_FIB_REG30_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG30_NONE_SDS5_FIB_REG30_NONE_OFFSET)

#define RTL8380_SDS5_FIB_REG31_NONE_ADDR                                                                       (0xF2FC)
  #define RTL8380_SDS5_FIB_REG31_NONE_SDS5_FIB_REG31_NONE_OFFSET                                               (0)
  #define RTL8380_SDS5_FIB_REG31_NONE_SDS5_FIB_REG31_NONE_MASK                                                 (0xFFFF << RTL8380_SDS5_FIB_REG31_NONE_SDS5_FIB_REG31_NONE_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG0_ADDR                                                                         (0xF300)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_RST_OFFSET                                                         (15)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET                                                         (14)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                   (13)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET                                                        (12)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET                                                       (11)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET                                                         (10)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET                                                     (9)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET                                                     (8)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_SDS_DUMMY86_OFFSET                                                         (7)
  #define RTL8380_SDS5_FIB_EXT_REG0_SDS_DUMMY86_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG0_SDS_DUMMY86_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                   (6)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET                                                       (5)
  #define RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG0_SDS_DUMMY87_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_EXT_REG0_SDS_DUMMY87_MASK                                                           (0x1F << RTL8380_SDS5_FIB_EXT_REG0_SDS_DUMMY87_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG1_ADDR                                                                         (0xF304)
  #define RTL8380_SDS5_FIB_EXT_REG1_CAPBILITY_OFFSET                                                           (6)
  #define RTL8380_SDS5_FIB_EXT_REG1_CAPBILITY_MASK                                                             (0x3FF << RTL8380_SDS5_FIB_EXT_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG1_AN_COMPLETE_OFFSET                                                         (5)
  #define RTL8380_SDS5_FIB_EXT_REG1_AN_COMPLETE_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG1_R_FAULT_OFFSET                                                             (4)
  #define RTL8380_SDS5_FIB_EXT_REG1_R_FAULT_MASK                                                               (0x1 << RTL8380_SDS5_FIB_EXT_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG1_NWAY_ABILITY_OFFSET                                                        (3)
  #define RTL8380_SDS5_FIB_EXT_REG1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8380_SDS5_FIB_EXT_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG1_LINK_STATUS_OFFSET                                                         (2)
  #define RTL8380_SDS5_FIB_EXT_REG1_LINK_STATUS_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG1_JABBER_DETECT_OFFSET                                                       (1)
  #define RTL8380_SDS5_FIB_EXT_REG1_JABBER_DETECT_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET                                                  (0)
  #define RTL8380_SDS5_FIB_EXT_REG1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8380_SDS5_FIB_EXT_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG2_ADDR                                                                         (0xF308)
  #define RTL8380_SDS5_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET                                                    (0)
  #define RTL8380_SDS5_FIB_EXT_REG2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8380_SDS5_FIB_EXT_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG3_ADDR                                                                         (0xF30C)
  #define RTL8380_SDS5_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET                                                    (10)
  #define RTL8380_SDS5_FIB_EXT_REG3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8380_SDS5_FIB_EXT_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG3_MODEL_NO_0500_OFFSET                                                       (4)
  #define RTL8380_SDS5_FIB_EXT_REG3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8380_SDS5_FIB_EXT_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG3_REVISION_NO_0300_OFFSET                                                    (0)
  #define RTL8380_SDS5_FIB_EXT_REG3_REVISION_NO_0300_MASK                                                      (0xF << RTL8380_SDS5_FIB_EXT_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG4_ADDR                                                                         (0xF310)
  #define RTL8380_SDS5_FIB_EXT_REG4_TX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS5_FIB_EXT_REG4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS5_FIB_EXT_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG5_ADDR                                                                         (0xF314)
  #define RTL8380_SDS5_FIB_EXT_REG5_RX_CFG_REG_OFFSET                                                          (0)
  #define RTL8380_SDS5_FIB_EXT_REG5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8380_SDS5_FIB_EXT_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG6_ADDR                                                                         (0xF318)
  #define RTL8380_SDS5_FIB_EXT_REG6_SDS_DUMMY88_OFFSET                                                         (3)
  #define RTL8380_SDS5_FIB_EXT_REG6_SDS_DUMMY88_MASK                                                           (0x1FFF << RTL8380_SDS5_FIB_EXT_REG6_SDS_DUMMY88_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG6_FIB_NP_EN_OFFSET                                                           (2)
  #define RTL8380_SDS5_FIB_EXT_REG6_FIB_NP_EN_MASK                                                             (0x1 << RTL8380_SDS5_FIB_EXT_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG6_RXPAGE_OFFSET                                                              (1)
  #define RTL8380_SDS5_FIB_EXT_REG6_RXPAGE_MASK                                                                (0x1 << RTL8380_SDS5_FIB_EXT_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG6_SDS_DUMMY89_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_EXT_REG6_SDS_DUMMY89_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG6_SDS_DUMMY89_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG7_ADDR                                                                         (0xF31C)
  #define RTL8380_SDS5_FIB_EXT_REG7_MR_NP_TX_OFFSET                                                            (0)
  #define RTL8380_SDS5_FIB_EXT_REG7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8380_SDS5_FIB_EXT_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG8_ADDR                                                                         (0xF320)
  #define RTL8380_SDS5_FIB_EXT_REG8_MR_NP_RX_OFFSET                                                            (0)
  #define RTL8380_SDS5_FIB_EXT_REG8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8380_SDS5_FIB_EXT_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG9_ADDR                                                                         (0xF324)
  #define RTL8380_SDS5_FIB_EXT_REG9_SDS_DUMMY90_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_EXT_REG9_SDS_DUMMY90_MASK                                                           (0xFFFF << RTL8380_SDS5_FIB_EXT_REG9_SDS_DUMMY90_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG10_ADDR                                                                        (0xF328)
  #define RTL8380_SDS5_FIB_EXT_REG10_SDS_DUMMY91_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG10_SDS_DUMMY91_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG10_SDS_DUMMY91_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG11_ADDR                                                                        (0xF32C)
  #define RTL8380_SDS5_FIB_EXT_REG11_SDS_DUMMY92_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG11_SDS_DUMMY92_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG11_SDS_DUMMY92_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG12_ADDR                                                                        (0xF330)
  #define RTL8380_SDS5_FIB_EXT_REG12_SDS_DUMMY93_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG12_SDS_DUMMY93_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG12_SDS_DUMMY93_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG13_ADDR                                                                        (0xF334)
  #define RTL8380_SDS5_FIB_EXT_REG13_INDR_FUNC_OFFSET                                                          (14)
  #define RTL8380_SDS5_FIB_EXT_REG13_INDR_FUNC_MASK                                                            (0x3 << RTL8380_SDS5_FIB_EXT_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET                                                   (5)
  #define RTL8380_SDS5_FIB_EXT_REG13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8380_SDS5_FIB_EXT_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG13_INDR_DEVAD_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_EXT_REG13_INDR_DEVAD_MASK                                                           (0x1F << RTL8380_SDS5_FIB_EXT_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG14_ADDR                                                                        (0xF338)
  #define RTL8380_SDS5_FIB_EXT_REG14_MMDRDBUS_OFFSET                                                           (0)
  #define RTL8380_SDS5_FIB_EXT_REG14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8380_SDS5_FIB_EXT_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG15_ADDR                                                                        (0xF33C)
  #define RTL8380_SDS5_FIB_EXT_REG15_SDS_DUMMY94_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG15_SDS_DUMMY94_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG15_SDS_DUMMY94_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG16_ADDR                                                                        (0xF340)
  #define RTL8380_SDS5_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET                                                     (15)
  #define RTL8380_SDS5_FIB_EXT_REG16_DUMMY_REG16_15_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG16_DUMMY_REG16_15_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET                                                      (14)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_FIB1G_MASK                                                        (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET                                                      (13)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_FIB1G_MASK                                                        (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_FIB1G_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET                                                 (12)
  #define RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET                                                 (11)
  #define RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_MASK                                                   (0x1 << RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET                                                    (10)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_FIB1G_MASK                                                      (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET                                                       (9)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_QSGP_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_QSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET                                                       (8)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_QSGP_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_QSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET                                                  (7)
  #define RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET                                                  (6)
  #define RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_MASK                                                    (0x1 << RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET                                                     (5)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_QSGP_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET                                                       (4)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_RSGP_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_RSG_RSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET                                                       (3)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_RSGP_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_STD_RSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET                                                  (2)
  #define RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS5_FIB_EXT_REG16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET                                                  (1)
  #define RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_MASK                                                    (0x1 << RTL8380_SDS5_FIB_EXT_REG16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET                                                     (0)
  #define RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_RSGP_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG16_EEE_QUIET_RSGP_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG17_ADDR                                                                        (0xF344)
  #define RTL8380_SDS5_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET                                                   (5)
  #define RTL8380_SDS5_FIB_EXT_REG17_DUMMY_REG17_1505_MASK                                                     (0x7FF << RTL8380_SDS5_FIB_EXT_REG17_DUMMY_REG17_1505_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET                                                     (4)
  #define RTL8380_SDS5_FIB_EXT_REG17_EEE_RSG_FIB100_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG17_EEE_RSG_FIB100_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET                                                     (3)
  #define RTL8380_SDS5_FIB_EXT_REG17_EEE_STD_FIB100_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG17_EEE_STD_FIB100_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET                                                (2)
  #define RTL8380_SDS5_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS5_FIB_EXT_REG17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET                                                (1)
  #define RTL8380_SDS5_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_MASK                                                  (0x1 << RTL8380_SDS5_FIB_EXT_REG17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET                                                   (0)
  #define RTL8380_SDS5_FIB_EXT_REG17_EEE_QUIET_FIB100_MASK                                                     (0x1 << RTL8380_SDS5_FIB_EXT_REG17_EEE_QUIET_FIB100_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG18_ADDR                                                                        (0xF348)
  #define RTL8380_SDS5_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET                                                   (9)
  #define RTL8380_SDS5_FIB_EXT_REG18_DUMMY_REG18_1509_MASK                                                     (0x7F << RTL8380_SDS5_FIB_EXT_REG18_DUMMY_REG18_1509_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG18_TX_TR_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS5_FIB_EXT_REG18_TX_TR_TIMER_MASK                                                          (0x7 << RTL8380_SDS5_FIB_EXT_REG18_TX_TR_TIMER_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS5_FIB_EXT_REG18_TX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS5_FIB_EXT_REG18_TX_TQ_TIMER_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG18_TX_TS_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG18_TX_TS_TIMER_MASK                                                          (0x7 << RTL8380_SDS5_FIB_EXT_REG18_TX_TS_TIMER_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG19_ADDR                                                                        (0xF34C)
  #define RTL8380_SDS5_FIB_EXT_REG19_CFG_TX_MODE_OFFSET                                                        (14)
  #define RTL8380_SDS5_FIB_EXT_REG19_CFG_TX_MODE_MASK                                                          (0x3 << RTL8380_SDS5_FIB_EXT_REG19_CFG_TX_MODE_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET                                                     (13)
  #define RTL8380_SDS5_FIB_EXT_REG19_DET_IDLE32_DIS_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG19_DET_IDLE32_DIS_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG19_DET_CG_DIS_OFFSET                                                         (12)
  #define RTL8380_SDS5_FIB_EXT_REG19_DET_CG_DIS_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG19_DET_CG_DIS_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET                                                    (11)
  #define RTL8380_SDS5_FIB_EXT_REG19_CFG_LINK_OK_SEL_MASK                                                      (0x1 << RTL8380_SDS5_FIB_EXT_REG19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_TS_TIMER_OFFSET                                                        (9)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_TS_TIMER_MASK                                                          (0x3 << RTL8380_SDS5_FIB_EXT_REG19_RX_TS_TIMER_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_WF_TIMER_OFFSET                                                        (6)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_WF_TIMER_MASK                                                          (0x7 << RTL8380_SDS5_FIB_EXT_REG19_RX_WF_TIMER_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_TW_TIMER_OFFSET                                                        (3)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_TW_TIMER_MASK                                                          (0x7 << RTL8380_SDS5_FIB_EXT_REG19_RX_TW_TIMER_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG19_RX_TQ_TIMER_MASK                                                          (0x7 << RTL8380_SDS5_FIB_EXT_REG19_RX_TQ_TIMER_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG20_ADDR                                                                        (0xF350)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET                                                        (15)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_SFD_SEL_MASK                                                          (0x1 << RTL8380_SDS5_FIB_EXT_REG20_CFG_SFD_SEL_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET                                                       (14)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE_SEL_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE_SEL_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_CG_SEL_OFFSET                                                         (13)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_CG_SEL_MASK                                                           (0x1 << RTL8380_SDS5_FIB_EXT_REG20_CFG_CG_SEL_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET                                                     (8)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE32_CNT_MASK                                                       (0x1F << RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET                                                       (4)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE_CNT_MASK                                                         (0xF << RTL8380_SDS5_FIB_EXT_REG20_CFG_IDLE_CNT_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_CG_CNT_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_EXT_REG20_CFG_CG_CNT_MASK                                                           (0xF << RTL8380_SDS5_FIB_EXT_REG20_CFG_CG_CNT_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG21_ADDR                                                                        (0xF354)
  #define RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET                                                   (13)
  #define RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_1513_MASK                                                     (0x7 << RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_1513_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET                                                   (4)
  #define RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_1204_MASK                                                     (0x1FF << RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_1204_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET                                                   (0)
  #define RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_0300_MASK                                                     (0xF << RTL8380_SDS5_FIB_EXT_REG21_DUMMY_REG21_0300_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG22_ADDR                                                                        (0xF358)
  #define RTL8380_SDS5_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET                                                     (15)
  #define RTL8380_SDS5_FIB_EXT_REG22_CFG_EPON_INTEN_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG22_CFG_EPON_INTEN_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET                                                     (14)
  #define RTL8380_SDS5_FIB_EXT_REG22_CFG_LINK_INTEN_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG22_CFG_LINK_INTEN_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET                                                   (2)
  #define RTL8380_SDS5_FIB_EXT_REG22_DUMMY_REG22_1302_MASK                                                     (0xFFF << RTL8380_SDS5_FIB_EXT_REG22_DUMMY_REG22_1302_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG22_DET_EPON_INT_OFFSET                                                       (1)
  #define RTL8380_SDS5_FIB_EXT_REG22_DET_EPON_INT_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG22_DET_EPON_INT_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG22_SDS_LINK_INT_OFFSET                                                       (0)
  #define RTL8380_SDS5_FIB_EXT_REG22_SDS_LINK_INT_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG22_SDS_LINK_INT_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG23_ADDR                                                                        (0xF35C)
  #define RTL8380_SDS5_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET                                                   (8)
  #define RTL8380_SDS5_FIB_EXT_REG23_DUMMY_REG23_1508_MASK                                                     (0xFF << RTL8380_SDS5_FIB_EXT_REG23_DUMMY_REG23_1508_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET                                                (4)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_MASK                                                  (0xF << RTL8380_SDS5_FIB_EXT_REG23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET                                                       (3)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_LINK_SEL_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG23_CFG_LINK_SEL_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET                                                       (2)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_EEEP_ENB_MASK                                                         (0x1 << RTL8380_SDS5_FIB_EXT_REG23_CFG_EEEP_ENB_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET                                                  (1)
  #define RTL8380_SDS5_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_MASK                                                    (0x1 << RTL8380_SDS5_FIB_EXT_REG23_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8380_SDS5_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET                                                     (0)
  #define RTL8380_SDS5_FIB_EXT_REG23_DUMMY_REG23_00_MASK                                                       (0x1 << RTL8380_SDS5_FIB_EXT_REG23_DUMMY_REG23_00_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG24_ADDR                                                                        (0xF360)
  #define RTL8380_SDS5_FIB_EXT_REG24_DBG_NXP_OFFSET                                                            (0)
  #define RTL8380_SDS5_FIB_EXT_REG24_DBG_NXP_MASK                                                              (0xFFFF << RTL8380_SDS5_FIB_EXT_REG24_DBG_NXP_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG25_ADDR                                                                        (0xF364)
  #define RTL8380_SDS5_FIB_EXT_REG25_SDS_DUMMY95_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG25_SDS_DUMMY95_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG25_SDS_DUMMY95_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG26_ADDR                                                                        (0xF368)
  #define RTL8380_SDS5_FIB_EXT_REG26_SDS_DUMMY96_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG26_SDS_DUMMY96_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG26_SDS_DUMMY96_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG27_ADDR                                                                        (0xF36C)
  #define RTL8380_SDS5_FIB_EXT_REG27_SDS_DUMMY97_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG27_SDS_DUMMY97_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG27_SDS_DUMMY97_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG28_ADDR                                                                        (0xF370)
  #define RTL8380_SDS5_FIB_EXT_REG28_SDS_DUMMY98_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG28_SDS_DUMMY98_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG28_SDS_DUMMY98_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG29_ADDR                                                                        (0xF374)
  #define RTL8380_SDS5_FIB_EXT_REG29_SDS_DUMMY99_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_EXT_REG29_SDS_DUMMY99_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_EXT_REG29_SDS_DUMMY99_OFFSET)

#define RTL8380_SDS5_FIB_EXT_REG30_ADDR                                                                        (0xF378)
  #define RTL8380_SDS5_FIB_EXT_REG30_SDS_DUMMY100_OFFSET                                                       (0)
  #define RTL8380_SDS5_FIB_EXT_REG30_SDS_DUMMY100_MASK                                                         (0xFFFF << RTL8380_SDS5_FIB_EXT_REG30_SDS_DUMMY100_OFFSET)

#define RTL8380_SDS_DUMMY101_ADDR                                                                              (0xF37C)
  #define RTL8380_SDS_DUMMY101_SDS_DUMMY101_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY101_SDS_DUMMY101_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY101_SDS_DUMMY101_OFFSET)

#define RTL8380_SDS0_EXT_REG0_ADDR                                                                             (0xF380)
  #define RTL8380_SDS0_EXT_REG0_VAL_RSTB_BITERR_OFFSET                                                         (15)
  #define RTL8380_SDS0_EXT_REG0_VAL_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG0_VAL_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_RSTB_BITERR_OFFSET                                                         (14)
  #define RTL8380_SDS0_EXT_REG0_FRC_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG0_FRC_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_VAL_V2ANALOG_OFFSET                                                            (13)
  #define RTL8380_SDS0_EXT_REG0_VAL_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS0_EXT_REG0_VAL_V2ANALOG_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_V2ANALOG_OFFSET                                                            (12)
  #define RTL8380_SDS0_EXT_REG0_FRC_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS0_EXT_REG0_FRC_V2ANALOG_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_VAL_PDOWN_OFFSET                                                               (11)
  #define RTL8380_SDS0_EXT_REG0_VAL_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS0_EXT_REG0_VAL_PDOWN_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_PDOWN_OFFSET                                                               (10)
  #define RTL8380_SDS0_EXT_REG0_FRC_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS0_EXT_REG0_FRC_PDOWN_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_VAL_RXEN_OFFSET                                                                (9)
  #define RTL8380_SDS0_EXT_REG0_VAL_RXEN_MASK                                                                  (0x1 << RTL8380_SDS0_EXT_REG0_VAL_RXEN_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_RXEN_OFFSET                                                                (8)
  #define RTL8380_SDS0_EXT_REG0_FRC_RXEN_MASK                                                                  (0x1 << RTL8380_SDS0_EXT_REG0_FRC_RXEN_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_VAL_CMUEN_OFFSET                                                               (7)
  #define RTL8380_SDS0_EXT_REG0_VAL_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS0_EXT_REG0_VAL_CMUEN_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_CMUEN_OFFSET                                                               (6)
  #define RTL8380_SDS0_EXT_REG0_FRC_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS0_EXT_REG0_FRC_CMUEN_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_VAL_RXIDLE_OFFSET                                                              (5)
  #define RTL8380_SDS0_EXT_REG0_VAL_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS0_EXT_REG0_VAL_RXIDLE_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_RXIDLE_OFFSET                                                              (4)
  #define RTL8380_SDS0_EXT_REG0_FRC_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS0_EXT_REG0_FRC_RXIDLE_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_VAL_CLKRDY_OFFSET                                                              (3)
  #define RTL8380_SDS0_EXT_REG0_VAL_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS0_EXT_REG0_VAL_CLKRDY_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_CLKRDY_OFFSET                                                              (2)
  #define RTL8380_SDS0_EXT_REG0_FRC_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS0_EXT_REG0_FRC_CLKRDY_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_VAL_BER_NOTIFY_OFFSET                                                          (1)
  #define RTL8380_SDS0_EXT_REG0_VAL_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG0_VAL_BER_NOTIFY_OFFSET)
  #define RTL8380_SDS0_EXT_REG0_FRC_BER_NOTIFY_OFFSET                                                          (0)
  #define RTL8380_SDS0_EXT_REG0_FRC_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG0_FRC_BER_NOTIFY_OFFSET)

#define RTL8380_SDS0_EXT_REG1_ADDR                                                                             (0xF384)
  #define RTL8380_SDS0_EXT_REG1_ANA_RG1X_OFFSET                                                                (0)
  #define RTL8380_SDS0_EXT_REG1_ANA_RG1X_MASK                                                                  (0xFFFF << RTL8380_SDS0_EXT_REG1_ANA_RG1X_OFFSET)

#define RTL8380_SDS0_EXT_REG2_ADDR                                                                             (0xF388)
  #define RTL8380_SDS0_EXT_REG2_REG_CLKOUT_D_OFFSET                                                            (13)
  #define RTL8380_SDS0_EXT_REG2_REG_CLKOUT_D_MASK                                                              (0x7 << RTL8380_SDS0_EXT_REG2_REG_CLKOUT_D_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_CLKOUT_EN_OFFSET                                                           (11)
  #define RTL8380_SDS0_EXT_REG2_REG_CLKOUT_EN_MASK                                                             (0x3 << RTL8380_SDS0_EXT_REG2_REG_CLKOUT_EN_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_LCVCO_EN_21_BUF_OFFSET                                                     (10)
  #define RTL8380_SDS0_EXT_REG2_REG_LCVCO_EN_21_BUF_MASK                                                       (0x1 << RTL8380_SDS0_EXT_REG2_REG_LCVCO_EN_21_BUF_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_BG_OFFSET                                                                  (8)
  #define RTL8380_SDS0_EXT_REG2_REG_BG_MASK                                                                    (0x3 << RTL8380_SDS0_EXT_REG2_REG_BG_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_IB_CENTER_FILTER_OFFSET                                                    (7)
  #define RTL8380_SDS0_EXT_REG2_REG_IB_CENTER_FILTER_MASK                                                      (0x1 << RTL8380_SDS0_EXT_REG2_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_IB_LANE_FILTER_OFFSET                                                      (6)
  #define RTL8380_SDS0_EXT_REG2_REG_IB_LANE_FILTER_MASK                                                        (0x1 << RTL8380_SDS0_EXT_REG2_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_IBRX_BOOSTER_OFFSET                                                        (5)
  #define RTL8380_SDS0_EXT_REG2_REG_IBRX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS0_EXT_REG2_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_IBTX_BOOSTER_OFFSET                                                        (4)
  #define RTL8380_SDS0_EXT_REG2_REG_IBTX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS0_EXT_REG2_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_IBRXSEL_OFFSET                                                             (2)
  #define RTL8380_SDS0_EXT_REG2_REG_IBRXSEL_MASK                                                               (0x3 << RTL8380_SDS0_EXT_REG2_REG_IBRXSEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG2_REG_IBTXSEL_OFFSET                                                             (0)
  #define RTL8380_SDS0_EXT_REG2_REG_IBTXSEL_MASK                                                               (0x3 << RTL8380_SDS0_EXT_REG2_REG_IBTXSEL_OFFSET)

#define RTL8380_SDS0_EXT_REG3_ADDR                                                                             (0xF38C)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_NADJR_OFFSET                                                            (12)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_NADJR_MASK                                                              (0xF << RTL8380_SDS0_EXT_REG3_REG_Z0_NADJR_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_NAUTO_K_OFFSET                                                          (11)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_NAUTO_K_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG3_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_PADJR_OFFSET                                                            (7)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_PADJR_MASK                                                              (0xF << RTL8380_SDS0_EXT_REG3_REG_Z0_PADJR_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_PAUTO_K_OFFSET                                                          (6)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_PAUTO_K_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG3_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_TUNE_OFFSET                                                             (5)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_TUNE_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG3_REG_Z0_TUNE_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_TEST_OFFSET                                                             (4)
  #define RTL8380_SDS0_EXT_REG3_REG_Z0_TEST_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG3_REG_Z0_TEST_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_LCVCO_SEL_IBX_OFFSET                                                           (3)
  #define RTL8380_SDS0_EXT_REG3_LCVCO_SEL_IBX_MASK                                                             (0x1 << RTL8380_SDS0_EXT_REG3_LCVCO_SEL_IBX_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_GLB_DM2_OFFSET                                                             (2)
  #define RTL8380_SDS0_EXT_REG3_REG_GLB_DM2_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG3_REG_GLB_DM2_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_CML_SEL_OFFSET                                                             (1)
  #define RTL8380_SDS0_EXT_REG3_REG_CML_SEL_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG3_REG_CML_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG3_REG_GLB_DM0_OFFSET                                                             (0)
  #define RTL8380_SDS0_EXT_REG3_REG_GLB_DM0_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG3_REG_GLB_DM0_OFFSET)

#define RTL8380_SDS0_EXT_REG4_ADDR                                                                             (0xF390)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_CALI_OFFSET                                                           (14)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_CALI_MASK                                                             (0x3 << RTL8380_SDS0_EXT_REG4_REG_OOBS_CALI_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_CALSEL_OFFSET                                                         (13)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_CALSEL_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG4_REG_OOBS_CALSEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_CKSEL_OFFSET                                                          (12)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_CKSEL_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG4_REG_OOBS_CKSEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_FORCECAL_OFFSET                                                       (11)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_FORCECAL_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG4_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_FREQSEL_OFFSET                                                        (10)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_FREQSEL_MASK                                                          (0x1 << RTL8380_SDS0_EXT_REG4_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_NSQDLY_OFFSET                                                         (9)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_NSQDLY_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG4_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET                                                  (8)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_MASK                                                    (0x1 << RTL8380_SDS0_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_SEL_OFFSET                                                            (7)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_SEL_MASK                                                              (0x1 << RTL8380_SDS0_EXT_REG4_REG_OOBS_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_SEN_OFFSET                                                            (2)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_SEN_MASK                                                              (0x1F << RTL8380_SDS0_EXT_REG4_REG_OOBS_SEN_OFFSET)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_VCM_OFFSET                                                            (0)
  #define RTL8380_SDS0_EXT_REG4_REG_OOBS_VCM_MASK                                                              (0x3 << RTL8380_SDS0_EXT_REG4_REG_OOBS_VCM_OFFSET)

#define RTL8380_SDS0_EXT_REG5_ADDR                                                                             (0xF394)
  #define RTL8380_SDS0_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET                                                  (15)
  #define RTL8380_SDS0_EXT_REG5_REG_CDR_BYPASS_SDM_INT_MASK                                                    (0x1 << RTL8380_SDS0_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8380_SDS0_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET                                                   (14)
  #define RTL8380_SDS0_EXT_REG5_REG_CDR_EN_LPF_MANUAL_MASK                                                     (0x1 << RTL8380_SDS0_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8380_SDS0_EXT_REG5_REG_CDR_INT_INIT_OFFSET                                                        (0)
  #define RTL8380_SDS0_EXT_REG5_REG_CDR_INT_INIT_MASK                                                          (0x3FFF << RTL8380_SDS0_EXT_REG5_REG_CDR_INT_INIT_OFFSET)

#define RTL8380_SDS0_EXT_REG6_ADDR                                                                             (0xF398)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KD_OFFSET                                                              (15)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KD_MASK                                                                (0x1 << RTL8380_SDS0_EXT_REG6_REG_CDR_KD_OFFSET)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KI_OFFSET                                                              (12)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KI_MASK                                                                (0x7 << RTL8380_SDS0_EXT_REG6_REG_CDR_KI_OFFSET)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KP1_OFFSET                                                             (9)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KP1_MASK                                                               (0x7 << RTL8380_SDS0_EXT_REG6_REG_CDR_KP1_OFFSET)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KP2_OFFSET                                                             (6)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_KP2_MASK                                                               (0x7 << RTL8380_SDS0_EXT_REG6_REG_CDR_KP2_OFFSET)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET                                                      (5)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_PWR_DWN_EN_MASK                                                        (0x1 << RTL8380_SDS0_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET                                                   (3)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_MASK                                                     (0x3 << RTL8380_SDS0_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET                                                      (2)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_DATA_ORDER_MASK                                                        (0x1 << RTL8380_SDS0_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET                                                     (0)
  #define RTL8380_SDS0_EXT_REG6_REG_CDR_SEL_TESTOUT_MASK                                                       (0x3 << RTL8380_SDS0_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8380_SDS0_EXT_REG7_ADDR                                                                             (0xF39C)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET                                                     (15)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_ACC2_MANUAL_MASK                                                       (0x1 << RTL8380_SDS0_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET                                                     (5)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_ACC2_PERIOD_MASK                                                       (0x3FF << RTL8380_SDS0_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_SQU_TRI_OFFSET                                                         (4)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_SQU_TRI_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG7_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET                                                      (0)
  #define RTL8380_SDS0_EXT_REG7_REG_CDR_EN_M_VALUE_MASK                                                        (0xF << RTL8380_SDS0_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8380_SDS0_EXT_REG8_ADDR                                                                             (0xF3A0)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET                                                      (11)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_ST_M_VALUE_MASK                                                        (0x1F << RTL8380_SDS0_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET                                                       (10)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_PI_M_MODE_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET                                                    (9)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_RESET_MANUAL_MASK                                                      (0x1 << RTL8380_SDS0_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_RESET_SEL_OFFSET                                                       (8)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_RESET_SEL_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG8_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_DM_OFFSET                                                              (0)
  #define RTL8380_SDS0_EXT_REG8_REG_CDR_DM_MASK                                                                (0xFF << RTL8380_SDS0_EXT_REG8_REG_CDR_DM_OFFSET)

#define RTL8380_SDS0_EXT_REG9_ADDR                                                                             (0xF3A4)
  #define RTL8380_SDS0_EXT_REG9_REG_EN_CLKREQ_OFFSET                                                           (15)
  #define RTL8380_SDS0_EXT_REG9_REG_EN_CLKREQ_MASK                                                             (0x1 << RTL8380_SDS0_EXT_REG9_REG_EN_CLKREQ_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_EN_SATA_OFFSET                                                             (14)
  #define RTL8380_SDS0_EXT_REG9_REG_EN_SATA_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG9_REG_EN_SATA_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RXDSEL_OFFSET                                                              (12)
  #define RTL8380_SDS0_EXT_REG9_REG_RXDSEL_MASK                                                                (0x3 << RTL8380_SDS0_EXT_REG9_REG_RXDSEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_DCVS_SEL_OFFSET                                                         (11)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_DCVS_SEL_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG9_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET                                                       (10)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EN_KOFFSET_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EN_SELF_OFFSET                                                          (9)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EN_SELF_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG9_REG_RX_EN_SELF_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EN_TEST_OFFSET                                                          (8)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EN_TEST_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG9_REG_RX_EN_TEST_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ2SEL_OFFSET                                                           (6)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ2SEL_MASK                                                             (0x3 << RTL8380_SDS0_EXT_REG9_REG_RX_EQ2SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET                                                     (5)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_EN_SLICER_MASK                                                       (0x1 << RTL8380_SDS0_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_GAIN_OFFSET                                                          (3)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_GAIN_MASK                                                            (0x3 << RTL8380_SDS0_EXT_REG9_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_HOLD_OFFSET                                                          (2)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_HOLD_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG9_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_SELREG_OFFSET                                                        (1)
  #define RTL8380_SDS0_EXT_REG9_REG_RX_EQ_SELREG_MASK                                                          (0x1 << RTL8380_SDS0_EXT_REG9_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8380_SDS0_EXT_REG9_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8380_SDS0_EXT_REG9_REG_FORCERUN_MASK                                                              (0x1 << RTL8380_SDS0_EXT_REG9_REG_FORCERUN_OFFSET)

#define RTL8380_SDS0_EXT_REG10_ADDR                                                                            (0xF3A8)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_EQ_IN_OFFSET                                                           (9)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_EQ_IN_MASK                                                             (0x7F << RTL8380_SDS0_EXT_REG10_REG_RX_EQ_IN_OFFSET)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_IDLE_SPD_OFFSET                                                        (8)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_IDLE_SPD_MASK                                                          (0x1 << RTL8380_SDS0_EXT_REG10_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_IQDSEL_OFFSET                                                          (7)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_IQDSEL_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG10_REG_RX_IQDSEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET                                                     (3)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_ADJR_MASK                                                       (0xF << RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET                                                   (2)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_AUTO_K_MASK                                                     (0x1 << RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET                                                    (0)
  #define RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_RANGE_MASK                                                      (0x3 << RTL8380_SDS0_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8380_SDS0_EXT_REG11_ADDR                                                                            (0xF3AC)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET                                                   (15)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_OFFSET_DIG_EN_MASK                                                     (0x1 << RTL8380_SDS0_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_PIENSEL_OFFSET                                                         (14)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_PIENSEL_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG11_REG_RX_PIENSEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET                                                       (13)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_PSAVE_SEL_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_PS_AFE_OFFSET                                                          (12)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_PS_AFE_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG11_REG_RX_PS_AFE_OFFSET)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET                                                      (11)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_SEL_RXIDLE_MASK                                                        (0x1 << RTL8380_SDS0_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_D2S_SEL_OFFSET                                                         (10)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_D2S_SEL_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG11_REG_RX_D2S_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_TIMER_BER_OFFSET                                                       (5)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_TIMER_BER_MASK                                                         (0x1F << RTL8380_SDS0_EXT_REG11_REG_RX_TIMER_BER_OFFSET)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_TIMER_EQ_OFFSET                                                        (0)
  #define RTL8380_SDS0_EXT_REG11_REG_RX_TIMER_EQ_MASK                                                          (0x1F << RTL8380_SDS0_EXT_REG11_REG_RX_TIMER_EQ_OFFSET)

#define RTL8380_SDS0_EXT_REG12_ADDR                                                                            (0xF3B0)
  #define RTL8380_SDS0_EXT_REG12_DUMMY_REG12_1503_OFFSET                                                       (3)
  #define RTL8380_SDS0_EXT_REG12_DUMMY_REG12_1503_MASK                                                         (0x1FFF << RTL8380_SDS0_EXT_REG12_DUMMY_REG12_1503_OFFSET)
  #define RTL8380_SDS0_EXT_REG12_CFG_IPG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS0_EXT_REG12_CFG_IPG_CNT_MASK                                                              (0x7 << RTL8380_SDS0_EXT_REG12_CFG_IPG_CNT_OFFSET)

#define RTL8380_SDS0_EXT_REG13_ADDR                                                                            (0xF3B4)
  #define RTL8380_SDS0_EXT_REG13_CFG_NEG_GTXC_OFFSET                                                           (15)
  #define RTL8380_SDS0_EXT_REG13_CFG_NEG_GTXC_MASK                                                             (0x1 << RTL8380_SDS0_EXT_REG13_CFG_NEG_GTXC_OFFSET)
  #define RTL8380_SDS0_EXT_REG13_CFG_LP_CNT_2_OFFSET                                                           (11)
  #define RTL8380_SDS0_EXT_REG13_CFG_LP_CNT_2_MASK                                                             (0xF << RTL8380_SDS0_EXT_REG13_CFG_LP_CNT_2_OFFSET)
  #define RTL8380_SDS0_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET                                                       (10)
  #define RTL8380_SDS0_EXT_REG13_CFG_EPON_SYNC_SM_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8380_SDS0_EXT_REG13_CFG_DY_OFFSET                                                                 (0)
  #define RTL8380_SDS0_EXT_REG13_CFG_DY_MASK                                                                   (0x3FF << RTL8380_SDS0_EXT_REG13_CFG_DY_OFFSET)

#define RTL8380_SDS0_EXT_REG14_ADDR                                                                            (0xF3B8)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET                                                     (12)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_DAT_MASK                                                       (0xF << RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET                                                   (8)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_POST1_MASK                                                     (0xF << RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET                                                   (4)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_POST0_MASK                                                     (0xF << RTL8380_SDS0_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_SWING_OFFSET                                                           (2)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_SWING_MASK                                                             (0x3 << RTL8380_SDS0_EXT_REG14_REG_TX_SWING_OFFSET)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DLY_OFFSET                                                             (0)
  #define RTL8380_SDS0_EXT_REG14_REG_TX_DLY_MASK                                                               (0x3 << RTL8380_SDS0_EXT_REG14_REG_TX_DLY_OFFSET)

#define RTL8380_SDS0_EXT_REG15_ADDR                                                                            (0xF3BC)
  #define RTL8380_SDS0_EXT_REG15_DUMMY_REG15_15_OFFSET                                                         (15)
  #define RTL8380_SDS0_EXT_REG15_DUMMY_REG15_15_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG15_DUMMY_REG15_15_OFFSET)
  #define RTL8380_SDS0_EXT_REG15_CFG_LP_CNT_1_OFFSET                                                           (11)
  #define RTL8380_SDS0_EXT_REG15_CFG_LP_CNT_1_MASK                                                             (0xF << RTL8380_SDS0_EXT_REG15_CFG_LP_CNT_1_OFFSET)
  #define RTL8380_SDS0_EXT_REG15_CFG_EPON_OFFSET                                                               (10)
  #define RTL8380_SDS0_EXT_REG15_CFG_EPON_MASK                                                                 (0x1 << RTL8380_SDS0_EXT_REG15_CFG_EPON_OFFSET)
  #define RTL8380_SDS0_EXT_REG15_CFG_DX_OFFSET                                                                 (0)
  #define RTL8380_SDS0_EXT_REG15_CFG_DX_MASK                                                                   (0x3FF << RTL8380_SDS0_EXT_REG15_CFG_DX_OFFSET)

#define RTL8380_SDS0_EXT_REG16_ADDR                                                                            (0xF3C0)
  #define RTL8380_SDS0_EXT_REG16_CFG_DY_8B_OFFSET                                                              (8)
  #define RTL8380_SDS0_EXT_REG16_CFG_DY_8B_MASK                                                                (0xFF << RTL8380_SDS0_EXT_REG16_CFG_DY_8B_OFFSET)
  #define RTL8380_SDS0_EXT_REG16_CFG_DX_8B_OFFSET                                                              (0)
  #define RTL8380_SDS0_EXT_REG16_CFG_DX_8B_MASK                                                                (0xFF << RTL8380_SDS0_EXT_REG16_CFG_DX_8B_OFFSET)

#define RTL8380_SDS0_EXT_REG17_ADDR                                                                            (0xF3C4)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_ICP_SEL_OFFSET                                                        (12)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_ICP_SEL_MASK                                                          (0xF << RTL8380_SDS0_EXT_REG17_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_VCP_SEL_OFFSET                                                        (11)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_VCP_SEL_MASK                                                          (0x1 << RTL8380_SDS0_EXT_REG17_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG17_REG_ISTANK_SEL_HS_OFFSET                                                      (9)
  #define RTL8380_SDS0_EXT_REG17_REG_ISTANK_SEL_HS_MASK                                                        (0x3 << RTL8380_SDS0_EXT_REG17_REG_ISTANK_SEL_HS_OFFSET)
  #define RTL8380_SDS0_EXT_REG17_REG_ISTANK_SEL_LS_OFFSET                                                      (7)
  #define RTL8380_SDS0_EXT_REG17_REG_ISTANK_SEL_LS_MASK                                                        (0x3 << RTL8380_SDS0_EXT_REG17_REG_ISTANK_SEL_LS_OFFSET)
  #define RTL8380_SDS0_EXT_REG17_REG_LCBIAS_LPF_EN_OFFSET                                                      (6)
  #define RTL8380_SDS0_EXT_REG17_REG_LCBIAS_LPF_EN_MASK                                                        (0x1 << RTL8380_SDS0_EXT_REG17_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8380_SDS0_EXT_REG17_REG_LCVCO_HSMODE_OFFSET                                                       (5)
  #define RTL8380_SDS0_EXT_REG17_REG_LCVCO_HSMODE_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG17_REG_LCVCO_HSMODE_OFFSET)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_SEL_CP_OFFSET                                                         (3)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_SEL_CP_MASK                                                           (0x3 << RTL8380_SDS0_EXT_REG17_REG_CMU_SEL_CP_OFFSET)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_SEL_R_OFFSET                                                          (0)
  #define RTL8380_SDS0_EXT_REG17_REG_CMU_SEL_R_MASK                                                            (0x7 << RTL8380_SDS0_EXT_REG17_REG_CMU_SEL_R_OFFSET)

#define RTL8380_SDS0_EXT_REG18_ADDR                                                                            (0xF3C8)
  #define RTL8380_SDS0_EXT_REG18_REG_LCVCO_TR_OFFSET                                                           (11)
  #define RTL8380_SDS0_EXT_REG18_REG_LCVCO_TR_MASK                                                             (0x1F << RTL8380_SDS0_EXT_REG18_REG_LCVCO_TR_OFFSET)
  #define RTL8380_SDS0_EXT_REG18_REG_CMU_LOOP_DIVN_OFFSET                                                      (6)
  #define RTL8380_SDS0_EXT_REG18_REG_CMU_LOOP_DIVN_MASK                                                        (0x1F << RTL8380_SDS0_EXT_REG18_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8380_SDS0_EXT_REG18_REG_CMU_LOOP_DIV4_OFFSET                                                      (4)
  #define RTL8380_SDS0_EXT_REG18_REG_CMU_LOOP_DIV4_MASK                                                        (0x3 << RTL8380_SDS0_EXT_REG18_REG_CMU_LOOP_DIV4_OFFSET)
  #define RTL8380_SDS0_EXT_REG18_REG_VSEL_LREG_OFFSET                                                          (1)
  #define RTL8380_SDS0_EXT_REG18_REG_VSEL_LREG_MASK                                                            (0x7 << RTL8380_SDS0_EXT_REG18_REG_VSEL_LREG_OFFSET)
  #define RTL8380_SDS0_EXT_REG18_REG_TESTEN_OFFSET                                                             (0)
  #define RTL8380_SDS0_EXT_REG18_REG_TESTEN_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG18_REG_TESTEN_OFFSET)

#define RTL8380_SDS0_EXT_REG19_ADDR                                                                            (0xF3CC)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_SELPREDIV_OFFSET                                                      (14)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_SELPREDIV_MASK                                                        (0x3 << RTL8380_SDS0_EXT_REG19_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_INJ_MODE_SEL_OFFSET                                                   (13)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_INJ_MODE_SEL_MASK                                                     (0x1 << RTL8380_SDS0_EXT_REG19_REG_CMU_INJ_MODE_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_REG_LCOKDET_REF_DIV_SEL_OFFSET                                                (12)
  #define RTL8380_SDS0_EXT_REG19_REG_LCOKDET_REF_DIV_SEL_MASK                                                  (0x1 << RTL8380_SDS0_EXT_REG19_REG_LCOKDET_REF_DIV_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_SEL_CSM_OFFSET                                                        (10)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_SEL_CSM_MASK                                                          (0x3 << RTL8380_SDS0_EXT_REG19_REG_CMU_SEL_CSM_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_VI_SEL_OFFSET                                                         (7)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_VI_SEL_MASK                                                           (0x7 << RTL8380_SDS0_EXT_REG19_REG_CMU_VI_SEL_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_DUMMY_OFFSET                                                                  (6)
  #define RTL8380_SDS0_EXT_REG19_DUMMY_MASK                                                                    (0x1 << RTL8380_SDS0_EXT_REG19_DUMMY_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_EN_WD_OFFSET                                                          (5)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_EN_WD_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG19_REG_CMU_EN_WD_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_REG_CLKRDY_OFFSET                                                             (3)
  #define RTL8380_SDS0_EXT_REG19_REG_CLKRDY_MASK                                                               (0x3 << RTL8380_SDS0_EXT_REG19_REG_CLKRDY_OFFSET)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_TIME0_CK_OFFSET                                                       (0)
  #define RTL8380_SDS0_EXT_REG19_REG_CMU_TIME0_CK_MASK                                                         (0x7 << RTL8380_SDS0_EXT_REG19_REG_CMU_TIME0_CK_OFFSET)

#define RTL8380_SDS0_EXT_REG20_ADDR                                                                            (0xF3D0)
  #define RTL8380_SDS0_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_OFFSET                                                (14)
  #define RTL8380_SDS0_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_MASK                                                  (0x3 << RTL8380_SDS0_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_CMU_AUTO_K_OFFSET                                                         (13)
  #define RTL8380_SDS0_EXT_REG20_REG_CMU_AUTO_K_MASK                                                           (0x1 << RTL8380_SDS0_EXT_REG20_REG_CMU_AUTO_K_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_AUTO_MODE_OFFSET                                                          (12)
  #define RTL8380_SDS0_EXT_REG20_REG_AUTO_MODE_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG20_REG_AUTO_MODE_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_CALIB_MANUAL_OFFSET                                                       (11)
  #define RTL8380_SDS0_EXT_REG20_REG_CALIB_MANUAL_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG20_REG_CALIB_MANUAL_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_CALIB_TIME_OFFSET                                                         (8)
  #define RTL8380_SDS0_EXT_REG20_REG_CALIB_TIME_MASK                                                           (0x7 << RTL8380_SDS0_EXT_REG20_REG_CALIB_TIME_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_CP_EN_MANUAL_OFFSET                                                       (7)
  #define RTL8380_SDS0_EXT_REG20_REG_CP_EN_MANUAL_MASK                                                         (0x1 << RTL8380_SDS0_EXT_REG20_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_CP_TIME_OFFSET                                                            (4)
  #define RTL8380_SDS0_EXT_REG20_REG_CP_TIME_MASK                                                              (0x7 << RTL8380_SDS0_EXT_REG20_REG_CP_TIME_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_LPF_EN_LOWR_OFFSET                                                        (3)
  #define RTL8380_SDS0_EXT_REG20_REG_LPF_EN_LOWR_MASK                                                          (0x1 << RTL8380_SDS0_EXT_REG20_REG_LPF_EN_LOWR_OFFSET)
  #define RTL8380_SDS0_EXT_REG20_REG_INIT_TIME_OFFSET                                                          (0)
  #define RTL8380_SDS0_EXT_REG20_REG_INIT_TIME_MASK                                                            (0x7 << RTL8380_SDS0_EXT_REG20_REG_INIT_TIME_OFFSET)

#define RTL8380_SDS0_EXT_REG21_ADDR                                                                            (0xF3D4)
  #define RTL8380_SDS0_EXT_REG21_DEBUG_0_OFFSET                                                                (0)
  #define RTL8380_SDS0_EXT_REG21_DEBUG_0_MASK                                                                  (0xFFFF << RTL8380_SDS0_EXT_REG21_DEBUG_0_OFFSET)

#define RTL8380_SDS0_EXT_REG22_ADDR                                                                            (0xF3D8)
  #define RTL8380_SDS0_EXT_REG22_DEBUG_1_OFFSET                                                                (0)
  #define RTL8380_SDS0_EXT_REG22_DEBUG_1_MASK                                                                  (0xFFFF << RTL8380_SDS0_EXT_REG22_DEBUG_1_OFFSET)

#define RTL8380_SDS0_EXT_REG23_ADDR                                                                            (0xF3DC)
  #define RTL8380_SDS0_EXT_REG23_DEBUG_2_OFFSET                                                                (0)
  #define RTL8380_SDS0_EXT_REG23_DEBUG_2_MASK                                                                  (0xFFFF << RTL8380_SDS0_EXT_REG23_DEBUG_2_OFFSET)

#define RTL8380_SDS0_EXT_REG24_ADDR                                                                            (0xF3E0)
  #define RTL8380_SDS0_EXT_REG24_CFG_SD_H_OFFSET                                                               (15)
  #define RTL8380_SDS0_EXT_REG24_CFG_SD_H_MASK                                                                 (0x1 << RTL8380_SDS0_EXT_REG24_CFG_SD_H_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_RG24X14_OFFSET                                                            (14)
  #define RTL8380_SDS0_EXT_REG24_CFG_RG24X14_MASK                                                              (0x1 << RTL8380_SDS0_EXT_REG24_CFG_RG24X14_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_HYSDET_OFFSET                                                             (10)
  #define RTL8380_SDS0_EXT_REG24_CFG_HYSDET_MASK                                                               (0xF << RTL8380_SDS0_EXT_REG24_CFG_HYSDET_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_D2A_LPK_OFFSET                                                            (9)
  #define RTL8380_SDS0_EXT_REG24_CFG_D2A_LPK_MASK                                                              (0x1 << RTL8380_SDS0_EXT_REG24_CFG_D2A_LPK_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_HAM_PTR_OFFSET                                                            (8)
  #define RTL8380_SDS0_EXT_REG24_CFG_HAM_PTR_MASK                                                              (0x1 << RTL8380_SDS0_EXT_REG24_CFG_HAM_PTR_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_ENTX_OFFSET                                                               (7)
  #define RTL8380_SDS0_EXT_REG24_CFG_ENTX_MASK                                                                 (0x1 << RTL8380_SDS0_EXT_REG24_CFG_ENTX_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_CMALI_SIG_OFFSET                                                          (6)
  #define RTL8380_SDS0_EXT_REG24_CFG_CMALI_SIG_MASK                                                            (0x1 << RTL8380_SDS0_EXT_REG24_CFG_CMALI_SIG_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_TMR_ALI_OFFSET                                                            (3)
  #define RTL8380_SDS0_EXT_REG24_CFG_TMR_ALI_MASK                                                              (0x7 << RTL8380_SDS0_EXT_REG24_CFG_TMR_ALI_OFFSET)
  #define RTL8380_SDS0_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS0_EXT_REG24_CFG_SYMBOLERR_CNT_MASK                                                        (0x7 << RTL8380_SDS0_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS0_EXT_REG25_ADDR                                                                            (0xF3E4)
  #define RTL8380_SDS0_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET                                                      (8)
  #define RTL8380_SDS0_EXT_REG25_ALL_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS0_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8380_SDS0_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS0_EXT_REG25_MUX_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS0_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS0_EXT_REG26_ADDR                                                                            (0xF3E8)
  #define RTL8380_SDS0_EXT_REG26_P3LNKDOWNCNT_OFFSET                                                           (12)
  #define RTL8380_SDS0_EXT_REG26_P3LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS0_EXT_REG26_P3LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS0_EXT_REG26_P2LNKDOWNCNT_OFFSET                                                           (8)
  #define RTL8380_SDS0_EXT_REG26_P2LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS0_EXT_REG26_P2LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS0_EXT_REG26_P1LNKDOWNCNT_OFFSET                                                           (4)
  #define RTL8380_SDS0_EXT_REG26_P1LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS0_EXT_REG26_P1LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS0_EXT_REG26_P0LNKDOWNCNT_OFFSET                                                           (0)
  #define RTL8380_SDS0_EXT_REG26_P0LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS0_EXT_REG26_P0LNKDOWNCNT_OFFSET)

#define RTL8380_SDS0_EXT_REG27_ADDR                                                                            (0xF3EC)
  #define RTL8380_SDS0_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET                                                   (0)
  #define RTL8380_SDS0_EXT_REG27_CFG_DBG_STATUS_ECO_0_MASK                                                     (0xFFFF << RTL8380_SDS0_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET)

#define RTL8380_SDS0_EXT_REG28_ADDR                                                                            (0xF3F0)
  #define RTL8380_SDS0_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET                                                   (0)
  #define RTL8380_SDS0_EXT_REG28_CFG_DBG_STATUS_ECO_1_MASK                                                     (0xFFFF << RTL8380_SDS0_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET)

#define RTL8380_SDS0_EXT_REG29_ADDR                                                                            (0xF3F4)
  #define RTL8380_SDS0_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET                                                   (9)
  #define RTL8380_SDS0_EXT_REG29_CFG_DBG_STATUS_ECO_2_MASK                                                     (0x7F << RTL8380_SDS0_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8380_SDS0_EXT_REG29_SIGNOK_LAT_OFFSET                                                             (8)
  #define RTL8380_SDS0_EXT_REG29_SIGNOK_LAT_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG29_SIGNOK_LAT_OFFSET)
  #define RTL8380_SDS0_EXT_REG29_LINKOK_LAT_OFFSET                                                             (4)
  #define RTL8380_SDS0_EXT_REG29_LINKOK_LAT_MASK                                                               (0xF << RTL8380_SDS0_EXT_REG29_LINKOK_LAT_OFFSET)
  #define RTL8380_SDS0_EXT_REG29_SYNCOK_LAT_OFFSET                                                             (0)
  #define RTL8380_SDS0_EXT_REG29_SYNCOK_LAT_MASK                                                               (0xF << RTL8380_SDS0_EXT_REG29_SYNCOK_LAT_OFFSET)

#define RTL8380_SDS0_EXT_REG30_ADDR                                                                            (0xF3F8)
  #define RTL8380_SDS0_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET                                                   (9)
  #define RTL8380_SDS0_EXT_REG30_CFG_DBG_STATUS_ECO_3_MASK                                                     (0x7F << RTL8380_SDS0_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8380_SDS0_EXT_REG30_SIGNOKSTAT_OFFSET                                                             (8)
  #define RTL8380_SDS0_EXT_REG30_SIGNOKSTAT_MASK                                                               (0x1 << RTL8380_SDS0_EXT_REG30_SIGNOKSTAT_OFFSET)
  #define RTL8380_SDS0_EXT_REG30_LINKOKSTAT_OFFSET                                                             (4)
  #define RTL8380_SDS0_EXT_REG30_LINKOKSTAT_MASK                                                               (0xF << RTL8380_SDS0_EXT_REG30_LINKOKSTAT_OFFSET)
  #define RTL8380_SDS0_EXT_REG30_SYNCOKSTAT_OFFSET                                                             (0)
  #define RTL8380_SDS0_EXT_REG30_SYNCOKSTAT_MASK                                                               (0xF << RTL8380_SDS0_EXT_REG30_SYNCOKSTAT_OFFSET)

#define RTL8380_SDS_DUMMY102_ADDR                                                                              (0xF3FC)
  #define RTL8380_SDS_DUMMY102_SDS_DUMMY102_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY102_SDS_DUMMY102_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY102_SDS_DUMMY102_OFFSET)

#define RTL8380_SDS0_FIB_REG0_ADDR                                                                             (0xF400)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_RST_OFFSET                                                             (15)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_RST_MASK                                                               (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_LPK_OFFSET                                                             (14)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_LPK_MASK                                                               (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                       (13)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_SPD_RD_00_MASK                                                         (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_ANEN_OFFSET                                                            (12)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_ANEN_MASK                                                              (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_PDOWN_OFFSET                                                           (11)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_PDOWN_MASK                                                             (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_ISO_OFFSET                                                             (10)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_ISO_MASK                                                               (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_RESTART_OFFSET                                                         (9)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_RESTART_MASK                                                           (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_FULLDUP_OFFSET                                                         (8)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_FULLDUP_MASK                                                           (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_SDS_DUMMY103_OFFSET                                                            (7)
  #define RTL8380_SDS0_FIB_REG0_SDS_DUMMY103_MASK                                                              (0x1 << RTL8380_SDS0_FIB_REG0_SDS_DUMMY103_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                       (6)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_SPD_RD_01_MASK                                                         (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_FRCTX_OFFSET                                                           (5)
  #define RTL8380_SDS0_FIB_REG0_CFG_FIB_FRCTX_MASK                                                             (0x1 << RTL8380_SDS0_FIB_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS0_FIB_REG0_SDS_DUMMY104_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_REG0_SDS_DUMMY104_MASK                                                              (0x1F << RTL8380_SDS0_FIB_REG0_SDS_DUMMY104_OFFSET)

#define RTL8380_SDS0_FIB_REG1_ADDR                                                                             (0xF404)
  #define RTL8380_SDS0_FIB_REG1_CAPBILITY_OFFSET                                                               (6)
  #define RTL8380_SDS0_FIB_REG1_CAPBILITY_MASK                                                                 (0x3FF << RTL8380_SDS0_FIB_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS0_FIB_REG1_AN_COMPLETE_OFFSET                                                             (5)
  #define RTL8380_SDS0_FIB_REG1_AN_COMPLETE_MASK                                                               (0x1 << RTL8380_SDS0_FIB_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS0_FIB_REG1_R_FAULT_OFFSET                                                                 (4)
  #define RTL8380_SDS0_FIB_REG1_R_FAULT_MASK                                                                   (0x1 << RTL8380_SDS0_FIB_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS0_FIB_REG1_NWAY_ABILITY_OFFSET                                                            (3)
  #define RTL8380_SDS0_FIB_REG1_NWAY_ABILITY_MASK                                                              (0x1 << RTL8380_SDS0_FIB_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS0_FIB_REG1_LINK_STATUS_OFFSET                                                             (2)
  #define RTL8380_SDS0_FIB_REG1_LINK_STATUS_MASK                                                               (0x1 << RTL8380_SDS0_FIB_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS0_FIB_REG1_JABBER_DETECT_OFFSET                                                           (1)
  #define RTL8380_SDS0_FIB_REG1_JABBER_DETECT_MASK                                                             (0x1 << RTL8380_SDS0_FIB_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS0_FIB_REG1_EXTENDED_CAPBILITY_OFFSET                                                      (0)
  #define RTL8380_SDS0_FIB_REG1_EXTENDED_CAPBILITY_MASK                                                        (0x1 << RTL8380_SDS0_FIB_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS0_FIB_REG2_ADDR                                                                             (0xF408)
  #define RTL8380_SDS0_FIB_REG2_REALTEK_OUI_2106_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_REG2_REALTEK_OUI_2106_MASK                                                          (0xFFFF << RTL8380_SDS0_FIB_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS0_FIB_REG3_ADDR                                                                             (0xF40C)
  #define RTL8380_SDS0_FIB_REG3_REALTEK_OUI_0500_OFFSET                                                        (10)
  #define RTL8380_SDS0_FIB_REG3_REALTEK_OUI_0500_MASK                                                          (0x3F << RTL8380_SDS0_FIB_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS0_FIB_REG3_MODEL_NO_0500_OFFSET                                                           (4)
  #define RTL8380_SDS0_FIB_REG3_MODEL_NO_0500_MASK                                                             (0x3F << RTL8380_SDS0_FIB_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS0_FIB_REG3_REVISION_NO_0300_OFFSET                                                        (0)
  #define RTL8380_SDS0_FIB_REG3_REVISION_NO_0300_MASK                                                          (0xF << RTL8380_SDS0_FIB_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS0_FIB_REG4_ADDR                                                                             (0xF410)
  #define RTL8380_SDS0_FIB_REG4_TX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS0_FIB_REG4_TX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS0_FIB_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS0_FIB_REG5_ADDR                                                                             (0xF414)
  #define RTL8380_SDS0_FIB_REG5_RX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS0_FIB_REG5_RX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS0_FIB_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS0_FIB_REG6_ADDR                                                                             (0xF418)
  #define RTL8380_SDS0_FIB_REG6_SDS_DUMMY105_OFFSET                                                            (3)
  #define RTL8380_SDS0_FIB_REG6_SDS_DUMMY105_MASK                                                              (0x1FFF << RTL8380_SDS0_FIB_REG6_SDS_DUMMY105_OFFSET)
  #define RTL8380_SDS0_FIB_REG6_FIB_NP_EN_OFFSET                                                               (2)
  #define RTL8380_SDS0_FIB_REG6_FIB_NP_EN_MASK                                                                 (0x1 << RTL8380_SDS0_FIB_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS0_FIB_REG6_RXPAGE_OFFSET                                                                  (1)
  #define RTL8380_SDS0_FIB_REG6_RXPAGE_MASK                                                                    (0x1 << RTL8380_SDS0_FIB_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS0_FIB_REG6_SDS_DUMMY106_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_REG6_SDS_DUMMY106_MASK                                                              (0x1 << RTL8380_SDS0_FIB_REG6_SDS_DUMMY106_OFFSET)

#define RTL8380_SDS0_FIB_REG7_ADDR                                                                             (0xF41C)
  #define RTL8380_SDS0_FIB_REG7_MR_NP_TX_OFFSET                                                                (0)
  #define RTL8380_SDS0_FIB_REG7_MR_NP_TX_MASK                                                                  (0xFFFF << RTL8380_SDS0_FIB_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS0_FIB_REG8_ADDR                                                                             (0xF420)
  #define RTL8380_SDS0_FIB_REG8_MR_NP_RX_OFFSET                                                                (0)
  #define RTL8380_SDS0_FIB_REG8_MR_NP_RX_MASK                                                                  (0xFFFF << RTL8380_SDS0_FIB_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS0_FIB_REG9_ADDR                                                                             (0xF424)
  #define RTL8380_SDS0_FIB_REG9_SDS_DUMMY107_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_REG9_SDS_DUMMY107_MASK                                                              (0xFFFF << RTL8380_SDS0_FIB_REG9_SDS_DUMMY107_OFFSET)

#define RTL8380_SDS0_FIB_REG10_ADDR                                                                            (0xF428)
  #define RTL8380_SDS0_FIB_REG10_SDS_DUMMY108_OFFSET                                                           (0)
  #define RTL8380_SDS0_FIB_REG10_SDS_DUMMY108_MASK                                                             (0xFFFF << RTL8380_SDS0_FIB_REG10_SDS_DUMMY108_OFFSET)

#define RTL8380_SDS0_FIB_REG11_ADDR                                                                            (0xF42C)
  #define RTL8380_SDS0_FIB_REG11_SDS_DUMMY109_OFFSET                                                           (0)
  #define RTL8380_SDS0_FIB_REG11_SDS_DUMMY109_MASK                                                             (0xFFFF << RTL8380_SDS0_FIB_REG11_SDS_DUMMY109_OFFSET)

#define RTL8380_SDS0_FIB_REG12_ADDR                                                                            (0xF430)
  #define RTL8380_SDS0_FIB_REG12_SDS_DUMMY110_OFFSET                                                           (0)
  #define RTL8380_SDS0_FIB_REG12_SDS_DUMMY110_MASK                                                             (0xFFFF << RTL8380_SDS0_FIB_REG12_SDS_DUMMY110_OFFSET)

#define RTL8380_SDS0_FIB_REG13_ADDR                                                                            (0xF434)
  #define RTL8380_SDS0_FIB_REG13_INDR_FUNC_OFFSET                                                              (14)
  #define RTL8380_SDS0_FIB_REG13_INDR_FUNC_MASK                                                                (0x3 << RTL8380_SDS0_FIB_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS0_FIB_REG13_DUMMY_REG13_1305_OFFSET                                                       (5)
  #define RTL8380_SDS0_FIB_REG13_DUMMY_REG13_1305_MASK                                                         (0x1FF << RTL8380_SDS0_FIB_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS0_FIB_REG13_INDR_DEVAD_OFFSET                                                             (0)
  #define RTL8380_SDS0_FIB_REG13_INDR_DEVAD_MASK                                                               (0x1F << RTL8380_SDS0_FIB_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS0_FIB_REG14_ADDR                                                                            (0xF438)
  #define RTL8380_SDS0_FIB_REG14_MMDRDBUS_OFFSET                                                               (0)
  #define RTL8380_SDS0_FIB_REG14_MMDRDBUS_MASK                                                                 (0xFFFF << RTL8380_SDS0_FIB_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS0_FIB_REG15_ADDR                                                                            (0xF43C)
  #define RTL8380_SDS0_FIB_REG15_SDS_DUMMY111_OFFSET                                                           (0)
  #define RTL8380_SDS0_FIB_REG15_SDS_DUMMY111_MASK                                                             (0xFFFF << RTL8380_SDS0_FIB_REG15_SDS_DUMMY111_OFFSET)

#define RTL8380_SDS0_FIB_REG16_ADDR                                                                            (0xF440)
  #define RTL8380_SDS0_FIB_REG16_DIG_RG2X_OFFSET                                                               (0)
  #define RTL8380_SDS0_FIB_REG16_DIG_RG2X_MASK                                                                 (0xFFFF << RTL8380_SDS0_FIB_REG16_DIG_RG2X_OFFSET)

#define RTL8380_SDS0_FIB_REG17_ADDR                                                                            (0xF444)
  #define RTL8380_SDS0_FIB_REG17_DIG_RG3X_OFFSET                                                               (0)
  #define RTL8380_SDS0_FIB_REG17_DIG_RG3X_MASK                                                                 (0xFFFF << RTL8380_SDS0_FIB_REG17_DIG_RG3X_OFFSET)

#define RTL8380_SDS0_FIB_REG18_ADDR                                                                            (0xF448)
  #define RTL8380_SDS0_FIB_REG18_DIG_RG4X_OFFSET                                                               (0)
  #define RTL8380_SDS0_FIB_REG18_DIG_RG4X_MASK                                                                 (0xFFFF << RTL8380_SDS0_FIB_REG18_DIG_RG4X_OFFSET)

#define RTL8380_SDS0_FIB_REG19_ADDR                                                                            (0xF44C)
  #define RTL8380_SDS0_FIB_REG19_DIG_RG5X_OFFSET                                                               (0)
  #define RTL8380_SDS0_FIB_REG19_DIG_RG5X_MASK                                                                 (0xFFFF << RTL8380_SDS0_FIB_REG19_DIG_RG5X_OFFSET)

#define RTL8380_SDS0_FIB_REG20_ADDR                                                                            (0xF450)
  #define RTL8380_SDS0_FIB_REG20_DIG_RG6X_OFFSET                                                               (0)
  #define RTL8380_SDS0_FIB_REG20_DIG_RG6X_MASK                                                                 (0xFFFF << RTL8380_SDS0_FIB_REG20_DIG_RG6X_OFFSET)

#define RTL8380_SDS0_FIB_REG21_ADDR                                                                            (0xF454)
  #define RTL8380_SDS0_FIB_REG21_DIG_RG7X_OFFSET                                                               (0)
  #define RTL8380_SDS0_FIB_REG21_DIG_RG7X_MASK                                                                 (0xFFFF << RTL8380_SDS0_FIB_REG21_DIG_RG7X_OFFSET)

#define RTL8380_SDS0_FIB_REG22_ADDR                                                                            (0xF458)
  #define RTL8380_SDS0_FIB_REG22_QSGM_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_REG22_QSGM_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS0_FIB_REG22_QSGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS0_FIB_REG23_ADDR                                                                            (0xF45C)
  #define RTL8380_SDS0_FIB_REG23_QSGM_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_REG23_QSGM_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS0_FIB_REG23_QSGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS0_FIB_REG24_ADDR                                                                            (0xF460)
  #define RTL8380_SDS0_FIB_REG24_REG_RX_TIMER_LPF_OFFSET                                                       (11)
  #define RTL8380_SDS0_FIB_REG24_REG_RX_TIMER_LPF_MASK                                                         (0x1F << RTL8380_SDS0_FIB_REG24_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8380_SDS0_FIB_REG24_DUMMY_OFFSET                                                                  (8)
  #define RTL8380_SDS0_FIB_REG24_DUMMY_MASK                                                                    (0x7 << RTL8380_SDS0_FIB_REG24_DUMMY_OFFSET)
  #define RTL8380_SDS0_FIB_REG24_REG_RX_DM_OFFSET                                                              (0)
  #define RTL8380_SDS0_FIB_REG24_REG_RX_DM_MASK                                                                (0xFF << RTL8380_SDS0_FIB_REG24_REG_RX_DM_OFFSET)

#define RTL8380_SDS0_FIB_REG25_ADDR                                                                            (0xF464)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_DRV_VLDON_OFFSET                                                       (13)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_DRV_VLDON_MASK                                                         (0x7 << RTL8380_SDS0_FIB_REG25_REG_TX_DRV_VLDON_OFFSET)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET                                                       (10)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_DRV_VLDOP_MASK                                                         (0x7 << RTL8380_SDS0_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET                                                       (9)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_NLDO_TIE1_MASK                                                         (0x1 << RTL8380_SDS0_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET                                                       (8)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_PLDO_TIE0_MASK                                                         (0x1 << RTL8380_SDS0_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET                                                (6)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_MASK                                                  (0x3 << RTL8380_SDS0_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET                                                       (0)
  #define RTL8380_SDS0_FIB_REG25_REG_TX_EN_EMPHAS_MASK                                                         (0x3F << RTL8380_SDS0_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8380_SDS0_FIB_REG26_ADDR                                                                            (0xF468)
  #define RTL8380_SDS0_FIB_REG26_SDS_DUMMY112_OFFSET                                                           (0)
  #define RTL8380_SDS0_FIB_REG26_SDS_DUMMY112_MASK                                                             (0xFFFF << RTL8380_SDS0_FIB_REG26_SDS_DUMMY112_OFFSET)

#define RTL8380_SDS0_FIB_REG27_ADDR                                                                            (0xF46C)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_BEAEN_OFFSET                                                           (15)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_BEAEN_MASK                                                             (0x1 << RTL8380_SDS0_FIB_REG27_REG_TX_BEAEN_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_FORCE_RCVDET_OFFSET                                                       (14)
  #define RTL8380_SDS0_FIB_REG27_REG_FORCE_RCVDET_MASK                                                         (0x1 << RTL8380_SDS0_FIB_REG27_REG_FORCE_RCVDET_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET                                                      (13)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_EN_VCM_RES_MASK                                                        (0x1 << RTL8380_SDS0_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET                                                   (12)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_SEL_CKRD_DUTY_MASK                                                     (0x1 << RTL8380_SDS0_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_SEL_VCM_OFFSET                                                         (10)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_SEL_VCM_MASK                                                           (0x3 << RTL8380_SDS0_FIB_REG27_REG_TX_SEL_VCM_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_EN_TEST_OFFSET                                                         (9)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_EN_TEST_MASK                                                           (0x1 << RTL8380_SDS0_FIB_REG27_REG_TX_EN_TEST_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_SWING25_OFFSET                                                         (8)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_SWING25_MASK                                                           (0x1 << RTL8380_SDS0_FIB_REG27_REG_TX_SWING25_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_DM_UNUSED_OFFSET                                                       (6)
  #define RTL8380_SDS0_FIB_REG27_REG_TX_DM_UNUSED_MASK                                                         (0x3 << RTL8380_SDS0_FIB_REG27_REG_TX_DM_UNUSED_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_LDO_VREF_OFFSET                                                           (4)
  #define RTL8380_SDS0_FIB_REG27_REG_LDO_VREF_MASK                                                             (0x3 << RTL8380_SDS0_FIB_REG27_REG_LDO_VREF_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_LDO_LPF_OFFSET                                                            (1)
  #define RTL8380_SDS0_FIB_REG27_REG_LDO_LPF_MASK                                                              (0x7 << RTL8380_SDS0_FIB_REG27_REG_LDO_LPF_OFFSET)
  #define RTL8380_SDS0_FIB_REG27_REG_LDO_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_REG27_REG_LDO_SEL_MASK                                                              (0x1 << RTL8380_SDS0_FIB_REG27_REG_LDO_SEL_OFFSET)

#define RTL8380_SDS0_FIB_REG28_ADDR                                                                            (0xF470)
  #define RTL8380_SDS0_FIB_REG28_CFG_CONS1_MAX_OFFSET                                                          (12)
  #define RTL8380_SDS0_FIB_REG28_CFG_CONS1_MAX_MASK                                                            (0xF << RTL8380_SDS0_FIB_REG28_CFG_CONS1_MAX_OFFSET)
  #define RTL8380_SDS0_FIB_REG28_CFG_CONS0_MAX_OFFSET                                                          (8)
  #define RTL8380_SDS0_FIB_REG28_CFG_CONS0_MAX_MASK                                                            (0xF << RTL8380_SDS0_FIB_REG28_CFG_CONS0_MAX_OFFSET)
  #define RTL8380_SDS0_FIB_REG28_CFG_CNT_MIN_OFFSET                                                            (0)
  #define RTL8380_SDS0_FIB_REG28_CFG_CNT_MIN_MASK                                                              (0xFF << RTL8380_SDS0_FIB_REG28_CFG_CNT_MIN_OFFSET)

#define RTL8380_SDS0_FIB_REG29_ADDR                                                                            (0xF474)
  #define RTL8380_SDS0_FIB_REG29_CFG_AUTO_DET_ON_OFFSET                                                        (15)
  #define RTL8380_SDS0_FIB_REG29_CFG_AUTO_DET_ON_MASK                                                          (0x1 << RTL8380_SDS0_FIB_REG29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8380_SDS0_FIB_REG29_CFG_TOUT_MAX_OFFSET                                                           (9)
  #define RTL8380_SDS0_FIB_REG29_CFG_TOUT_MAX_MASK                                                             (0x3F << RTL8380_SDS0_FIB_REG29_CFG_TOUT_MAX_OFFSET)
  #define RTL8380_SDS0_FIB_REG29_CFG_STATE_TMR_OFFSET                                                          (5)
  #define RTL8380_SDS0_FIB_REG29_CFG_STATE_TMR_MASK                                                            (0xF << RTL8380_SDS0_FIB_REG29_CFG_STATE_TMR_OFFSET)
  #define RTL8380_SDS0_FIB_REG29_CFG_TEST_TMR_OFFSET                                                           (0)
  #define RTL8380_SDS0_FIB_REG29_CFG_TEST_TMR_MASK                                                             (0x1F << RTL8380_SDS0_FIB_REG29_CFG_TEST_TMR_OFFSET)

#define RTL8380_SDS0_FIB_REG30_ADDR                                                                            (0xF478)
  #define RTL8380_SDS0_FIB_REG30_CFG_RG30X1513_OFFSET                                                          (13)
  #define RTL8380_SDS0_FIB_REG30_CFG_RG30X1513_MASK                                                            (0x7 << RTL8380_SDS0_FIB_REG30_CFG_RG30X1513_OFFSET)
  #define RTL8380_SDS0_FIB_REG30_FIB100_DET_OFFSET                                                             (12)
  #define RTL8380_SDS0_FIB_REG30_FIB100_DET_MASK                                                               (0x1 << RTL8380_SDS0_FIB_REG30_FIB100_DET_OFFSET)
  #define RTL8380_SDS0_FIB_REG30_CFG_STATMR_LEVEL_OFFSET                                                       (11)
  #define RTL8380_SDS0_FIB_REG30_CFG_STATMR_LEVEL_MASK                                                         (0x1 << RTL8380_SDS0_FIB_REG30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8380_SDS0_FIB_REG30_CFG_CNTEN_OFFSET                                                              (10)
  #define RTL8380_SDS0_FIB_REG30_CFG_CNTEN_MASK                                                                (0x1 << RTL8380_SDS0_FIB_REG30_CFG_CNTEN_OFFSET)
  #define RTL8380_SDS0_FIB_REG30_CFG_CONSEN_OFFSET                                                             (9)
  #define RTL8380_SDS0_FIB_REG30_CFG_CONSEN_MASK                                                               (0x1 << RTL8380_SDS0_FIB_REG30_CFG_CONSEN_OFFSET)
  #define RTL8380_SDS0_FIB_REG30_CFG_STATMR_EN_OFFSET                                                          (8)
  #define RTL8380_SDS0_FIB_REG30_CFG_STATMR_EN_MASK                                                            (0x1 << RTL8380_SDS0_FIB_REG30_CFG_STATMR_EN_OFFSET)
  #define RTL8380_SDS0_FIB_REG30_CFG_LNK_ON_TMR_OFFSET                                                         (0)
  #define RTL8380_SDS0_FIB_REG30_CFG_LNK_ON_TMR_MASK                                                           (0xFF << RTL8380_SDS0_FIB_REG30_CFG_LNK_ON_TMR_OFFSET)

#define RTL8380_SDS_DUMMY113_ADDR                                                                              (0xF47C)
  #define RTL8380_SDS_DUMMY113_SDS_DUMMY113_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY113_SDS_DUMMY113_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY113_SDS_DUMMY113_OFFSET)

#define RTL8380_SDS1_EXT_REG0_ADDR                                                                             (0xF480)
  #define RTL8380_SDS1_EXT_REG0_VAL_RSTB_BITERR_OFFSET                                                         (15)
  #define RTL8380_SDS1_EXT_REG0_VAL_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG0_VAL_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_RSTB_BITERR_OFFSET                                                         (14)
  #define RTL8380_SDS1_EXT_REG0_FRC_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG0_FRC_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_VAL_V2ANALOG_OFFSET                                                            (13)
  #define RTL8380_SDS1_EXT_REG0_VAL_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS1_EXT_REG0_VAL_V2ANALOG_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_V2ANALOG_OFFSET                                                            (12)
  #define RTL8380_SDS1_EXT_REG0_FRC_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS1_EXT_REG0_FRC_V2ANALOG_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_VAL_PDOWN_OFFSET                                                               (11)
  #define RTL8380_SDS1_EXT_REG0_VAL_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS1_EXT_REG0_VAL_PDOWN_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_PDOWN_OFFSET                                                               (10)
  #define RTL8380_SDS1_EXT_REG0_FRC_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS1_EXT_REG0_FRC_PDOWN_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_VAL_RXEN_OFFSET                                                                (9)
  #define RTL8380_SDS1_EXT_REG0_VAL_RXEN_MASK                                                                  (0x1 << RTL8380_SDS1_EXT_REG0_VAL_RXEN_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_RXEN_OFFSET                                                                (8)
  #define RTL8380_SDS1_EXT_REG0_FRC_RXEN_MASK                                                                  (0x1 << RTL8380_SDS1_EXT_REG0_FRC_RXEN_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_VAL_CMUEN_OFFSET                                                               (7)
  #define RTL8380_SDS1_EXT_REG0_VAL_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS1_EXT_REG0_VAL_CMUEN_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_CMUEN_OFFSET                                                               (6)
  #define RTL8380_SDS1_EXT_REG0_FRC_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS1_EXT_REG0_FRC_CMUEN_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_VAL_RXIDLE_OFFSET                                                              (5)
  #define RTL8380_SDS1_EXT_REG0_VAL_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS1_EXT_REG0_VAL_RXIDLE_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_RXIDLE_OFFSET                                                              (4)
  #define RTL8380_SDS1_EXT_REG0_FRC_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS1_EXT_REG0_FRC_RXIDLE_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_VAL_CLKRDY_OFFSET                                                              (3)
  #define RTL8380_SDS1_EXT_REG0_VAL_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS1_EXT_REG0_VAL_CLKRDY_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_CLKRDY_OFFSET                                                              (2)
  #define RTL8380_SDS1_EXT_REG0_FRC_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS1_EXT_REG0_FRC_CLKRDY_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_VAL_BER_NOTIFY_OFFSET                                                          (1)
  #define RTL8380_SDS1_EXT_REG0_VAL_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG0_VAL_BER_NOTIFY_OFFSET)
  #define RTL8380_SDS1_EXT_REG0_FRC_BER_NOTIFY_OFFSET                                                          (0)
  #define RTL8380_SDS1_EXT_REG0_FRC_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG0_FRC_BER_NOTIFY_OFFSET)

#define RTL8380_SDS1_EXT_REG1_ADDR                                                                             (0xF484)
  #define RTL8380_SDS1_EXT_REG1_ANA_RG1X_OFFSET                                                                (0)
  #define RTL8380_SDS1_EXT_REG1_ANA_RG1X_MASK                                                                  (0xFFFF << RTL8380_SDS1_EXT_REG1_ANA_RG1X_OFFSET)

#define RTL8380_SDS1_EXT_REG2_ADDR                                                                             (0xF488)
  #define RTL8380_SDS1_EXT_REG2_DUMMY_OFFSET                                                                   (7)
  #define RTL8380_SDS1_EXT_REG2_DUMMY_MASK                                                                     (0x1FF << RTL8380_SDS1_EXT_REG2_DUMMY_OFFSET)
  #define RTL8380_SDS1_EXT_REG2_REG_IB_LANE_FILTER_OFFSET                                                      (6)
  #define RTL8380_SDS1_EXT_REG2_REG_IB_LANE_FILTER_MASK                                                        (0x1 << RTL8380_SDS1_EXT_REG2_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8380_SDS1_EXT_REG2_REG_IBRX_BOOSTER_OFFSET                                                        (5)
  #define RTL8380_SDS1_EXT_REG2_REG_IBRX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS1_EXT_REG2_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8380_SDS1_EXT_REG2_REG_IBTX_BOOSTER_OFFSET                                                        (4)
  #define RTL8380_SDS1_EXT_REG2_REG_IBTX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS1_EXT_REG2_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8380_SDS1_EXT_REG2_REG_IBRXSEL_OFFSET                                                             (2)
  #define RTL8380_SDS1_EXT_REG2_REG_IBRXSEL_MASK                                                               (0x3 << RTL8380_SDS1_EXT_REG2_REG_IBRXSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG2_REG_IBTXSEL_OFFSET                                                             (0)
  #define RTL8380_SDS1_EXT_REG2_REG_IBTXSEL_MASK                                                               (0x3 << RTL8380_SDS1_EXT_REG2_REG_IBTXSEL_OFFSET)

#define RTL8380_SDS1_EXT_REG3_ADDR                                                                             (0xF48C)
  #define RTL8380_SDS1_EXT_REG3_ANA_RG3X_OFFSET                                                                (0)
  #define RTL8380_SDS1_EXT_REG3_ANA_RG3X_MASK                                                                  (0xFFFF << RTL8380_SDS1_EXT_REG3_ANA_RG3X_OFFSET)

#define RTL8380_SDS1_EXT_REG4_ADDR                                                                             (0xF490)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_CALI_OFFSET                                                           (14)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_CALI_MASK                                                             (0x3 << RTL8380_SDS1_EXT_REG4_REG_OOBS_CALI_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_CALSEL_OFFSET                                                         (13)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_CALSEL_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG4_REG_OOBS_CALSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_CKSEL_OFFSET                                                          (12)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_CKSEL_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG4_REG_OOBS_CKSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_FORCECAL_OFFSET                                                       (11)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_FORCECAL_MASK                                                         (0x1 << RTL8380_SDS1_EXT_REG4_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_FREQSEL_OFFSET                                                        (10)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_FREQSEL_MASK                                                          (0x1 << RTL8380_SDS1_EXT_REG4_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_NSQDLY_OFFSET                                                         (9)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_NSQDLY_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG4_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET                                                  (8)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_MASK                                                    (0x1 << RTL8380_SDS1_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_SEL_OFFSET                                                            (7)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_SEL_MASK                                                              (0x1 << RTL8380_SDS1_EXT_REG4_REG_OOBS_SEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_SEN_OFFSET                                                            (2)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_SEN_MASK                                                              (0x1F << RTL8380_SDS1_EXT_REG4_REG_OOBS_SEN_OFFSET)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_VCM_OFFSET                                                            (0)
  #define RTL8380_SDS1_EXT_REG4_REG_OOBS_VCM_MASK                                                              (0x3 << RTL8380_SDS1_EXT_REG4_REG_OOBS_VCM_OFFSET)

#define RTL8380_SDS1_EXT_REG5_ADDR                                                                             (0xF494)
  #define RTL8380_SDS1_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET                                                  (15)
  #define RTL8380_SDS1_EXT_REG5_REG_CDR_BYPASS_SDM_INT_MASK                                                    (0x1 << RTL8380_SDS1_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8380_SDS1_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET                                                   (14)
  #define RTL8380_SDS1_EXT_REG5_REG_CDR_EN_LPF_MANUAL_MASK                                                     (0x1 << RTL8380_SDS1_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8380_SDS1_EXT_REG5_REG_CDR_INT_INIT_OFFSET                                                        (0)
  #define RTL8380_SDS1_EXT_REG5_REG_CDR_INT_INIT_MASK                                                          (0x3FFF << RTL8380_SDS1_EXT_REG5_REG_CDR_INT_INIT_OFFSET)

#define RTL8380_SDS1_EXT_REG6_ADDR                                                                             (0xF498)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KD_OFFSET                                                              (15)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KD_MASK                                                                (0x1 << RTL8380_SDS1_EXT_REG6_REG_CDR_KD_OFFSET)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KI_OFFSET                                                              (12)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KI_MASK                                                                (0x7 << RTL8380_SDS1_EXT_REG6_REG_CDR_KI_OFFSET)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KP1_OFFSET                                                             (9)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KP1_MASK                                                               (0x7 << RTL8380_SDS1_EXT_REG6_REG_CDR_KP1_OFFSET)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KP2_OFFSET                                                             (6)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_KP2_MASK                                                               (0x7 << RTL8380_SDS1_EXT_REG6_REG_CDR_KP2_OFFSET)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET                                                      (5)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_PWR_DWN_EN_MASK                                                        (0x1 << RTL8380_SDS1_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET                                                   (3)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_MASK                                                     (0x3 << RTL8380_SDS1_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET                                                      (2)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_DATA_ORDER_MASK                                                        (0x1 << RTL8380_SDS1_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET                                                     (0)
  #define RTL8380_SDS1_EXT_REG6_REG_CDR_SEL_TESTOUT_MASK                                                       (0x3 << RTL8380_SDS1_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8380_SDS1_EXT_REG7_ADDR                                                                             (0xF49C)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET                                                     (15)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_ACC2_MANUAL_MASK                                                       (0x1 << RTL8380_SDS1_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET                                                     (5)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_ACC2_PERIOD_MASK                                                       (0x3FF << RTL8380_SDS1_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_SQU_TRI_OFFSET                                                         (4)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_SQU_TRI_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG7_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET                                                      (0)
  #define RTL8380_SDS1_EXT_REG7_REG_CDR_EN_M_VALUE_MASK                                                        (0xF << RTL8380_SDS1_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8380_SDS1_EXT_REG8_ADDR                                                                             (0xF4A0)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET                                                      (11)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_ST_M_VALUE_MASK                                                        (0x1F << RTL8380_SDS1_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET                                                       (10)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_PI_M_MODE_MASK                                                         (0x1 << RTL8380_SDS1_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET                                                    (9)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_RESET_MANUAL_MASK                                                      (0x1 << RTL8380_SDS1_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_RESET_SEL_OFFSET                                                       (8)
  #define RTL8380_SDS1_EXT_REG8_REG_CDR_RESET_SEL_MASK                                                         (0x1 << RTL8380_SDS1_EXT_REG8_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG8_DUMMY_OFFSET                                                                   (0)
  #define RTL8380_SDS1_EXT_REG8_DUMMY_MASK                                                                     (0xFF << RTL8380_SDS1_EXT_REG8_DUMMY_OFFSET)

#define RTL8380_SDS1_EXT_REG9_ADDR                                                                             (0xF4A4)
  #define RTL8380_SDS1_EXT_REG9_REG_EN_CLKREQ_OFFSET                                                           (15)
  #define RTL8380_SDS1_EXT_REG9_REG_EN_CLKREQ_MASK                                                             (0x1 << RTL8380_SDS1_EXT_REG9_REG_EN_CLKREQ_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_EN_SATA_OFFSET                                                             (14)
  #define RTL8380_SDS1_EXT_REG9_REG_EN_SATA_MASK                                                               (0x1 << RTL8380_SDS1_EXT_REG9_REG_EN_SATA_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RXDSEL_OFFSET                                                              (12)
  #define RTL8380_SDS1_EXT_REG9_REG_RXDSEL_MASK                                                                (0x3 << RTL8380_SDS1_EXT_REG9_REG_RXDSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_DCVS_SEL_OFFSET                                                         (11)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_DCVS_SEL_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG9_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET                                                       (10)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EN_KOFFSET_MASK                                                         (0x1 << RTL8380_SDS1_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EN_SELF_OFFSET                                                          (9)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EN_SELF_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG9_REG_RX_EN_SELF_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EN_TEST_OFFSET                                                          (8)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EN_TEST_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG9_REG_RX_EN_TEST_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ2SEL_OFFSET                                                           (6)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ2SEL_MASK                                                             (0x3 << RTL8380_SDS1_EXT_REG9_REG_RX_EQ2SEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET                                                     (5)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_EN_SLICER_MASK                                                       (0x1 << RTL8380_SDS1_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_GAIN_OFFSET                                                          (3)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_GAIN_MASK                                                            (0x3 << RTL8380_SDS1_EXT_REG9_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_HOLD_OFFSET                                                          (2)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_HOLD_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG9_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_SELREG_OFFSET                                                        (1)
  #define RTL8380_SDS1_EXT_REG9_REG_RX_EQ_SELREG_MASK                                                          (0x1 << RTL8380_SDS1_EXT_REG9_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8380_SDS1_EXT_REG9_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8380_SDS1_EXT_REG9_REG_FORCERUN_MASK                                                              (0x1 << RTL8380_SDS1_EXT_REG9_REG_FORCERUN_OFFSET)

#define RTL8380_SDS1_EXT_REG10_ADDR                                                                            (0xF4A8)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_EQ_IN_OFFSET                                                           (9)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_EQ_IN_MASK                                                             (0x7F << RTL8380_SDS1_EXT_REG10_REG_RX_EQ_IN_OFFSET)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_IDLE_SPD_OFFSET                                                        (8)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_IDLE_SPD_MASK                                                          (0x1 << RTL8380_SDS1_EXT_REG10_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_IQDSEL_OFFSET                                                          (7)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_IQDSEL_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG10_REG_RX_IQDSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET                                                     (3)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_ADJR_MASK                                                       (0xF << RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET                                                   (2)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_AUTO_K_MASK                                                     (0x1 << RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET                                                    (0)
  #define RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_RANGE_MASK                                                      (0x3 << RTL8380_SDS1_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8380_SDS1_EXT_REG11_ADDR                                                                            (0xF4AC)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET                                                   (15)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_OFFSET_DIG_EN_MASK                                                     (0x1 << RTL8380_SDS1_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_PIENSEL_OFFSET                                                         (14)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_PIENSEL_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG11_REG_RX_PIENSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET                                                       (13)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_PSAVE_SEL_MASK                                                         (0x1 << RTL8380_SDS1_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_PS_AFE_OFFSET                                                          (12)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_PS_AFE_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG11_REG_RX_PS_AFE_OFFSET)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET                                                      (11)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_SEL_RXIDLE_MASK                                                        (0x1 << RTL8380_SDS1_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_D2S_SEL_OFFSET                                                         (10)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_D2S_SEL_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG11_REG_RX_D2S_SEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_TIMER_BER_OFFSET                                                       (5)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_TIMER_BER_MASK                                                         (0x1F << RTL8380_SDS1_EXT_REG11_REG_RX_TIMER_BER_OFFSET)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_TIMER_EQ_OFFSET                                                        (0)
  #define RTL8380_SDS1_EXT_REG11_REG_RX_TIMER_EQ_MASK                                                          (0x1F << RTL8380_SDS1_EXT_REG11_REG_RX_TIMER_EQ_OFFSET)

#define RTL8380_SDS1_EXT_REG12_ADDR                                                                            (0xF4B0)
  #define RTL8380_SDS1_EXT_REG12_DUMMY_REG12_1503_OFFSET                                                       (3)
  #define RTL8380_SDS1_EXT_REG12_DUMMY_REG12_1503_MASK                                                         (0x1FFF << RTL8380_SDS1_EXT_REG12_DUMMY_REG12_1503_OFFSET)
  #define RTL8380_SDS1_EXT_REG12_CFG_IPG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS1_EXT_REG12_CFG_IPG_CNT_MASK                                                              (0x7 << RTL8380_SDS1_EXT_REG12_CFG_IPG_CNT_OFFSET)

#define RTL8380_SDS1_EXT_REG13_ADDR                                                                            (0xF4B4)
  #define RTL8380_SDS1_EXT_REG13_CFG_NEG_GTXC_OFFSET                                                           (15)
  #define RTL8380_SDS1_EXT_REG13_CFG_NEG_GTXC_MASK                                                             (0x1 << RTL8380_SDS1_EXT_REG13_CFG_NEG_GTXC_OFFSET)
  #define RTL8380_SDS1_EXT_REG13_CFG_LP_CNT_2_OFFSET                                                           (11)
  #define RTL8380_SDS1_EXT_REG13_CFG_LP_CNT_2_MASK                                                             (0xF << RTL8380_SDS1_EXT_REG13_CFG_LP_CNT_2_OFFSET)
  #define RTL8380_SDS1_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET                                                       (10)
  #define RTL8380_SDS1_EXT_REG13_CFG_EPON_SYNC_SM_MASK                                                         (0x1 << RTL8380_SDS1_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8380_SDS1_EXT_REG13_CFG_DY_OFFSET                                                                 (0)
  #define RTL8380_SDS1_EXT_REG13_CFG_DY_MASK                                                                   (0x3FF << RTL8380_SDS1_EXT_REG13_CFG_DY_OFFSET)

#define RTL8380_SDS1_EXT_REG14_ADDR                                                                            (0xF4B8)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET                                                     (12)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_DAT_MASK                                                       (0xF << RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET                                                   (8)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_POST1_MASK                                                     (0xF << RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET                                                   (4)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_POST0_MASK                                                     (0xF << RTL8380_SDS1_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_SWING_OFFSET                                                           (2)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_SWING_MASK                                                             (0x3 << RTL8380_SDS1_EXT_REG14_REG_TX_SWING_OFFSET)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DLY_OFFSET                                                             (0)
  #define RTL8380_SDS1_EXT_REG14_REG_TX_DLY_MASK                                                               (0x3 << RTL8380_SDS1_EXT_REG14_REG_TX_DLY_OFFSET)

#define RTL8380_SDS1_EXT_REG15_ADDR                                                                            (0xF4BC)
  #define RTL8380_SDS1_EXT_REG15_DUMMY_REG15_15_OFFSET                                                         (15)
  #define RTL8380_SDS1_EXT_REG15_DUMMY_REG15_15_MASK                                                           (0x1 << RTL8380_SDS1_EXT_REG15_DUMMY_REG15_15_OFFSET)
  #define RTL8380_SDS1_EXT_REG15_CFG_LP_CNT_1_OFFSET                                                           (11)
  #define RTL8380_SDS1_EXT_REG15_CFG_LP_CNT_1_MASK                                                             (0xF << RTL8380_SDS1_EXT_REG15_CFG_LP_CNT_1_OFFSET)
  #define RTL8380_SDS1_EXT_REG15_CFG_EPON_OFFSET                                                               (10)
  #define RTL8380_SDS1_EXT_REG15_CFG_EPON_MASK                                                                 (0x1 << RTL8380_SDS1_EXT_REG15_CFG_EPON_OFFSET)
  #define RTL8380_SDS1_EXT_REG15_CFG_DX_OFFSET                                                                 (0)
  #define RTL8380_SDS1_EXT_REG15_CFG_DX_MASK                                                                   (0x3FF << RTL8380_SDS1_EXT_REG15_CFG_DX_OFFSET)

#define RTL8380_SDS1_EXT_REG16_ADDR                                                                            (0xF4C0)
  #define RTL8380_SDS1_EXT_REG16_CFG_DY_8B_OFFSET                                                              (8)
  #define RTL8380_SDS1_EXT_REG16_CFG_DY_8B_MASK                                                                (0xFF << RTL8380_SDS1_EXT_REG16_CFG_DY_8B_OFFSET)
  #define RTL8380_SDS1_EXT_REG16_CFG_DX_8B_OFFSET                                                              (0)
  #define RTL8380_SDS1_EXT_REG16_CFG_DX_8B_MASK                                                                (0xFF << RTL8380_SDS1_EXT_REG16_CFG_DX_8B_OFFSET)

#define RTL8380_SDS1_EXT_REG17_ADDR                                                                            (0xF4C4)
  #define RTL8380_SDS1_EXT_REG17_REG_DIVIDE_NUM_OFFSET                                                         (10)
  #define RTL8380_SDS1_EXT_REG17_REG_DIVIDE_NUM_MASK                                                           (0x3F << RTL8380_SDS1_EXT_REG17_REG_DIVIDE_NUM_OFFSET)
  #define RTL8380_SDS1_EXT_REG17_REG_LOCK_UP_LIMIT_OFFSET                                                      (0)
  #define RTL8380_SDS1_EXT_REG17_REG_LOCK_UP_LIMIT_MASK                                                        (0x3FF << RTL8380_SDS1_EXT_REG17_REG_LOCK_UP_LIMIT_OFFSET)

#define RTL8380_SDS1_EXT_REG18_ADDR                                                                            (0xF4C8)
  #define RTL8380_SDS1_EXT_REG18_REG_FLD_DSEL_OFFSET                                                           (15)
  #define RTL8380_SDS1_EXT_REG18_REG_FLD_DSEL_MASK                                                             (0x1 << RTL8380_SDS1_EXT_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8380_SDS1_EXT_REG18_REG_CMU_VCO_COARSE_OFFSET                                                     (10)
  #define RTL8380_SDS1_EXT_REG18_REG_CMU_VCO_COARSE_MASK                                                       (0x1F << RTL8380_SDS1_EXT_REG18_REG_CMU_VCO_COARSE_OFFSET)
  #define RTL8380_SDS1_EXT_REG18_REG_LOCK_DN_LIMIT_OFFSET                                                      (0)
  #define RTL8380_SDS1_EXT_REG18_REG_LOCK_DN_LIMIT_MASK                                                        (0x3FF << RTL8380_SDS1_EXT_REG18_REG_LOCK_DN_LIMIT_OFFSET)

#define RTL8380_SDS1_EXT_REG19_ADDR                                                                            (0xF4CC)
  #define RTL8380_SDS1_EXT_REG19_ANA_RG19X_OFFSET                                                              (0)
  #define RTL8380_SDS1_EXT_REG19_ANA_RG19X_MASK                                                                (0xFFFF << RTL8380_SDS1_EXT_REG19_ANA_RG19X_OFFSET)

#define RTL8380_SDS1_EXT_REG20_ADDR                                                                            (0xF4D0)
  #define RTL8380_SDS1_EXT_REG20_ANA_RG20X_OFFSET                                                              (0)
  #define RTL8380_SDS1_EXT_REG20_ANA_RG20X_MASK                                                                (0xFFFF << RTL8380_SDS1_EXT_REG20_ANA_RG20X_OFFSET)

#define RTL8380_SDS1_EXT_REG21_ADDR                                                                            (0xF4D4)
  #define RTL8380_SDS1_EXT_REG21_DEBUG_0_OFFSET                                                                (0)
  #define RTL8380_SDS1_EXT_REG21_DEBUG_0_MASK                                                                  (0xFFFF << RTL8380_SDS1_EXT_REG21_DEBUG_0_OFFSET)

#define RTL8380_SDS1_EXT_REG22_ADDR                                                                            (0xF4D8)
  #define RTL8380_SDS1_EXT_REG22_DEBUG_1_OFFSET                                                                (0)
  #define RTL8380_SDS1_EXT_REG22_DEBUG_1_MASK                                                                  (0xFFFF << RTL8380_SDS1_EXT_REG22_DEBUG_1_OFFSET)

#define RTL8380_SDS1_EXT_REG23_ADDR                                                                            (0xF4DC)
  #define RTL8380_SDS1_EXT_REG23_DEBUG_2_OFFSET                                                                (0)
  #define RTL8380_SDS1_EXT_REG23_DEBUG_2_MASK                                                                  (0xFFFF << RTL8380_SDS1_EXT_REG23_DEBUG_2_OFFSET)

#define RTL8380_SDS1_EXT_REG24_ADDR                                                                            (0xF4E0)
  #define RTL8380_SDS1_EXT_REG24_CFG_SD_H_OFFSET                                                               (15)
  #define RTL8380_SDS1_EXT_REG24_CFG_SD_H_MASK                                                                 (0x1 << RTL8380_SDS1_EXT_REG24_CFG_SD_H_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_RG24X14_OFFSET                                                            (14)
  #define RTL8380_SDS1_EXT_REG24_CFG_RG24X14_MASK                                                              (0x1 << RTL8380_SDS1_EXT_REG24_CFG_RG24X14_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_HYSDET_OFFSET                                                             (10)
  #define RTL8380_SDS1_EXT_REG24_CFG_HYSDET_MASK                                                               (0xF << RTL8380_SDS1_EXT_REG24_CFG_HYSDET_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_D2A_LPK_OFFSET                                                            (9)
  #define RTL8380_SDS1_EXT_REG24_CFG_D2A_LPK_MASK                                                              (0x1 << RTL8380_SDS1_EXT_REG24_CFG_D2A_LPK_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_HAM_PTR_OFFSET                                                            (8)
  #define RTL8380_SDS1_EXT_REG24_CFG_HAM_PTR_MASK                                                              (0x1 << RTL8380_SDS1_EXT_REG24_CFG_HAM_PTR_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_ENTX_OFFSET                                                               (7)
  #define RTL8380_SDS1_EXT_REG24_CFG_ENTX_MASK                                                                 (0x1 << RTL8380_SDS1_EXT_REG24_CFG_ENTX_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_CMALI_SIG_OFFSET                                                          (6)
  #define RTL8380_SDS1_EXT_REG24_CFG_CMALI_SIG_MASK                                                            (0x1 << RTL8380_SDS1_EXT_REG24_CFG_CMALI_SIG_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_TMR_ALI_OFFSET                                                            (3)
  #define RTL8380_SDS1_EXT_REG24_CFG_TMR_ALI_MASK                                                              (0x7 << RTL8380_SDS1_EXT_REG24_CFG_TMR_ALI_OFFSET)
  #define RTL8380_SDS1_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS1_EXT_REG24_CFG_SYMBOLERR_CNT_MASK                                                        (0x7 << RTL8380_SDS1_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS1_EXT_REG25_ADDR                                                                            (0xF4E4)
  #define RTL8380_SDS1_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET                                                      (8)
  #define RTL8380_SDS1_EXT_REG25_ALL_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS1_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8380_SDS1_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS1_EXT_REG25_MUX_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS1_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS1_EXT_REG26_ADDR                                                                            (0xF4E8)
  #define RTL8380_SDS1_EXT_REG26_P3LNKDOWNCNT_OFFSET                                                           (12)
  #define RTL8380_SDS1_EXT_REG26_P3LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS1_EXT_REG26_P3LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS1_EXT_REG26_P2LNKDOWNCNT_OFFSET                                                           (8)
  #define RTL8380_SDS1_EXT_REG26_P2LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS1_EXT_REG26_P2LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS1_EXT_REG26_P1LNKDOWNCNT_OFFSET                                                           (4)
  #define RTL8380_SDS1_EXT_REG26_P1LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS1_EXT_REG26_P1LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS1_EXT_REG26_P0LNKDOWNCNT_OFFSET                                                           (0)
  #define RTL8380_SDS1_EXT_REG26_P0LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS1_EXT_REG26_P0LNKDOWNCNT_OFFSET)

#define RTL8380_SDS1_EXT_REG27_ADDR                                                                            (0xF4EC)
  #define RTL8380_SDS1_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET                                                   (0)
  #define RTL8380_SDS1_EXT_REG27_CFG_DBG_STATUS_ECO_0_MASK                                                     (0xFFFF << RTL8380_SDS1_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET)

#define RTL8380_SDS1_EXT_REG28_ADDR                                                                            (0xF4F0)
  #define RTL8380_SDS1_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET                                                   (0)
  #define RTL8380_SDS1_EXT_REG28_CFG_DBG_STATUS_ECO_1_MASK                                                     (0xFFFF << RTL8380_SDS1_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET)

#define RTL8380_SDS1_EXT_REG29_ADDR                                                                            (0xF4F4)
  #define RTL8380_SDS1_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET                                                   (9)
  #define RTL8380_SDS1_EXT_REG29_CFG_DBG_STATUS_ECO_2_MASK                                                     (0x7F << RTL8380_SDS1_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8380_SDS1_EXT_REG29_SIGNOK_LAT_OFFSET                                                             (8)
  #define RTL8380_SDS1_EXT_REG29_SIGNOK_LAT_MASK                                                               (0x1 << RTL8380_SDS1_EXT_REG29_SIGNOK_LAT_OFFSET)
  #define RTL8380_SDS1_EXT_REG29_LINKOK_LAT_OFFSET                                                             (4)
  #define RTL8380_SDS1_EXT_REG29_LINKOK_LAT_MASK                                                               (0xF << RTL8380_SDS1_EXT_REG29_LINKOK_LAT_OFFSET)
  #define RTL8380_SDS1_EXT_REG29_SYNCOK_LAT_OFFSET                                                             (0)
  #define RTL8380_SDS1_EXT_REG29_SYNCOK_LAT_MASK                                                               (0xF << RTL8380_SDS1_EXT_REG29_SYNCOK_LAT_OFFSET)

#define RTL8380_SDS1_EXT_REG30_ADDR                                                                            (0xF4F8)
  #define RTL8380_SDS1_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET                                                   (9)
  #define RTL8380_SDS1_EXT_REG30_CFG_DBG_STATUS_ECO_3_MASK                                                     (0x7F << RTL8380_SDS1_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8380_SDS1_EXT_REG30_SIGNOKSTAT_OFFSET                                                             (8)
  #define RTL8380_SDS1_EXT_REG30_SIGNOKSTAT_MASK                                                               (0x1 << RTL8380_SDS1_EXT_REG30_SIGNOKSTAT_OFFSET)
  #define RTL8380_SDS1_EXT_REG30_LINKOKSTAT_OFFSET                                                             (4)
  #define RTL8380_SDS1_EXT_REG30_LINKOKSTAT_MASK                                                               (0xF << RTL8380_SDS1_EXT_REG30_LINKOKSTAT_OFFSET)
  #define RTL8380_SDS1_EXT_REG30_SYNCOKSTAT_OFFSET                                                             (0)
  #define RTL8380_SDS1_EXT_REG30_SYNCOKSTAT_MASK                                                               (0xF << RTL8380_SDS1_EXT_REG30_SYNCOKSTAT_OFFSET)

#define RTL8380_SDS_DUMMY114_ADDR                                                                              (0xF4FC)
  #define RTL8380_SDS_DUMMY114_SDS_DUMMY114_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY114_SDS_DUMMY114_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY114_SDS_DUMMY114_OFFSET)

#define RTL8380_SDS1_FIB_REG0_ADDR                                                                             (0xF500)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_RST_OFFSET                                                             (15)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_RST_MASK                                                               (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_LPK_OFFSET                                                             (14)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_LPK_MASK                                                               (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                       (13)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_SPD_RD_00_MASK                                                         (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_ANEN_OFFSET                                                            (12)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_ANEN_MASK                                                              (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_PDOWN_OFFSET                                                           (11)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_PDOWN_MASK                                                             (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_ISO_OFFSET                                                             (10)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_ISO_MASK                                                               (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_RESTART_OFFSET                                                         (9)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_RESTART_MASK                                                           (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_FULLDUP_OFFSET                                                         (8)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_FULLDUP_MASK                                                           (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_SDS_DUMMY115_OFFSET                                                            (7)
  #define RTL8380_SDS1_FIB_REG0_SDS_DUMMY115_MASK                                                              (0x1 << RTL8380_SDS1_FIB_REG0_SDS_DUMMY115_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                       (6)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_SPD_RD_01_MASK                                                         (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_FRCTX_OFFSET                                                           (5)
  #define RTL8380_SDS1_FIB_REG0_CFG_FIB_FRCTX_MASK                                                             (0x1 << RTL8380_SDS1_FIB_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS1_FIB_REG0_SDS_DUMMY116_OFFSET                                                            (0)
  #define RTL8380_SDS1_FIB_REG0_SDS_DUMMY116_MASK                                                              (0x1F << RTL8380_SDS1_FIB_REG0_SDS_DUMMY116_OFFSET)

#define RTL8380_SDS1_FIB_REG1_ADDR                                                                             (0xF504)
  #define RTL8380_SDS1_FIB_REG1_CAPBILITY_OFFSET                                                               (6)
  #define RTL8380_SDS1_FIB_REG1_CAPBILITY_MASK                                                                 (0x3FF << RTL8380_SDS1_FIB_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS1_FIB_REG1_AN_COMPLETE_OFFSET                                                             (5)
  #define RTL8380_SDS1_FIB_REG1_AN_COMPLETE_MASK                                                               (0x1 << RTL8380_SDS1_FIB_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS1_FIB_REG1_R_FAULT_OFFSET                                                                 (4)
  #define RTL8380_SDS1_FIB_REG1_R_FAULT_MASK                                                                   (0x1 << RTL8380_SDS1_FIB_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS1_FIB_REG1_NWAY_ABILITY_OFFSET                                                            (3)
  #define RTL8380_SDS1_FIB_REG1_NWAY_ABILITY_MASK                                                              (0x1 << RTL8380_SDS1_FIB_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS1_FIB_REG1_LINK_STATUS_OFFSET                                                             (2)
  #define RTL8380_SDS1_FIB_REG1_LINK_STATUS_MASK                                                               (0x1 << RTL8380_SDS1_FIB_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS1_FIB_REG1_JABBER_DETECT_OFFSET                                                           (1)
  #define RTL8380_SDS1_FIB_REG1_JABBER_DETECT_MASK                                                             (0x1 << RTL8380_SDS1_FIB_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS1_FIB_REG1_EXTENDED_CAPBILITY_OFFSET                                                      (0)
  #define RTL8380_SDS1_FIB_REG1_EXTENDED_CAPBILITY_MASK                                                        (0x1 << RTL8380_SDS1_FIB_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS1_FIB_REG2_ADDR                                                                             (0xF508)
  #define RTL8380_SDS1_FIB_REG2_REALTEK_OUI_2106_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_REG2_REALTEK_OUI_2106_MASK                                                          (0xFFFF << RTL8380_SDS1_FIB_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS1_FIB_REG3_ADDR                                                                             (0xF50C)
  #define RTL8380_SDS1_FIB_REG3_REALTEK_OUI_0500_OFFSET                                                        (10)
  #define RTL8380_SDS1_FIB_REG3_REALTEK_OUI_0500_MASK                                                          (0x3F << RTL8380_SDS1_FIB_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS1_FIB_REG3_MODEL_NO_0500_OFFSET                                                           (4)
  #define RTL8380_SDS1_FIB_REG3_MODEL_NO_0500_MASK                                                             (0x3F << RTL8380_SDS1_FIB_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS1_FIB_REG3_REVISION_NO_0300_OFFSET                                                        (0)
  #define RTL8380_SDS1_FIB_REG3_REVISION_NO_0300_MASK                                                          (0xF << RTL8380_SDS1_FIB_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS1_FIB_REG4_ADDR                                                                             (0xF510)
  #define RTL8380_SDS1_FIB_REG4_TX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS1_FIB_REG4_TX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS1_FIB_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS1_FIB_REG5_ADDR                                                                             (0xF514)
  #define RTL8380_SDS1_FIB_REG5_RX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS1_FIB_REG5_RX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS1_FIB_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS1_FIB_REG6_ADDR                                                                             (0xF518)
  #define RTL8380_SDS1_FIB_REG6_SDS_DUMMY117_OFFSET                                                            (3)
  #define RTL8380_SDS1_FIB_REG6_SDS_DUMMY117_MASK                                                              (0x1FFF << RTL8380_SDS1_FIB_REG6_SDS_DUMMY117_OFFSET)
  #define RTL8380_SDS1_FIB_REG6_FIB_NP_EN_OFFSET                                                               (2)
  #define RTL8380_SDS1_FIB_REG6_FIB_NP_EN_MASK                                                                 (0x1 << RTL8380_SDS1_FIB_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS1_FIB_REG6_RXPAGE_OFFSET                                                                  (1)
  #define RTL8380_SDS1_FIB_REG6_RXPAGE_MASK                                                                    (0x1 << RTL8380_SDS1_FIB_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS1_FIB_REG6_SDS_DUMMY118_OFFSET                                                            (0)
  #define RTL8380_SDS1_FIB_REG6_SDS_DUMMY118_MASK                                                              (0x1 << RTL8380_SDS1_FIB_REG6_SDS_DUMMY118_OFFSET)

#define RTL8380_SDS1_FIB_REG7_ADDR                                                                             (0xF51C)
  #define RTL8380_SDS1_FIB_REG7_MR_NP_TX_OFFSET                                                                (0)
  #define RTL8380_SDS1_FIB_REG7_MR_NP_TX_MASK                                                                  (0xFFFF << RTL8380_SDS1_FIB_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS1_FIB_REG8_ADDR                                                                             (0xF520)
  #define RTL8380_SDS1_FIB_REG8_MR_NP_RX_OFFSET                                                                (0)
  #define RTL8380_SDS1_FIB_REG8_MR_NP_RX_MASK                                                                  (0xFFFF << RTL8380_SDS1_FIB_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS1_FIB_REG9_ADDR                                                                             (0xF524)
  #define RTL8380_SDS1_FIB_REG9_SDS_DUMMY119_OFFSET                                                            (0)
  #define RTL8380_SDS1_FIB_REG9_SDS_DUMMY119_MASK                                                              (0xFFFF << RTL8380_SDS1_FIB_REG9_SDS_DUMMY119_OFFSET)

#define RTL8380_SDS1_FIB_REG10_ADDR                                                                            (0xF528)
  #define RTL8380_SDS1_FIB_REG10_SDS_DUMMY120_OFFSET                                                           (0)
  #define RTL8380_SDS1_FIB_REG10_SDS_DUMMY120_MASK                                                             (0xFFFF << RTL8380_SDS1_FIB_REG10_SDS_DUMMY120_OFFSET)

#define RTL8380_SDS1_FIB_REG11_ADDR                                                                            (0xF52C)
  #define RTL8380_SDS1_FIB_REG11_SDS_DUMMY121_OFFSET                                                           (0)
  #define RTL8380_SDS1_FIB_REG11_SDS_DUMMY121_MASK                                                             (0xFFFF << RTL8380_SDS1_FIB_REG11_SDS_DUMMY121_OFFSET)

#define RTL8380_SDS1_FIB_REG12_ADDR                                                                            (0xF530)
  #define RTL8380_SDS1_FIB_REG12_SDS_DUMMY122_OFFSET                                                           (0)
  #define RTL8380_SDS1_FIB_REG12_SDS_DUMMY122_MASK                                                             (0xFFFF << RTL8380_SDS1_FIB_REG12_SDS_DUMMY122_OFFSET)

#define RTL8380_SDS1_FIB_REG13_ADDR                                                                            (0xF534)
  #define RTL8380_SDS1_FIB_REG13_INDR_FUNC_OFFSET                                                              (14)
  #define RTL8380_SDS1_FIB_REG13_INDR_FUNC_MASK                                                                (0x3 << RTL8380_SDS1_FIB_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS1_FIB_REG13_DUMMY_REG13_1305_OFFSET                                                       (5)
  #define RTL8380_SDS1_FIB_REG13_DUMMY_REG13_1305_MASK                                                         (0x1FF << RTL8380_SDS1_FIB_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS1_FIB_REG13_INDR_DEVAD_OFFSET                                                             (0)
  #define RTL8380_SDS1_FIB_REG13_INDR_DEVAD_MASK                                                               (0x1F << RTL8380_SDS1_FIB_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS1_FIB_REG14_ADDR                                                                            (0xF538)
  #define RTL8380_SDS1_FIB_REG14_MMDRDBUS_OFFSET                                                               (0)
  #define RTL8380_SDS1_FIB_REG14_MMDRDBUS_MASK                                                                 (0xFFFF << RTL8380_SDS1_FIB_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS1_FIB_REG15_ADDR                                                                            (0xF53C)
  #define RTL8380_SDS1_FIB_REG15_SDS_DUMMY123_OFFSET                                                           (0)
  #define RTL8380_SDS1_FIB_REG15_SDS_DUMMY123_MASK                                                             (0xFFFF << RTL8380_SDS1_FIB_REG15_SDS_DUMMY123_OFFSET)

#define RTL8380_SDS1_FIB_REG16_ADDR                                                                            (0xF540)
  #define RTL8380_SDS1_FIB_REG16_DIG_RG2X_OFFSET                                                               (0)
  #define RTL8380_SDS1_FIB_REG16_DIG_RG2X_MASK                                                                 (0xFFFF << RTL8380_SDS1_FIB_REG16_DIG_RG2X_OFFSET)

#define RTL8380_SDS1_FIB_REG17_ADDR                                                                            (0xF544)
  #define RTL8380_SDS1_FIB_REG17_DIG_RG3X_OFFSET                                                               (0)
  #define RTL8380_SDS1_FIB_REG17_DIG_RG3X_MASK                                                                 (0xFFFF << RTL8380_SDS1_FIB_REG17_DIG_RG3X_OFFSET)

#define RTL8380_SDS1_FIB_REG18_ADDR                                                                            (0xF548)
  #define RTL8380_SDS1_FIB_REG18_DIG_RG4X_OFFSET                                                               (0)
  #define RTL8380_SDS1_FIB_REG18_DIG_RG4X_MASK                                                                 (0xFFFF << RTL8380_SDS1_FIB_REG18_DIG_RG4X_OFFSET)

#define RTL8380_SDS1_FIB_REG19_ADDR                                                                            (0xF54C)
  #define RTL8380_SDS1_FIB_REG19_DIG_RG5X_OFFSET                                                               (0)
  #define RTL8380_SDS1_FIB_REG19_DIG_RG5X_MASK                                                                 (0xFFFF << RTL8380_SDS1_FIB_REG19_DIG_RG5X_OFFSET)

#define RTL8380_SDS1_FIB_REG20_ADDR                                                                            (0xF550)
  #define RTL8380_SDS1_FIB_REG20_DIG_RG6X_OFFSET                                                               (0)
  #define RTL8380_SDS1_FIB_REG20_DIG_RG6X_MASK                                                                 (0xFFFF << RTL8380_SDS1_FIB_REG20_DIG_RG6X_OFFSET)

#define RTL8380_SDS1_FIB_REG21_ADDR                                                                            (0xF554)
  #define RTL8380_SDS1_FIB_REG21_DIG_RG7X_OFFSET                                                               (0)
  #define RTL8380_SDS1_FIB_REG21_DIG_RG7X_MASK                                                                 (0xFFFF << RTL8380_SDS1_FIB_REG21_DIG_RG7X_OFFSET)

#define RTL8380_SDS1_FIB_REG22_ADDR                                                                            (0xF558)
  #define RTL8380_SDS1_FIB_REG22_QSGM_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_REG22_QSGM_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS1_FIB_REG22_QSGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS1_FIB_REG23_ADDR                                                                            (0xF55C)
  #define RTL8380_SDS1_FIB_REG23_QSGM_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_REG23_QSGM_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS1_FIB_REG23_QSGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS1_FIB_REG24_ADDR                                                                            (0xF560)
  #define RTL8380_SDS1_FIB_REG24_REG_RX_TIMER_LPF_OFFSET                                                       (11)
  #define RTL8380_SDS1_FIB_REG24_REG_RX_TIMER_LPF_MASK                                                         (0x1F << RTL8380_SDS1_FIB_REG24_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8380_SDS1_FIB_REG24_DUMMY_OFFSET                                                                  (0)
  #define RTL8380_SDS1_FIB_REG24_DUMMY_MASK                                                                    (0x7FF << RTL8380_SDS1_FIB_REG24_DUMMY_OFFSET)

#define RTL8380_SDS1_FIB_REG25_ADDR                                                                            (0xF564)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_DRV_VLDON_OFFSET                                                       (13)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_DRV_VLDON_MASK                                                         (0x7 << RTL8380_SDS1_FIB_REG25_REG_TX_DRV_VLDON_OFFSET)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET                                                       (10)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_DRV_VLDOP_MASK                                                         (0x7 << RTL8380_SDS1_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET                                                       (9)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_NLDO_TIE1_MASK                                                         (0x1 << RTL8380_SDS1_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET                                                       (8)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_PLDO_TIE0_MASK                                                         (0x1 << RTL8380_SDS1_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET                                                (6)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_MASK                                                  (0x3 << RTL8380_SDS1_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET                                                       (0)
  #define RTL8380_SDS1_FIB_REG25_REG_TX_EN_EMPHAS_MASK                                                         (0x3F << RTL8380_SDS1_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8380_SDS1_FIB_REG26_ADDR                                                                            (0xF568)
  #define RTL8380_SDS1_FIB_REG26_SDS_DUMMY124_OFFSET                                                           (0)
  #define RTL8380_SDS1_FIB_REG26_SDS_DUMMY124_MASK                                                             (0xFFFF << RTL8380_SDS1_FIB_REG26_SDS_DUMMY124_OFFSET)

#define RTL8380_SDS1_FIB_REG27_ADDR                                                                            (0xF56C)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_BEAEN_OFFSET                                                           (15)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_BEAEN_MASK                                                             (0x1 << RTL8380_SDS1_FIB_REG27_REG_TX_BEAEN_OFFSET)
  #define RTL8380_SDS1_FIB_REG27_REG_FORCE_RCVDET_OFFSET                                                       (14)
  #define RTL8380_SDS1_FIB_REG27_REG_FORCE_RCVDET_MASK                                                         (0x1 << RTL8380_SDS1_FIB_REG27_REG_FORCE_RCVDET_OFFSET)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET                                                      (13)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_EN_VCM_RES_MASK                                                        (0x1 << RTL8380_SDS1_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET                                                   (12)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_SEL_CKRD_DUTY_MASK                                                     (0x1 << RTL8380_SDS1_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_SEL_VCM_OFFSET                                                         (10)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_SEL_VCM_MASK                                                           (0x3 << RTL8380_SDS1_FIB_REG27_REG_TX_SEL_VCM_OFFSET)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_EN_TEST_OFFSET                                                         (9)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_EN_TEST_MASK                                                           (0x1 << RTL8380_SDS1_FIB_REG27_REG_TX_EN_TEST_OFFSET)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_SWING25_OFFSET                                                         (8)
  #define RTL8380_SDS1_FIB_REG27_REG_TX_SWING25_MASK                                                           (0x1 << RTL8380_SDS1_FIB_REG27_REG_TX_SWING25_OFFSET)
  #define RTL8380_SDS1_FIB_REG27_DUMMY_OFFSET                                                                  (0)
  #define RTL8380_SDS1_FIB_REG27_DUMMY_MASK                                                                    (0xFF << RTL8380_SDS1_FIB_REG27_DUMMY_OFFSET)

#define RTL8380_SDS1_FIB_REG28_ADDR                                                                            (0xF570)
  #define RTL8380_SDS1_FIB_REG28_CFG_CONS1_MAX_OFFSET                                                          (12)
  #define RTL8380_SDS1_FIB_REG28_CFG_CONS1_MAX_MASK                                                            (0xF << RTL8380_SDS1_FIB_REG28_CFG_CONS1_MAX_OFFSET)
  #define RTL8380_SDS1_FIB_REG28_CFG_CONS0_MAX_OFFSET                                                          (8)
  #define RTL8380_SDS1_FIB_REG28_CFG_CONS0_MAX_MASK                                                            (0xF << RTL8380_SDS1_FIB_REG28_CFG_CONS0_MAX_OFFSET)
  #define RTL8380_SDS1_FIB_REG28_CFG_CNT_MIN_OFFSET                                                            (0)
  #define RTL8380_SDS1_FIB_REG28_CFG_CNT_MIN_MASK                                                              (0xFF << RTL8380_SDS1_FIB_REG28_CFG_CNT_MIN_OFFSET)

#define RTL8380_SDS1_FIB_REG29_ADDR                                                                            (0xF574)
  #define RTL8380_SDS1_FIB_REG29_CFG_AUTO_DET_ON_OFFSET                                                        (15)
  #define RTL8380_SDS1_FIB_REG29_CFG_AUTO_DET_ON_MASK                                                          (0x1 << RTL8380_SDS1_FIB_REG29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8380_SDS1_FIB_REG29_CFG_TOUT_MAX_OFFSET                                                           (9)
  #define RTL8380_SDS1_FIB_REG29_CFG_TOUT_MAX_MASK                                                             (0x3F << RTL8380_SDS1_FIB_REG29_CFG_TOUT_MAX_OFFSET)
  #define RTL8380_SDS1_FIB_REG29_CFG_STATE_TMR_OFFSET                                                          (5)
  #define RTL8380_SDS1_FIB_REG29_CFG_STATE_TMR_MASK                                                            (0xF << RTL8380_SDS1_FIB_REG29_CFG_STATE_TMR_OFFSET)
  #define RTL8380_SDS1_FIB_REG29_CFG_TEST_TMR_OFFSET                                                           (0)
  #define RTL8380_SDS1_FIB_REG29_CFG_TEST_TMR_MASK                                                             (0x1F << RTL8380_SDS1_FIB_REG29_CFG_TEST_TMR_OFFSET)

#define RTL8380_SDS1_FIB_REG30_ADDR                                                                            (0xF578)
  #define RTL8380_SDS1_FIB_REG30_CFG_RG30X1513_OFFSET                                                          (13)
  #define RTL8380_SDS1_FIB_REG30_CFG_RG30X1513_MASK                                                            (0x7 << RTL8380_SDS1_FIB_REG30_CFG_RG30X1513_OFFSET)
  #define RTL8380_SDS1_FIB_REG30_FIB100_DET_OFFSET                                                             (12)
  #define RTL8380_SDS1_FIB_REG30_FIB100_DET_MASK                                                               (0x1 << RTL8380_SDS1_FIB_REG30_FIB100_DET_OFFSET)
  #define RTL8380_SDS1_FIB_REG30_CFG_STATMR_LEVEL_OFFSET                                                       (11)
  #define RTL8380_SDS1_FIB_REG30_CFG_STATMR_LEVEL_MASK                                                         (0x1 << RTL8380_SDS1_FIB_REG30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8380_SDS1_FIB_REG30_CFG_CNTEN_OFFSET                                                              (10)
  #define RTL8380_SDS1_FIB_REG30_CFG_CNTEN_MASK                                                                (0x1 << RTL8380_SDS1_FIB_REG30_CFG_CNTEN_OFFSET)
  #define RTL8380_SDS1_FIB_REG30_CFG_CONSEN_OFFSET                                                             (9)
  #define RTL8380_SDS1_FIB_REG30_CFG_CONSEN_MASK                                                               (0x1 << RTL8380_SDS1_FIB_REG30_CFG_CONSEN_OFFSET)
  #define RTL8380_SDS1_FIB_REG30_CFG_STATMR_EN_OFFSET                                                          (8)
  #define RTL8380_SDS1_FIB_REG30_CFG_STATMR_EN_MASK                                                            (0x1 << RTL8380_SDS1_FIB_REG30_CFG_STATMR_EN_OFFSET)
  #define RTL8380_SDS1_FIB_REG30_CFG_LNK_ON_TMR_OFFSET                                                         (0)
  #define RTL8380_SDS1_FIB_REG30_CFG_LNK_ON_TMR_MASK                                                           (0xFF << RTL8380_SDS1_FIB_REG30_CFG_LNK_ON_TMR_OFFSET)

#define RTL8380_SDS_DUMMY125_ADDR                                                                              (0xF57C)
  #define RTL8380_SDS_DUMMY125_SDS_DUMMY125_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY125_SDS_DUMMY125_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY125_SDS_DUMMY125_OFFSET)

#define RTL8380_SDS2_EXT_REG0_ADDR                                                                             (0xF580)
  #define RTL8380_SDS2_EXT_REG0_VAL_RSTB_BITERR_OFFSET                                                         (15)
  #define RTL8380_SDS2_EXT_REG0_VAL_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG0_VAL_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_RSTB_BITERR_OFFSET                                                         (14)
  #define RTL8380_SDS2_EXT_REG0_FRC_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG0_FRC_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_VAL_V2ANALOG_OFFSET                                                            (13)
  #define RTL8380_SDS2_EXT_REG0_VAL_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS2_EXT_REG0_VAL_V2ANALOG_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_V2ANALOG_OFFSET                                                            (12)
  #define RTL8380_SDS2_EXT_REG0_FRC_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS2_EXT_REG0_FRC_V2ANALOG_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_VAL_PDOWN_OFFSET                                                               (11)
  #define RTL8380_SDS2_EXT_REG0_VAL_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS2_EXT_REG0_VAL_PDOWN_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_PDOWN_OFFSET                                                               (10)
  #define RTL8380_SDS2_EXT_REG0_FRC_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS2_EXT_REG0_FRC_PDOWN_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_VAL_RXEN_OFFSET                                                                (9)
  #define RTL8380_SDS2_EXT_REG0_VAL_RXEN_MASK                                                                  (0x1 << RTL8380_SDS2_EXT_REG0_VAL_RXEN_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_RXEN_OFFSET                                                                (8)
  #define RTL8380_SDS2_EXT_REG0_FRC_RXEN_MASK                                                                  (0x1 << RTL8380_SDS2_EXT_REG0_FRC_RXEN_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_VAL_CMUEN_OFFSET                                                               (7)
  #define RTL8380_SDS2_EXT_REG0_VAL_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS2_EXT_REG0_VAL_CMUEN_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_CMUEN_OFFSET                                                               (6)
  #define RTL8380_SDS2_EXT_REG0_FRC_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS2_EXT_REG0_FRC_CMUEN_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_VAL_RXIDLE_OFFSET                                                              (5)
  #define RTL8380_SDS2_EXT_REG0_VAL_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS2_EXT_REG0_VAL_RXIDLE_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_RXIDLE_OFFSET                                                              (4)
  #define RTL8380_SDS2_EXT_REG0_FRC_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS2_EXT_REG0_FRC_RXIDLE_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_VAL_CLKRDY_OFFSET                                                              (3)
  #define RTL8380_SDS2_EXT_REG0_VAL_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS2_EXT_REG0_VAL_CLKRDY_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_CLKRDY_OFFSET                                                              (2)
  #define RTL8380_SDS2_EXT_REG0_FRC_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS2_EXT_REG0_FRC_CLKRDY_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_VAL_BER_NOTIFY_OFFSET                                                          (1)
  #define RTL8380_SDS2_EXT_REG0_VAL_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG0_VAL_BER_NOTIFY_OFFSET)
  #define RTL8380_SDS2_EXT_REG0_FRC_BER_NOTIFY_OFFSET                                                          (0)
  #define RTL8380_SDS2_EXT_REG0_FRC_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG0_FRC_BER_NOTIFY_OFFSET)

#define RTL8380_SDS2_EXT_REG1_ADDR                                                                             (0xF584)
  #define RTL8380_SDS2_EXT_REG1_ANA_RG1X_OFFSET                                                                (0)
  #define RTL8380_SDS2_EXT_REG1_ANA_RG1X_MASK                                                                  (0xFFFF << RTL8380_SDS2_EXT_REG1_ANA_RG1X_OFFSET)

#define RTL8380_SDS2_EXT_REG2_ADDR                                                                             (0xF588)
  #define RTL8380_SDS2_EXT_REG2_REG_CLKOUT_D_OFFSET                                                            (13)
  #define RTL8380_SDS2_EXT_REG2_REG_CLKOUT_D_MASK                                                              (0x7 << RTL8380_SDS2_EXT_REG2_REG_CLKOUT_D_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_CLKOUT_EN_OFFSET                                                           (11)
  #define RTL8380_SDS2_EXT_REG2_REG_CLKOUT_EN_MASK                                                             (0x3 << RTL8380_SDS2_EXT_REG2_REG_CLKOUT_EN_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_LCVCO_EN_21_BUF_OFFSET                                                     (10)
  #define RTL8380_SDS2_EXT_REG2_REG_LCVCO_EN_21_BUF_MASK                                                       (0x1 << RTL8380_SDS2_EXT_REG2_REG_LCVCO_EN_21_BUF_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_BG_OFFSET                                                                  (8)
  #define RTL8380_SDS2_EXT_REG2_REG_BG_MASK                                                                    (0x3 << RTL8380_SDS2_EXT_REG2_REG_BG_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_IB_CENTER_FILTER_OFFSET                                                    (7)
  #define RTL8380_SDS2_EXT_REG2_REG_IB_CENTER_FILTER_MASK                                                      (0x1 << RTL8380_SDS2_EXT_REG2_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_IB_LANE_FILTER_OFFSET                                                      (6)
  #define RTL8380_SDS2_EXT_REG2_REG_IB_LANE_FILTER_MASK                                                        (0x1 << RTL8380_SDS2_EXT_REG2_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_IBRX_BOOSTER_OFFSET                                                        (5)
  #define RTL8380_SDS2_EXT_REG2_REG_IBRX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS2_EXT_REG2_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_IBTX_BOOSTER_OFFSET                                                        (4)
  #define RTL8380_SDS2_EXT_REG2_REG_IBTX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS2_EXT_REG2_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_IBRXSEL_OFFSET                                                             (2)
  #define RTL8380_SDS2_EXT_REG2_REG_IBRXSEL_MASK                                                               (0x3 << RTL8380_SDS2_EXT_REG2_REG_IBRXSEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG2_REG_IBTXSEL_OFFSET                                                             (0)
  #define RTL8380_SDS2_EXT_REG2_REG_IBTXSEL_MASK                                                               (0x3 << RTL8380_SDS2_EXT_REG2_REG_IBTXSEL_OFFSET)

#define RTL8380_SDS2_EXT_REG3_ADDR                                                                             (0xF58C)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_NADJR_OFFSET                                                            (12)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_NADJR_MASK                                                              (0xF << RTL8380_SDS2_EXT_REG3_REG_Z0_NADJR_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_NAUTO_K_OFFSET                                                          (11)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_NAUTO_K_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG3_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_PADJR_OFFSET                                                            (7)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_PADJR_MASK                                                              (0xF << RTL8380_SDS2_EXT_REG3_REG_Z0_PADJR_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_PAUTO_K_OFFSET                                                          (6)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_PAUTO_K_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG3_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_TUNE_OFFSET                                                             (5)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_TUNE_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG3_REG_Z0_TUNE_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_TEST_OFFSET                                                             (4)
  #define RTL8380_SDS2_EXT_REG3_REG_Z0_TEST_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG3_REG_Z0_TEST_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_LCVCO_SEL_IBX_OFFSET                                                           (3)
  #define RTL8380_SDS2_EXT_REG3_LCVCO_SEL_IBX_MASK                                                             (0x1 << RTL8380_SDS2_EXT_REG3_LCVCO_SEL_IBX_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_GLB_DM2_OFFSET                                                             (2)
  #define RTL8380_SDS2_EXT_REG3_REG_GLB_DM2_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG3_REG_GLB_DM2_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_CML_SEL_OFFSET                                                             (1)
  #define RTL8380_SDS2_EXT_REG3_REG_CML_SEL_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG3_REG_CML_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG3_REG_GLB_DM0_OFFSET                                                             (0)
  #define RTL8380_SDS2_EXT_REG3_REG_GLB_DM0_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG3_REG_GLB_DM0_OFFSET)

#define RTL8380_SDS2_EXT_REG4_ADDR                                                                             (0xF590)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_CALI_OFFSET                                                           (14)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_CALI_MASK                                                             (0x3 << RTL8380_SDS2_EXT_REG4_REG_OOBS_CALI_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_CALSEL_OFFSET                                                         (13)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_CALSEL_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG4_REG_OOBS_CALSEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_CKSEL_OFFSET                                                          (12)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_CKSEL_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG4_REG_OOBS_CKSEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_FORCECAL_OFFSET                                                       (11)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_FORCECAL_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG4_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_FREQSEL_OFFSET                                                        (10)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_FREQSEL_MASK                                                          (0x1 << RTL8380_SDS2_EXT_REG4_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_NSQDLY_OFFSET                                                         (9)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_NSQDLY_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG4_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET                                                  (8)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_MASK                                                    (0x1 << RTL8380_SDS2_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_SEL_OFFSET                                                            (7)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_SEL_MASK                                                              (0x1 << RTL8380_SDS2_EXT_REG4_REG_OOBS_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_SEN_OFFSET                                                            (2)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_SEN_MASK                                                              (0x1F << RTL8380_SDS2_EXT_REG4_REG_OOBS_SEN_OFFSET)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_VCM_OFFSET                                                            (0)
  #define RTL8380_SDS2_EXT_REG4_REG_OOBS_VCM_MASK                                                              (0x3 << RTL8380_SDS2_EXT_REG4_REG_OOBS_VCM_OFFSET)

#define RTL8380_SDS2_EXT_REG5_ADDR                                                                             (0xF594)
  #define RTL8380_SDS2_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET                                                  (15)
  #define RTL8380_SDS2_EXT_REG5_REG_CDR_BYPASS_SDM_INT_MASK                                                    (0x1 << RTL8380_SDS2_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8380_SDS2_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET                                                   (14)
  #define RTL8380_SDS2_EXT_REG5_REG_CDR_EN_LPF_MANUAL_MASK                                                     (0x1 << RTL8380_SDS2_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8380_SDS2_EXT_REG5_REG_CDR_INT_INIT_OFFSET                                                        (0)
  #define RTL8380_SDS2_EXT_REG5_REG_CDR_INT_INIT_MASK                                                          (0x3FFF << RTL8380_SDS2_EXT_REG5_REG_CDR_INT_INIT_OFFSET)

#define RTL8380_SDS2_EXT_REG6_ADDR                                                                             (0xF598)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KD_OFFSET                                                              (15)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KD_MASK                                                                (0x1 << RTL8380_SDS2_EXT_REG6_REG_CDR_KD_OFFSET)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KI_OFFSET                                                              (12)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KI_MASK                                                                (0x7 << RTL8380_SDS2_EXT_REG6_REG_CDR_KI_OFFSET)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KP1_OFFSET                                                             (9)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KP1_MASK                                                               (0x7 << RTL8380_SDS2_EXT_REG6_REG_CDR_KP1_OFFSET)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KP2_OFFSET                                                             (6)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_KP2_MASK                                                               (0x7 << RTL8380_SDS2_EXT_REG6_REG_CDR_KP2_OFFSET)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET                                                      (5)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_PWR_DWN_EN_MASK                                                        (0x1 << RTL8380_SDS2_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET                                                   (3)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_MASK                                                     (0x3 << RTL8380_SDS2_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET                                                      (2)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_DATA_ORDER_MASK                                                        (0x1 << RTL8380_SDS2_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET                                                     (0)
  #define RTL8380_SDS2_EXT_REG6_REG_CDR_SEL_TESTOUT_MASK                                                       (0x3 << RTL8380_SDS2_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8380_SDS2_EXT_REG7_ADDR                                                                             (0xF59C)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET                                                     (15)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_ACC2_MANUAL_MASK                                                       (0x1 << RTL8380_SDS2_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET                                                     (5)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_ACC2_PERIOD_MASK                                                       (0x3FF << RTL8380_SDS2_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_SQU_TRI_OFFSET                                                         (4)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_SQU_TRI_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG7_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET                                                      (0)
  #define RTL8380_SDS2_EXT_REG7_REG_CDR_EN_M_VALUE_MASK                                                        (0xF << RTL8380_SDS2_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8380_SDS2_EXT_REG8_ADDR                                                                             (0xF5A0)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET                                                      (11)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_ST_M_VALUE_MASK                                                        (0x1F << RTL8380_SDS2_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET                                                       (10)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_PI_M_MODE_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET                                                    (9)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_RESET_MANUAL_MASK                                                      (0x1 << RTL8380_SDS2_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_RESET_SEL_OFFSET                                                       (8)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_RESET_SEL_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG8_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_DM_OFFSET                                                              (0)
  #define RTL8380_SDS2_EXT_REG8_REG_CDR_DM_MASK                                                                (0xFF << RTL8380_SDS2_EXT_REG8_REG_CDR_DM_OFFSET)

#define RTL8380_SDS2_EXT_REG9_ADDR                                                                             (0xF5A4)
  #define RTL8380_SDS2_EXT_REG9_REG_EN_CLKREQ_OFFSET                                                           (15)
  #define RTL8380_SDS2_EXT_REG9_REG_EN_CLKREQ_MASK                                                             (0x1 << RTL8380_SDS2_EXT_REG9_REG_EN_CLKREQ_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_EN_SATA_OFFSET                                                             (14)
  #define RTL8380_SDS2_EXT_REG9_REG_EN_SATA_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG9_REG_EN_SATA_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RXDSEL_OFFSET                                                              (12)
  #define RTL8380_SDS2_EXT_REG9_REG_RXDSEL_MASK                                                                (0x3 << RTL8380_SDS2_EXT_REG9_REG_RXDSEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_DCVS_SEL_OFFSET                                                         (11)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_DCVS_SEL_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG9_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET                                                       (10)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EN_KOFFSET_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EN_SELF_OFFSET                                                          (9)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EN_SELF_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG9_REG_RX_EN_SELF_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EN_TEST_OFFSET                                                          (8)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EN_TEST_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG9_REG_RX_EN_TEST_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ2SEL_OFFSET                                                           (6)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ2SEL_MASK                                                             (0x3 << RTL8380_SDS2_EXT_REG9_REG_RX_EQ2SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET                                                     (5)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_EN_SLICER_MASK                                                       (0x1 << RTL8380_SDS2_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_GAIN_OFFSET                                                          (3)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_GAIN_MASK                                                            (0x3 << RTL8380_SDS2_EXT_REG9_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_HOLD_OFFSET                                                          (2)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_HOLD_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG9_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_SELREG_OFFSET                                                        (1)
  #define RTL8380_SDS2_EXT_REG9_REG_RX_EQ_SELREG_MASK                                                          (0x1 << RTL8380_SDS2_EXT_REG9_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8380_SDS2_EXT_REG9_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8380_SDS2_EXT_REG9_REG_FORCERUN_MASK                                                              (0x1 << RTL8380_SDS2_EXT_REG9_REG_FORCERUN_OFFSET)

#define RTL8380_SDS2_EXT_REG10_ADDR                                                                            (0xF5A8)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_EQ_IN_OFFSET                                                           (9)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_EQ_IN_MASK                                                             (0x7F << RTL8380_SDS2_EXT_REG10_REG_RX_EQ_IN_OFFSET)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_IDLE_SPD_OFFSET                                                        (8)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_IDLE_SPD_MASK                                                          (0x1 << RTL8380_SDS2_EXT_REG10_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_IQDSEL_OFFSET                                                          (7)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_IQDSEL_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG10_REG_RX_IQDSEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET                                                     (3)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_ADJR_MASK                                                       (0xF << RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET                                                   (2)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_AUTO_K_MASK                                                     (0x1 << RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET                                                    (0)
  #define RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_RANGE_MASK                                                      (0x3 << RTL8380_SDS2_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8380_SDS2_EXT_REG11_ADDR                                                                            (0xF5AC)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET                                                   (15)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_OFFSET_DIG_EN_MASK                                                     (0x1 << RTL8380_SDS2_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_PIENSEL_OFFSET                                                         (14)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_PIENSEL_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG11_REG_RX_PIENSEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET                                                       (13)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_PSAVE_SEL_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_PS_AFE_OFFSET                                                          (12)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_PS_AFE_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG11_REG_RX_PS_AFE_OFFSET)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET                                                      (11)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_SEL_RXIDLE_MASK                                                        (0x1 << RTL8380_SDS2_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_D2S_SEL_OFFSET                                                         (10)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_D2S_SEL_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG11_REG_RX_D2S_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_TIMER_BER_OFFSET                                                       (5)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_TIMER_BER_MASK                                                         (0x1F << RTL8380_SDS2_EXT_REG11_REG_RX_TIMER_BER_OFFSET)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_TIMER_EQ_OFFSET                                                        (0)
  #define RTL8380_SDS2_EXT_REG11_REG_RX_TIMER_EQ_MASK                                                          (0x1F << RTL8380_SDS2_EXT_REG11_REG_RX_TIMER_EQ_OFFSET)

#define RTL8380_SDS2_EXT_REG12_ADDR                                                                            (0xF5B0)
  #define RTL8380_SDS2_EXT_REG12_DUMMY_REG12_1503_OFFSET                                                       (3)
  #define RTL8380_SDS2_EXT_REG12_DUMMY_REG12_1503_MASK                                                         (0x1FFF << RTL8380_SDS2_EXT_REG12_DUMMY_REG12_1503_OFFSET)
  #define RTL8380_SDS2_EXT_REG12_CFG_IPG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS2_EXT_REG12_CFG_IPG_CNT_MASK                                                              (0x7 << RTL8380_SDS2_EXT_REG12_CFG_IPG_CNT_OFFSET)

#define RTL8380_SDS2_EXT_REG13_ADDR                                                                            (0xF5B4)
  #define RTL8380_SDS2_EXT_REG13_CFG_NEG_GTXC_OFFSET                                                           (15)
  #define RTL8380_SDS2_EXT_REG13_CFG_NEG_GTXC_MASK                                                             (0x1 << RTL8380_SDS2_EXT_REG13_CFG_NEG_GTXC_OFFSET)
  #define RTL8380_SDS2_EXT_REG13_CFG_LP_CNT_2_OFFSET                                                           (11)
  #define RTL8380_SDS2_EXT_REG13_CFG_LP_CNT_2_MASK                                                             (0xF << RTL8380_SDS2_EXT_REG13_CFG_LP_CNT_2_OFFSET)
  #define RTL8380_SDS2_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET                                                       (10)
  #define RTL8380_SDS2_EXT_REG13_CFG_EPON_SYNC_SM_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8380_SDS2_EXT_REG13_CFG_DY_OFFSET                                                                 (0)
  #define RTL8380_SDS2_EXT_REG13_CFG_DY_MASK                                                                   (0x3FF << RTL8380_SDS2_EXT_REG13_CFG_DY_OFFSET)

#define RTL8380_SDS2_EXT_REG14_ADDR                                                                            (0xF5B8)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET                                                     (12)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_DAT_MASK                                                       (0xF << RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET                                                   (8)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_POST1_MASK                                                     (0xF << RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET                                                   (4)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_POST0_MASK                                                     (0xF << RTL8380_SDS2_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_SWING_OFFSET                                                           (2)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_SWING_MASK                                                             (0x3 << RTL8380_SDS2_EXT_REG14_REG_TX_SWING_OFFSET)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DLY_OFFSET                                                             (0)
  #define RTL8380_SDS2_EXT_REG14_REG_TX_DLY_MASK                                                               (0x3 << RTL8380_SDS2_EXT_REG14_REG_TX_DLY_OFFSET)

#define RTL8380_SDS2_EXT_REG15_ADDR                                                                            (0xF5BC)
  #define RTL8380_SDS2_EXT_REG15_DUMMY_REG15_15_OFFSET                                                         (15)
  #define RTL8380_SDS2_EXT_REG15_DUMMY_REG15_15_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG15_DUMMY_REG15_15_OFFSET)
  #define RTL8380_SDS2_EXT_REG15_CFG_LP_CNT_1_OFFSET                                                           (11)
  #define RTL8380_SDS2_EXT_REG15_CFG_LP_CNT_1_MASK                                                             (0xF << RTL8380_SDS2_EXT_REG15_CFG_LP_CNT_1_OFFSET)
  #define RTL8380_SDS2_EXT_REG15_CFG_EPON_OFFSET                                                               (10)
  #define RTL8380_SDS2_EXT_REG15_CFG_EPON_MASK                                                                 (0x1 << RTL8380_SDS2_EXT_REG15_CFG_EPON_OFFSET)
  #define RTL8380_SDS2_EXT_REG15_CFG_DX_OFFSET                                                                 (0)
  #define RTL8380_SDS2_EXT_REG15_CFG_DX_MASK                                                                   (0x3FF << RTL8380_SDS2_EXT_REG15_CFG_DX_OFFSET)

#define RTL8380_SDS2_EXT_REG16_ADDR                                                                            (0xF5C0)
  #define RTL8380_SDS2_EXT_REG16_CFG_DY_8B_OFFSET                                                              (8)
  #define RTL8380_SDS2_EXT_REG16_CFG_DY_8B_MASK                                                                (0xFF << RTL8380_SDS2_EXT_REG16_CFG_DY_8B_OFFSET)
  #define RTL8380_SDS2_EXT_REG16_CFG_DX_8B_OFFSET                                                              (0)
  #define RTL8380_SDS2_EXT_REG16_CFG_DX_8B_MASK                                                                (0xFF << RTL8380_SDS2_EXT_REG16_CFG_DX_8B_OFFSET)

#define RTL8380_SDS2_EXT_REG17_ADDR                                                                            (0xF5C4)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_ICP_SEL_OFFSET                                                        (12)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_ICP_SEL_MASK                                                          (0xF << RTL8380_SDS2_EXT_REG17_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_VCP_SEL_OFFSET                                                        (11)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_VCP_SEL_MASK                                                          (0x1 << RTL8380_SDS2_EXT_REG17_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG17_REG_ISTANK_SEL_HS_OFFSET                                                      (9)
  #define RTL8380_SDS2_EXT_REG17_REG_ISTANK_SEL_HS_MASK                                                        (0x3 << RTL8380_SDS2_EXT_REG17_REG_ISTANK_SEL_HS_OFFSET)
  #define RTL8380_SDS2_EXT_REG17_REG_ISTANK_SEL_LS_OFFSET                                                      (7)
  #define RTL8380_SDS2_EXT_REG17_REG_ISTANK_SEL_LS_MASK                                                        (0x3 << RTL8380_SDS2_EXT_REG17_REG_ISTANK_SEL_LS_OFFSET)
  #define RTL8380_SDS2_EXT_REG17_REG_LCBIAS_LPF_EN_OFFSET                                                      (6)
  #define RTL8380_SDS2_EXT_REG17_REG_LCBIAS_LPF_EN_MASK                                                        (0x1 << RTL8380_SDS2_EXT_REG17_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8380_SDS2_EXT_REG17_REG_LCVCO_HSMODE_OFFSET                                                       (5)
  #define RTL8380_SDS2_EXT_REG17_REG_LCVCO_HSMODE_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG17_REG_LCVCO_HSMODE_OFFSET)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_SEL_CP_OFFSET                                                         (3)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_SEL_CP_MASK                                                           (0x3 << RTL8380_SDS2_EXT_REG17_REG_CMU_SEL_CP_OFFSET)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_SEL_R_OFFSET                                                          (0)
  #define RTL8380_SDS2_EXT_REG17_REG_CMU_SEL_R_MASK                                                            (0x7 << RTL8380_SDS2_EXT_REG17_REG_CMU_SEL_R_OFFSET)

#define RTL8380_SDS2_EXT_REG18_ADDR                                                                            (0xF5C8)
  #define RTL8380_SDS2_EXT_REG18_REG_LCVCO_TR_OFFSET                                                           (11)
  #define RTL8380_SDS2_EXT_REG18_REG_LCVCO_TR_MASK                                                             (0x1F << RTL8380_SDS2_EXT_REG18_REG_LCVCO_TR_OFFSET)
  #define RTL8380_SDS2_EXT_REG18_REG_CMU_LOOP_DIVN_OFFSET                                                      (6)
  #define RTL8380_SDS2_EXT_REG18_REG_CMU_LOOP_DIVN_MASK                                                        (0x1F << RTL8380_SDS2_EXT_REG18_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8380_SDS2_EXT_REG18_REG_CMU_LOOP_DIV4_OFFSET                                                      (4)
  #define RTL8380_SDS2_EXT_REG18_REG_CMU_LOOP_DIV4_MASK                                                        (0x3 << RTL8380_SDS2_EXT_REG18_REG_CMU_LOOP_DIV4_OFFSET)
  #define RTL8380_SDS2_EXT_REG18_REG_VSEL_LREG_OFFSET                                                          (1)
  #define RTL8380_SDS2_EXT_REG18_REG_VSEL_LREG_MASK                                                            (0x7 << RTL8380_SDS2_EXT_REG18_REG_VSEL_LREG_OFFSET)
  #define RTL8380_SDS2_EXT_REG18_REG_TESTEN_OFFSET                                                             (0)
  #define RTL8380_SDS2_EXT_REG18_REG_TESTEN_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG18_REG_TESTEN_OFFSET)

#define RTL8380_SDS2_EXT_REG19_ADDR                                                                            (0xF5CC)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_SELPREDIV_OFFSET                                                      (14)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_SELPREDIV_MASK                                                        (0x3 << RTL8380_SDS2_EXT_REG19_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_INJ_MODE_SEL_OFFSET                                                   (13)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_INJ_MODE_SEL_MASK                                                     (0x1 << RTL8380_SDS2_EXT_REG19_REG_CMU_INJ_MODE_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_REG_LCOKDET_REF_DIV_SEL_OFFSET                                                (12)
  #define RTL8380_SDS2_EXT_REG19_REG_LCOKDET_REF_DIV_SEL_MASK                                                  (0x1 << RTL8380_SDS2_EXT_REG19_REG_LCOKDET_REF_DIV_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_SEL_CSM_OFFSET                                                        (10)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_SEL_CSM_MASK                                                          (0x3 << RTL8380_SDS2_EXT_REG19_REG_CMU_SEL_CSM_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_VI_SEL_OFFSET                                                         (7)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_VI_SEL_MASK                                                           (0x7 << RTL8380_SDS2_EXT_REG19_REG_CMU_VI_SEL_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_DUMMY_OFFSET                                                                  (6)
  #define RTL8380_SDS2_EXT_REG19_DUMMY_MASK                                                                    (0x1 << RTL8380_SDS2_EXT_REG19_DUMMY_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_EN_WD_OFFSET                                                          (5)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_EN_WD_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG19_REG_CMU_EN_WD_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_REG_CLKRDY_OFFSET                                                             (3)
  #define RTL8380_SDS2_EXT_REG19_REG_CLKRDY_MASK                                                               (0x3 << RTL8380_SDS2_EXT_REG19_REG_CLKRDY_OFFSET)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_TIME0_CK_OFFSET                                                       (0)
  #define RTL8380_SDS2_EXT_REG19_REG_CMU_TIME0_CK_MASK                                                         (0x7 << RTL8380_SDS2_EXT_REG19_REG_CMU_TIME0_CK_OFFSET)

#define RTL8380_SDS2_EXT_REG20_ADDR                                                                            (0xF5D0)
  #define RTL8380_SDS2_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_OFFSET                                                (14)
  #define RTL8380_SDS2_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_MASK                                                  (0x3 << RTL8380_SDS2_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_CMU_AUTO_K_OFFSET                                                         (13)
  #define RTL8380_SDS2_EXT_REG20_REG_CMU_AUTO_K_MASK                                                           (0x1 << RTL8380_SDS2_EXT_REG20_REG_CMU_AUTO_K_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_AUTO_MODE_OFFSET                                                          (12)
  #define RTL8380_SDS2_EXT_REG20_REG_AUTO_MODE_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG20_REG_AUTO_MODE_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_CALIB_MANUAL_OFFSET                                                       (11)
  #define RTL8380_SDS2_EXT_REG20_REG_CALIB_MANUAL_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG20_REG_CALIB_MANUAL_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_CALIB_TIME_OFFSET                                                         (8)
  #define RTL8380_SDS2_EXT_REG20_REG_CALIB_TIME_MASK                                                           (0x7 << RTL8380_SDS2_EXT_REG20_REG_CALIB_TIME_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_CP_EN_MANUAL_OFFSET                                                       (7)
  #define RTL8380_SDS2_EXT_REG20_REG_CP_EN_MANUAL_MASK                                                         (0x1 << RTL8380_SDS2_EXT_REG20_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_CP_TIME_OFFSET                                                            (4)
  #define RTL8380_SDS2_EXT_REG20_REG_CP_TIME_MASK                                                              (0x7 << RTL8380_SDS2_EXT_REG20_REG_CP_TIME_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_CMU_DM_OFFSET                                                             (3)
  #define RTL8380_SDS2_EXT_REG20_REG_CMU_DM_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG20_REG_CMU_DM_OFFSET)
  #define RTL8380_SDS2_EXT_REG20_REG_INIT_TIME_OFFSET                                                          (0)
  #define RTL8380_SDS2_EXT_REG20_REG_INIT_TIME_MASK                                                            (0x7 << RTL8380_SDS2_EXT_REG20_REG_INIT_TIME_OFFSET)

#define RTL8380_SDS2_EXT_REG21_ADDR                                                                            (0xF5D4)
  #define RTL8380_SDS2_EXT_REG21_DEBUG_0_OFFSET                                                                (0)
  #define RTL8380_SDS2_EXT_REG21_DEBUG_0_MASK                                                                  (0xFFFF << RTL8380_SDS2_EXT_REG21_DEBUG_0_OFFSET)

#define RTL8380_SDS2_EXT_REG22_ADDR                                                                            (0xF5D8)
  #define RTL8380_SDS2_EXT_REG22_DEBUG_1_OFFSET                                                                (0)
  #define RTL8380_SDS2_EXT_REG22_DEBUG_1_MASK                                                                  (0xFFFF << RTL8380_SDS2_EXT_REG22_DEBUG_1_OFFSET)

#define RTL8380_SDS2_EXT_REG23_ADDR                                                                            (0xF5DC)
  #define RTL8380_SDS2_EXT_REG23_DEBUG_2_OFFSET                                                                (0)
  #define RTL8380_SDS2_EXT_REG23_DEBUG_2_MASK                                                                  (0xFFFF << RTL8380_SDS2_EXT_REG23_DEBUG_2_OFFSET)

#define RTL8380_SDS2_EXT_REG24_ADDR                                                                            (0xF5E0)
  #define RTL8380_SDS2_EXT_REG24_CFG_SD_H_OFFSET                                                               (15)
  #define RTL8380_SDS2_EXT_REG24_CFG_SD_H_MASK                                                                 (0x1 << RTL8380_SDS2_EXT_REG24_CFG_SD_H_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_RG24X14_OFFSET                                                            (14)
  #define RTL8380_SDS2_EXT_REG24_CFG_RG24X14_MASK                                                              (0x1 << RTL8380_SDS2_EXT_REG24_CFG_RG24X14_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_HYSDET_OFFSET                                                             (10)
  #define RTL8380_SDS2_EXT_REG24_CFG_HYSDET_MASK                                                               (0xF << RTL8380_SDS2_EXT_REG24_CFG_HYSDET_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_D2A_LPK_OFFSET                                                            (9)
  #define RTL8380_SDS2_EXT_REG24_CFG_D2A_LPK_MASK                                                              (0x1 << RTL8380_SDS2_EXT_REG24_CFG_D2A_LPK_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_HAM_PTR_OFFSET                                                            (8)
  #define RTL8380_SDS2_EXT_REG24_CFG_HAM_PTR_MASK                                                              (0x1 << RTL8380_SDS2_EXT_REG24_CFG_HAM_PTR_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_ENTX_OFFSET                                                               (7)
  #define RTL8380_SDS2_EXT_REG24_CFG_ENTX_MASK                                                                 (0x1 << RTL8380_SDS2_EXT_REG24_CFG_ENTX_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_CMALI_SIG_OFFSET                                                          (6)
  #define RTL8380_SDS2_EXT_REG24_CFG_CMALI_SIG_MASK                                                            (0x1 << RTL8380_SDS2_EXT_REG24_CFG_CMALI_SIG_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_TMR_ALI_OFFSET                                                            (3)
  #define RTL8380_SDS2_EXT_REG24_CFG_TMR_ALI_MASK                                                              (0x7 << RTL8380_SDS2_EXT_REG24_CFG_TMR_ALI_OFFSET)
  #define RTL8380_SDS2_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS2_EXT_REG24_CFG_SYMBOLERR_CNT_MASK                                                        (0x7 << RTL8380_SDS2_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS2_EXT_REG25_ADDR                                                                            (0xF5E4)
  #define RTL8380_SDS2_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET                                                      (8)
  #define RTL8380_SDS2_EXT_REG25_ALL_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS2_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8380_SDS2_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS2_EXT_REG25_MUX_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS2_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS2_EXT_REG26_ADDR                                                                            (0xF5E8)
  #define RTL8380_SDS2_EXT_REG26_P3LNKDOWNCNT_OFFSET                                                           (12)
  #define RTL8380_SDS2_EXT_REG26_P3LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS2_EXT_REG26_P3LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS2_EXT_REG26_P2LNKDOWNCNT_OFFSET                                                           (8)
  #define RTL8380_SDS2_EXT_REG26_P2LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS2_EXT_REG26_P2LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS2_EXT_REG26_P1LNKDOWNCNT_OFFSET                                                           (4)
  #define RTL8380_SDS2_EXT_REG26_P1LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS2_EXT_REG26_P1LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS2_EXT_REG26_P0LNKDOWNCNT_OFFSET                                                           (0)
  #define RTL8380_SDS2_EXT_REG26_P0LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS2_EXT_REG26_P0LNKDOWNCNT_OFFSET)

#define RTL8380_SDS2_EXT_REG27_ADDR                                                                            (0xF5EC)
  #define RTL8380_SDS2_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET                                                   (0)
  #define RTL8380_SDS2_EXT_REG27_CFG_DBG_STATUS_ECO_0_MASK                                                     (0xFFFF << RTL8380_SDS2_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET)

#define RTL8380_SDS2_EXT_REG28_ADDR                                                                            (0xF5F0)
  #define RTL8380_SDS2_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET                                                   (0)
  #define RTL8380_SDS2_EXT_REG28_CFG_DBG_STATUS_ECO_1_MASK                                                     (0xFFFF << RTL8380_SDS2_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET)

#define RTL8380_SDS2_EXT_REG29_ADDR                                                                            (0xF5F4)
  #define RTL8380_SDS2_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET                                                   (9)
  #define RTL8380_SDS2_EXT_REG29_CFG_DBG_STATUS_ECO_2_MASK                                                     (0x7F << RTL8380_SDS2_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8380_SDS2_EXT_REG29_SIGNOK_LAT_OFFSET                                                             (8)
  #define RTL8380_SDS2_EXT_REG29_SIGNOK_LAT_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG29_SIGNOK_LAT_OFFSET)
  #define RTL8380_SDS2_EXT_REG29_LINKOK_LAT_OFFSET                                                             (4)
  #define RTL8380_SDS2_EXT_REG29_LINKOK_LAT_MASK                                                               (0xF << RTL8380_SDS2_EXT_REG29_LINKOK_LAT_OFFSET)
  #define RTL8380_SDS2_EXT_REG29_SYNCOK_LAT_OFFSET                                                             (0)
  #define RTL8380_SDS2_EXT_REG29_SYNCOK_LAT_MASK                                                               (0xF << RTL8380_SDS2_EXT_REG29_SYNCOK_LAT_OFFSET)

#define RTL8380_SDS2_EXT_REG30_ADDR                                                                            (0xF5F8)
  #define RTL8380_SDS2_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET                                                   (9)
  #define RTL8380_SDS2_EXT_REG30_CFG_DBG_STATUS_ECO_3_MASK                                                     (0x7F << RTL8380_SDS2_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8380_SDS2_EXT_REG30_SIGNOKSTAT_OFFSET                                                             (8)
  #define RTL8380_SDS2_EXT_REG30_SIGNOKSTAT_MASK                                                               (0x1 << RTL8380_SDS2_EXT_REG30_SIGNOKSTAT_OFFSET)
  #define RTL8380_SDS2_EXT_REG30_LINKOKSTAT_OFFSET                                                             (4)
  #define RTL8380_SDS2_EXT_REG30_LINKOKSTAT_MASK                                                               (0xF << RTL8380_SDS2_EXT_REG30_LINKOKSTAT_OFFSET)
  #define RTL8380_SDS2_EXT_REG30_SYNCOKSTAT_OFFSET                                                             (0)
  #define RTL8380_SDS2_EXT_REG30_SYNCOKSTAT_MASK                                                               (0xF << RTL8380_SDS2_EXT_REG30_SYNCOKSTAT_OFFSET)

#define RTL8380_SDS_DUMMY126_ADDR                                                                              (0xF5FC)
  #define RTL8380_SDS_DUMMY126_SDS_DUMMY126_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY126_SDS_DUMMY126_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY126_SDS_DUMMY126_OFFSET)

#define RTL8380_SDS2_FIB_REG0_ADDR                                                                             (0xF600)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_RST_OFFSET                                                             (15)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_RST_MASK                                                               (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_LPK_OFFSET                                                             (14)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_LPK_MASK                                                               (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                       (13)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_SPD_RD_00_MASK                                                         (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_ANEN_OFFSET                                                            (12)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_ANEN_MASK                                                              (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_PDOWN_OFFSET                                                           (11)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_PDOWN_MASK                                                             (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_ISO_OFFSET                                                             (10)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_ISO_MASK                                                               (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_RESTART_OFFSET                                                         (9)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_RESTART_MASK                                                           (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_FULLDUP_OFFSET                                                         (8)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_FULLDUP_MASK                                                           (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_SDS_DUMMY127_OFFSET                                                            (7)
  #define RTL8380_SDS2_FIB_REG0_SDS_DUMMY127_MASK                                                              (0x1 << RTL8380_SDS2_FIB_REG0_SDS_DUMMY127_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                       (6)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_SPD_RD_01_MASK                                                         (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_FRCTX_OFFSET                                                           (5)
  #define RTL8380_SDS2_FIB_REG0_CFG_FIB_FRCTX_MASK                                                             (0x1 << RTL8380_SDS2_FIB_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS2_FIB_REG0_SDS_DUMMY128_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_REG0_SDS_DUMMY128_MASK                                                              (0x1F << RTL8380_SDS2_FIB_REG0_SDS_DUMMY128_OFFSET)

#define RTL8380_SDS2_FIB_REG1_ADDR                                                                             (0xF604)
  #define RTL8380_SDS2_FIB_REG1_CAPBILITY_OFFSET                                                               (6)
  #define RTL8380_SDS2_FIB_REG1_CAPBILITY_MASK                                                                 (0x3FF << RTL8380_SDS2_FIB_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS2_FIB_REG1_AN_COMPLETE_OFFSET                                                             (5)
  #define RTL8380_SDS2_FIB_REG1_AN_COMPLETE_MASK                                                               (0x1 << RTL8380_SDS2_FIB_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS2_FIB_REG1_R_FAULT_OFFSET                                                                 (4)
  #define RTL8380_SDS2_FIB_REG1_R_FAULT_MASK                                                                   (0x1 << RTL8380_SDS2_FIB_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS2_FIB_REG1_NWAY_ABILITY_OFFSET                                                            (3)
  #define RTL8380_SDS2_FIB_REG1_NWAY_ABILITY_MASK                                                              (0x1 << RTL8380_SDS2_FIB_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS2_FIB_REG1_LINK_STATUS_OFFSET                                                             (2)
  #define RTL8380_SDS2_FIB_REG1_LINK_STATUS_MASK                                                               (0x1 << RTL8380_SDS2_FIB_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS2_FIB_REG1_JABBER_DETECT_OFFSET                                                           (1)
  #define RTL8380_SDS2_FIB_REG1_JABBER_DETECT_MASK                                                             (0x1 << RTL8380_SDS2_FIB_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS2_FIB_REG1_EXTENDED_CAPBILITY_OFFSET                                                      (0)
  #define RTL8380_SDS2_FIB_REG1_EXTENDED_CAPBILITY_MASK                                                        (0x1 << RTL8380_SDS2_FIB_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS2_FIB_REG2_ADDR                                                                             (0xF608)
  #define RTL8380_SDS2_FIB_REG2_REALTEK_OUI_2106_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_REG2_REALTEK_OUI_2106_MASK                                                          (0xFFFF << RTL8380_SDS2_FIB_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS2_FIB_REG3_ADDR                                                                             (0xF60C)
  #define RTL8380_SDS2_FIB_REG3_REALTEK_OUI_0500_OFFSET                                                        (10)
  #define RTL8380_SDS2_FIB_REG3_REALTEK_OUI_0500_MASK                                                          (0x3F << RTL8380_SDS2_FIB_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS2_FIB_REG3_MODEL_NO_0500_OFFSET                                                           (4)
  #define RTL8380_SDS2_FIB_REG3_MODEL_NO_0500_MASK                                                             (0x3F << RTL8380_SDS2_FIB_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS2_FIB_REG3_REVISION_NO_0300_OFFSET                                                        (0)
  #define RTL8380_SDS2_FIB_REG3_REVISION_NO_0300_MASK                                                          (0xF << RTL8380_SDS2_FIB_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS2_FIB_REG4_ADDR                                                                             (0xF610)
  #define RTL8380_SDS2_FIB_REG4_TX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS2_FIB_REG4_TX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS2_FIB_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS2_FIB_REG5_ADDR                                                                             (0xF614)
  #define RTL8380_SDS2_FIB_REG5_RX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS2_FIB_REG5_RX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS2_FIB_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS2_FIB_REG6_ADDR                                                                             (0xF618)
  #define RTL8380_SDS2_FIB_REG6_SDS_DUMMY129_OFFSET                                                            (3)
  #define RTL8380_SDS2_FIB_REG6_SDS_DUMMY129_MASK                                                              (0x1FFF << RTL8380_SDS2_FIB_REG6_SDS_DUMMY129_OFFSET)
  #define RTL8380_SDS2_FIB_REG6_FIB_NP_EN_OFFSET                                                               (2)
  #define RTL8380_SDS2_FIB_REG6_FIB_NP_EN_MASK                                                                 (0x1 << RTL8380_SDS2_FIB_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS2_FIB_REG6_RXPAGE_OFFSET                                                                  (1)
  #define RTL8380_SDS2_FIB_REG6_RXPAGE_MASK                                                                    (0x1 << RTL8380_SDS2_FIB_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS2_FIB_REG6_SDS_DUMMY130_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_REG6_SDS_DUMMY130_MASK                                                              (0x1 << RTL8380_SDS2_FIB_REG6_SDS_DUMMY130_OFFSET)

#define RTL8380_SDS2_FIB_REG7_ADDR                                                                             (0xF61C)
  #define RTL8380_SDS2_FIB_REG7_MR_NP_TX_OFFSET                                                                (0)
  #define RTL8380_SDS2_FIB_REG7_MR_NP_TX_MASK                                                                  (0xFFFF << RTL8380_SDS2_FIB_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS2_FIB_REG8_ADDR                                                                             (0xF620)
  #define RTL8380_SDS2_FIB_REG8_MR_NP_RX_OFFSET                                                                (0)
  #define RTL8380_SDS2_FIB_REG8_MR_NP_RX_MASK                                                                  (0xFFFF << RTL8380_SDS2_FIB_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS2_FIB_REG9_ADDR                                                                             (0xF624)
  #define RTL8380_SDS2_FIB_REG9_SDS_DUMMY131_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_REG9_SDS_DUMMY131_MASK                                                              (0xFFFF << RTL8380_SDS2_FIB_REG9_SDS_DUMMY131_OFFSET)

#define RTL8380_SDS2_FIB_REG10_ADDR                                                                            (0xF628)
  #define RTL8380_SDS2_FIB_REG10_SDS_DUMMY132_OFFSET                                                           (0)
  #define RTL8380_SDS2_FIB_REG10_SDS_DUMMY132_MASK                                                             (0xFFFF << RTL8380_SDS2_FIB_REG10_SDS_DUMMY132_OFFSET)

#define RTL8380_SDS2_FIB_REG11_ADDR                                                                            (0xF62C)
  #define RTL8380_SDS2_FIB_REG11_SDS_DUMMY133_OFFSET                                                           (0)
  #define RTL8380_SDS2_FIB_REG11_SDS_DUMMY133_MASK                                                             (0xFFFF << RTL8380_SDS2_FIB_REG11_SDS_DUMMY133_OFFSET)

#define RTL8380_SDS2_FIB_REG12_ADDR                                                                            (0xF630)
  #define RTL8380_SDS2_FIB_REG12_SDS_DUMMY134_OFFSET                                                           (0)
  #define RTL8380_SDS2_FIB_REG12_SDS_DUMMY134_MASK                                                             (0xFFFF << RTL8380_SDS2_FIB_REG12_SDS_DUMMY134_OFFSET)

#define RTL8380_SDS2_FIB_REG13_ADDR                                                                            (0xF634)
  #define RTL8380_SDS2_FIB_REG13_INDR_FUNC_OFFSET                                                              (14)
  #define RTL8380_SDS2_FIB_REG13_INDR_FUNC_MASK                                                                (0x3 << RTL8380_SDS2_FIB_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS2_FIB_REG13_DUMMY_REG13_1305_OFFSET                                                       (5)
  #define RTL8380_SDS2_FIB_REG13_DUMMY_REG13_1305_MASK                                                         (0x1FF << RTL8380_SDS2_FIB_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS2_FIB_REG13_INDR_DEVAD_OFFSET                                                             (0)
  #define RTL8380_SDS2_FIB_REG13_INDR_DEVAD_MASK                                                               (0x1F << RTL8380_SDS2_FIB_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS2_FIB_REG14_ADDR                                                                            (0xF638)
  #define RTL8380_SDS2_FIB_REG14_MMDRDBUS_OFFSET                                                               (0)
  #define RTL8380_SDS2_FIB_REG14_MMDRDBUS_MASK                                                                 (0xFFFF << RTL8380_SDS2_FIB_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS2_FIB_REG15_ADDR                                                                            (0xF63C)
  #define RTL8380_SDS2_FIB_REG15_SDS_DUMMY135_OFFSET                                                           (0)
  #define RTL8380_SDS2_FIB_REG15_SDS_DUMMY135_MASK                                                             (0xFFFF << RTL8380_SDS2_FIB_REG15_SDS_DUMMY135_OFFSET)

#define RTL8380_SDS2_FIB_REG16_ADDR                                                                            (0xF640)
  #define RTL8380_SDS2_FIB_REG16_DIG_RG2X_OFFSET                                                               (0)
  #define RTL8380_SDS2_FIB_REG16_DIG_RG2X_MASK                                                                 (0xFFFF << RTL8380_SDS2_FIB_REG16_DIG_RG2X_OFFSET)

#define RTL8380_SDS2_FIB_REG17_ADDR                                                                            (0xF644)
  #define RTL8380_SDS2_FIB_REG17_DIG_RG3X_OFFSET                                                               (0)
  #define RTL8380_SDS2_FIB_REG17_DIG_RG3X_MASK                                                                 (0xFFFF << RTL8380_SDS2_FIB_REG17_DIG_RG3X_OFFSET)

#define RTL8380_SDS2_FIB_REG18_ADDR                                                                            (0xF648)
  #define RTL8380_SDS2_FIB_REG18_DIG_RG4X_OFFSET                                                               (0)
  #define RTL8380_SDS2_FIB_REG18_DIG_RG4X_MASK                                                                 (0xFFFF << RTL8380_SDS2_FIB_REG18_DIG_RG4X_OFFSET)

#define RTL8380_SDS2_FIB_REG19_ADDR                                                                            (0xF64C)
  #define RTL8380_SDS2_FIB_REG19_DIG_RG5X_OFFSET                                                               (0)
  #define RTL8380_SDS2_FIB_REG19_DIG_RG5X_MASK                                                                 (0xFFFF << RTL8380_SDS2_FIB_REG19_DIG_RG5X_OFFSET)

#define RTL8380_SDS2_FIB_REG20_ADDR                                                                            (0xF650)
  #define RTL8380_SDS2_FIB_REG20_DIG_RG6X_OFFSET                                                               (0)
  #define RTL8380_SDS2_FIB_REG20_DIG_RG6X_MASK                                                                 (0xFFFF << RTL8380_SDS2_FIB_REG20_DIG_RG6X_OFFSET)

#define RTL8380_SDS2_FIB_REG21_ADDR                                                                            (0xF654)
  #define RTL8380_SDS2_FIB_REG21_DIG_RG7X_OFFSET                                                               (0)
  #define RTL8380_SDS2_FIB_REG21_DIG_RG7X_MASK                                                                 (0xFFFF << RTL8380_SDS2_FIB_REG21_DIG_RG7X_OFFSET)

#define RTL8380_SDS2_FIB_REG22_ADDR                                                                            (0xF658)
  #define RTL8380_SDS2_FIB_REG22_QSGM_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_REG22_QSGM_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS2_FIB_REG22_QSGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS2_FIB_REG23_ADDR                                                                            (0xF65C)
  #define RTL8380_SDS2_FIB_REG23_QSGM_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_REG23_QSGM_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS2_FIB_REG23_QSGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS2_FIB_REG24_ADDR                                                                            (0xF660)
  #define RTL8380_SDS2_FIB_REG24_REG_RX_TIMER_LPF_OFFSET                                                       (11)
  #define RTL8380_SDS2_FIB_REG24_REG_RX_TIMER_LPF_MASK                                                         (0x1F << RTL8380_SDS2_FIB_REG24_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8380_SDS2_FIB_REG24_DUMMY_OFFSET                                                                  (8)
  #define RTL8380_SDS2_FIB_REG24_DUMMY_MASK                                                                    (0x7 << RTL8380_SDS2_FIB_REG24_DUMMY_OFFSET)
  #define RTL8380_SDS2_FIB_REG24_REG_RX_DM_OFFSET                                                              (0)
  #define RTL8380_SDS2_FIB_REG24_REG_RX_DM_MASK                                                                (0xFF << RTL8380_SDS2_FIB_REG24_REG_RX_DM_OFFSET)

#define RTL8380_SDS2_FIB_REG25_ADDR                                                                            (0xF664)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_DRV_VLDON_OFFSET                                                       (13)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_DRV_VLDON_MASK                                                         (0x7 << RTL8380_SDS2_FIB_REG25_REG_TX_DRV_VLDON_OFFSET)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET                                                       (10)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_DRV_VLDOP_MASK                                                         (0x7 << RTL8380_SDS2_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET                                                       (9)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_NLDO_TIE1_MASK                                                         (0x1 << RTL8380_SDS2_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET                                                       (8)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_PLDO_TIE0_MASK                                                         (0x1 << RTL8380_SDS2_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET                                                (6)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_MASK                                                  (0x3 << RTL8380_SDS2_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET                                                       (0)
  #define RTL8380_SDS2_FIB_REG25_REG_TX_EN_EMPHAS_MASK                                                         (0x3F << RTL8380_SDS2_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8380_SDS2_FIB_REG26_ADDR                                                                            (0xF668)
  #define RTL8380_SDS2_FIB_REG26_SDS_DUMMY136_OFFSET                                                           (0)
  #define RTL8380_SDS2_FIB_REG26_SDS_DUMMY136_MASK                                                             (0xFFFF << RTL8380_SDS2_FIB_REG26_SDS_DUMMY136_OFFSET)

#define RTL8380_SDS2_FIB_REG27_ADDR                                                                            (0xF66C)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_BEAEN_OFFSET                                                           (15)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_BEAEN_MASK                                                             (0x1 << RTL8380_SDS2_FIB_REG27_REG_TX_BEAEN_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_FORCE_RCVDET_OFFSET                                                       (14)
  #define RTL8380_SDS2_FIB_REG27_REG_FORCE_RCVDET_MASK                                                         (0x1 << RTL8380_SDS2_FIB_REG27_REG_FORCE_RCVDET_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET                                                      (13)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_EN_VCM_RES_MASK                                                        (0x1 << RTL8380_SDS2_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET                                                   (12)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_SEL_CKRD_DUTY_MASK                                                     (0x1 << RTL8380_SDS2_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_SEL_VCM_OFFSET                                                         (10)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_SEL_VCM_MASK                                                           (0x3 << RTL8380_SDS2_FIB_REG27_REG_TX_SEL_VCM_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_EN_TEST_OFFSET                                                         (9)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_EN_TEST_MASK                                                           (0x1 << RTL8380_SDS2_FIB_REG27_REG_TX_EN_TEST_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_SWING25_OFFSET                                                         (8)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_SWING25_MASK                                                           (0x1 << RTL8380_SDS2_FIB_REG27_REG_TX_SWING25_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_DM_UNUSED_OFFSET                                                       (6)
  #define RTL8380_SDS2_FIB_REG27_REG_TX_DM_UNUSED_MASK                                                         (0x3 << RTL8380_SDS2_FIB_REG27_REG_TX_DM_UNUSED_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_LDO_VREF_OFFSET                                                           (4)
  #define RTL8380_SDS2_FIB_REG27_REG_LDO_VREF_MASK                                                             (0x3 << RTL8380_SDS2_FIB_REG27_REG_LDO_VREF_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_LDO_LPF_OFFSET                                                            (1)
  #define RTL8380_SDS2_FIB_REG27_REG_LDO_LPF_MASK                                                              (0x7 << RTL8380_SDS2_FIB_REG27_REG_LDO_LPF_OFFSET)
  #define RTL8380_SDS2_FIB_REG27_REG_LDO_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_REG27_REG_LDO_SEL_MASK                                                              (0x1 << RTL8380_SDS2_FIB_REG27_REG_LDO_SEL_OFFSET)

#define RTL8380_SDS2_FIB_REG28_ADDR                                                                            (0xF670)
  #define RTL8380_SDS2_FIB_REG28_CFG_CONS1_MAX_OFFSET                                                          (12)
  #define RTL8380_SDS2_FIB_REG28_CFG_CONS1_MAX_MASK                                                            (0xF << RTL8380_SDS2_FIB_REG28_CFG_CONS1_MAX_OFFSET)
  #define RTL8380_SDS2_FIB_REG28_CFG_CONS0_MAX_OFFSET                                                          (8)
  #define RTL8380_SDS2_FIB_REG28_CFG_CONS0_MAX_MASK                                                            (0xF << RTL8380_SDS2_FIB_REG28_CFG_CONS0_MAX_OFFSET)
  #define RTL8380_SDS2_FIB_REG28_CFG_CNT_MIN_OFFSET                                                            (0)
  #define RTL8380_SDS2_FIB_REG28_CFG_CNT_MIN_MASK                                                              (0xFF << RTL8380_SDS2_FIB_REG28_CFG_CNT_MIN_OFFSET)

#define RTL8380_SDS2_FIB_REG29_ADDR                                                                            (0xF674)
  #define RTL8380_SDS2_FIB_REG29_CFG_AUTO_DET_ON_OFFSET                                                        (15)
  #define RTL8380_SDS2_FIB_REG29_CFG_AUTO_DET_ON_MASK                                                          (0x1 << RTL8380_SDS2_FIB_REG29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8380_SDS2_FIB_REG29_CFG_TOUT_MAX_OFFSET                                                           (9)
  #define RTL8380_SDS2_FIB_REG29_CFG_TOUT_MAX_MASK                                                             (0x3F << RTL8380_SDS2_FIB_REG29_CFG_TOUT_MAX_OFFSET)
  #define RTL8380_SDS2_FIB_REG29_CFG_STATE_TMR_OFFSET                                                          (5)
  #define RTL8380_SDS2_FIB_REG29_CFG_STATE_TMR_MASK                                                            (0xF << RTL8380_SDS2_FIB_REG29_CFG_STATE_TMR_OFFSET)
  #define RTL8380_SDS2_FIB_REG29_CFG_TEST_TMR_OFFSET                                                           (0)
  #define RTL8380_SDS2_FIB_REG29_CFG_TEST_TMR_MASK                                                             (0x1F << RTL8380_SDS2_FIB_REG29_CFG_TEST_TMR_OFFSET)

#define RTL8380_SDS2_FIB_REG30_ADDR                                                                            (0xF678)
  #define RTL8380_SDS2_FIB_REG30_CFG_RG30X1513_OFFSET                                                          (13)
  #define RTL8380_SDS2_FIB_REG30_CFG_RG30X1513_MASK                                                            (0x7 << RTL8380_SDS2_FIB_REG30_CFG_RG30X1513_OFFSET)
  #define RTL8380_SDS2_FIB_REG30_FIB100_DET_OFFSET                                                             (12)
  #define RTL8380_SDS2_FIB_REG30_FIB100_DET_MASK                                                               (0x1 << RTL8380_SDS2_FIB_REG30_FIB100_DET_OFFSET)
  #define RTL8380_SDS2_FIB_REG30_CFG_STATMR_LEVEL_OFFSET                                                       (11)
  #define RTL8380_SDS2_FIB_REG30_CFG_STATMR_LEVEL_MASK                                                         (0x1 << RTL8380_SDS2_FIB_REG30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8380_SDS2_FIB_REG30_CFG_CNTEN_OFFSET                                                              (10)
  #define RTL8380_SDS2_FIB_REG30_CFG_CNTEN_MASK                                                                (0x1 << RTL8380_SDS2_FIB_REG30_CFG_CNTEN_OFFSET)
  #define RTL8380_SDS2_FIB_REG30_CFG_CONSEN_OFFSET                                                             (9)
  #define RTL8380_SDS2_FIB_REG30_CFG_CONSEN_MASK                                                               (0x1 << RTL8380_SDS2_FIB_REG30_CFG_CONSEN_OFFSET)
  #define RTL8380_SDS2_FIB_REG30_CFG_STATMR_EN_OFFSET                                                          (8)
  #define RTL8380_SDS2_FIB_REG30_CFG_STATMR_EN_MASK                                                            (0x1 << RTL8380_SDS2_FIB_REG30_CFG_STATMR_EN_OFFSET)
  #define RTL8380_SDS2_FIB_REG30_CFG_LNK_ON_TMR_OFFSET                                                         (0)
  #define RTL8380_SDS2_FIB_REG30_CFG_LNK_ON_TMR_MASK                                                           (0xFF << RTL8380_SDS2_FIB_REG30_CFG_LNK_ON_TMR_OFFSET)

#define RTL8380_SDS_DUMMY137_ADDR                                                                              (0xF67C)
  #define RTL8380_SDS_DUMMY137_SDS_DUMMY137_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY137_SDS_DUMMY137_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY137_SDS_DUMMY137_OFFSET)

#define RTL8380_SDS3_EXT_REG0_ADDR                                                                             (0xF680)
  #define RTL8380_SDS3_EXT_REG0_VAL_RSTB_BITERR_OFFSET                                                         (15)
  #define RTL8380_SDS3_EXT_REG0_VAL_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG0_VAL_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_RSTB_BITERR_OFFSET                                                         (14)
  #define RTL8380_SDS3_EXT_REG0_FRC_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG0_FRC_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_VAL_V2ANALOG_OFFSET                                                            (13)
  #define RTL8380_SDS3_EXT_REG0_VAL_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS3_EXT_REG0_VAL_V2ANALOG_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_V2ANALOG_OFFSET                                                            (12)
  #define RTL8380_SDS3_EXT_REG0_FRC_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS3_EXT_REG0_FRC_V2ANALOG_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_VAL_PDOWN_OFFSET                                                               (11)
  #define RTL8380_SDS3_EXT_REG0_VAL_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS3_EXT_REG0_VAL_PDOWN_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_PDOWN_OFFSET                                                               (10)
  #define RTL8380_SDS3_EXT_REG0_FRC_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS3_EXT_REG0_FRC_PDOWN_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_VAL_RXEN_OFFSET                                                                (9)
  #define RTL8380_SDS3_EXT_REG0_VAL_RXEN_MASK                                                                  (0x1 << RTL8380_SDS3_EXT_REG0_VAL_RXEN_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_RXEN_OFFSET                                                                (8)
  #define RTL8380_SDS3_EXT_REG0_FRC_RXEN_MASK                                                                  (0x1 << RTL8380_SDS3_EXT_REG0_FRC_RXEN_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_VAL_CMUEN_OFFSET                                                               (7)
  #define RTL8380_SDS3_EXT_REG0_VAL_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS3_EXT_REG0_VAL_CMUEN_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_CMUEN_OFFSET                                                               (6)
  #define RTL8380_SDS3_EXT_REG0_FRC_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS3_EXT_REG0_FRC_CMUEN_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_VAL_RXIDLE_OFFSET                                                              (5)
  #define RTL8380_SDS3_EXT_REG0_VAL_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS3_EXT_REG0_VAL_RXIDLE_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_RXIDLE_OFFSET                                                              (4)
  #define RTL8380_SDS3_EXT_REG0_FRC_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS3_EXT_REG0_FRC_RXIDLE_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_VAL_CLKRDY_OFFSET                                                              (3)
  #define RTL8380_SDS3_EXT_REG0_VAL_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS3_EXT_REG0_VAL_CLKRDY_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_CLKRDY_OFFSET                                                              (2)
  #define RTL8380_SDS3_EXT_REG0_FRC_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS3_EXT_REG0_FRC_CLKRDY_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_VAL_BER_NOTIFY_OFFSET                                                          (1)
  #define RTL8380_SDS3_EXT_REG0_VAL_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG0_VAL_BER_NOTIFY_OFFSET)
  #define RTL8380_SDS3_EXT_REG0_FRC_BER_NOTIFY_OFFSET                                                          (0)
  #define RTL8380_SDS3_EXT_REG0_FRC_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG0_FRC_BER_NOTIFY_OFFSET)

#define RTL8380_SDS3_EXT_REG1_ADDR                                                                             (0xF684)
  #define RTL8380_SDS3_EXT_REG1_ANA_RG1X_OFFSET                                                                (0)
  #define RTL8380_SDS3_EXT_REG1_ANA_RG1X_MASK                                                                  (0xFFFF << RTL8380_SDS3_EXT_REG1_ANA_RG1X_OFFSET)

#define RTL8380_SDS3_EXT_REG2_ADDR                                                                             (0xF688)
  #define RTL8380_SDS3_EXT_REG2_DUMMY_OFFSET                                                                   (7)
  #define RTL8380_SDS3_EXT_REG2_DUMMY_MASK                                                                     (0x1FF << RTL8380_SDS3_EXT_REG2_DUMMY_OFFSET)
  #define RTL8380_SDS3_EXT_REG2_REG_IB_LANE_FILTER_OFFSET                                                      (6)
  #define RTL8380_SDS3_EXT_REG2_REG_IB_LANE_FILTER_MASK                                                        (0x1 << RTL8380_SDS3_EXT_REG2_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8380_SDS3_EXT_REG2_REG_IBRX_BOOSTER_OFFSET                                                        (5)
  #define RTL8380_SDS3_EXT_REG2_REG_IBRX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS3_EXT_REG2_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8380_SDS3_EXT_REG2_REG_IBTX_BOOSTER_OFFSET                                                        (4)
  #define RTL8380_SDS3_EXT_REG2_REG_IBTX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS3_EXT_REG2_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8380_SDS3_EXT_REG2_REG_IBRXSEL_OFFSET                                                             (2)
  #define RTL8380_SDS3_EXT_REG2_REG_IBRXSEL_MASK                                                               (0x3 << RTL8380_SDS3_EXT_REG2_REG_IBRXSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG2_REG_IBTXSEL_OFFSET                                                             (0)
  #define RTL8380_SDS3_EXT_REG2_REG_IBTXSEL_MASK                                                               (0x3 << RTL8380_SDS3_EXT_REG2_REG_IBTXSEL_OFFSET)

#define RTL8380_SDS3_EXT_REG3_ADDR                                                                             (0xF68C)
  #define RTL8380_SDS3_EXT_REG3_ANA_RG3X_OFFSET                                                                (0)
  #define RTL8380_SDS3_EXT_REG3_ANA_RG3X_MASK                                                                  (0xFFFF << RTL8380_SDS3_EXT_REG3_ANA_RG3X_OFFSET)

#define RTL8380_SDS3_EXT_REG4_ADDR                                                                             (0xF690)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_CALI_OFFSET                                                           (14)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_CALI_MASK                                                             (0x3 << RTL8380_SDS3_EXT_REG4_REG_OOBS_CALI_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_CALSEL_OFFSET                                                         (13)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_CALSEL_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG4_REG_OOBS_CALSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_CKSEL_OFFSET                                                          (12)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_CKSEL_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG4_REG_OOBS_CKSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_FORCECAL_OFFSET                                                       (11)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_FORCECAL_MASK                                                         (0x1 << RTL8380_SDS3_EXT_REG4_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_FREQSEL_OFFSET                                                        (10)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_FREQSEL_MASK                                                          (0x1 << RTL8380_SDS3_EXT_REG4_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_NSQDLY_OFFSET                                                         (9)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_NSQDLY_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG4_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET                                                  (8)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_MASK                                                    (0x1 << RTL8380_SDS3_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_SEL_OFFSET                                                            (7)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_SEL_MASK                                                              (0x1 << RTL8380_SDS3_EXT_REG4_REG_OOBS_SEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_SEN_OFFSET                                                            (2)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_SEN_MASK                                                              (0x1F << RTL8380_SDS3_EXT_REG4_REG_OOBS_SEN_OFFSET)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_VCM_OFFSET                                                            (0)
  #define RTL8380_SDS3_EXT_REG4_REG_OOBS_VCM_MASK                                                              (0x3 << RTL8380_SDS3_EXT_REG4_REG_OOBS_VCM_OFFSET)

#define RTL8380_SDS3_EXT_REG5_ADDR                                                                             (0xF694)
  #define RTL8380_SDS3_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET                                                  (15)
  #define RTL8380_SDS3_EXT_REG5_REG_CDR_BYPASS_SDM_INT_MASK                                                    (0x1 << RTL8380_SDS3_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8380_SDS3_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET                                                   (14)
  #define RTL8380_SDS3_EXT_REG5_REG_CDR_EN_LPF_MANUAL_MASK                                                     (0x1 << RTL8380_SDS3_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8380_SDS3_EXT_REG5_REG_CDR_INT_INIT_OFFSET                                                        (0)
  #define RTL8380_SDS3_EXT_REG5_REG_CDR_INT_INIT_MASK                                                          (0x3FFF << RTL8380_SDS3_EXT_REG5_REG_CDR_INT_INIT_OFFSET)

#define RTL8380_SDS3_EXT_REG6_ADDR                                                                             (0xF698)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KD_OFFSET                                                              (15)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KD_MASK                                                                (0x1 << RTL8380_SDS3_EXT_REG6_REG_CDR_KD_OFFSET)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KI_OFFSET                                                              (12)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KI_MASK                                                                (0x7 << RTL8380_SDS3_EXT_REG6_REG_CDR_KI_OFFSET)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KP1_OFFSET                                                             (9)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KP1_MASK                                                               (0x7 << RTL8380_SDS3_EXT_REG6_REG_CDR_KP1_OFFSET)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KP2_OFFSET                                                             (6)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_KP2_MASK                                                               (0x7 << RTL8380_SDS3_EXT_REG6_REG_CDR_KP2_OFFSET)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET                                                      (5)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_PWR_DWN_EN_MASK                                                        (0x1 << RTL8380_SDS3_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET                                                   (3)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_MASK                                                     (0x3 << RTL8380_SDS3_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET                                                      (2)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_DATA_ORDER_MASK                                                        (0x1 << RTL8380_SDS3_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET                                                     (0)
  #define RTL8380_SDS3_EXT_REG6_REG_CDR_SEL_TESTOUT_MASK                                                       (0x3 << RTL8380_SDS3_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8380_SDS3_EXT_REG7_ADDR                                                                             (0xF69C)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET                                                     (15)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_ACC2_MANUAL_MASK                                                       (0x1 << RTL8380_SDS3_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET                                                     (5)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_ACC2_PERIOD_MASK                                                       (0x3FF << RTL8380_SDS3_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_SQU_TRI_OFFSET                                                         (4)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_SQU_TRI_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG7_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET                                                      (0)
  #define RTL8380_SDS3_EXT_REG7_REG_CDR_EN_M_VALUE_MASK                                                        (0xF << RTL8380_SDS3_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8380_SDS3_EXT_REG8_ADDR                                                                             (0xF6A0)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET                                                      (11)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_ST_M_VALUE_MASK                                                        (0x1F << RTL8380_SDS3_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET                                                       (10)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_PI_M_MODE_MASK                                                         (0x1 << RTL8380_SDS3_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET                                                    (9)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_RESET_MANUAL_MASK                                                      (0x1 << RTL8380_SDS3_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_RESET_SEL_OFFSET                                                       (8)
  #define RTL8380_SDS3_EXT_REG8_REG_CDR_RESET_SEL_MASK                                                         (0x1 << RTL8380_SDS3_EXT_REG8_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG8_DUMMY_OFFSET                                                                   (0)
  #define RTL8380_SDS3_EXT_REG8_DUMMY_MASK                                                                     (0xFF << RTL8380_SDS3_EXT_REG8_DUMMY_OFFSET)

#define RTL8380_SDS3_EXT_REG9_ADDR                                                                             (0xF6A4)
  #define RTL8380_SDS3_EXT_REG9_REG_EN_CLKREQ_OFFSET                                                           (15)
  #define RTL8380_SDS3_EXT_REG9_REG_EN_CLKREQ_MASK                                                             (0x1 << RTL8380_SDS3_EXT_REG9_REG_EN_CLKREQ_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_EN_SATA_OFFSET                                                             (14)
  #define RTL8380_SDS3_EXT_REG9_REG_EN_SATA_MASK                                                               (0x1 << RTL8380_SDS3_EXT_REG9_REG_EN_SATA_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RXDSEL_OFFSET                                                              (12)
  #define RTL8380_SDS3_EXT_REG9_REG_RXDSEL_MASK                                                                (0x3 << RTL8380_SDS3_EXT_REG9_REG_RXDSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_DCVS_SEL_OFFSET                                                         (11)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_DCVS_SEL_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG9_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET                                                       (10)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EN_KOFFSET_MASK                                                         (0x1 << RTL8380_SDS3_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EN_SELF_OFFSET                                                          (9)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EN_SELF_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG9_REG_RX_EN_SELF_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EN_TEST_OFFSET                                                          (8)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EN_TEST_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG9_REG_RX_EN_TEST_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ2SEL_OFFSET                                                           (6)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ2SEL_MASK                                                             (0x3 << RTL8380_SDS3_EXT_REG9_REG_RX_EQ2SEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET                                                     (5)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_EN_SLICER_MASK                                                       (0x1 << RTL8380_SDS3_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_GAIN_OFFSET                                                          (3)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_GAIN_MASK                                                            (0x3 << RTL8380_SDS3_EXT_REG9_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_HOLD_OFFSET                                                          (2)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_HOLD_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG9_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_SELREG_OFFSET                                                        (1)
  #define RTL8380_SDS3_EXT_REG9_REG_RX_EQ_SELREG_MASK                                                          (0x1 << RTL8380_SDS3_EXT_REG9_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8380_SDS3_EXT_REG9_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8380_SDS3_EXT_REG9_REG_FORCERUN_MASK                                                              (0x1 << RTL8380_SDS3_EXT_REG9_REG_FORCERUN_OFFSET)

#define RTL8380_SDS3_EXT_REG10_ADDR                                                                            (0xF6A8)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_EQ_IN_OFFSET                                                           (9)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_EQ_IN_MASK                                                             (0x7F << RTL8380_SDS3_EXT_REG10_REG_RX_EQ_IN_OFFSET)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_IDLE_SPD_OFFSET                                                        (8)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_IDLE_SPD_MASK                                                          (0x1 << RTL8380_SDS3_EXT_REG10_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_IQDSEL_OFFSET                                                          (7)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_IQDSEL_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG10_REG_RX_IQDSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET                                                     (3)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_ADJR_MASK                                                       (0xF << RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET                                                   (2)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_AUTO_K_MASK                                                     (0x1 << RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET                                                    (0)
  #define RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_RANGE_MASK                                                      (0x3 << RTL8380_SDS3_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8380_SDS3_EXT_REG11_ADDR                                                                            (0xF6AC)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET                                                   (15)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_OFFSET_DIG_EN_MASK                                                     (0x1 << RTL8380_SDS3_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_PIENSEL_OFFSET                                                         (14)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_PIENSEL_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG11_REG_RX_PIENSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET                                                       (13)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_PSAVE_SEL_MASK                                                         (0x1 << RTL8380_SDS3_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_PS_AFE_OFFSET                                                          (12)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_PS_AFE_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG11_REG_RX_PS_AFE_OFFSET)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET                                                      (11)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_SEL_RXIDLE_MASK                                                        (0x1 << RTL8380_SDS3_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_D2S_SEL_OFFSET                                                         (10)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_D2S_SEL_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG11_REG_RX_D2S_SEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_TIMER_BER_OFFSET                                                       (5)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_TIMER_BER_MASK                                                         (0x1F << RTL8380_SDS3_EXT_REG11_REG_RX_TIMER_BER_OFFSET)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_TIMER_EQ_OFFSET                                                        (0)
  #define RTL8380_SDS3_EXT_REG11_REG_RX_TIMER_EQ_MASK                                                          (0x1F << RTL8380_SDS3_EXT_REG11_REG_RX_TIMER_EQ_OFFSET)

#define RTL8380_SDS3_EXT_REG12_ADDR                                                                            (0xF6B0)
  #define RTL8380_SDS3_EXT_REG12_DUMMY_REG12_1503_OFFSET                                                       (3)
  #define RTL8380_SDS3_EXT_REG12_DUMMY_REG12_1503_MASK                                                         (0x1FFF << RTL8380_SDS3_EXT_REG12_DUMMY_REG12_1503_OFFSET)
  #define RTL8380_SDS3_EXT_REG12_CFG_IPG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS3_EXT_REG12_CFG_IPG_CNT_MASK                                                              (0x7 << RTL8380_SDS3_EXT_REG12_CFG_IPG_CNT_OFFSET)

#define RTL8380_SDS3_EXT_REG13_ADDR                                                                            (0xF6B4)
  #define RTL8380_SDS3_EXT_REG13_CFG_NEG_GTXC_OFFSET                                                           (15)
  #define RTL8380_SDS3_EXT_REG13_CFG_NEG_GTXC_MASK                                                             (0x1 << RTL8380_SDS3_EXT_REG13_CFG_NEG_GTXC_OFFSET)
  #define RTL8380_SDS3_EXT_REG13_CFG_LP_CNT_2_OFFSET                                                           (11)
  #define RTL8380_SDS3_EXT_REG13_CFG_LP_CNT_2_MASK                                                             (0xF << RTL8380_SDS3_EXT_REG13_CFG_LP_CNT_2_OFFSET)
  #define RTL8380_SDS3_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET                                                       (10)
  #define RTL8380_SDS3_EXT_REG13_CFG_EPON_SYNC_SM_MASK                                                         (0x1 << RTL8380_SDS3_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8380_SDS3_EXT_REG13_CFG_DY_OFFSET                                                                 (0)
  #define RTL8380_SDS3_EXT_REG13_CFG_DY_MASK                                                                   (0x3FF << RTL8380_SDS3_EXT_REG13_CFG_DY_OFFSET)

#define RTL8380_SDS3_EXT_REG14_ADDR                                                                            (0xF6B8)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET                                                     (12)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_DAT_MASK                                                       (0xF << RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET                                                   (8)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_POST1_MASK                                                     (0xF << RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET                                                   (4)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_POST0_MASK                                                     (0xF << RTL8380_SDS3_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_SWING_OFFSET                                                           (2)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_SWING_MASK                                                             (0x3 << RTL8380_SDS3_EXT_REG14_REG_TX_SWING_OFFSET)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DLY_OFFSET                                                             (0)
  #define RTL8380_SDS3_EXT_REG14_REG_TX_DLY_MASK                                                               (0x3 << RTL8380_SDS3_EXT_REG14_REG_TX_DLY_OFFSET)

#define RTL8380_SDS3_EXT_REG15_ADDR                                                                            (0xF6BC)
  #define RTL8380_SDS3_EXT_REG15_DUMMY_REG15_15_OFFSET                                                         (15)
  #define RTL8380_SDS3_EXT_REG15_DUMMY_REG15_15_MASK                                                           (0x1 << RTL8380_SDS3_EXT_REG15_DUMMY_REG15_15_OFFSET)
  #define RTL8380_SDS3_EXT_REG15_CFG_LP_CNT_1_OFFSET                                                           (11)
  #define RTL8380_SDS3_EXT_REG15_CFG_LP_CNT_1_MASK                                                             (0xF << RTL8380_SDS3_EXT_REG15_CFG_LP_CNT_1_OFFSET)
  #define RTL8380_SDS3_EXT_REG15_CFG_EPON_OFFSET                                                               (10)
  #define RTL8380_SDS3_EXT_REG15_CFG_EPON_MASK                                                                 (0x1 << RTL8380_SDS3_EXT_REG15_CFG_EPON_OFFSET)
  #define RTL8380_SDS3_EXT_REG15_CFG_DX_OFFSET                                                                 (0)
  #define RTL8380_SDS3_EXT_REG15_CFG_DX_MASK                                                                   (0x3FF << RTL8380_SDS3_EXT_REG15_CFG_DX_OFFSET)

#define RTL8380_SDS3_EXT_REG16_ADDR                                                                            (0xF6C0)
  #define RTL8380_SDS3_EXT_REG16_CFG_DY_8B_OFFSET                                                              (8)
  #define RTL8380_SDS3_EXT_REG16_CFG_DY_8B_MASK                                                                (0xFF << RTL8380_SDS3_EXT_REG16_CFG_DY_8B_OFFSET)
  #define RTL8380_SDS3_EXT_REG16_CFG_DX_8B_OFFSET                                                              (0)
  #define RTL8380_SDS3_EXT_REG16_CFG_DX_8B_MASK                                                                (0xFF << RTL8380_SDS3_EXT_REG16_CFG_DX_8B_OFFSET)

#define RTL8380_SDS3_EXT_REG17_ADDR                                                                            (0xF6C4)
  #define RTL8380_SDS3_EXT_REG17_REG_DIVIDE_NUM_OFFSET                                                         (10)
  #define RTL8380_SDS3_EXT_REG17_REG_DIVIDE_NUM_MASK                                                           (0x3F << RTL8380_SDS3_EXT_REG17_REG_DIVIDE_NUM_OFFSET)
  #define RTL8380_SDS3_EXT_REG17_REG_LOCK_UP_LIMIT_OFFSET                                                      (0)
  #define RTL8380_SDS3_EXT_REG17_REG_LOCK_UP_LIMIT_MASK                                                        (0x3FF << RTL8380_SDS3_EXT_REG17_REG_LOCK_UP_LIMIT_OFFSET)

#define RTL8380_SDS3_EXT_REG18_ADDR                                                                            (0xF6C8)
  #define RTL8380_SDS3_EXT_REG18_REG_FLD_DSEL_OFFSET                                                           (15)
  #define RTL8380_SDS3_EXT_REG18_REG_FLD_DSEL_MASK                                                             (0x1 << RTL8380_SDS3_EXT_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8380_SDS3_EXT_REG18_REG_CMU_VCO_COARSE_OFFSET                                                     (10)
  #define RTL8380_SDS3_EXT_REG18_REG_CMU_VCO_COARSE_MASK                                                       (0x1F << RTL8380_SDS3_EXT_REG18_REG_CMU_VCO_COARSE_OFFSET)
  #define RTL8380_SDS3_EXT_REG18_REG_LOCK_DN_LIMIT_OFFSET                                                      (0)
  #define RTL8380_SDS3_EXT_REG18_REG_LOCK_DN_LIMIT_MASK                                                        (0x3FF << RTL8380_SDS3_EXT_REG18_REG_LOCK_DN_LIMIT_OFFSET)

#define RTL8380_SDS3_EXT_REG19_ADDR                                                                            (0xF6CC)
  #define RTL8380_SDS3_EXT_REG19_ANA_RG19X_OFFSET                                                              (0)
  #define RTL8380_SDS3_EXT_REG19_ANA_RG19X_MASK                                                                (0xFFFF << RTL8380_SDS3_EXT_REG19_ANA_RG19X_OFFSET)

#define RTL8380_SDS3_EXT_REG20_ADDR                                                                            (0xF6D0)
  #define RTL8380_SDS3_EXT_REG20_ANA_RG20X_OFFSET                                                              (0)
  #define RTL8380_SDS3_EXT_REG20_ANA_RG20X_MASK                                                                (0xFFFF << RTL8380_SDS3_EXT_REG20_ANA_RG20X_OFFSET)

#define RTL8380_SDS3_EXT_REG21_ADDR                                                                            (0xF6D4)
  #define RTL8380_SDS3_EXT_REG21_DEBUG_0_OFFSET                                                                (0)
  #define RTL8380_SDS3_EXT_REG21_DEBUG_0_MASK                                                                  (0xFFFF << RTL8380_SDS3_EXT_REG21_DEBUG_0_OFFSET)

#define RTL8380_SDS3_EXT_REG22_ADDR                                                                            (0xF6D8)
  #define RTL8380_SDS3_EXT_REG22_DEBUG_1_OFFSET                                                                (0)
  #define RTL8380_SDS3_EXT_REG22_DEBUG_1_MASK                                                                  (0xFFFF << RTL8380_SDS3_EXT_REG22_DEBUG_1_OFFSET)

#define RTL8380_SDS3_EXT_REG23_ADDR                                                                            (0xF6DC)
  #define RTL8380_SDS3_EXT_REG23_DEBUG_2_OFFSET                                                                (0)
  #define RTL8380_SDS3_EXT_REG23_DEBUG_2_MASK                                                                  (0xFFFF << RTL8380_SDS3_EXT_REG23_DEBUG_2_OFFSET)

#define RTL8380_SDS3_EXT_REG24_ADDR                                                                            (0xF6E0)
  #define RTL8380_SDS3_EXT_REG24_CFG_SD_H_OFFSET                                                               (15)
  #define RTL8380_SDS3_EXT_REG24_CFG_SD_H_MASK                                                                 (0x1 << RTL8380_SDS3_EXT_REG24_CFG_SD_H_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_RG24X14_OFFSET                                                            (14)
  #define RTL8380_SDS3_EXT_REG24_CFG_RG24X14_MASK                                                              (0x1 << RTL8380_SDS3_EXT_REG24_CFG_RG24X14_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_HYSDET_OFFSET                                                             (10)
  #define RTL8380_SDS3_EXT_REG24_CFG_HYSDET_MASK                                                               (0xF << RTL8380_SDS3_EXT_REG24_CFG_HYSDET_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_D2A_LPK_OFFSET                                                            (9)
  #define RTL8380_SDS3_EXT_REG24_CFG_D2A_LPK_MASK                                                              (0x1 << RTL8380_SDS3_EXT_REG24_CFG_D2A_LPK_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_HAM_PTR_OFFSET                                                            (8)
  #define RTL8380_SDS3_EXT_REG24_CFG_HAM_PTR_MASK                                                              (0x1 << RTL8380_SDS3_EXT_REG24_CFG_HAM_PTR_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_ENTX_OFFSET                                                               (7)
  #define RTL8380_SDS3_EXT_REG24_CFG_ENTX_MASK                                                                 (0x1 << RTL8380_SDS3_EXT_REG24_CFG_ENTX_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_CMALI_SIG_OFFSET                                                          (6)
  #define RTL8380_SDS3_EXT_REG24_CFG_CMALI_SIG_MASK                                                            (0x1 << RTL8380_SDS3_EXT_REG24_CFG_CMALI_SIG_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_TMR_ALI_OFFSET                                                            (3)
  #define RTL8380_SDS3_EXT_REG24_CFG_TMR_ALI_MASK                                                              (0x7 << RTL8380_SDS3_EXT_REG24_CFG_TMR_ALI_OFFSET)
  #define RTL8380_SDS3_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS3_EXT_REG24_CFG_SYMBOLERR_CNT_MASK                                                        (0x7 << RTL8380_SDS3_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS3_EXT_REG25_ADDR                                                                            (0xF6E4)
  #define RTL8380_SDS3_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET                                                      (8)
  #define RTL8380_SDS3_EXT_REG25_ALL_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS3_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8380_SDS3_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS3_EXT_REG25_MUX_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS3_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS3_EXT_REG26_ADDR                                                                            (0xF6E8)
  #define RTL8380_SDS3_EXT_REG26_P3LNKDOWNCNT_OFFSET                                                           (12)
  #define RTL8380_SDS3_EXT_REG26_P3LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS3_EXT_REG26_P3LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS3_EXT_REG26_P2LNKDOWNCNT_OFFSET                                                           (8)
  #define RTL8380_SDS3_EXT_REG26_P2LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS3_EXT_REG26_P2LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS3_EXT_REG26_P1LNKDOWNCNT_OFFSET                                                           (4)
  #define RTL8380_SDS3_EXT_REG26_P1LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS3_EXT_REG26_P1LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS3_EXT_REG26_P0LNKDOWNCNT_OFFSET                                                           (0)
  #define RTL8380_SDS3_EXT_REG26_P0LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS3_EXT_REG26_P0LNKDOWNCNT_OFFSET)

#define RTL8380_SDS3_EXT_REG27_ADDR                                                                            (0xF6EC)
  #define RTL8380_SDS3_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET                                                   (0)
  #define RTL8380_SDS3_EXT_REG27_CFG_DBG_STATUS_ECO_0_MASK                                                     (0xFFFF << RTL8380_SDS3_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET)

#define RTL8380_SDS3_EXT_REG28_ADDR                                                                            (0xF6F0)
  #define RTL8380_SDS3_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET                                                   (0)
  #define RTL8380_SDS3_EXT_REG28_CFG_DBG_STATUS_ECO_1_MASK                                                     (0xFFFF << RTL8380_SDS3_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET)

#define RTL8380_SDS3_EXT_REG29_ADDR                                                                            (0xF6F4)
  #define RTL8380_SDS3_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET                                                   (9)
  #define RTL8380_SDS3_EXT_REG29_CFG_DBG_STATUS_ECO_2_MASK                                                     (0x7F << RTL8380_SDS3_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8380_SDS3_EXT_REG29_SIGNOK_LAT_OFFSET                                                             (8)
  #define RTL8380_SDS3_EXT_REG29_SIGNOK_LAT_MASK                                                               (0x1 << RTL8380_SDS3_EXT_REG29_SIGNOK_LAT_OFFSET)
  #define RTL8380_SDS3_EXT_REG29_LINKOK_LAT_OFFSET                                                             (4)
  #define RTL8380_SDS3_EXT_REG29_LINKOK_LAT_MASK                                                               (0xF << RTL8380_SDS3_EXT_REG29_LINKOK_LAT_OFFSET)
  #define RTL8380_SDS3_EXT_REG29_SYNCOK_LAT_OFFSET                                                             (0)
  #define RTL8380_SDS3_EXT_REG29_SYNCOK_LAT_MASK                                                               (0xF << RTL8380_SDS3_EXT_REG29_SYNCOK_LAT_OFFSET)

#define RTL8380_SDS3_EXT_REG30_ADDR                                                                            (0xF6F8)
  #define RTL8380_SDS3_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET                                                   (9)
  #define RTL8380_SDS3_EXT_REG30_CFG_DBG_STATUS_ECO_3_MASK                                                     (0x7F << RTL8380_SDS3_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8380_SDS3_EXT_REG30_SIGNOKSTAT_OFFSET                                                             (8)
  #define RTL8380_SDS3_EXT_REG30_SIGNOKSTAT_MASK                                                               (0x1 << RTL8380_SDS3_EXT_REG30_SIGNOKSTAT_OFFSET)
  #define RTL8380_SDS3_EXT_REG30_LINKOKSTAT_OFFSET                                                             (4)
  #define RTL8380_SDS3_EXT_REG30_LINKOKSTAT_MASK                                                               (0xF << RTL8380_SDS3_EXT_REG30_LINKOKSTAT_OFFSET)
  #define RTL8380_SDS3_EXT_REG30_SYNCOKSTAT_OFFSET                                                             (0)
  #define RTL8380_SDS3_EXT_REG30_SYNCOKSTAT_MASK                                                               (0xF << RTL8380_SDS3_EXT_REG30_SYNCOKSTAT_OFFSET)

#define RTL8380_SDS_DUMMY138_ADDR                                                                              (0xF6FC)
  #define RTL8380_SDS_DUMMY138_SDS_DUMMY138_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY138_SDS_DUMMY138_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY138_SDS_DUMMY138_OFFSET)

#define RTL8380_SDS3_FIB_REG0_ADDR                                                                             (0xF700)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_RST_OFFSET                                                             (15)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_RST_MASK                                                               (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_LPK_OFFSET                                                             (14)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_LPK_MASK                                                               (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                       (13)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_SPD_RD_00_MASK                                                         (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_ANEN_OFFSET                                                            (12)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_ANEN_MASK                                                              (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_PDOWN_OFFSET                                                           (11)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_PDOWN_MASK                                                             (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_ISO_OFFSET                                                             (10)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_ISO_MASK                                                               (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_RESTART_OFFSET                                                         (9)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_RESTART_MASK                                                           (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_FULLDUP_OFFSET                                                         (8)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_FULLDUP_MASK                                                           (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_SDS_DUMMY139_OFFSET                                                            (7)
  #define RTL8380_SDS3_FIB_REG0_SDS_DUMMY139_MASK                                                              (0x1 << RTL8380_SDS3_FIB_REG0_SDS_DUMMY139_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                       (6)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_SPD_RD_01_MASK                                                         (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_FRCTX_OFFSET                                                           (5)
  #define RTL8380_SDS3_FIB_REG0_CFG_FIB_FRCTX_MASK                                                             (0x1 << RTL8380_SDS3_FIB_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS3_FIB_REG0_SDS_DUMMY140_OFFSET                                                            (0)
  #define RTL8380_SDS3_FIB_REG0_SDS_DUMMY140_MASK                                                              (0x1F << RTL8380_SDS3_FIB_REG0_SDS_DUMMY140_OFFSET)

#define RTL8380_SDS3_FIB_REG1_ADDR                                                                             (0xF704)
  #define RTL8380_SDS3_FIB_REG1_CAPBILITY_OFFSET                                                               (6)
  #define RTL8380_SDS3_FIB_REG1_CAPBILITY_MASK                                                                 (0x3FF << RTL8380_SDS3_FIB_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS3_FIB_REG1_AN_COMPLETE_OFFSET                                                             (5)
  #define RTL8380_SDS3_FIB_REG1_AN_COMPLETE_MASK                                                               (0x1 << RTL8380_SDS3_FIB_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS3_FIB_REG1_R_FAULT_OFFSET                                                                 (4)
  #define RTL8380_SDS3_FIB_REG1_R_FAULT_MASK                                                                   (0x1 << RTL8380_SDS3_FIB_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS3_FIB_REG1_NWAY_ABILITY_OFFSET                                                            (3)
  #define RTL8380_SDS3_FIB_REG1_NWAY_ABILITY_MASK                                                              (0x1 << RTL8380_SDS3_FIB_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS3_FIB_REG1_LINK_STATUS_OFFSET                                                             (2)
  #define RTL8380_SDS3_FIB_REG1_LINK_STATUS_MASK                                                               (0x1 << RTL8380_SDS3_FIB_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS3_FIB_REG1_JABBER_DETECT_OFFSET                                                           (1)
  #define RTL8380_SDS3_FIB_REG1_JABBER_DETECT_MASK                                                             (0x1 << RTL8380_SDS3_FIB_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS3_FIB_REG1_EXTENDED_CAPBILITY_OFFSET                                                      (0)
  #define RTL8380_SDS3_FIB_REG1_EXTENDED_CAPBILITY_MASK                                                        (0x1 << RTL8380_SDS3_FIB_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS3_FIB_REG2_ADDR                                                                             (0xF708)
  #define RTL8380_SDS3_FIB_REG2_REALTEK_OUI_2106_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_REG2_REALTEK_OUI_2106_MASK                                                          (0xFFFF << RTL8380_SDS3_FIB_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS3_FIB_REG3_ADDR                                                                             (0xF70C)
  #define RTL8380_SDS3_FIB_REG3_REALTEK_OUI_0500_OFFSET                                                        (10)
  #define RTL8380_SDS3_FIB_REG3_REALTEK_OUI_0500_MASK                                                          (0x3F << RTL8380_SDS3_FIB_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS3_FIB_REG3_MODEL_NO_0500_OFFSET                                                           (4)
  #define RTL8380_SDS3_FIB_REG3_MODEL_NO_0500_MASK                                                             (0x3F << RTL8380_SDS3_FIB_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS3_FIB_REG3_REVISION_NO_0300_OFFSET                                                        (0)
  #define RTL8380_SDS3_FIB_REG3_REVISION_NO_0300_MASK                                                          (0xF << RTL8380_SDS3_FIB_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS3_FIB_REG4_ADDR                                                                             (0xF710)
  #define RTL8380_SDS3_FIB_REG4_TX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS3_FIB_REG4_TX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS3_FIB_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS3_FIB_REG5_ADDR                                                                             (0xF714)
  #define RTL8380_SDS3_FIB_REG5_RX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS3_FIB_REG5_RX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS3_FIB_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS3_FIB_REG6_ADDR                                                                             (0xF718)
  #define RTL8380_SDS3_FIB_REG6_SDS_DUMMY141_OFFSET                                                            (3)
  #define RTL8380_SDS3_FIB_REG6_SDS_DUMMY141_MASK                                                              (0x1FFF << RTL8380_SDS3_FIB_REG6_SDS_DUMMY141_OFFSET)
  #define RTL8380_SDS3_FIB_REG6_FIB_NP_EN_OFFSET                                                               (2)
  #define RTL8380_SDS3_FIB_REG6_FIB_NP_EN_MASK                                                                 (0x1 << RTL8380_SDS3_FIB_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS3_FIB_REG6_RXPAGE_OFFSET                                                                  (1)
  #define RTL8380_SDS3_FIB_REG6_RXPAGE_MASK                                                                    (0x1 << RTL8380_SDS3_FIB_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS3_FIB_REG6_SDS_DUMMY142_OFFSET                                                            (0)
  #define RTL8380_SDS3_FIB_REG6_SDS_DUMMY142_MASK                                                              (0x1 << RTL8380_SDS3_FIB_REG6_SDS_DUMMY142_OFFSET)

#define RTL8380_SDS3_FIB_REG7_ADDR                                                                             (0xF71C)
  #define RTL8380_SDS3_FIB_REG7_MR_NP_TX_OFFSET                                                                (0)
  #define RTL8380_SDS3_FIB_REG7_MR_NP_TX_MASK                                                                  (0xFFFF << RTL8380_SDS3_FIB_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS3_FIB_REG8_ADDR                                                                             (0xF720)
  #define RTL8380_SDS3_FIB_REG8_MR_NP_RX_OFFSET                                                                (0)
  #define RTL8380_SDS3_FIB_REG8_MR_NP_RX_MASK                                                                  (0xFFFF << RTL8380_SDS3_FIB_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS3_FIB_REG9_ADDR                                                                             (0xF724)
  #define RTL8380_SDS3_FIB_REG9_SDS_DUMMY143_OFFSET                                                            (0)
  #define RTL8380_SDS3_FIB_REG9_SDS_DUMMY143_MASK                                                              (0xFFFF << RTL8380_SDS3_FIB_REG9_SDS_DUMMY143_OFFSET)

#define RTL8380_SDS3_FIB_REG10_ADDR                                                                            (0xF728)
  #define RTL8380_SDS3_FIB_REG10_SDS_DUMMY144_OFFSET                                                           (0)
  #define RTL8380_SDS3_FIB_REG10_SDS_DUMMY144_MASK                                                             (0xFFFF << RTL8380_SDS3_FIB_REG10_SDS_DUMMY144_OFFSET)

#define RTL8380_SDS3_FIB_REG11_ADDR                                                                            (0xF72C)
  #define RTL8380_SDS3_FIB_REG11_SDS_DUMMY145_OFFSET                                                           (0)
  #define RTL8380_SDS3_FIB_REG11_SDS_DUMMY145_MASK                                                             (0xFFFF << RTL8380_SDS3_FIB_REG11_SDS_DUMMY145_OFFSET)

#define RTL8380_SDS3_FIB_REG12_ADDR                                                                            (0xF730)
  #define RTL8380_SDS3_FIB_REG12_SDS_DUMMY146_OFFSET                                                           (0)
  #define RTL8380_SDS3_FIB_REG12_SDS_DUMMY146_MASK                                                             (0xFFFF << RTL8380_SDS3_FIB_REG12_SDS_DUMMY146_OFFSET)

#define RTL8380_SDS3_FIB_REG13_ADDR                                                                            (0xF734)
  #define RTL8380_SDS3_FIB_REG13_INDR_FUNC_OFFSET                                                              (14)
  #define RTL8380_SDS3_FIB_REG13_INDR_FUNC_MASK                                                                (0x3 << RTL8380_SDS3_FIB_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS3_FIB_REG13_DUMMY_REG13_1305_OFFSET                                                       (5)
  #define RTL8380_SDS3_FIB_REG13_DUMMY_REG13_1305_MASK                                                         (0x1FF << RTL8380_SDS3_FIB_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS3_FIB_REG13_INDR_DEVAD_OFFSET                                                             (0)
  #define RTL8380_SDS3_FIB_REG13_INDR_DEVAD_MASK                                                               (0x1F << RTL8380_SDS3_FIB_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS3_FIB_REG14_ADDR                                                                            (0xF738)
  #define RTL8380_SDS3_FIB_REG14_MMDRDBUS_OFFSET                                                               (0)
  #define RTL8380_SDS3_FIB_REG14_MMDRDBUS_MASK                                                                 (0xFFFF << RTL8380_SDS3_FIB_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS3_FIB_REG15_ADDR                                                                            (0xF73C)
  #define RTL8380_SDS3_FIB_REG15_SDS_DUMMY147_OFFSET                                                           (0)
  #define RTL8380_SDS3_FIB_REG15_SDS_DUMMY147_MASK                                                             (0xFFFF << RTL8380_SDS3_FIB_REG15_SDS_DUMMY147_OFFSET)

#define RTL8380_SDS3_FIB_REG16_ADDR                                                                            (0xF740)
  #define RTL8380_SDS3_FIB_REG16_DIG_RG2X_OFFSET                                                               (0)
  #define RTL8380_SDS3_FIB_REG16_DIG_RG2X_MASK                                                                 (0xFFFF << RTL8380_SDS3_FIB_REG16_DIG_RG2X_OFFSET)

#define RTL8380_SDS3_FIB_REG17_ADDR                                                                            (0xF744)
  #define RTL8380_SDS3_FIB_REG17_DIG_RG3X_OFFSET                                                               (0)
  #define RTL8380_SDS3_FIB_REG17_DIG_RG3X_MASK                                                                 (0xFFFF << RTL8380_SDS3_FIB_REG17_DIG_RG3X_OFFSET)

#define RTL8380_SDS3_FIB_REG18_ADDR                                                                            (0xF748)
  #define RTL8380_SDS3_FIB_REG18_DIG_RG4X_OFFSET                                                               (0)
  #define RTL8380_SDS3_FIB_REG18_DIG_RG4X_MASK                                                                 (0xFFFF << RTL8380_SDS3_FIB_REG18_DIG_RG4X_OFFSET)

#define RTL8380_SDS3_FIB_REG19_ADDR                                                                            (0xF74C)
  #define RTL8380_SDS3_FIB_REG19_DIG_RG5X_OFFSET                                                               (0)
  #define RTL8380_SDS3_FIB_REG19_DIG_RG5X_MASK                                                                 (0xFFFF << RTL8380_SDS3_FIB_REG19_DIG_RG5X_OFFSET)

#define RTL8380_SDS3_FIB_REG20_ADDR                                                                            (0xF750)
  #define RTL8380_SDS3_FIB_REG20_DIG_RG6X_OFFSET                                                               (0)
  #define RTL8380_SDS3_FIB_REG20_DIG_RG6X_MASK                                                                 (0xFFFF << RTL8380_SDS3_FIB_REG20_DIG_RG6X_OFFSET)

#define RTL8380_SDS3_FIB_REG21_ADDR                                                                            (0xF754)
  #define RTL8380_SDS3_FIB_REG21_DIG_RG7X_OFFSET                                                               (0)
  #define RTL8380_SDS3_FIB_REG21_DIG_RG7X_MASK                                                                 (0xFFFF << RTL8380_SDS3_FIB_REG21_DIG_RG7X_OFFSET)

#define RTL8380_SDS3_FIB_REG22_ADDR                                                                            (0xF758)
  #define RTL8380_SDS3_FIB_REG22_QSGM_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_REG22_QSGM_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS3_FIB_REG22_QSGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS3_FIB_REG23_ADDR                                                                            (0xF75C)
  #define RTL8380_SDS3_FIB_REG23_QSGM_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_REG23_QSGM_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS3_FIB_REG23_QSGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS3_FIB_REG24_ADDR                                                                            (0xF760)
  #define RTL8380_SDS3_FIB_REG24_REG_RX_TIMER_LPF_OFFSET                                                       (11)
  #define RTL8380_SDS3_FIB_REG24_REG_RX_TIMER_LPF_MASK                                                         (0x1F << RTL8380_SDS3_FIB_REG24_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8380_SDS3_FIB_REG24_DUMMY_OFFSET                                                                  (0)
  #define RTL8380_SDS3_FIB_REG24_DUMMY_MASK                                                                    (0x7FF << RTL8380_SDS3_FIB_REG24_DUMMY_OFFSET)

#define RTL8380_SDS3_FIB_REG25_ADDR                                                                            (0xF764)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_DRV_VLDON_OFFSET                                                       (13)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_DRV_VLDON_MASK                                                         (0x7 << RTL8380_SDS3_FIB_REG25_REG_TX_DRV_VLDON_OFFSET)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET                                                       (10)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_DRV_VLDOP_MASK                                                         (0x7 << RTL8380_SDS3_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET                                                       (9)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_NLDO_TIE1_MASK                                                         (0x1 << RTL8380_SDS3_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET                                                       (8)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_PLDO_TIE0_MASK                                                         (0x1 << RTL8380_SDS3_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET                                                (6)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_MASK                                                  (0x3 << RTL8380_SDS3_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET                                                       (0)
  #define RTL8380_SDS3_FIB_REG25_REG_TX_EN_EMPHAS_MASK                                                         (0x3F << RTL8380_SDS3_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8380_SDS3_FIB_REG26_ADDR                                                                            (0xF768)
  #define RTL8380_SDS3_FIB_REG26_SDS_DUMMY148_OFFSET                                                           (0)
  #define RTL8380_SDS3_FIB_REG26_SDS_DUMMY148_MASK                                                             (0xFFFF << RTL8380_SDS3_FIB_REG26_SDS_DUMMY148_OFFSET)

#define RTL8380_SDS3_FIB_REG27_ADDR                                                                            (0xF76C)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_BEAEN_OFFSET                                                           (15)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_BEAEN_MASK                                                             (0x1 << RTL8380_SDS3_FIB_REG27_REG_TX_BEAEN_OFFSET)
  #define RTL8380_SDS3_FIB_REG27_REG_FORCE_RCVDET_OFFSET                                                       (14)
  #define RTL8380_SDS3_FIB_REG27_REG_FORCE_RCVDET_MASK                                                         (0x1 << RTL8380_SDS3_FIB_REG27_REG_FORCE_RCVDET_OFFSET)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET                                                      (13)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_EN_VCM_RES_MASK                                                        (0x1 << RTL8380_SDS3_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET                                                   (12)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_SEL_CKRD_DUTY_MASK                                                     (0x1 << RTL8380_SDS3_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_SEL_VCM_OFFSET                                                         (10)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_SEL_VCM_MASK                                                           (0x3 << RTL8380_SDS3_FIB_REG27_REG_TX_SEL_VCM_OFFSET)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_EN_TEST_OFFSET                                                         (9)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_EN_TEST_MASK                                                           (0x1 << RTL8380_SDS3_FIB_REG27_REG_TX_EN_TEST_OFFSET)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_SWING25_OFFSET                                                         (8)
  #define RTL8380_SDS3_FIB_REG27_REG_TX_SWING25_MASK                                                           (0x1 << RTL8380_SDS3_FIB_REG27_REG_TX_SWING25_OFFSET)
  #define RTL8380_SDS3_FIB_REG27_DUMMY_OFFSET                                                                  (0)
  #define RTL8380_SDS3_FIB_REG27_DUMMY_MASK                                                                    (0xFF << RTL8380_SDS3_FIB_REG27_DUMMY_OFFSET)

#define RTL8380_SDS3_FIB_REG28_ADDR                                                                            (0xF770)
  #define RTL8380_SDS3_FIB_REG28_CFG_CONS1_MAX_OFFSET                                                          (12)
  #define RTL8380_SDS3_FIB_REG28_CFG_CONS1_MAX_MASK                                                            (0xF << RTL8380_SDS3_FIB_REG28_CFG_CONS1_MAX_OFFSET)
  #define RTL8380_SDS3_FIB_REG28_CFG_CONS0_MAX_OFFSET                                                          (8)
  #define RTL8380_SDS3_FIB_REG28_CFG_CONS0_MAX_MASK                                                            (0xF << RTL8380_SDS3_FIB_REG28_CFG_CONS0_MAX_OFFSET)
  #define RTL8380_SDS3_FIB_REG28_CFG_CNT_MIN_OFFSET                                                            (0)
  #define RTL8380_SDS3_FIB_REG28_CFG_CNT_MIN_MASK                                                              (0xFF << RTL8380_SDS3_FIB_REG28_CFG_CNT_MIN_OFFSET)

#define RTL8380_SDS3_FIB_REG29_ADDR                                                                            (0xF774)
  #define RTL8380_SDS3_FIB_REG29_CFG_AUTO_DET_ON_OFFSET                                                        (15)
  #define RTL8380_SDS3_FIB_REG29_CFG_AUTO_DET_ON_MASK                                                          (0x1 << RTL8380_SDS3_FIB_REG29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8380_SDS3_FIB_REG29_CFG_TOUT_MAX_OFFSET                                                           (9)
  #define RTL8380_SDS3_FIB_REG29_CFG_TOUT_MAX_MASK                                                             (0x3F << RTL8380_SDS3_FIB_REG29_CFG_TOUT_MAX_OFFSET)
  #define RTL8380_SDS3_FIB_REG29_CFG_STATE_TMR_OFFSET                                                          (5)
  #define RTL8380_SDS3_FIB_REG29_CFG_STATE_TMR_MASK                                                            (0xF << RTL8380_SDS3_FIB_REG29_CFG_STATE_TMR_OFFSET)
  #define RTL8380_SDS3_FIB_REG29_CFG_TEST_TMR_OFFSET                                                           (0)
  #define RTL8380_SDS3_FIB_REG29_CFG_TEST_TMR_MASK                                                             (0x1F << RTL8380_SDS3_FIB_REG29_CFG_TEST_TMR_OFFSET)

#define RTL8380_SDS3_FIB_REG30_ADDR                                                                            (0xF778)
  #define RTL8380_SDS3_FIB_REG30_CFG_RG30X1513_OFFSET                                                          (13)
  #define RTL8380_SDS3_FIB_REG30_CFG_RG30X1513_MASK                                                            (0x7 << RTL8380_SDS3_FIB_REG30_CFG_RG30X1513_OFFSET)
  #define RTL8380_SDS3_FIB_REG30_FIB100_DET_OFFSET                                                             (12)
  #define RTL8380_SDS3_FIB_REG30_FIB100_DET_MASK                                                               (0x1 << RTL8380_SDS3_FIB_REG30_FIB100_DET_OFFSET)
  #define RTL8380_SDS3_FIB_REG30_CFG_STATMR_LEVEL_OFFSET                                                       (11)
  #define RTL8380_SDS3_FIB_REG30_CFG_STATMR_LEVEL_MASK                                                         (0x1 << RTL8380_SDS3_FIB_REG30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8380_SDS3_FIB_REG30_CFG_CNTEN_OFFSET                                                              (10)
  #define RTL8380_SDS3_FIB_REG30_CFG_CNTEN_MASK                                                                (0x1 << RTL8380_SDS3_FIB_REG30_CFG_CNTEN_OFFSET)
  #define RTL8380_SDS3_FIB_REG30_CFG_CONSEN_OFFSET                                                             (9)
  #define RTL8380_SDS3_FIB_REG30_CFG_CONSEN_MASK                                                               (0x1 << RTL8380_SDS3_FIB_REG30_CFG_CONSEN_OFFSET)
  #define RTL8380_SDS3_FIB_REG30_CFG_STATMR_EN_OFFSET                                                          (8)
  #define RTL8380_SDS3_FIB_REG30_CFG_STATMR_EN_MASK                                                            (0x1 << RTL8380_SDS3_FIB_REG30_CFG_STATMR_EN_OFFSET)
  #define RTL8380_SDS3_FIB_REG30_CFG_LNK_ON_TMR_OFFSET                                                         (0)
  #define RTL8380_SDS3_FIB_REG30_CFG_LNK_ON_TMR_MASK                                                           (0xFF << RTL8380_SDS3_FIB_REG30_CFG_LNK_ON_TMR_OFFSET)

#define RTL8380_SDS_DUMMY149_ADDR                                                                              (0xF77C)
  #define RTL8380_SDS_DUMMY149_SDS_DUMMY149_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY149_SDS_DUMMY149_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY149_SDS_DUMMY149_OFFSET)

#define RTL8380_SDS4_EXT_REG0_ADDR                                                                             (0xF780)
  #define RTL8380_SDS4_EXT_REG0_VAL_RSTB_BITERR_OFFSET                                                         (15)
  #define RTL8380_SDS4_EXT_REG0_VAL_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG0_VAL_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_RSTB_BITERR_OFFSET                                                         (14)
  #define RTL8380_SDS4_EXT_REG0_FRC_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG0_FRC_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_VAL_V2ANALOG_OFFSET                                                            (13)
  #define RTL8380_SDS4_EXT_REG0_VAL_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS4_EXT_REG0_VAL_V2ANALOG_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_V2ANALOG_OFFSET                                                            (12)
  #define RTL8380_SDS4_EXT_REG0_FRC_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS4_EXT_REG0_FRC_V2ANALOG_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_VAL_PDOWN_OFFSET                                                               (11)
  #define RTL8380_SDS4_EXT_REG0_VAL_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS4_EXT_REG0_VAL_PDOWN_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_PDOWN_OFFSET                                                               (10)
  #define RTL8380_SDS4_EXT_REG0_FRC_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS4_EXT_REG0_FRC_PDOWN_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_VAL_RXEN_OFFSET                                                                (9)
  #define RTL8380_SDS4_EXT_REG0_VAL_RXEN_MASK                                                                  (0x1 << RTL8380_SDS4_EXT_REG0_VAL_RXEN_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_RXEN_OFFSET                                                                (8)
  #define RTL8380_SDS4_EXT_REG0_FRC_RXEN_MASK                                                                  (0x1 << RTL8380_SDS4_EXT_REG0_FRC_RXEN_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_VAL_CMUEN_OFFSET                                                               (7)
  #define RTL8380_SDS4_EXT_REG0_VAL_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS4_EXT_REG0_VAL_CMUEN_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_CMUEN_OFFSET                                                               (6)
  #define RTL8380_SDS4_EXT_REG0_FRC_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS4_EXT_REG0_FRC_CMUEN_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_VAL_RXIDLE_OFFSET                                                              (5)
  #define RTL8380_SDS4_EXT_REG0_VAL_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS4_EXT_REG0_VAL_RXIDLE_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_RXIDLE_OFFSET                                                              (4)
  #define RTL8380_SDS4_EXT_REG0_FRC_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS4_EXT_REG0_FRC_RXIDLE_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_VAL_CLKRDY_OFFSET                                                              (3)
  #define RTL8380_SDS4_EXT_REG0_VAL_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS4_EXT_REG0_VAL_CLKRDY_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_CLKRDY_OFFSET                                                              (2)
  #define RTL8380_SDS4_EXT_REG0_FRC_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS4_EXT_REG0_FRC_CLKRDY_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_VAL_BER_NOTIFY_OFFSET                                                          (1)
  #define RTL8380_SDS4_EXT_REG0_VAL_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG0_VAL_BER_NOTIFY_OFFSET)
  #define RTL8380_SDS4_EXT_REG0_FRC_BER_NOTIFY_OFFSET                                                          (0)
  #define RTL8380_SDS4_EXT_REG0_FRC_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG0_FRC_BER_NOTIFY_OFFSET)

#define RTL8380_SDS4_EXT_REG1_ADDR                                                                             (0xF784)
  #define RTL8380_SDS4_EXT_REG1_ANA_RG1X_15_OFFSET                                                             (13)
  #define RTL8380_SDS4_EXT_REG1_ANA_RG1X_15_MASK                                                               (0x7 << RTL8380_SDS4_EXT_REG1_ANA_RG1X_15_OFFSET)
  #define RTL8380_SDS4_EXT_REG1_VAL_S4S5_CMU_EN_LC_OFFSET                                                      (12)
  #define RTL8380_SDS4_EXT_REG1_VAL_S4S5_CMU_EN_LC_MASK                                                        (0x1 << RTL8380_SDS4_EXT_REG1_VAL_S4S5_CMU_EN_LC_OFFSET)
  #define RTL8380_SDS4_EXT_REG1_FRC_S4S5_CMU_EN_LC_OFFSET                                                      (11)
  #define RTL8380_SDS4_EXT_REG1_FRC_S4S5_CMU_EN_LC_MASK                                                        (0x1 << RTL8380_SDS4_EXT_REG1_FRC_S4S5_CMU_EN_LC_OFFSET)
  #define RTL8380_SDS4_EXT_REG1_VAL_S4S5_CMU_EN_RING_OFFSET                                                    (10)
  #define RTL8380_SDS4_EXT_REG1_VAL_S4S5_CMU_EN_RING_MASK                                                      (0x1 << RTL8380_SDS4_EXT_REG1_VAL_S4S5_CMU_EN_RING_OFFSET)
  #define RTL8380_SDS4_EXT_REG1_FRC_S4S5_CMU_EN_RING_OFFSET                                                    (9)
  #define RTL8380_SDS4_EXT_REG1_FRC_S4S5_CMU_EN_RING_MASK                                                      (0x1 << RTL8380_SDS4_EXT_REG1_FRC_S4S5_CMU_EN_RING_OFFSET)
  #define RTL8380_SDS4_EXT_REG1_VAL_REG_CKLC_SEL0_OFFSET                                                       (8)
  #define RTL8380_SDS4_EXT_REG1_VAL_REG_CKLC_SEL0_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG1_VAL_REG_CKLC_SEL0_OFFSET)
  #define RTL8380_SDS4_EXT_REG1_FRC_REG_CKLC_SEL0_OFFSET                                                       (7)
  #define RTL8380_SDS4_EXT_REG1_FRC_REG_CKLC_SEL0_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG1_FRC_REG_CKLC_SEL0_OFFSET)
  #define RTL8380_SDS4_EXT_REG1_ANA_RG1X_6_OFFSET                                                              (0)
  #define RTL8380_SDS4_EXT_REG1_ANA_RG1X_6_MASK                                                                (0x7F << RTL8380_SDS4_EXT_REG1_ANA_RG1X_6_OFFSET)

#define RTL8380_SDS4_EXT_REG2_ADDR                                                                             (0xF788)
  #define RTL8380_SDS4_EXT_REG2_REG_CLKOUT_D_OFFSET                                                            (13)
  #define RTL8380_SDS4_EXT_REG2_REG_CLKOUT_D_MASK                                                              (0x7 << RTL8380_SDS4_EXT_REG2_REG_CLKOUT_D_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_CLKOUT_EN_OFFSET                                                           (11)
  #define RTL8380_SDS4_EXT_REG2_REG_CLKOUT_EN_MASK                                                             (0x3 << RTL8380_SDS4_EXT_REG2_REG_CLKOUT_EN_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_LCVCO_EN_21_BUF_OFFSET                                                     (10)
  #define RTL8380_SDS4_EXT_REG2_REG_LCVCO_EN_21_BUF_MASK                                                       (0x1 << RTL8380_SDS4_EXT_REG2_REG_LCVCO_EN_21_BUF_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_BG_OFFSET                                                                  (8)
  #define RTL8380_SDS4_EXT_REG2_REG_BG_MASK                                                                    (0x3 << RTL8380_SDS4_EXT_REG2_REG_BG_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_IB_CENTER_FILTER_OFFSET                                                    (7)
  #define RTL8380_SDS4_EXT_REG2_REG_IB_CENTER_FILTER_MASK                                                      (0x1 << RTL8380_SDS4_EXT_REG2_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_IB_LANE_FILTER_OFFSET                                                      (6)
  #define RTL8380_SDS4_EXT_REG2_REG_IB_LANE_FILTER_MASK                                                        (0x1 << RTL8380_SDS4_EXT_REG2_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_IBRX_BOOSTER_OFFSET                                                        (5)
  #define RTL8380_SDS4_EXT_REG2_REG_IBRX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS4_EXT_REG2_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_IBTX_BOOSTER_OFFSET                                                        (4)
  #define RTL8380_SDS4_EXT_REG2_REG_IBTX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS4_EXT_REG2_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_IBRXSEL_OFFSET                                                             (2)
  #define RTL8380_SDS4_EXT_REG2_REG_IBRXSEL_MASK                                                               (0x3 << RTL8380_SDS4_EXT_REG2_REG_IBRXSEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG2_REG_IBTXSEL_OFFSET                                                             (0)
  #define RTL8380_SDS4_EXT_REG2_REG_IBTXSEL_MASK                                                               (0x3 << RTL8380_SDS4_EXT_REG2_REG_IBTXSEL_OFFSET)

#define RTL8380_SDS4_EXT_REG3_ADDR                                                                             (0xF78C)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_NADJR_OFFSET                                                            (12)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_NADJR_MASK                                                              (0xF << RTL8380_SDS4_EXT_REG3_REG_Z0_NADJR_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_NAUTO_K_OFFSET                                                          (11)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_NAUTO_K_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG3_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_PADJR_OFFSET                                                            (7)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_PADJR_MASK                                                              (0xF << RTL8380_SDS4_EXT_REG3_REG_Z0_PADJR_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_PAUTO_K_OFFSET                                                          (6)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_PAUTO_K_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG3_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_TUNE_OFFSET                                                             (5)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_TUNE_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG3_REG_Z0_TUNE_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_TEST_OFFSET                                                             (4)
  #define RTL8380_SDS4_EXT_REG3_REG_Z0_TEST_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG3_REG_Z0_TEST_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_LCVCO_SEL_IBX_OFFSET                                                           (3)
  #define RTL8380_SDS4_EXT_REG3_LCVCO_SEL_IBX_MASK                                                             (0x1 << RTL8380_SDS4_EXT_REG3_LCVCO_SEL_IBX_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_GLB_DM2_OFFSET                                                             (2)
  #define RTL8380_SDS4_EXT_REG3_REG_GLB_DM2_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG3_REG_GLB_DM2_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_CML_SEL_OFFSET                                                             (1)
  #define RTL8380_SDS4_EXT_REG3_REG_CML_SEL_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG3_REG_CML_SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG3_REG_GLB_DM0_OFFSET                                                             (0)
  #define RTL8380_SDS4_EXT_REG3_REG_GLB_DM0_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG3_REG_GLB_DM0_OFFSET)

#define RTL8380_SDS4_EXT_REG4_ADDR                                                                             (0xF790)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_CALI_OFFSET                                                           (14)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_CALI_MASK                                                             (0x3 << RTL8380_SDS4_EXT_REG4_REG_OOBS_CALI_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_CALSEL_OFFSET                                                         (13)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_CALSEL_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG4_REG_OOBS_CALSEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_CKSEL_OFFSET                                                          (12)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_CKSEL_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG4_REG_OOBS_CKSEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_FORCECAL_OFFSET                                                       (11)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_FORCECAL_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG4_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_FREQSEL_OFFSET                                                        (10)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_FREQSEL_MASK                                                          (0x1 << RTL8380_SDS4_EXT_REG4_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_NSQDLY_OFFSET                                                         (9)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_NSQDLY_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG4_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET                                                  (8)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_MASK                                                    (0x1 << RTL8380_SDS4_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_SEL_OFFSET                                                            (7)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_SEL_MASK                                                              (0x1 << RTL8380_SDS4_EXT_REG4_REG_OOBS_SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_SEN_OFFSET                                                            (2)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_SEN_MASK                                                              (0x1F << RTL8380_SDS4_EXT_REG4_REG_OOBS_SEN_OFFSET)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_VCM_OFFSET                                                            (0)
  #define RTL8380_SDS4_EXT_REG4_REG_OOBS_VCM_MASK                                                              (0x3 << RTL8380_SDS4_EXT_REG4_REG_OOBS_VCM_OFFSET)

#define RTL8380_SDS4_EXT_REG5_ADDR                                                                             (0xF794)
  #define RTL8380_SDS4_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET                                                  (15)
  #define RTL8380_SDS4_EXT_REG5_REG_CDR_BYPASS_SDM_INT_MASK                                                    (0x1 << RTL8380_SDS4_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8380_SDS4_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET                                                   (14)
  #define RTL8380_SDS4_EXT_REG5_REG_CDR_EN_LPF_MANUAL_MASK                                                     (0x1 << RTL8380_SDS4_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8380_SDS4_EXT_REG5_REG_CDR_INT_INIT_OFFSET                                                        (0)
  #define RTL8380_SDS4_EXT_REG5_REG_CDR_INT_INIT_MASK                                                          (0x3FFF << RTL8380_SDS4_EXT_REG5_REG_CDR_INT_INIT_OFFSET)

#define RTL8380_SDS4_EXT_REG6_ADDR                                                                             (0xF798)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KD_OFFSET                                                              (15)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KD_MASK                                                                (0x1 << RTL8380_SDS4_EXT_REG6_REG_CDR_KD_OFFSET)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KI_OFFSET                                                              (12)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KI_MASK                                                                (0x7 << RTL8380_SDS4_EXT_REG6_REG_CDR_KI_OFFSET)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KP1_OFFSET                                                             (9)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KP1_MASK                                                               (0x7 << RTL8380_SDS4_EXT_REG6_REG_CDR_KP1_OFFSET)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KP2_OFFSET                                                             (6)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_KP2_MASK                                                               (0x7 << RTL8380_SDS4_EXT_REG6_REG_CDR_KP2_OFFSET)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET                                                      (5)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_PWR_DWN_EN_MASK                                                        (0x1 << RTL8380_SDS4_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET                                                   (3)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_MASK                                                     (0x3 << RTL8380_SDS4_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET                                                      (2)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_DATA_ORDER_MASK                                                        (0x1 << RTL8380_SDS4_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET                                                     (0)
  #define RTL8380_SDS4_EXT_REG6_REG_CDR_SEL_TESTOUT_MASK                                                       (0x3 << RTL8380_SDS4_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8380_SDS4_EXT_REG7_ADDR                                                                             (0xF79C)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET                                                     (15)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_ACC2_MANUAL_MASK                                                       (0x1 << RTL8380_SDS4_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET                                                     (5)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_ACC2_PERIOD_MASK                                                       (0x3FF << RTL8380_SDS4_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_SQU_TRI_OFFSET                                                         (4)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_SQU_TRI_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG7_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET                                                      (0)
  #define RTL8380_SDS4_EXT_REG7_REG_CDR_EN_M_VALUE_MASK                                                        (0xF << RTL8380_SDS4_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8380_SDS4_EXT_REG8_ADDR                                                                             (0xF7A0)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET                                                      (11)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_ST_M_VALUE_MASK                                                        (0x1F << RTL8380_SDS4_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET                                                       (10)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_PI_M_MODE_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET                                                    (9)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_RESET_MANUAL_MASK                                                      (0x1 << RTL8380_SDS4_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_RESET_SEL_OFFSET                                                       (8)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_RESET_SEL_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG8_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_DM_OFFSET                                                              (0)
  #define RTL8380_SDS4_EXT_REG8_REG_CDR_DM_MASK                                                                (0xFF << RTL8380_SDS4_EXT_REG8_REG_CDR_DM_OFFSET)

#define RTL8380_SDS4_EXT_REG9_ADDR                                                                             (0xF7A4)
  #define RTL8380_SDS4_EXT_REG9_REG_EN_CLKREQ_OFFSET                                                           (15)
  #define RTL8380_SDS4_EXT_REG9_REG_EN_CLKREQ_MASK                                                             (0x1 << RTL8380_SDS4_EXT_REG9_REG_EN_CLKREQ_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_EN_SATA_OFFSET                                                             (14)
  #define RTL8380_SDS4_EXT_REG9_REG_EN_SATA_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG9_REG_EN_SATA_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RXDSEL_OFFSET                                                              (12)
  #define RTL8380_SDS4_EXT_REG9_REG_RXDSEL_MASK                                                                (0x3 << RTL8380_SDS4_EXT_REG9_REG_RXDSEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_DCVS_SEL_OFFSET                                                         (11)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_DCVS_SEL_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG9_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET                                                       (10)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EN_KOFFSET_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EN_SELF_OFFSET                                                          (9)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EN_SELF_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG9_REG_RX_EN_SELF_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EN_TEST_OFFSET                                                          (8)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EN_TEST_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG9_REG_RX_EN_TEST_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ2SEL_OFFSET                                                           (6)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ2SEL_MASK                                                             (0x3 << RTL8380_SDS4_EXT_REG9_REG_RX_EQ2SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET                                                     (5)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_EN_SLICER_MASK                                                       (0x1 << RTL8380_SDS4_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_GAIN_OFFSET                                                          (3)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_GAIN_MASK                                                            (0x3 << RTL8380_SDS4_EXT_REG9_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_HOLD_OFFSET                                                          (2)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_HOLD_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG9_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_SELREG_OFFSET                                                        (1)
  #define RTL8380_SDS4_EXT_REG9_REG_RX_EQ_SELREG_MASK                                                          (0x1 << RTL8380_SDS4_EXT_REG9_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8380_SDS4_EXT_REG9_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8380_SDS4_EXT_REG9_REG_FORCERUN_MASK                                                              (0x1 << RTL8380_SDS4_EXT_REG9_REG_FORCERUN_OFFSET)

#define RTL8380_SDS4_EXT_REG10_ADDR                                                                            (0xF7A8)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_EQ_IN_OFFSET                                                           (9)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_EQ_IN_MASK                                                             (0x7F << RTL8380_SDS4_EXT_REG10_REG_RX_EQ_IN_OFFSET)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_IDLE_SPD_OFFSET                                                        (8)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_IDLE_SPD_MASK                                                          (0x1 << RTL8380_SDS4_EXT_REG10_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_IQDSEL_OFFSET                                                          (7)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_IQDSEL_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG10_REG_RX_IQDSEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET                                                     (3)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_ADJR_MASK                                                       (0xF << RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET                                                   (2)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_AUTO_K_MASK                                                     (0x1 << RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET                                                    (0)
  #define RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_RANGE_MASK                                                      (0x3 << RTL8380_SDS4_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8380_SDS4_EXT_REG11_ADDR                                                                            (0xF7AC)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET                                                   (15)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_OFFSET_DIG_EN_MASK                                                     (0x1 << RTL8380_SDS4_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_PIENSEL_OFFSET                                                         (14)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_PIENSEL_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG11_REG_RX_PIENSEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET                                                       (13)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_PSAVE_SEL_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_PS_AFE_OFFSET                                                          (12)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_PS_AFE_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG11_REG_RX_PS_AFE_OFFSET)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET                                                      (11)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_SEL_RXIDLE_MASK                                                        (0x1 << RTL8380_SDS4_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_D2S_SEL_OFFSET                                                         (10)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_D2S_SEL_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG11_REG_RX_D2S_SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_TIMER_BER_OFFSET                                                       (5)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_TIMER_BER_MASK                                                         (0x1F << RTL8380_SDS4_EXT_REG11_REG_RX_TIMER_BER_OFFSET)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_TIMER_EQ_OFFSET                                                        (0)
  #define RTL8380_SDS4_EXT_REG11_REG_RX_TIMER_EQ_MASK                                                          (0x1F << RTL8380_SDS4_EXT_REG11_REG_RX_TIMER_EQ_OFFSET)

#define RTL8380_SDS4_EXT_REG12_ADDR                                                                            (0xF7B0)
  #define RTL8380_SDS4_EXT_REG12_DUMMY_REG12_1503_OFFSET                                                       (3)
  #define RTL8380_SDS4_EXT_REG12_DUMMY_REG12_1503_MASK                                                         (0x1FFF << RTL8380_SDS4_EXT_REG12_DUMMY_REG12_1503_OFFSET)
  #define RTL8380_SDS4_EXT_REG12_CFG_IPG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS4_EXT_REG12_CFG_IPG_CNT_MASK                                                              (0x7 << RTL8380_SDS4_EXT_REG12_CFG_IPG_CNT_OFFSET)

#define RTL8380_SDS4_EXT_REG13_ADDR                                                                            (0xF7B4)
  #define RTL8380_SDS4_EXT_REG13_CFG_NEG_GTXC_OFFSET                                                           (15)
  #define RTL8380_SDS4_EXT_REG13_CFG_NEG_GTXC_MASK                                                             (0x1 << RTL8380_SDS4_EXT_REG13_CFG_NEG_GTXC_OFFSET)
  #define RTL8380_SDS4_EXT_REG13_CFG_LP_CNT_2_OFFSET                                                           (11)
  #define RTL8380_SDS4_EXT_REG13_CFG_LP_CNT_2_MASK                                                             (0xF << RTL8380_SDS4_EXT_REG13_CFG_LP_CNT_2_OFFSET)
  #define RTL8380_SDS4_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET                                                       (10)
  #define RTL8380_SDS4_EXT_REG13_CFG_EPON_SYNC_SM_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8380_SDS4_EXT_REG13_CFG_DY_OFFSET                                                                 (0)
  #define RTL8380_SDS4_EXT_REG13_CFG_DY_MASK                                                                   (0x3FF << RTL8380_SDS4_EXT_REG13_CFG_DY_OFFSET)

#define RTL8380_SDS4_EXT_REG14_ADDR                                                                            (0xF7B8)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET                                                     (12)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_DAT_MASK                                                       (0xF << RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET                                                   (8)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_POST1_MASK                                                     (0xF << RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET                                                   (4)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_POST0_MASK                                                     (0xF << RTL8380_SDS4_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_SWING_OFFSET                                                           (2)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_SWING_MASK                                                             (0x3 << RTL8380_SDS4_EXT_REG14_REG_TX_SWING_OFFSET)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DLY_OFFSET                                                             (0)
  #define RTL8380_SDS4_EXT_REG14_REG_TX_DLY_MASK                                                               (0x3 << RTL8380_SDS4_EXT_REG14_REG_TX_DLY_OFFSET)

#define RTL8380_SDS4_EXT_REG15_ADDR                                                                            (0xF7BC)
  #define RTL8380_SDS4_EXT_REG15_DUMMY_REG15_15_OFFSET                                                         (15)
  #define RTL8380_SDS4_EXT_REG15_DUMMY_REG15_15_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG15_DUMMY_REG15_15_OFFSET)
  #define RTL8380_SDS4_EXT_REG15_CFG_LP_CNT_1_OFFSET                                                           (11)
  #define RTL8380_SDS4_EXT_REG15_CFG_LP_CNT_1_MASK                                                             (0xF << RTL8380_SDS4_EXT_REG15_CFG_LP_CNT_1_OFFSET)
  #define RTL8380_SDS4_EXT_REG15_CFG_EPON_OFFSET                                                               (10)
  #define RTL8380_SDS4_EXT_REG15_CFG_EPON_MASK                                                                 (0x1 << RTL8380_SDS4_EXT_REG15_CFG_EPON_OFFSET)
  #define RTL8380_SDS4_EXT_REG15_CFG_DX_OFFSET                                                                 (0)
  #define RTL8380_SDS4_EXT_REG15_CFG_DX_MASK                                                                   (0x3FF << RTL8380_SDS4_EXT_REG15_CFG_DX_OFFSET)

#define RTL8380_SDS4_EXT_REG16_ADDR                                                                            (0xF7C0)
  #define RTL8380_SDS4_EXT_REG16_CFG_DY_8B_OFFSET                                                              (8)
  #define RTL8380_SDS4_EXT_REG16_CFG_DY_8B_MASK                                                                (0xFF << RTL8380_SDS4_EXT_REG16_CFG_DY_8B_OFFSET)
  #define RTL8380_SDS4_EXT_REG16_CFG_DX_8B_OFFSET                                                              (0)
  #define RTL8380_SDS4_EXT_REG16_CFG_DX_8B_MASK                                                                (0xFF << RTL8380_SDS4_EXT_REG16_CFG_DX_8B_OFFSET)

#define RTL8380_SDS4_EXT_REG17_ADDR                                                                            (0xF7C4)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_ICP_SEL_OFFSET                                                        (12)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_ICP_SEL_MASK                                                          (0xF << RTL8380_SDS4_EXT_REG17_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_CP_ENNEW_OFFSET                                                       (11)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_CP_ENNEW_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG17_REG_CMU_CP_ENNEW_OFFSET)
  #define RTL8380_SDS4_EXT_REG17_DUMMY_OFFSET                                                                  (7)
  #define RTL8380_SDS4_EXT_REG17_DUMMY_MASK                                                                    (0xF << RTL8380_SDS4_EXT_REG17_DUMMY_OFFSET)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_BIG_KVCO_OFFSET                                                       (6)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_BIG_KVCO_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG17_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_CCO_OFFSET                                                        (5)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_CCO_MASK                                                          (0x1 << RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_CCO_OFFSET)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_VC_DLY_OFFSET                                                         (4)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_VC_DLY_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG17_REG_CMU_VC_DLY_OFFSET)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_CP_OFFSET                                                         (3)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_CP_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_CP_OFFSET)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_RS_OFFSET                                                         (0)
  #define RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_RS_MASK                                                           (0x7 << RTL8380_SDS4_EXT_REG17_REG_CMU_SEL_RS_OFFSET)

#define RTL8380_SDS4_EXT_REG18_ADDR                                                                            (0xF7C8)
  #define RTL8380_SDS4_EXT_REG18_DUMMY_OFFSET                                                                  (14)
  #define RTL8380_SDS4_EXT_REG18_DUMMY_MASK                                                                    (0x3 << RTL8380_SDS4_EXT_REG18_DUMMY_OFFSET)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_LOOP_DIVN_OFFSET                                                      (6)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_LOOP_DIVN_MASK                                                        (0xFF << RTL8380_SDS4_EXT_REG18_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_SEL_DIV4_OFFSET                                                       (5)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_SEL_DIV4_MASK                                                         (0x1 << RTL8380_SDS4_EXT_REG18_REG_CMU_SEL_DIV4_OFFSET)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_LDO_EN_OFFSET                                                         (4)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_LDO_EN_MASK                                                           (0x1 << RTL8380_SDS4_EXT_REG18_REG_CMU_LDO_EN_OFFSET)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_VSEL_LDO_A_OFFSET                                                     (1)
  #define RTL8380_SDS4_EXT_REG18_REG_CMU_VSEL_LDO_A_MASK                                                       (0x7 << RTL8380_SDS4_EXT_REG18_REG_CMU_VSEL_LDO_A_OFFSET)
  #define RTL8380_SDS4_EXT_REG18_REG_TESTEN_OFFSET                                                             (0)
  #define RTL8380_SDS4_EXT_REG18_REG_TESTEN_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG18_REG_TESTEN_OFFSET)

#define RTL8380_SDS4_EXT_REG19_ADDR                                                                            (0xF7CC)
  #define RTL8380_SDS4_EXT_REG19_REG_CMU_SELPREDIV_OFFSET                                                      (14)
  #define RTL8380_SDS4_EXT_REG19_REG_CMU_SELPREDIV_MASK                                                        (0x3 << RTL8380_SDS4_EXT_REG19_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8380_SDS4_EXT_REG19_DUMMY_OFFSET                                                                  (6)
  #define RTL8380_SDS4_EXT_REG19_DUMMY_MASK                                                                    (0xFF << RTL8380_SDS4_EXT_REG19_DUMMY_OFFSET)
  #define RTL8380_SDS4_EXT_REG19_REG_CMU_EN_WD_OFFSET                                                          (5)
  #define RTL8380_SDS4_EXT_REG19_REG_CMU_EN_WD_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG19_REG_CMU_EN_WD_OFFSET)
  #define RTL8380_SDS4_EXT_REG19_REG_CLKRDY_OFFSET                                                             (3)
  #define RTL8380_SDS4_EXT_REG19_REG_CLKRDY_MASK                                                               (0x3 << RTL8380_SDS4_EXT_REG19_REG_CLKRDY_OFFSET)
  #define RTL8380_SDS4_EXT_REG19_REG_TIME0_CK_OFFSET                                                           (0)
  #define RTL8380_SDS4_EXT_REG19_REG_TIME0_CK_MASK                                                             (0x7 << RTL8380_SDS4_EXT_REG19_REG_TIME0_CK_OFFSET)

#define RTL8380_SDS4_EXT_REG20_ADDR                                                                            (0xF7D0)
  #define RTL8380_SDS4_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_OFFSET                                                (14)
  #define RTL8380_SDS4_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_MASK                                                  (0x3 << RTL8380_SDS4_EXT_REG20_REG_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8380_SDS4_EXT_REG20_DUMMY_OFFSET                                                                  (4)
  #define RTL8380_SDS4_EXT_REG20_DUMMY_MASK                                                                    (0x3FF << RTL8380_SDS4_EXT_REG20_DUMMY_OFFSET)
  #define RTL8380_SDS4_EXT_REG20_REG_CMU_DM_OFFSET                                                             (3)
  #define RTL8380_SDS4_EXT_REG20_REG_CMU_DM_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG20_REG_CMU_DM_OFFSET)
  #define RTL8380_SDS4_EXT_REG20_DUMMY1_OFFSET                                                                 (0)
  #define RTL8380_SDS4_EXT_REG20_DUMMY1_MASK                                                                   (0x7 << RTL8380_SDS4_EXT_REG20_DUMMY1_OFFSET)

#define RTL8380_SDS4_EXT_REG21_ADDR                                                                            (0xF7D4)
  #define RTL8380_SDS4_EXT_REG21_DEBUG_0_OFFSET                                                                (0)
  #define RTL8380_SDS4_EXT_REG21_DEBUG_0_MASK                                                                  (0xFFFF << RTL8380_SDS4_EXT_REG21_DEBUG_0_OFFSET)

#define RTL8380_SDS4_EXT_REG22_ADDR                                                                            (0xF7D8)
  #define RTL8380_SDS4_EXT_REG22_DEBUG_1_OFFSET                                                                (0)
  #define RTL8380_SDS4_EXT_REG22_DEBUG_1_MASK                                                                  (0xFFFF << RTL8380_SDS4_EXT_REG22_DEBUG_1_OFFSET)

#define RTL8380_SDS4_EXT_REG23_ADDR                                                                            (0xF7DC)
  #define RTL8380_SDS4_EXT_REG23_DEBUG_2_OFFSET                                                                (0)
  #define RTL8380_SDS4_EXT_REG23_DEBUG_2_MASK                                                                  (0xFFFF << RTL8380_SDS4_EXT_REG23_DEBUG_2_OFFSET)

#define RTL8380_SDS4_EXT_REG24_ADDR                                                                            (0xF7E0)
  #define RTL8380_SDS4_EXT_REG24_CFG_SD_H_OFFSET                                                               (15)
  #define RTL8380_SDS4_EXT_REG24_CFG_SD_H_MASK                                                                 (0x1 << RTL8380_SDS4_EXT_REG24_CFG_SD_H_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_RG24X14_OFFSET                                                            (14)
  #define RTL8380_SDS4_EXT_REG24_CFG_RG24X14_MASK                                                              (0x1 << RTL8380_SDS4_EXT_REG24_CFG_RG24X14_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_HYSDET_OFFSET                                                             (10)
  #define RTL8380_SDS4_EXT_REG24_CFG_HYSDET_MASK                                                               (0xF << RTL8380_SDS4_EXT_REG24_CFG_HYSDET_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_D2A_LPK_OFFSET                                                            (9)
  #define RTL8380_SDS4_EXT_REG24_CFG_D2A_LPK_MASK                                                              (0x1 << RTL8380_SDS4_EXT_REG24_CFG_D2A_LPK_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_HAM_PTR_OFFSET                                                            (8)
  #define RTL8380_SDS4_EXT_REG24_CFG_HAM_PTR_MASK                                                              (0x1 << RTL8380_SDS4_EXT_REG24_CFG_HAM_PTR_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_ENTX_OFFSET                                                               (7)
  #define RTL8380_SDS4_EXT_REG24_CFG_ENTX_MASK                                                                 (0x1 << RTL8380_SDS4_EXT_REG24_CFG_ENTX_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_CMALI_SIG_OFFSET                                                          (6)
  #define RTL8380_SDS4_EXT_REG24_CFG_CMALI_SIG_MASK                                                            (0x1 << RTL8380_SDS4_EXT_REG24_CFG_CMALI_SIG_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_TMR_ALI_OFFSET                                                            (3)
  #define RTL8380_SDS4_EXT_REG24_CFG_TMR_ALI_MASK                                                              (0x7 << RTL8380_SDS4_EXT_REG24_CFG_TMR_ALI_OFFSET)
  #define RTL8380_SDS4_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS4_EXT_REG24_CFG_SYMBOLERR_CNT_MASK                                                        (0x7 << RTL8380_SDS4_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS4_EXT_REG25_ADDR                                                                            (0xF7E4)
  #define RTL8380_SDS4_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET                                                      (8)
  #define RTL8380_SDS4_EXT_REG25_ALL_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS4_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8380_SDS4_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS4_EXT_REG25_MUX_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS4_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS4_EXT_REG26_ADDR                                                                            (0xF7E8)
  #define RTL8380_SDS4_EXT_REG26_P3LNKDOWNCNT_OFFSET                                                           (12)
  #define RTL8380_SDS4_EXT_REG26_P3LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS4_EXT_REG26_P3LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS4_EXT_REG26_P2LNKDOWNCNT_OFFSET                                                           (8)
  #define RTL8380_SDS4_EXT_REG26_P2LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS4_EXT_REG26_P2LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS4_EXT_REG26_P1LNKDOWNCNT_OFFSET                                                           (4)
  #define RTL8380_SDS4_EXT_REG26_P1LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS4_EXT_REG26_P1LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS4_EXT_REG26_P0LNKDOWNCNT_OFFSET                                                           (0)
  #define RTL8380_SDS4_EXT_REG26_P0LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS4_EXT_REG26_P0LNKDOWNCNT_OFFSET)

#define RTL8380_SDS4_EXT_REG27_ADDR                                                                            (0xF7EC)
  #define RTL8380_SDS4_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET                                                   (0)
  #define RTL8380_SDS4_EXT_REG27_CFG_DBG_STATUS_ECO_0_MASK                                                     (0xFFFF << RTL8380_SDS4_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET)

#define RTL8380_SDS4_EXT_REG28_ADDR                                                                            (0xF7F0)
  #define RTL8380_SDS4_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET                                                   (0)
  #define RTL8380_SDS4_EXT_REG28_CFG_DBG_STATUS_ECO_1_MASK                                                     (0xFFFF << RTL8380_SDS4_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET)

#define RTL8380_SDS4_EXT_REG29_ADDR                                                                            (0xF7F4)
  #define RTL8380_SDS4_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET                                                   (9)
  #define RTL8380_SDS4_EXT_REG29_CFG_DBG_STATUS_ECO_2_MASK                                                     (0x7F << RTL8380_SDS4_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8380_SDS4_EXT_REG29_SIGNOK_LAT_OFFSET                                                             (8)
  #define RTL8380_SDS4_EXT_REG29_SIGNOK_LAT_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG29_SIGNOK_LAT_OFFSET)
  #define RTL8380_SDS4_EXT_REG29_LINKOK_LAT_OFFSET                                                             (4)
  #define RTL8380_SDS4_EXT_REG29_LINKOK_LAT_MASK                                                               (0xF << RTL8380_SDS4_EXT_REG29_LINKOK_LAT_OFFSET)
  #define RTL8380_SDS4_EXT_REG29_SYNCOK_LAT_OFFSET                                                             (0)
  #define RTL8380_SDS4_EXT_REG29_SYNCOK_LAT_MASK                                                               (0xF << RTL8380_SDS4_EXT_REG29_SYNCOK_LAT_OFFSET)

#define RTL8380_SDS4_EXT_REG30_ADDR                                                                            (0xF7F8)
  #define RTL8380_SDS4_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET                                                   (9)
  #define RTL8380_SDS4_EXT_REG30_CFG_DBG_STATUS_ECO_3_MASK                                                     (0x7F << RTL8380_SDS4_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8380_SDS4_EXT_REG30_SIGNOKSTAT_OFFSET                                                             (8)
  #define RTL8380_SDS4_EXT_REG30_SIGNOKSTAT_MASK                                                               (0x1 << RTL8380_SDS4_EXT_REG30_SIGNOKSTAT_OFFSET)
  #define RTL8380_SDS4_EXT_REG30_LINKOKSTAT_OFFSET                                                             (4)
  #define RTL8380_SDS4_EXT_REG30_LINKOKSTAT_MASK                                                               (0xF << RTL8380_SDS4_EXT_REG30_LINKOKSTAT_OFFSET)
  #define RTL8380_SDS4_EXT_REG30_SYNCOKSTAT_OFFSET                                                             (0)
  #define RTL8380_SDS4_EXT_REG30_SYNCOKSTAT_MASK                                                               (0xF << RTL8380_SDS4_EXT_REG30_SYNCOKSTAT_OFFSET)

#define RTL8380_SDS_DUMMY150_ADDR                                                                              (0xF7FC)
  #define RTL8380_SDS_DUMMY150_SDS_DUMMY150_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY150_SDS_DUMMY150_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY150_SDS_DUMMY150_OFFSET)

#define RTL8380_SDS4_FIB_REG0_ADDR                                                                             (0xF800)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_RST_OFFSET                                                             (15)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_RST_MASK                                                               (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_LPK_OFFSET                                                             (14)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_LPK_MASK                                                               (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                       (13)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_SPD_RD_00_MASK                                                         (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_ANEN_OFFSET                                                            (12)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_ANEN_MASK                                                              (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_PDOWN_OFFSET                                                           (11)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_PDOWN_MASK                                                             (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_ISO_OFFSET                                                             (10)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_ISO_MASK                                                               (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_RESTART_OFFSET                                                         (9)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_RESTART_MASK                                                           (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_FULLDUP_OFFSET                                                         (8)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_FULLDUP_MASK                                                           (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_SDS_DUMMY151_OFFSET                                                            (7)
  #define RTL8380_SDS4_FIB_REG0_SDS_DUMMY151_MASK                                                              (0x1 << RTL8380_SDS4_FIB_REG0_SDS_DUMMY151_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                       (6)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_SPD_RD_01_MASK                                                         (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_FRCTX_OFFSET                                                           (5)
  #define RTL8380_SDS4_FIB_REG0_CFG_FIB_FRCTX_MASK                                                             (0x1 << RTL8380_SDS4_FIB_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS4_FIB_REG0_SDS_DUMMY152_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_REG0_SDS_DUMMY152_MASK                                                              (0x1F << RTL8380_SDS4_FIB_REG0_SDS_DUMMY152_OFFSET)

#define RTL8380_SDS4_FIB_REG1_ADDR                                                                             (0xF804)
  #define RTL8380_SDS4_FIB_REG1_CAPBILITY_OFFSET                                                               (6)
  #define RTL8380_SDS4_FIB_REG1_CAPBILITY_MASK                                                                 (0x3FF << RTL8380_SDS4_FIB_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS4_FIB_REG1_AN_COMPLETE_OFFSET                                                             (5)
  #define RTL8380_SDS4_FIB_REG1_AN_COMPLETE_MASK                                                               (0x1 << RTL8380_SDS4_FIB_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS4_FIB_REG1_R_FAULT_OFFSET                                                                 (4)
  #define RTL8380_SDS4_FIB_REG1_R_FAULT_MASK                                                                   (0x1 << RTL8380_SDS4_FIB_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS4_FIB_REG1_NWAY_ABILITY_OFFSET                                                            (3)
  #define RTL8380_SDS4_FIB_REG1_NWAY_ABILITY_MASK                                                              (0x1 << RTL8380_SDS4_FIB_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS4_FIB_REG1_LINK_STATUS_OFFSET                                                             (2)
  #define RTL8380_SDS4_FIB_REG1_LINK_STATUS_MASK                                                               (0x1 << RTL8380_SDS4_FIB_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS4_FIB_REG1_JABBER_DETECT_OFFSET                                                           (1)
  #define RTL8380_SDS4_FIB_REG1_JABBER_DETECT_MASK                                                             (0x1 << RTL8380_SDS4_FIB_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS4_FIB_REG1_EXTENDED_CAPBILITY_OFFSET                                                      (0)
  #define RTL8380_SDS4_FIB_REG1_EXTENDED_CAPBILITY_MASK                                                        (0x1 << RTL8380_SDS4_FIB_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS4_FIB_REG2_ADDR                                                                             (0xF808)
  #define RTL8380_SDS4_FIB_REG2_REALTEK_OUI_2106_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_REG2_REALTEK_OUI_2106_MASK                                                          (0xFFFF << RTL8380_SDS4_FIB_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS4_FIB_REG3_ADDR                                                                             (0xF80C)
  #define RTL8380_SDS4_FIB_REG3_REALTEK_OUI_0500_OFFSET                                                        (10)
  #define RTL8380_SDS4_FIB_REG3_REALTEK_OUI_0500_MASK                                                          (0x3F << RTL8380_SDS4_FIB_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS4_FIB_REG3_MODEL_NO_0500_OFFSET                                                           (4)
  #define RTL8380_SDS4_FIB_REG3_MODEL_NO_0500_MASK                                                             (0x3F << RTL8380_SDS4_FIB_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS4_FIB_REG3_REVISION_NO_0300_OFFSET                                                        (0)
  #define RTL8380_SDS4_FIB_REG3_REVISION_NO_0300_MASK                                                          (0xF << RTL8380_SDS4_FIB_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS4_FIB_REG4_ADDR                                                                             (0xF810)
  #define RTL8380_SDS4_FIB_REG4_TX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS4_FIB_REG4_TX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS4_FIB_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS4_FIB_REG5_ADDR                                                                             (0xF814)
  #define RTL8380_SDS4_FIB_REG5_RX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS4_FIB_REG5_RX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS4_FIB_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS4_FIB_REG6_ADDR                                                                             (0xF818)
  #define RTL8380_SDS4_FIB_REG6_SDS_DUMMY153_OFFSET                                                            (3)
  #define RTL8380_SDS4_FIB_REG6_SDS_DUMMY153_MASK                                                              (0x1FFF << RTL8380_SDS4_FIB_REG6_SDS_DUMMY153_OFFSET)
  #define RTL8380_SDS4_FIB_REG6_FIB_NP_EN_OFFSET                                                               (2)
  #define RTL8380_SDS4_FIB_REG6_FIB_NP_EN_MASK                                                                 (0x1 << RTL8380_SDS4_FIB_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS4_FIB_REG6_RXPAGE_OFFSET                                                                  (1)
  #define RTL8380_SDS4_FIB_REG6_RXPAGE_MASK                                                                    (0x1 << RTL8380_SDS4_FIB_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS4_FIB_REG6_SDS_DUMMY154_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_REG6_SDS_DUMMY154_MASK                                                              (0x1 << RTL8380_SDS4_FIB_REG6_SDS_DUMMY154_OFFSET)

#define RTL8380_SDS4_FIB_REG7_ADDR                                                                             (0xF81C)
  #define RTL8380_SDS4_FIB_REG7_MR_NP_TX_OFFSET                                                                (0)
  #define RTL8380_SDS4_FIB_REG7_MR_NP_TX_MASK                                                                  (0xFFFF << RTL8380_SDS4_FIB_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS4_FIB_REG8_ADDR                                                                             (0xF820)
  #define RTL8380_SDS4_FIB_REG8_MR_NP_RX_OFFSET                                                                (0)
  #define RTL8380_SDS4_FIB_REG8_MR_NP_RX_MASK                                                                  (0xFFFF << RTL8380_SDS4_FIB_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS4_FIB_REG9_ADDR                                                                             (0xF824)
  #define RTL8380_SDS4_FIB_REG9_SDS_DUMMY155_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_REG9_SDS_DUMMY155_MASK                                                              (0xFFFF << RTL8380_SDS4_FIB_REG9_SDS_DUMMY155_OFFSET)

#define RTL8380_SDS4_FIB_REG10_ADDR                                                                            (0xF828)
  #define RTL8380_SDS4_FIB_REG10_SDS_DUMMY156_OFFSET                                                           (0)
  #define RTL8380_SDS4_FIB_REG10_SDS_DUMMY156_MASK                                                             (0xFFFF << RTL8380_SDS4_FIB_REG10_SDS_DUMMY156_OFFSET)

#define RTL8380_SDS4_FIB_REG11_ADDR                                                                            (0xF82C)
  #define RTL8380_SDS4_FIB_REG11_SDS_DUMMY157_OFFSET                                                           (0)
  #define RTL8380_SDS4_FIB_REG11_SDS_DUMMY157_MASK                                                             (0xFFFF << RTL8380_SDS4_FIB_REG11_SDS_DUMMY157_OFFSET)

#define RTL8380_SDS4_FIB_REG12_ADDR                                                                            (0xF830)
  #define RTL8380_SDS4_FIB_REG12_SDS_DUMMY158_OFFSET                                                           (0)
  #define RTL8380_SDS4_FIB_REG12_SDS_DUMMY158_MASK                                                             (0xFFFF << RTL8380_SDS4_FIB_REG12_SDS_DUMMY158_OFFSET)

#define RTL8380_SDS4_FIB_REG13_ADDR                                                                            (0xF834)
  #define RTL8380_SDS4_FIB_REG13_INDR_FUNC_OFFSET                                                              (14)
  #define RTL8380_SDS4_FIB_REG13_INDR_FUNC_MASK                                                                (0x3 << RTL8380_SDS4_FIB_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS4_FIB_REG13_DUMMY_REG13_1305_OFFSET                                                       (5)
  #define RTL8380_SDS4_FIB_REG13_DUMMY_REG13_1305_MASK                                                         (0x1FF << RTL8380_SDS4_FIB_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS4_FIB_REG13_INDR_DEVAD_OFFSET                                                             (0)
  #define RTL8380_SDS4_FIB_REG13_INDR_DEVAD_MASK                                                               (0x1F << RTL8380_SDS4_FIB_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS4_FIB_REG14_ADDR                                                                            (0xF838)
  #define RTL8380_SDS4_FIB_REG14_MMDRDBUS_OFFSET                                                               (0)
  #define RTL8380_SDS4_FIB_REG14_MMDRDBUS_MASK                                                                 (0xFFFF << RTL8380_SDS4_FIB_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS4_FIB_REG15_ADDR                                                                            (0xF83C)
  #define RTL8380_SDS4_FIB_REG15_SDS_DUMMY159_OFFSET                                                           (0)
  #define RTL8380_SDS4_FIB_REG15_SDS_DUMMY159_MASK                                                             (0xFFFF << RTL8380_SDS4_FIB_REG15_SDS_DUMMY159_OFFSET)

#define RTL8380_SDS4_FIB_REG16_ADDR                                                                            (0xF840)
  #define RTL8380_SDS4_FIB_REG16_DIG_RG2X_OFFSET                                                               (0)
  #define RTL8380_SDS4_FIB_REG16_DIG_RG2X_MASK                                                                 (0xFFFF << RTL8380_SDS4_FIB_REG16_DIG_RG2X_OFFSET)

#define RTL8380_SDS4_FIB_REG17_ADDR                                                                            (0xF844)
  #define RTL8380_SDS4_FIB_REG17_DIG_RG3X_OFFSET                                                               (0)
  #define RTL8380_SDS4_FIB_REG17_DIG_RG3X_MASK                                                                 (0xFFFF << RTL8380_SDS4_FIB_REG17_DIG_RG3X_OFFSET)

#define RTL8380_SDS4_FIB_REG18_ADDR                                                                            (0xF848)
  #define RTL8380_SDS4_FIB_REG18_DIG_RG4X_OFFSET                                                               (0)
  #define RTL8380_SDS4_FIB_REG18_DIG_RG4X_MASK                                                                 (0xFFFF << RTL8380_SDS4_FIB_REG18_DIG_RG4X_OFFSET)

#define RTL8380_SDS4_FIB_REG19_ADDR                                                                            (0xF84C)
  #define RTL8380_SDS4_FIB_REG19_DIG_RG5X_OFFSET                                                               (0)
  #define RTL8380_SDS4_FIB_REG19_DIG_RG5X_MASK                                                                 (0xFFFF << RTL8380_SDS4_FIB_REG19_DIG_RG5X_OFFSET)

#define RTL8380_SDS4_FIB_REG20_ADDR                                                                            (0xF850)
  #define RTL8380_SDS4_FIB_REG20_DIG_RG6X_OFFSET                                                               (0)
  #define RTL8380_SDS4_FIB_REG20_DIG_RG6X_MASK                                                                 (0xFFFF << RTL8380_SDS4_FIB_REG20_DIG_RG6X_OFFSET)

#define RTL8380_SDS4_FIB_REG21_ADDR                                                                            (0xF854)
  #define RTL8380_SDS4_FIB_REG21_DIG_RG7X_OFFSET                                                               (0)
  #define RTL8380_SDS4_FIB_REG21_DIG_RG7X_MASK                                                                 (0xFFFF << RTL8380_SDS4_FIB_REG21_DIG_RG7X_OFFSET)

#define RTL8380_SDS4_FIB_REG22_ADDR                                                                            (0xF858)
  #define RTL8380_SDS4_FIB_REG22_QSGM_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_REG22_QSGM_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS4_FIB_REG22_QSGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS4_FIB_REG23_ADDR                                                                            (0xF85C)
  #define RTL8380_SDS4_FIB_REG23_QSGM_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_REG23_QSGM_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS4_FIB_REG23_QSGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS4_FIB_REG24_ADDR                                                                            (0xF860)
  #define RTL8380_SDS4_FIB_REG24_REG_RX_TIMER_LPF_OFFSET                                                       (11)
  #define RTL8380_SDS4_FIB_REG24_REG_RX_TIMER_LPF_MASK                                                         (0x1F << RTL8380_SDS4_FIB_REG24_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8380_SDS4_FIB_REG24_DUMMY_OFFSET                                                                  (8)
  #define RTL8380_SDS4_FIB_REG24_DUMMY_MASK                                                                    (0x7 << RTL8380_SDS4_FIB_REG24_DUMMY_OFFSET)
  #define RTL8380_SDS4_FIB_REG24_REG_RX_DM_OFFSET                                                              (0)
  #define RTL8380_SDS4_FIB_REG24_REG_RX_DM_MASK                                                                (0xFF << RTL8380_SDS4_FIB_REG24_REG_RX_DM_OFFSET)

#define RTL8380_SDS4_FIB_REG25_ADDR                                                                            (0xF864)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_DRV_VLDON_OFFSET                                                       (13)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_DRV_VLDON_MASK                                                         (0x7 << RTL8380_SDS4_FIB_REG25_REG_TX_DRV_VLDON_OFFSET)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET                                                       (10)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_DRV_VLDOP_MASK                                                         (0x7 << RTL8380_SDS4_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET                                                       (9)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_NLDO_TIE1_MASK                                                         (0x1 << RTL8380_SDS4_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET                                                       (8)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_PLDO_TIE0_MASK                                                         (0x1 << RTL8380_SDS4_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET                                                (6)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_MASK                                                  (0x3 << RTL8380_SDS4_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET                                                       (0)
  #define RTL8380_SDS4_FIB_REG25_REG_TX_EN_EMPHAS_MASK                                                         (0x3F << RTL8380_SDS4_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8380_SDS4_FIB_REG26_ADDR                                                                            (0xF868)
  #define RTL8380_SDS4_FIB_REG26_SDS_DUMMY160_OFFSET                                                           (0)
  #define RTL8380_SDS4_FIB_REG26_SDS_DUMMY160_MASK                                                             (0xFFFF << RTL8380_SDS4_FIB_REG26_SDS_DUMMY160_OFFSET)

#define RTL8380_SDS4_FIB_REG27_ADDR                                                                            (0xF86C)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_BEAEN_OFFSET                                                           (15)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_BEAEN_MASK                                                             (0x1 << RTL8380_SDS4_FIB_REG27_REG_TX_BEAEN_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_FORCE_RCVDET_OFFSET                                                       (14)
  #define RTL8380_SDS4_FIB_REG27_REG_FORCE_RCVDET_MASK                                                         (0x1 << RTL8380_SDS4_FIB_REG27_REG_FORCE_RCVDET_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET                                                      (13)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_EN_VCM_RES_MASK                                                        (0x1 << RTL8380_SDS4_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET                                                   (12)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_SEL_CKRD_DUTY_MASK                                                     (0x1 << RTL8380_SDS4_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_SEL_VCM_OFFSET                                                         (10)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_SEL_VCM_MASK                                                           (0x3 << RTL8380_SDS4_FIB_REG27_REG_TX_SEL_VCM_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_EN_TEST_OFFSET                                                         (9)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_EN_TEST_MASK                                                           (0x1 << RTL8380_SDS4_FIB_REG27_REG_TX_EN_TEST_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_SWING25_OFFSET                                                         (8)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_SWING25_MASK                                                           (0x1 << RTL8380_SDS4_FIB_REG27_REG_TX_SWING25_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_DM_UNUSED_OFFSET                                                       (6)
  #define RTL8380_SDS4_FIB_REG27_REG_TX_DM_UNUSED_MASK                                                         (0x3 << RTL8380_SDS4_FIB_REG27_REG_TX_DM_UNUSED_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_LDO_VREF_OFFSET                                                           (4)
  #define RTL8380_SDS4_FIB_REG27_REG_LDO_VREF_MASK                                                             (0x3 << RTL8380_SDS4_FIB_REG27_REG_LDO_VREF_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_LDO_LPF_OFFSET                                                            (1)
  #define RTL8380_SDS4_FIB_REG27_REG_LDO_LPF_MASK                                                              (0x7 << RTL8380_SDS4_FIB_REG27_REG_LDO_LPF_OFFSET)
  #define RTL8380_SDS4_FIB_REG27_REG_LDO_SEL_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_REG27_REG_LDO_SEL_MASK                                                              (0x1 << RTL8380_SDS4_FIB_REG27_REG_LDO_SEL_OFFSET)

#define RTL8380_SDS4_FIB_REG28_ADDR                                                                            (0xF870)
  #define RTL8380_SDS4_FIB_REG28_CFG_CONS1_MAX_OFFSET                                                          (12)
  #define RTL8380_SDS4_FIB_REG28_CFG_CONS1_MAX_MASK                                                            (0xF << RTL8380_SDS4_FIB_REG28_CFG_CONS1_MAX_OFFSET)
  #define RTL8380_SDS4_FIB_REG28_CFG_CONS0_MAX_OFFSET                                                          (8)
  #define RTL8380_SDS4_FIB_REG28_CFG_CONS0_MAX_MASK                                                            (0xF << RTL8380_SDS4_FIB_REG28_CFG_CONS0_MAX_OFFSET)
  #define RTL8380_SDS4_FIB_REG28_CFG_CNT_MIN_OFFSET                                                            (0)
  #define RTL8380_SDS4_FIB_REG28_CFG_CNT_MIN_MASK                                                              (0xFF << RTL8380_SDS4_FIB_REG28_CFG_CNT_MIN_OFFSET)

#define RTL8380_SDS4_FIB_REG29_ADDR                                                                            (0xF874)
  #define RTL8380_SDS4_FIB_REG29_CFG_AUTO_DET_ON_OFFSET                                                        (15)
  #define RTL8380_SDS4_FIB_REG29_CFG_AUTO_DET_ON_MASK                                                          (0x1 << RTL8380_SDS4_FIB_REG29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8380_SDS4_FIB_REG29_CFG_TOUT_MAX_OFFSET                                                           (9)
  #define RTL8380_SDS4_FIB_REG29_CFG_TOUT_MAX_MASK                                                             (0x3F << RTL8380_SDS4_FIB_REG29_CFG_TOUT_MAX_OFFSET)
  #define RTL8380_SDS4_FIB_REG29_CFG_STATE_TMR_OFFSET                                                          (5)
  #define RTL8380_SDS4_FIB_REG29_CFG_STATE_TMR_MASK                                                            (0xF << RTL8380_SDS4_FIB_REG29_CFG_STATE_TMR_OFFSET)
  #define RTL8380_SDS4_FIB_REG29_CFG_TEST_TMR_OFFSET                                                           (0)
  #define RTL8380_SDS4_FIB_REG29_CFG_TEST_TMR_MASK                                                             (0x1F << RTL8380_SDS4_FIB_REG29_CFG_TEST_TMR_OFFSET)

#define RTL8380_SDS4_FIB_REG30_ADDR                                                                            (0xF878)
  #define RTL8380_SDS4_FIB_REG30_CFG_RG30X1513_OFFSET                                                          (13)
  #define RTL8380_SDS4_FIB_REG30_CFG_RG30X1513_MASK                                                            (0x7 << RTL8380_SDS4_FIB_REG30_CFG_RG30X1513_OFFSET)
  #define RTL8380_SDS4_FIB_REG30_FIB100_DET_OFFSET                                                             (12)
  #define RTL8380_SDS4_FIB_REG30_FIB100_DET_MASK                                                               (0x1 << RTL8380_SDS4_FIB_REG30_FIB100_DET_OFFSET)
  #define RTL8380_SDS4_FIB_REG30_CFG_STATMR_LEVEL_OFFSET                                                       (11)
  #define RTL8380_SDS4_FIB_REG30_CFG_STATMR_LEVEL_MASK                                                         (0x1 << RTL8380_SDS4_FIB_REG30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8380_SDS4_FIB_REG30_CFG_CNTEN_OFFSET                                                              (10)
  #define RTL8380_SDS4_FIB_REG30_CFG_CNTEN_MASK                                                                (0x1 << RTL8380_SDS4_FIB_REG30_CFG_CNTEN_OFFSET)
  #define RTL8380_SDS4_FIB_REG30_CFG_CONSEN_OFFSET                                                             (9)
  #define RTL8380_SDS4_FIB_REG30_CFG_CONSEN_MASK                                                               (0x1 << RTL8380_SDS4_FIB_REG30_CFG_CONSEN_OFFSET)
  #define RTL8380_SDS4_FIB_REG30_CFG_STATMR_EN_OFFSET                                                          (8)
  #define RTL8380_SDS4_FIB_REG30_CFG_STATMR_EN_MASK                                                            (0x1 << RTL8380_SDS4_FIB_REG30_CFG_STATMR_EN_OFFSET)
  #define RTL8380_SDS4_FIB_REG30_CFG_LNK_ON_TMR_OFFSET                                                         (0)
  #define RTL8380_SDS4_FIB_REG30_CFG_LNK_ON_TMR_MASK                                                           (0xFF << RTL8380_SDS4_FIB_REG30_CFG_LNK_ON_TMR_OFFSET)

#define RTL8380_SDS_DUMMY161_ADDR                                                                              (0xF87C)
  #define RTL8380_SDS_DUMMY161_SDS_DUMMY161_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY161_SDS_DUMMY161_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY161_SDS_DUMMY161_OFFSET)

#define RTL8380_SDS5_EXT_REG0_ADDR                                                                             (0xF880)
  #define RTL8380_SDS5_EXT_REG0_VAL_RSTB_BITERR_OFFSET                                                         (15)
  #define RTL8380_SDS5_EXT_REG0_VAL_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG0_VAL_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_RSTB_BITERR_OFFSET                                                         (14)
  #define RTL8380_SDS5_EXT_REG0_FRC_RSTB_BITERR_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG0_FRC_RSTB_BITERR_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_VAL_V2ANALOG_OFFSET                                                            (13)
  #define RTL8380_SDS5_EXT_REG0_VAL_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS5_EXT_REG0_VAL_V2ANALOG_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_V2ANALOG_OFFSET                                                            (12)
  #define RTL8380_SDS5_EXT_REG0_FRC_V2ANALOG_MASK                                                              (0x1 << RTL8380_SDS5_EXT_REG0_FRC_V2ANALOG_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_VAL_PDOWN_OFFSET                                                               (11)
  #define RTL8380_SDS5_EXT_REG0_VAL_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS5_EXT_REG0_VAL_PDOWN_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_PDOWN_OFFSET                                                               (10)
  #define RTL8380_SDS5_EXT_REG0_FRC_PDOWN_MASK                                                                 (0x1 << RTL8380_SDS5_EXT_REG0_FRC_PDOWN_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_VAL_RXEN_OFFSET                                                                (9)
  #define RTL8380_SDS5_EXT_REG0_VAL_RXEN_MASK                                                                  (0x1 << RTL8380_SDS5_EXT_REG0_VAL_RXEN_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_RXEN_OFFSET                                                                (8)
  #define RTL8380_SDS5_EXT_REG0_FRC_RXEN_MASK                                                                  (0x1 << RTL8380_SDS5_EXT_REG0_FRC_RXEN_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_VAL_CMUEN_OFFSET                                                               (7)
  #define RTL8380_SDS5_EXT_REG0_VAL_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS5_EXT_REG0_VAL_CMUEN_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_CMUEN_OFFSET                                                               (6)
  #define RTL8380_SDS5_EXT_REG0_FRC_CMUEN_MASK                                                                 (0x1 << RTL8380_SDS5_EXT_REG0_FRC_CMUEN_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_VAL_RXIDLE_OFFSET                                                              (5)
  #define RTL8380_SDS5_EXT_REG0_VAL_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS5_EXT_REG0_VAL_RXIDLE_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_RXIDLE_OFFSET                                                              (4)
  #define RTL8380_SDS5_EXT_REG0_FRC_RXIDLE_MASK                                                                (0x1 << RTL8380_SDS5_EXT_REG0_FRC_RXIDLE_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_VAL_CLKRDY_OFFSET                                                              (3)
  #define RTL8380_SDS5_EXT_REG0_VAL_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS5_EXT_REG0_VAL_CLKRDY_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_CLKRDY_OFFSET                                                              (2)
  #define RTL8380_SDS5_EXT_REG0_FRC_CLKRDY_MASK                                                                (0x1 << RTL8380_SDS5_EXT_REG0_FRC_CLKRDY_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_VAL_BER_NOTIFY_OFFSET                                                          (1)
  #define RTL8380_SDS5_EXT_REG0_VAL_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG0_VAL_BER_NOTIFY_OFFSET)
  #define RTL8380_SDS5_EXT_REG0_FRC_BER_NOTIFY_OFFSET                                                          (0)
  #define RTL8380_SDS5_EXT_REG0_FRC_BER_NOTIFY_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG0_FRC_BER_NOTIFY_OFFSET)

#define RTL8380_SDS5_EXT_REG1_ADDR                                                                             (0xF884)
  #define RTL8380_SDS5_EXT_REG1_ANA_RG1X_15_OFFSET                                                             (9)
  #define RTL8380_SDS5_EXT_REG1_ANA_RG1X_15_MASK                                                               (0x7F << RTL8380_SDS5_EXT_REG1_ANA_RG1X_15_OFFSET)
  #define RTL8380_SDS5_EXT_REG1_VAL_REG_CKLC_SEL1_OFFSET                                                       (8)
  #define RTL8380_SDS5_EXT_REG1_VAL_REG_CKLC_SEL1_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG1_VAL_REG_CKLC_SEL1_OFFSET)
  #define RTL8380_SDS5_EXT_REG1_FRC_REG_CKLC_SEL1_OFFSET                                                       (7)
  #define RTL8380_SDS5_EXT_REG1_FRC_REG_CKLC_SEL1_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG1_FRC_REG_CKLC_SEL1_OFFSET)
  #define RTL8380_SDS5_EXT_REG1_ANA_RG1X_6_OFFSET                                                              (0)
  #define RTL8380_SDS5_EXT_REG1_ANA_RG1X_6_MASK                                                                (0x7F << RTL8380_SDS5_EXT_REG1_ANA_RG1X_6_OFFSET)

#define RTL8380_SDS5_EXT_REG2_ADDR                                                                             (0xF888)
  #define RTL8380_SDS5_EXT_REG2_DUMMY_OFFSET                                                                   (7)
  #define RTL8380_SDS5_EXT_REG2_DUMMY_MASK                                                                     (0x1FF << RTL8380_SDS5_EXT_REG2_DUMMY_OFFSET)
  #define RTL8380_SDS5_EXT_REG2_REG_IB_LANE_FILTER_OFFSET                                                      (6)
  #define RTL8380_SDS5_EXT_REG2_REG_IB_LANE_FILTER_MASK                                                        (0x1 << RTL8380_SDS5_EXT_REG2_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8380_SDS5_EXT_REG2_REG_IBRX_BOOSTER_OFFSET                                                        (5)
  #define RTL8380_SDS5_EXT_REG2_REG_IBRX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS5_EXT_REG2_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8380_SDS5_EXT_REG2_REG_IBTX_BOOSTER_OFFSET                                                        (4)
  #define RTL8380_SDS5_EXT_REG2_REG_IBTX_BOOSTER_MASK                                                          (0x1 << RTL8380_SDS5_EXT_REG2_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8380_SDS5_EXT_REG2_REG_IBRXSEL_OFFSET                                                             (2)
  #define RTL8380_SDS5_EXT_REG2_REG_IBRXSEL_MASK                                                               (0x3 << RTL8380_SDS5_EXT_REG2_REG_IBRXSEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG2_REG_IBTXSEL_OFFSET                                                             (0)
  #define RTL8380_SDS5_EXT_REG2_REG_IBTXSEL_MASK                                                               (0x3 << RTL8380_SDS5_EXT_REG2_REG_IBTXSEL_OFFSET)

#define RTL8380_SDS5_EXT_REG3_ADDR                                                                             (0xF88C)
  #define RTL8380_SDS5_EXT_REG3_ANA_RG3X_OFFSET                                                                (0)
  #define RTL8380_SDS5_EXT_REG3_ANA_RG3X_MASK                                                                  (0xFFFF << RTL8380_SDS5_EXT_REG3_ANA_RG3X_OFFSET)

#define RTL8380_SDS5_EXT_REG4_ADDR                                                                             (0xF890)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_CALI_OFFSET                                                           (14)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_CALI_MASK                                                             (0x3 << RTL8380_SDS5_EXT_REG4_REG_OOBS_CALI_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_CALSEL_OFFSET                                                         (13)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_CALSEL_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG4_REG_OOBS_CALSEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_CKSEL_OFFSET                                                          (12)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_CKSEL_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG4_REG_OOBS_CKSEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_FORCECAL_OFFSET                                                       (11)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_FORCECAL_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG4_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_FREQSEL_OFFSET                                                        (10)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_FREQSEL_MASK                                                          (0x1 << RTL8380_SDS5_EXT_REG4_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_NSQDLY_OFFSET                                                         (9)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_NSQDLY_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG4_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET                                                  (8)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_MASK                                                    (0x1 << RTL8380_SDS5_EXT_REG4_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_SEL_OFFSET                                                            (7)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_SEL_MASK                                                              (0x1 << RTL8380_SDS5_EXT_REG4_REG_OOBS_SEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_SEN_OFFSET                                                            (2)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_SEN_MASK                                                              (0x1F << RTL8380_SDS5_EXT_REG4_REG_OOBS_SEN_OFFSET)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_VCM_OFFSET                                                            (0)
  #define RTL8380_SDS5_EXT_REG4_REG_OOBS_VCM_MASK                                                              (0x3 << RTL8380_SDS5_EXT_REG4_REG_OOBS_VCM_OFFSET)

#define RTL8380_SDS5_EXT_REG5_ADDR                                                                             (0xF894)
  #define RTL8380_SDS5_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET                                                  (15)
  #define RTL8380_SDS5_EXT_REG5_REG_CDR_BYPASS_SDM_INT_MASK                                                    (0x1 << RTL8380_SDS5_EXT_REG5_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8380_SDS5_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET                                                   (14)
  #define RTL8380_SDS5_EXT_REG5_REG_CDR_EN_LPF_MANUAL_MASK                                                     (0x1 << RTL8380_SDS5_EXT_REG5_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8380_SDS5_EXT_REG5_REG_CDR_INT_INIT_OFFSET                                                        (0)
  #define RTL8380_SDS5_EXT_REG5_REG_CDR_INT_INIT_MASK                                                          (0x3FFF << RTL8380_SDS5_EXT_REG5_REG_CDR_INT_INIT_OFFSET)

#define RTL8380_SDS5_EXT_REG6_ADDR                                                                             (0xF898)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KD_OFFSET                                                              (15)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KD_MASK                                                                (0x1 << RTL8380_SDS5_EXT_REG6_REG_CDR_KD_OFFSET)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KI_OFFSET                                                              (12)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KI_MASK                                                                (0x7 << RTL8380_SDS5_EXT_REG6_REG_CDR_KI_OFFSET)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KP1_OFFSET                                                             (9)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KP1_MASK                                                               (0x7 << RTL8380_SDS5_EXT_REG6_REG_CDR_KP1_OFFSET)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KP2_OFFSET                                                             (6)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_KP2_MASK                                                               (0x7 << RTL8380_SDS5_EXT_REG6_REG_CDR_KP2_OFFSET)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET                                                      (5)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_PWR_DWN_EN_MASK                                                        (0x1 << RTL8380_SDS5_EXT_REG6_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET                                                   (3)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_MASK                                                     (0x3 << RTL8380_SDS5_EXT_REG6_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET                                                      (2)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_DATA_ORDER_MASK                                                        (0x1 << RTL8380_SDS5_EXT_REG6_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET                                                     (0)
  #define RTL8380_SDS5_EXT_REG6_REG_CDR_SEL_TESTOUT_MASK                                                       (0x3 << RTL8380_SDS5_EXT_REG6_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8380_SDS5_EXT_REG7_ADDR                                                                             (0xF89C)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET                                                     (15)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_ACC2_MANUAL_MASK                                                       (0x1 << RTL8380_SDS5_EXT_REG7_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET                                                     (5)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_ACC2_PERIOD_MASK                                                       (0x3FF << RTL8380_SDS5_EXT_REG7_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_SQU_TRI_OFFSET                                                         (4)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_SQU_TRI_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG7_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET                                                      (0)
  #define RTL8380_SDS5_EXT_REG7_REG_CDR_EN_M_VALUE_MASK                                                        (0xF << RTL8380_SDS5_EXT_REG7_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8380_SDS5_EXT_REG8_ADDR                                                                             (0xF8A0)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET                                                      (11)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_ST_M_VALUE_MASK                                                        (0x1F << RTL8380_SDS5_EXT_REG8_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET                                                       (10)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_PI_M_MODE_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG8_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET                                                    (9)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_RESET_MANUAL_MASK                                                      (0x1 << RTL8380_SDS5_EXT_REG8_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_RESET_SEL_OFFSET                                                       (8)
  #define RTL8380_SDS5_EXT_REG8_REG_CDR_RESET_SEL_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG8_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG8_DUMMY_OFFSET                                                                   (0)
  #define RTL8380_SDS5_EXT_REG8_DUMMY_MASK                                                                     (0xFF << RTL8380_SDS5_EXT_REG8_DUMMY_OFFSET)

#define RTL8380_SDS5_EXT_REG9_ADDR                                                                             (0xF8A4)
  #define RTL8380_SDS5_EXT_REG9_REG_EN_CLKREQ_OFFSET                                                           (15)
  #define RTL8380_SDS5_EXT_REG9_REG_EN_CLKREQ_MASK                                                             (0x1 << RTL8380_SDS5_EXT_REG9_REG_EN_CLKREQ_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_EN_SATA_OFFSET                                                             (14)
  #define RTL8380_SDS5_EXT_REG9_REG_EN_SATA_MASK                                                               (0x1 << RTL8380_SDS5_EXT_REG9_REG_EN_SATA_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RXDSEL_OFFSET                                                              (12)
  #define RTL8380_SDS5_EXT_REG9_REG_RXDSEL_MASK                                                                (0x3 << RTL8380_SDS5_EXT_REG9_REG_RXDSEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_DCVS_SEL_OFFSET                                                         (11)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_DCVS_SEL_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG9_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET                                                       (10)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EN_KOFFSET_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG9_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EN_SELF_OFFSET                                                          (9)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EN_SELF_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG9_REG_RX_EN_SELF_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EN_TEST_OFFSET                                                          (8)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EN_TEST_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG9_REG_RX_EN_TEST_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ2SEL_OFFSET                                                           (6)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ2SEL_MASK                                                             (0x3 << RTL8380_SDS5_EXT_REG9_REG_RX_EQ2SEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET                                                     (5)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_EN_SLICER_MASK                                                       (0x1 << RTL8380_SDS5_EXT_REG9_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_GAIN_OFFSET                                                          (3)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_GAIN_MASK                                                            (0x3 << RTL8380_SDS5_EXT_REG9_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_HOLD_OFFSET                                                          (2)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_HOLD_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG9_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_SELREG_OFFSET                                                        (1)
  #define RTL8380_SDS5_EXT_REG9_REG_RX_EQ_SELREG_MASK                                                          (0x1 << RTL8380_SDS5_EXT_REG9_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8380_SDS5_EXT_REG9_REG_FORCERUN_OFFSET                                                            (0)
  #define RTL8380_SDS5_EXT_REG9_REG_FORCERUN_MASK                                                              (0x1 << RTL8380_SDS5_EXT_REG9_REG_FORCERUN_OFFSET)

#define RTL8380_SDS5_EXT_REG10_ADDR                                                                            (0xF8A8)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_EQ_IN_OFFSET                                                           (9)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_EQ_IN_MASK                                                             (0x7F << RTL8380_SDS5_EXT_REG10_REG_RX_EQ_IN_OFFSET)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_IDLE_SPD_OFFSET                                                        (8)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_IDLE_SPD_MASK                                                          (0x1 << RTL8380_SDS5_EXT_REG10_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_IQDSEL_OFFSET                                                          (7)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_IQDSEL_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG10_REG_RX_IQDSEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET                                                     (3)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_ADJR_MASK                                                       (0xF << RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET                                                   (2)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_AUTO_K_MASK                                                     (0x1 << RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET                                                    (0)
  #define RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_RANGE_MASK                                                      (0x3 << RTL8380_SDS5_EXT_REG10_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8380_SDS5_EXT_REG11_ADDR                                                                            (0xF8AC)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET                                                   (15)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_OFFSET_DIG_EN_MASK                                                     (0x1 << RTL8380_SDS5_EXT_REG11_REG_RX_OFFSET_DIG_EN_OFFSET)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_PIENSEL_OFFSET                                                         (14)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_PIENSEL_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG11_REG_RX_PIENSEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET                                                       (13)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_PSAVE_SEL_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG11_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_PS_AFE_OFFSET                                                          (12)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_PS_AFE_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG11_REG_RX_PS_AFE_OFFSET)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET                                                      (11)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_SEL_RXIDLE_MASK                                                        (0x1 << RTL8380_SDS5_EXT_REG11_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_D2S_SEL_OFFSET                                                         (10)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_D2S_SEL_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG11_REG_RX_D2S_SEL_OFFSET)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_TIMER_BER_OFFSET                                                       (5)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_TIMER_BER_MASK                                                         (0x1F << RTL8380_SDS5_EXT_REG11_REG_RX_TIMER_BER_OFFSET)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_TIMER_EQ_OFFSET                                                        (0)
  #define RTL8380_SDS5_EXT_REG11_REG_RX_TIMER_EQ_MASK                                                          (0x1F << RTL8380_SDS5_EXT_REG11_REG_RX_TIMER_EQ_OFFSET)

#define RTL8380_SDS5_EXT_REG12_ADDR                                                                            (0xF8B0)
  #define RTL8380_SDS5_EXT_REG12_DUMMY_REG12_1503_OFFSET                                                       (3)
  #define RTL8380_SDS5_EXT_REG12_DUMMY_REG12_1503_MASK                                                         (0x1FFF << RTL8380_SDS5_EXT_REG12_DUMMY_REG12_1503_OFFSET)
  #define RTL8380_SDS5_EXT_REG12_CFG_IPG_CNT_OFFSET                                                            (0)
  #define RTL8380_SDS5_EXT_REG12_CFG_IPG_CNT_MASK                                                              (0x7 << RTL8380_SDS5_EXT_REG12_CFG_IPG_CNT_OFFSET)

#define RTL8380_SDS5_EXT_REG13_ADDR                                                                            (0xF8B4)
  #define RTL8380_SDS5_EXT_REG13_CFG_NEG_GTXC_OFFSET                                                           (15)
  #define RTL8380_SDS5_EXT_REG13_CFG_NEG_GTXC_MASK                                                             (0x1 << RTL8380_SDS5_EXT_REG13_CFG_NEG_GTXC_OFFSET)
  #define RTL8380_SDS5_EXT_REG13_CFG_LP_CNT_2_OFFSET                                                           (11)
  #define RTL8380_SDS5_EXT_REG13_CFG_LP_CNT_2_MASK                                                             (0xF << RTL8380_SDS5_EXT_REG13_CFG_LP_CNT_2_OFFSET)
  #define RTL8380_SDS5_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET                                                       (10)
  #define RTL8380_SDS5_EXT_REG13_CFG_EPON_SYNC_SM_MASK                                                         (0x1 << RTL8380_SDS5_EXT_REG13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8380_SDS5_EXT_REG13_CFG_DY_OFFSET                                                                 (0)
  #define RTL8380_SDS5_EXT_REG13_CFG_DY_MASK                                                                   (0x3FF << RTL8380_SDS5_EXT_REG13_CFG_DY_OFFSET)

#define RTL8380_SDS5_EXT_REG14_ADDR                                                                            (0xF8B8)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET                                                     (12)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_DAT_MASK                                                       (0xF << RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET                                                   (8)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_POST1_MASK                                                     (0xF << RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET                                                   (4)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_POST0_MASK                                                     (0xF << RTL8380_SDS5_EXT_REG14_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_SWING_OFFSET                                                           (2)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_SWING_MASK                                                             (0x3 << RTL8380_SDS5_EXT_REG14_REG_TX_SWING_OFFSET)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DLY_OFFSET                                                             (0)
  #define RTL8380_SDS5_EXT_REG14_REG_TX_DLY_MASK                                                               (0x3 << RTL8380_SDS5_EXT_REG14_REG_TX_DLY_OFFSET)

#define RTL8380_SDS5_EXT_REG15_ADDR                                                                            (0xF8BC)
  #define RTL8380_SDS5_EXT_REG15_DUMMY_REG15_15_OFFSET                                                         (15)
  #define RTL8380_SDS5_EXT_REG15_DUMMY_REG15_15_MASK                                                           (0x1 << RTL8380_SDS5_EXT_REG15_DUMMY_REG15_15_OFFSET)
  #define RTL8380_SDS5_EXT_REG15_CFG_LP_CNT_1_OFFSET                                                           (11)
  #define RTL8380_SDS5_EXT_REG15_CFG_LP_CNT_1_MASK                                                             (0xF << RTL8380_SDS5_EXT_REG15_CFG_LP_CNT_1_OFFSET)
  #define RTL8380_SDS5_EXT_REG15_CFG_EPON_OFFSET                                                               (10)
  #define RTL8380_SDS5_EXT_REG15_CFG_EPON_MASK                                                                 (0x1 << RTL8380_SDS5_EXT_REG15_CFG_EPON_OFFSET)
  #define RTL8380_SDS5_EXT_REG15_CFG_DX_OFFSET                                                                 (0)
  #define RTL8380_SDS5_EXT_REG15_CFG_DX_MASK                                                                   (0x3FF << RTL8380_SDS5_EXT_REG15_CFG_DX_OFFSET)

#define RTL8380_SDS5_EXT_REG16_ADDR                                                                            (0xF8C0)
  #define RTL8380_SDS5_EXT_REG16_CFG_DY_8B_OFFSET                                                              (8)
  #define RTL8380_SDS5_EXT_REG16_CFG_DY_8B_MASK                                                                (0xFF << RTL8380_SDS5_EXT_REG16_CFG_DY_8B_OFFSET)
  #define RTL8380_SDS5_EXT_REG16_CFG_DX_8B_OFFSET                                                              (0)
  #define RTL8380_SDS5_EXT_REG16_CFG_DX_8B_MASK                                                                (0xFF << RTL8380_SDS5_EXT_REG16_CFG_DX_8B_OFFSET)

#define RTL8380_SDS5_EXT_REG17_ADDR                                                                            (0xF8C4)
  #define RTL8380_SDS5_EXT_REG17_ANA_RG17X_OFFSET                                                              (0)
  #define RTL8380_SDS5_EXT_REG17_ANA_RG17X_MASK                                                                (0xFFFF << RTL8380_SDS5_EXT_REG17_ANA_RG17X_OFFSET)

#define RTL8380_SDS5_EXT_REG18_ADDR                                                                            (0xF8C8)
  #define RTL8380_SDS5_EXT_REG18_ANA_RG18X_OFFSET                                                              (0)
  #define RTL8380_SDS5_EXT_REG18_ANA_RG18X_MASK                                                                (0xFFFF << RTL8380_SDS5_EXT_REG18_ANA_RG18X_OFFSET)

#define RTL8380_SDS5_EXT_REG19_ADDR                                                                            (0xF8CC)
  #define RTL8380_SDS5_EXT_REG19_ANA_RG19X_OFFSET                                                              (0)
  #define RTL8380_SDS5_EXT_REG19_ANA_RG19X_MASK                                                                (0xFFFF << RTL8380_SDS5_EXT_REG19_ANA_RG19X_OFFSET)

#define RTL8380_SDS5_EXT_REG20_ADDR                                                                            (0xF8D0)
  #define RTL8380_SDS5_EXT_REG20_ANA_RG20X_OFFSET                                                              (0)
  #define RTL8380_SDS5_EXT_REG20_ANA_RG20X_MASK                                                                (0xFFFF << RTL8380_SDS5_EXT_REG20_ANA_RG20X_OFFSET)

#define RTL8380_SDS5_EXT_REG21_ADDR                                                                            (0xF8D4)
  #define RTL8380_SDS5_EXT_REG21_DEBUG_0_OFFSET                                                                (0)
  #define RTL8380_SDS5_EXT_REG21_DEBUG_0_MASK                                                                  (0xFFFF << RTL8380_SDS5_EXT_REG21_DEBUG_0_OFFSET)

#define RTL8380_SDS5_EXT_REG22_ADDR                                                                            (0xF8D8)
  #define RTL8380_SDS5_EXT_REG22_DEBUG_1_OFFSET                                                                (0)
  #define RTL8380_SDS5_EXT_REG22_DEBUG_1_MASK                                                                  (0xFFFF << RTL8380_SDS5_EXT_REG22_DEBUG_1_OFFSET)

#define RTL8380_SDS5_EXT_REG23_ADDR                                                                            (0xF8DC)
  #define RTL8380_SDS5_EXT_REG23_DEBUG_2_OFFSET                                                                (0)
  #define RTL8380_SDS5_EXT_REG23_DEBUG_2_MASK                                                                  (0xFFFF << RTL8380_SDS5_EXT_REG23_DEBUG_2_OFFSET)

#define RTL8380_SDS5_EXT_REG24_ADDR                                                                            (0xF8E0)
  #define RTL8380_SDS5_EXT_REG24_CFG_SD_H_OFFSET                                                               (15)
  #define RTL8380_SDS5_EXT_REG24_CFG_SD_H_MASK                                                                 (0x1 << RTL8380_SDS5_EXT_REG24_CFG_SD_H_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_RG24X14_OFFSET                                                            (14)
  #define RTL8380_SDS5_EXT_REG24_CFG_RG24X14_MASK                                                              (0x1 << RTL8380_SDS5_EXT_REG24_CFG_RG24X14_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_HYSDET_OFFSET                                                             (10)
  #define RTL8380_SDS5_EXT_REG24_CFG_HYSDET_MASK                                                               (0xF << RTL8380_SDS5_EXT_REG24_CFG_HYSDET_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_D2A_LPK_OFFSET                                                            (9)
  #define RTL8380_SDS5_EXT_REG24_CFG_D2A_LPK_MASK                                                              (0x1 << RTL8380_SDS5_EXT_REG24_CFG_D2A_LPK_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_HAM_PTR_OFFSET                                                            (8)
  #define RTL8380_SDS5_EXT_REG24_CFG_HAM_PTR_MASK                                                              (0x1 << RTL8380_SDS5_EXT_REG24_CFG_HAM_PTR_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_ENTX_OFFSET                                                               (7)
  #define RTL8380_SDS5_EXT_REG24_CFG_ENTX_MASK                                                                 (0x1 << RTL8380_SDS5_EXT_REG24_CFG_ENTX_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_CMALI_SIG_OFFSET                                                          (6)
  #define RTL8380_SDS5_EXT_REG24_CFG_CMALI_SIG_MASK                                                            (0x1 << RTL8380_SDS5_EXT_REG24_CFG_CMALI_SIG_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_TMR_ALI_OFFSET                                                            (3)
  #define RTL8380_SDS5_EXT_REG24_CFG_TMR_ALI_MASK                                                              (0x7 << RTL8380_SDS5_EXT_REG24_CFG_TMR_ALI_OFFSET)
  #define RTL8380_SDS5_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS5_EXT_REG24_CFG_SYMBOLERR_CNT_MASK                                                        (0x7 << RTL8380_SDS5_EXT_REG24_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS5_EXT_REG25_ADDR                                                                            (0xF8E4)
  #define RTL8380_SDS5_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET                                                      (8)
  #define RTL8380_SDS5_EXT_REG25_ALL_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS5_EXT_REG25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8380_SDS5_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET                                                      (0)
  #define RTL8380_SDS5_EXT_REG25_MUX_SYMBOLERR_CNT_MASK                                                        (0xFF << RTL8380_SDS5_EXT_REG25_MUX_SYMBOLERR_CNT_OFFSET)

#define RTL8380_SDS5_EXT_REG26_ADDR                                                                            (0xF8E8)
  #define RTL8380_SDS5_EXT_REG26_P3LNKDOWNCNT_OFFSET                                                           (12)
  #define RTL8380_SDS5_EXT_REG26_P3LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS5_EXT_REG26_P3LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS5_EXT_REG26_P2LNKDOWNCNT_OFFSET                                                           (8)
  #define RTL8380_SDS5_EXT_REG26_P2LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS5_EXT_REG26_P2LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS5_EXT_REG26_P1LNKDOWNCNT_OFFSET                                                           (4)
  #define RTL8380_SDS5_EXT_REG26_P1LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS5_EXT_REG26_P1LNKDOWNCNT_OFFSET)
  #define RTL8380_SDS5_EXT_REG26_P0LNKDOWNCNT_OFFSET                                                           (0)
  #define RTL8380_SDS5_EXT_REG26_P0LNKDOWNCNT_MASK                                                             (0xF << RTL8380_SDS5_EXT_REG26_P0LNKDOWNCNT_OFFSET)

#define RTL8380_SDS5_EXT_REG27_ADDR                                                                            (0xF8EC)
  #define RTL8380_SDS5_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET                                                   (0)
  #define RTL8380_SDS5_EXT_REG27_CFG_DBG_STATUS_ECO_0_MASK                                                     (0xFFFF << RTL8380_SDS5_EXT_REG27_CFG_DBG_STATUS_ECO_0_OFFSET)

#define RTL8380_SDS5_EXT_REG28_ADDR                                                                            (0xF8F0)
  #define RTL8380_SDS5_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET                                                   (0)
  #define RTL8380_SDS5_EXT_REG28_CFG_DBG_STATUS_ECO_1_MASK                                                     (0xFFFF << RTL8380_SDS5_EXT_REG28_CFG_DBG_STATUS_ECO_1_OFFSET)

#define RTL8380_SDS5_EXT_REG29_ADDR                                                                            (0xF8F4)
  #define RTL8380_SDS5_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET                                                   (9)
  #define RTL8380_SDS5_EXT_REG29_CFG_DBG_STATUS_ECO_2_MASK                                                     (0x7F << RTL8380_SDS5_EXT_REG29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8380_SDS5_EXT_REG29_SIGNOK_LAT_OFFSET                                                             (8)
  #define RTL8380_SDS5_EXT_REG29_SIGNOK_LAT_MASK                                                               (0x1 << RTL8380_SDS5_EXT_REG29_SIGNOK_LAT_OFFSET)
  #define RTL8380_SDS5_EXT_REG29_LINKOK_LAT_OFFSET                                                             (4)
  #define RTL8380_SDS5_EXT_REG29_LINKOK_LAT_MASK                                                               (0xF << RTL8380_SDS5_EXT_REG29_LINKOK_LAT_OFFSET)
  #define RTL8380_SDS5_EXT_REG29_SYNCOK_LAT_OFFSET                                                             (0)
  #define RTL8380_SDS5_EXT_REG29_SYNCOK_LAT_MASK                                                               (0xF << RTL8380_SDS5_EXT_REG29_SYNCOK_LAT_OFFSET)

#define RTL8380_SDS5_EXT_REG30_ADDR                                                                            (0xF8F8)
  #define RTL8380_SDS5_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET                                                   (9)
  #define RTL8380_SDS5_EXT_REG30_CFG_DBG_STATUS_ECO_3_MASK                                                     (0x7F << RTL8380_SDS5_EXT_REG30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8380_SDS5_EXT_REG30_SIGNOKSTAT_OFFSET                                                             (8)
  #define RTL8380_SDS5_EXT_REG30_SIGNOKSTAT_MASK                                                               (0x1 << RTL8380_SDS5_EXT_REG30_SIGNOKSTAT_OFFSET)
  #define RTL8380_SDS5_EXT_REG30_LINKOKSTAT_OFFSET                                                             (4)
  #define RTL8380_SDS5_EXT_REG30_LINKOKSTAT_MASK                                                               (0xF << RTL8380_SDS5_EXT_REG30_LINKOKSTAT_OFFSET)
  #define RTL8380_SDS5_EXT_REG30_SYNCOKSTAT_OFFSET                                                             (0)
  #define RTL8380_SDS5_EXT_REG30_SYNCOKSTAT_MASK                                                               (0xF << RTL8380_SDS5_EXT_REG30_SYNCOKSTAT_OFFSET)

#define RTL8380_SDS_DUMMY162_ADDR                                                                              (0xF8FC)
  #define RTL8380_SDS_DUMMY162_SDS_DUMMY162_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY162_SDS_DUMMY162_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY162_SDS_DUMMY162_OFFSET)

#define RTL8380_SDS5_FIB_REG0_ADDR                                                                             (0xF900)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_RST_OFFSET                                                             (15)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_RST_MASK                                                               (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_RST_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_LPK_OFFSET                                                             (14)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_LPK_MASK                                                               (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_LPK_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET                                                       (13)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_SPD_RD_00_MASK                                                         (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_ANEN_OFFSET                                                            (12)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_ANEN_MASK                                                              (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_ANEN_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_PDOWN_OFFSET                                                           (11)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_PDOWN_MASK                                                             (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_ISO_OFFSET                                                             (10)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_ISO_MASK                                                               (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_ISO_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_RESTART_OFFSET                                                         (9)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_RESTART_MASK                                                           (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_RESTART_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_FULLDUP_OFFSET                                                         (8)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_FULLDUP_MASK                                                           (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_SDS_DUMMY163_OFFSET                                                            (7)
  #define RTL8380_SDS5_FIB_REG0_SDS_DUMMY163_MASK                                                              (0x1 << RTL8380_SDS5_FIB_REG0_SDS_DUMMY163_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET                                                       (6)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_SPD_RD_01_MASK                                                         (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_FRCTX_OFFSET                                                           (5)
  #define RTL8380_SDS5_FIB_REG0_CFG_FIB_FRCTX_MASK                                                             (0x1 << RTL8380_SDS5_FIB_REG0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8380_SDS5_FIB_REG0_SDS_DUMMY164_OFFSET                                                            (0)
  #define RTL8380_SDS5_FIB_REG0_SDS_DUMMY164_MASK                                                              (0x1F << RTL8380_SDS5_FIB_REG0_SDS_DUMMY164_OFFSET)

#define RTL8380_SDS5_FIB_REG1_ADDR                                                                             (0xF904)
  #define RTL8380_SDS5_FIB_REG1_CAPBILITY_OFFSET                                                               (6)
  #define RTL8380_SDS5_FIB_REG1_CAPBILITY_MASK                                                                 (0x3FF << RTL8380_SDS5_FIB_REG1_CAPBILITY_OFFSET)
  #define RTL8380_SDS5_FIB_REG1_AN_COMPLETE_OFFSET                                                             (5)
  #define RTL8380_SDS5_FIB_REG1_AN_COMPLETE_MASK                                                               (0x1 << RTL8380_SDS5_FIB_REG1_AN_COMPLETE_OFFSET)
  #define RTL8380_SDS5_FIB_REG1_R_FAULT_OFFSET                                                                 (4)
  #define RTL8380_SDS5_FIB_REG1_R_FAULT_MASK                                                                   (0x1 << RTL8380_SDS5_FIB_REG1_R_FAULT_OFFSET)
  #define RTL8380_SDS5_FIB_REG1_NWAY_ABILITY_OFFSET                                                            (3)
  #define RTL8380_SDS5_FIB_REG1_NWAY_ABILITY_MASK                                                              (0x1 << RTL8380_SDS5_FIB_REG1_NWAY_ABILITY_OFFSET)
  #define RTL8380_SDS5_FIB_REG1_LINK_STATUS_OFFSET                                                             (2)
  #define RTL8380_SDS5_FIB_REG1_LINK_STATUS_MASK                                                               (0x1 << RTL8380_SDS5_FIB_REG1_LINK_STATUS_OFFSET)
  #define RTL8380_SDS5_FIB_REG1_JABBER_DETECT_OFFSET                                                           (1)
  #define RTL8380_SDS5_FIB_REG1_JABBER_DETECT_MASK                                                             (0x1 << RTL8380_SDS5_FIB_REG1_JABBER_DETECT_OFFSET)
  #define RTL8380_SDS5_FIB_REG1_EXTENDED_CAPBILITY_OFFSET                                                      (0)
  #define RTL8380_SDS5_FIB_REG1_EXTENDED_CAPBILITY_MASK                                                        (0x1 << RTL8380_SDS5_FIB_REG1_EXTENDED_CAPBILITY_OFFSET)

#define RTL8380_SDS5_FIB_REG2_ADDR                                                                             (0xF908)
  #define RTL8380_SDS5_FIB_REG2_REALTEK_OUI_2106_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_REG2_REALTEK_OUI_2106_MASK                                                          (0xFFFF << RTL8380_SDS5_FIB_REG2_REALTEK_OUI_2106_OFFSET)

#define RTL8380_SDS5_FIB_REG3_ADDR                                                                             (0xF90C)
  #define RTL8380_SDS5_FIB_REG3_REALTEK_OUI_0500_OFFSET                                                        (10)
  #define RTL8380_SDS5_FIB_REG3_REALTEK_OUI_0500_MASK                                                          (0x3F << RTL8380_SDS5_FIB_REG3_REALTEK_OUI_0500_OFFSET)
  #define RTL8380_SDS5_FIB_REG3_MODEL_NO_0500_OFFSET                                                           (4)
  #define RTL8380_SDS5_FIB_REG3_MODEL_NO_0500_MASK                                                             (0x3F << RTL8380_SDS5_FIB_REG3_MODEL_NO_0500_OFFSET)
  #define RTL8380_SDS5_FIB_REG3_REVISION_NO_0300_OFFSET                                                        (0)
  #define RTL8380_SDS5_FIB_REG3_REVISION_NO_0300_MASK                                                          (0xF << RTL8380_SDS5_FIB_REG3_REVISION_NO_0300_OFFSET)

#define RTL8380_SDS5_FIB_REG4_ADDR                                                                             (0xF910)
  #define RTL8380_SDS5_FIB_REG4_TX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS5_FIB_REG4_TX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS5_FIB_REG4_TX_CFG_REG_OFFSET)

#define RTL8380_SDS5_FIB_REG5_ADDR                                                                             (0xF914)
  #define RTL8380_SDS5_FIB_REG5_RX_CFG_REG_OFFSET                                                              (0)
  #define RTL8380_SDS5_FIB_REG5_RX_CFG_REG_MASK                                                                (0xFFFF << RTL8380_SDS5_FIB_REG5_RX_CFG_REG_OFFSET)

#define RTL8380_SDS5_FIB_REG6_ADDR                                                                             (0xF918)
  #define RTL8380_SDS5_FIB_REG6_SDS_DUMMY165_OFFSET                                                            (3)
  #define RTL8380_SDS5_FIB_REG6_SDS_DUMMY165_MASK                                                              (0x1FFF << RTL8380_SDS5_FIB_REG6_SDS_DUMMY165_OFFSET)
  #define RTL8380_SDS5_FIB_REG6_FIB_NP_EN_OFFSET                                                               (2)
  #define RTL8380_SDS5_FIB_REG6_FIB_NP_EN_MASK                                                                 (0x1 << RTL8380_SDS5_FIB_REG6_FIB_NP_EN_OFFSET)
  #define RTL8380_SDS5_FIB_REG6_RXPAGE_OFFSET                                                                  (1)
  #define RTL8380_SDS5_FIB_REG6_RXPAGE_MASK                                                                    (0x1 << RTL8380_SDS5_FIB_REG6_RXPAGE_OFFSET)
  #define RTL8380_SDS5_FIB_REG6_SDS_DUMMY166_OFFSET                                                            (0)
  #define RTL8380_SDS5_FIB_REG6_SDS_DUMMY166_MASK                                                              (0x1 << RTL8380_SDS5_FIB_REG6_SDS_DUMMY166_OFFSET)

#define RTL8380_SDS5_FIB_REG7_ADDR                                                                             (0xF91C)
  #define RTL8380_SDS5_FIB_REG7_MR_NP_TX_OFFSET                                                                (0)
  #define RTL8380_SDS5_FIB_REG7_MR_NP_TX_MASK                                                                  (0xFFFF << RTL8380_SDS5_FIB_REG7_MR_NP_TX_OFFSET)

#define RTL8380_SDS5_FIB_REG8_ADDR                                                                             (0xF920)
  #define RTL8380_SDS5_FIB_REG8_MR_NP_RX_OFFSET                                                                (0)
  #define RTL8380_SDS5_FIB_REG8_MR_NP_RX_MASK                                                                  (0xFFFF << RTL8380_SDS5_FIB_REG8_MR_NP_RX_OFFSET)

#define RTL8380_SDS5_FIB_REG9_ADDR                                                                             (0xF924)
  #define RTL8380_SDS5_FIB_REG9_SDS_DUMMY167_OFFSET                                                            (0)
  #define RTL8380_SDS5_FIB_REG9_SDS_DUMMY167_MASK                                                              (0xFFFF << RTL8380_SDS5_FIB_REG9_SDS_DUMMY167_OFFSET)

#define RTL8380_SDS5_FIB_REG10_ADDR                                                                            (0xF928)
  #define RTL8380_SDS5_FIB_REG10_SDS_DUMMY168_OFFSET                                                           (0)
  #define RTL8380_SDS5_FIB_REG10_SDS_DUMMY168_MASK                                                             (0xFFFF << RTL8380_SDS5_FIB_REG10_SDS_DUMMY168_OFFSET)

#define RTL8380_SDS5_FIB_REG11_ADDR                                                                            (0xF92C)
  #define RTL8380_SDS5_FIB_REG11_SDS_DUMMY169_OFFSET                                                           (0)
  #define RTL8380_SDS5_FIB_REG11_SDS_DUMMY169_MASK                                                             (0xFFFF << RTL8380_SDS5_FIB_REG11_SDS_DUMMY169_OFFSET)

#define RTL8380_SDS5_FIB_REG12_ADDR                                                                            (0xF930)
  #define RTL8380_SDS5_FIB_REG12_SDS_DUMMY170_OFFSET                                                           (0)
  #define RTL8380_SDS5_FIB_REG12_SDS_DUMMY170_MASK                                                             (0xFFFF << RTL8380_SDS5_FIB_REG12_SDS_DUMMY170_OFFSET)

#define RTL8380_SDS5_FIB_REG13_ADDR                                                                            (0xF934)
  #define RTL8380_SDS5_FIB_REG13_INDR_FUNC_OFFSET                                                              (14)
  #define RTL8380_SDS5_FIB_REG13_INDR_FUNC_MASK                                                                (0x3 << RTL8380_SDS5_FIB_REG13_INDR_FUNC_OFFSET)
  #define RTL8380_SDS5_FIB_REG13_DUMMY_REG13_1305_OFFSET                                                       (5)
  #define RTL8380_SDS5_FIB_REG13_DUMMY_REG13_1305_MASK                                                         (0x1FF << RTL8380_SDS5_FIB_REG13_DUMMY_REG13_1305_OFFSET)
  #define RTL8380_SDS5_FIB_REG13_INDR_DEVAD_OFFSET                                                             (0)
  #define RTL8380_SDS5_FIB_REG13_INDR_DEVAD_MASK                                                               (0x1F << RTL8380_SDS5_FIB_REG13_INDR_DEVAD_OFFSET)

#define RTL8380_SDS5_FIB_REG14_ADDR                                                                            (0xF938)
  #define RTL8380_SDS5_FIB_REG14_MMDRDBUS_OFFSET                                                               (0)
  #define RTL8380_SDS5_FIB_REG14_MMDRDBUS_MASK                                                                 (0xFFFF << RTL8380_SDS5_FIB_REG14_MMDRDBUS_OFFSET)

#define RTL8380_SDS5_FIB_REG15_ADDR                                                                            (0xF93C)
  #define RTL8380_SDS5_FIB_REG15_SDS_DUMMY171_OFFSET                                                           (0)
  #define RTL8380_SDS5_FIB_REG15_SDS_DUMMY171_MASK                                                             (0xFFFF << RTL8380_SDS5_FIB_REG15_SDS_DUMMY171_OFFSET)

#define RTL8380_SDS5_FIB_REG16_ADDR                                                                            (0xF940)
  #define RTL8380_SDS5_FIB_REG16_DIG_RG2X_OFFSET                                                               (0)
  #define RTL8380_SDS5_FIB_REG16_DIG_RG2X_MASK                                                                 (0xFFFF << RTL8380_SDS5_FIB_REG16_DIG_RG2X_OFFSET)

#define RTL8380_SDS5_FIB_REG17_ADDR                                                                            (0xF944)
  #define RTL8380_SDS5_FIB_REG17_DIG_RG3X_OFFSET                                                               (0)
  #define RTL8380_SDS5_FIB_REG17_DIG_RG3X_MASK                                                                 (0xFFFF << RTL8380_SDS5_FIB_REG17_DIG_RG3X_OFFSET)

#define RTL8380_SDS5_FIB_REG18_ADDR                                                                            (0xF948)
  #define RTL8380_SDS5_FIB_REG18_DIG_RG4X_OFFSET                                                               (0)
  #define RTL8380_SDS5_FIB_REG18_DIG_RG4X_MASK                                                                 (0xFFFF << RTL8380_SDS5_FIB_REG18_DIG_RG4X_OFFSET)

#define RTL8380_SDS5_FIB_REG19_ADDR                                                                            (0xF94C)
  #define RTL8380_SDS5_FIB_REG19_DIG_RG5X_OFFSET                                                               (0)
  #define RTL8380_SDS5_FIB_REG19_DIG_RG5X_MASK                                                                 (0xFFFF << RTL8380_SDS5_FIB_REG19_DIG_RG5X_OFFSET)

#define RTL8380_SDS5_FIB_REG20_ADDR                                                                            (0xF950)
  #define RTL8380_SDS5_FIB_REG20_DIG_RG6X_OFFSET                                                               (0)
  #define RTL8380_SDS5_FIB_REG20_DIG_RG6X_MASK                                                                 (0xFFFF << RTL8380_SDS5_FIB_REG20_DIG_RG6X_OFFSET)

#define RTL8380_SDS5_FIB_REG21_ADDR                                                                            (0xF954)
  #define RTL8380_SDS5_FIB_REG21_DIG_RG7X_OFFSET                                                               (0)
  #define RTL8380_SDS5_FIB_REG21_DIG_RG7X_MASK                                                                 (0xFFFF << RTL8380_SDS5_FIB_REG21_DIG_RG7X_OFFSET)

#define RTL8380_SDS5_FIB_REG22_ADDR                                                                            (0xF958)
  #define RTL8380_SDS5_FIB_REG22_QSGM_TXCFG_PHY_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_REG22_QSGM_TXCFG_PHY_MASK                                                           (0xFFFF << RTL8380_SDS5_FIB_REG22_QSGM_TXCFG_PHY_OFFSET)

#define RTL8380_SDS5_FIB_REG23_ADDR                                                                            (0xF95C)
  #define RTL8380_SDS5_FIB_REG23_QSGM_TXCFG_MAC_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_REG23_QSGM_TXCFG_MAC_MASK                                                           (0xFFFF << RTL8380_SDS5_FIB_REG23_QSGM_TXCFG_MAC_OFFSET)

#define RTL8380_SDS5_FIB_REG24_ADDR                                                                            (0xF960)
  #define RTL8380_SDS5_FIB_REG24_REG_RX_TIMER_LPF_OFFSET                                                       (11)
  #define RTL8380_SDS5_FIB_REG24_REG_RX_TIMER_LPF_MASK                                                         (0x1F << RTL8380_SDS5_FIB_REG24_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8380_SDS5_FIB_REG24_DUMMY_OFFSET                                                                  (0)
  #define RTL8380_SDS5_FIB_REG24_DUMMY_MASK                                                                    (0x7FF << RTL8380_SDS5_FIB_REG24_DUMMY_OFFSET)

#define RTL8380_SDS5_FIB_REG25_ADDR                                                                            (0xF964)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_DRV_VLDON_OFFSET                                                       (13)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_DRV_VLDON_MASK                                                         (0x7 << RTL8380_SDS5_FIB_REG25_REG_TX_DRV_VLDON_OFFSET)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET                                                       (10)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_DRV_VLDOP_MASK                                                         (0x7 << RTL8380_SDS5_FIB_REG25_REG_TX_DRV_VLDOP_OFFSET)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET                                                       (9)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_NLDO_TIE1_MASK                                                         (0x1 << RTL8380_SDS5_FIB_REG25_REG_TX_NLDO_TIE1_OFFSET)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET                                                       (8)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_PLDO_TIE0_MASK                                                         (0x1 << RTL8380_SDS5_FIB_REG25_REG_TX_PLDO_TIE0_OFFSET)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET                                                (6)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_MASK                                                  (0x3 << RTL8380_SDS5_FIB_REG25_REG_TX_EN_EMPHAS_UNUSED_OFFSET)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET                                                       (0)
  #define RTL8380_SDS5_FIB_REG25_REG_TX_EN_EMPHAS_MASK                                                         (0x3F << RTL8380_SDS5_FIB_REG25_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8380_SDS5_FIB_REG26_ADDR                                                                            (0xF968)
  #define RTL8380_SDS5_FIB_REG26_SDS_DUMMY172_OFFSET                                                           (0)
  #define RTL8380_SDS5_FIB_REG26_SDS_DUMMY172_MASK                                                             (0xFFFF << RTL8380_SDS5_FIB_REG26_SDS_DUMMY172_OFFSET)

#define RTL8380_SDS5_FIB_REG27_ADDR                                                                            (0xF96C)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_BEAEN_OFFSET                                                           (15)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_BEAEN_MASK                                                             (0x1 << RTL8380_SDS5_FIB_REG27_REG_TX_BEAEN_OFFSET)
  #define RTL8380_SDS5_FIB_REG27_REG_FORCE_RCVDET_OFFSET                                                       (14)
  #define RTL8380_SDS5_FIB_REG27_REG_FORCE_RCVDET_MASK                                                         (0x1 << RTL8380_SDS5_FIB_REG27_REG_FORCE_RCVDET_OFFSET)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET                                                      (13)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_EN_VCM_RES_MASK                                                        (0x1 << RTL8380_SDS5_FIB_REG27_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET                                                   (12)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_SEL_CKRD_DUTY_MASK                                                     (0x1 << RTL8380_SDS5_FIB_REG27_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_SEL_VCM_OFFSET                                                         (10)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_SEL_VCM_MASK                                                           (0x3 << RTL8380_SDS5_FIB_REG27_REG_TX_SEL_VCM_OFFSET)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_EN_TEST_OFFSET                                                         (9)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_EN_TEST_MASK                                                           (0x1 << RTL8380_SDS5_FIB_REG27_REG_TX_EN_TEST_OFFSET)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_SWING25_OFFSET                                                         (8)
  #define RTL8380_SDS5_FIB_REG27_REG_TX_SWING25_MASK                                                           (0x1 << RTL8380_SDS5_FIB_REG27_REG_TX_SWING25_OFFSET)
  #define RTL8380_SDS5_FIB_REG27_DUMMY_OFFSET                                                                  (0)
  #define RTL8380_SDS5_FIB_REG27_DUMMY_MASK                                                                    (0xFF << RTL8380_SDS5_FIB_REG27_DUMMY_OFFSET)

#define RTL8380_SDS5_FIB_REG28_ADDR                                                                            (0xF970)
  #define RTL8380_SDS5_FIB_REG28_CFG_CONS1_MAX_OFFSET                                                          (12)
  #define RTL8380_SDS5_FIB_REG28_CFG_CONS1_MAX_MASK                                                            (0xF << RTL8380_SDS5_FIB_REG28_CFG_CONS1_MAX_OFFSET)
  #define RTL8380_SDS5_FIB_REG28_CFG_CONS0_MAX_OFFSET                                                          (8)
  #define RTL8380_SDS5_FIB_REG28_CFG_CONS0_MAX_MASK                                                            (0xF << RTL8380_SDS5_FIB_REG28_CFG_CONS0_MAX_OFFSET)
  #define RTL8380_SDS5_FIB_REG28_CFG_CNT_MIN_OFFSET                                                            (0)
  #define RTL8380_SDS5_FIB_REG28_CFG_CNT_MIN_MASK                                                              (0xFF << RTL8380_SDS5_FIB_REG28_CFG_CNT_MIN_OFFSET)

#define RTL8380_SDS5_FIB_REG29_ADDR                                                                            (0xF974)
  #define RTL8380_SDS5_FIB_REG29_CFG_AUTO_DET_ON_OFFSET                                                        (15)
  #define RTL8380_SDS5_FIB_REG29_CFG_AUTO_DET_ON_MASK                                                          (0x1 << RTL8380_SDS5_FIB_REG29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8380_SDS5_FIB_REG29_CFG_TOUT_MAX_OFFSET                                                           (9)
  #define RTL8380_SDS5_FIB_REG29_CFG_TOUT_MAX_MASK                                                             (0x3F << RTL8380_SDS5_FIB_REG29_CFG_TOUT_MAX_OFFSET)
  #define RTL8380_SDS5_FIB_REG29_CFG_STATE_TMR_OFFSET                                                          (5)
  #define RTL8380_SDS5_FIB_REG29_CFG_STATE_TMR_MASK                                                            (0xF << RTL8380_SDS5_FIB_REG29_CFG_STATE_TMR_OFFSET)
  #define RTL8380_SDS5_FIB_REG29_CFG_TEST_TMR_OFFSET                                                           (0)
  #define RTL8380_SDS5_FIB_REG29_CFG_TEST_TMR_MASK                                                             (0x1F << RTL8380_SDS5_FIB_REG29_CFG_TEST_TMR_OFFSET)

#define RTL8380_SDS5_FIB_REG30_ADDR                                                                            (0xF978)
  #define RTL8380_SDS5_FIB_REG30_CFG_RG30X1513_OFFSET                                                          (13)
  #define RTL8380_SDS5_FIB_REG30_CFG_RG30X1513_MASK                                                            (0x7 << RTL8380_SDS5_FIB_REG30_CFG_RG30X1513_OFFSET)
  #define RTL8380_SDS5_FIB_REG30_FIB100_DET_OFFSET                                                             (12)
  #define RTL8380_SDS5_FIB_REG30_FIB100_DET_MASK                                                               (0x1 << RTL8380_SDS5_FIB_REG30_FIB100_DET_OFFSET)
  #define RTL8380_SDS5_FIB_REG30_CFG_STATMR_LEVEL_OFFSET                                                       (11)
  #define RTL8380_SDS5_FIB_REG30_CFG_STATMR_LEVEL_MASK                                                         (0x1 << RTL8380_SDS5_FIB_REG30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8380_SDS5_FIB_REG30_CFG_CNTEN_OFFSET                                                              (10)
  #define RTL8380_SDS5_FIB_REG30_CFG_CNTEN_MASK                                                                (0x1 << RTL8380_SDS5_FIB_REG30_CFG_CNTEN_OFFSET)
  #define RTL8380_SDS5_FIB_REG30_CFG_CONSEN_OFFSET                                                             (9)
  #define RTL8380_SDS5_FIB_REG30_CFG_CONSEN_MASK                                                               (0x1 << RTL8380_SDS5_FIB_REG30_CFG_CONSEN_OFFSET)
  #define RTL8380_SDS5_FIB_REG30_CFG_STATMR_EN_OFFSET                                                          (8)
  #define RTL8380_SDS5_FIB_REG30_CFG_STATMR_EN_MASK                                                            (0x1 << RTL8380_SDS5_FIB_REG30_CFG_STATMR_EN_OFFSET)
  #define RTL8380_SDS5_FIB_REG30_CFG_LNK_ON_TMR_OFFSET                                                         (0)
  #define RTL8380_SDS5_FIB_REG30_CFG_LNK_ON_TMR_MASK                                                           (0xFF << RTL8380_SDS5_FIB_REG30_CFG_LNK_ON_TMR_OFFSET)

#define RTL8380_SDS_DUMMY173_ADDR                                                                              (0xF97C)
  #define RTL8380_SDS_DUMMY173_SDS_DUMMY173_OFFSET                                                             (0)
  #define RTL8380_SDS_DUMMY173_SDS_DUMMY173_MASK                                                               (0xFFFFFFFF << RTL8380_SDS_DUMMY173_SDS_DUMMY173_OFFSET)

/*
 * Feature: RTCT 
 */
#define RTL8380_RTCT_GLB_CTRL1_ADDR                                                                            (0xD360)
  #define RTL8380_RTCT_GLB_CTRL1_OPTION_TIMEOUT_OFFSET                                                         (20)
  #define RTL8380_RTCT_GLB_CTRL1_OPTION_TIMEOUT_MASK                                                           (0x1 << RTL8380_RTCT_GLB_CTRL1_OPTION_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT3_OFFSET                                                          (19)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT3_MASK                                                            (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT3_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT2_OFFSET                                                          (18)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT2_MASK                                                            (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT2_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT1_OFFSET                                                          (17)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT1_MASK                                                            (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT1_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT0_OFFSET                                                          (16)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT0_MASK                                                            (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_TIMEOUT0_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_SPECIAL_FAIL_EN1_OFFSET                                                       (13)
  #define RTL8380_RTCT_GLB_CTRL1_SPECIAL_FAIL_EN1_MASK                                                         (0x1 << RTL8380_RTCT_GLB_CTRL1_SPECIAL_FAIL_EN1_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_SPECIAL_FAIL_EN0_OFFSET                                                       (12)
  #define RTL8380_RTCT_GLB_CTRL1_SPECIAL_FAIL_EN0_MASK                                                         (0x1 << RTL8380_RTCT_GLB_CTRL1_SPECIAL_FAIL_EN0_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY24_27_OFFSET                                                       (11)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY24_27_MASK                                                         (0x1 << RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY24_27_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY16_23_OFFSET                                                       (10)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY16_23_MASK                                                         (0x1 << RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY16_23_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_INTPHY_APP_OFFSET                                                        (9)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_INTPHY_APP_MASK                                                          (0x1 << RTL8380_RTCT_GLB_CTRL1_TYPE_INTPHY_APP_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY0_7_OFFSET                                                         (8)
  #define RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY0_7_MASK                                                           (0x1 << RTL8380_RTCT_GLB_CTRL1_TYPE_EXTPHY0_7_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK3_OFFSET                                               (7)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK3_MASK                                                 (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK3_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK2_OFFSET                                               (6)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK2_MASK                                                 (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK2_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK1_OFFSET                                               (5)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK1_MASK                                                 (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK1_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK0_OFFSET                                               (4)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK0_MASK                                                 (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_SKIP_LKUPPORT_MASK0_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_ALL_READY_OFFSET                                                         (1)
  #define RTL8380_RTCT_GLB_CTRL1_RTCT_ALL_READY_MASK                                                           (0x1 << RTL8380_RTCT_GLB_CTRL1_RTCT_ALL_READY_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL1_EN_RTCT_OFFSET                                                                (0)
  #define RTL8380_RTCT_GLB_CTRL1_EN_RTCT_MASK                                                                  (0x1 << RTL8380_RTCT_GLB_CTRL1_EN_RTCT_OFFSET)

#define RTL8380_RTCT_GLB_CTRL2_ADDR                                                                            (0xD364)
  #define RTL8380_RTCT_GLB_CTRL2_RTCTBASEADDR_8218B_OFFSET                                                     (16)
  #define RTL8380_RTCT_GLB_CTRL2_RTCTBASEADDR_8218B_MASK                                                       (0xFFFF << RTL8380_RTCT_GLB_CTRL2_RTCTBASEADDR_8218B_OFFSET)
  #define RTL8380_RTCT_GLB_CTRL2_RTCTBASEADDR_INTENALPHY_OFFSET                                                (0)
  #define RTL8380_RTCT_GLB_CTRL2_RTCTBASEADDR_INTENALPHY_MASK                                                  (0xFFFF << RTL8380_RTCT_GLB_CTRL2_RTCTBASEADDR_INTENALPHY_OFFSET)

#define RTL8380_RTCT_TIMEOUT_ADDR                                                                              (0xD368)
  #define RTL8380_RTCT_TIMEOUT_P27_TIMEOUT_OFFSET                                                              (27)
  #define RTL8380_RTCT_TIMEOUT_P27_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P27_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P26_TIMEOUT_OFFSET                                                              (26)
  #define RTL8380_RTCT_TIMEOUT_P26_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P26_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P25_TIMEOUT_OFFSET                                                              (25)
  #define RTL8380_RTCT_TIMEOUT_P25_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P25_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P24_TIMEOUT_OFFSET                                                              (24)
  #define RTL8380_RTCT_TIMEOUT_P24_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P24_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P23_TIMEOUT_OFFSET                                                              (23)
  #define RTL8380_RTCT_TIMEOUT_P23_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P23_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P22_TIMEOUT_OFFSET                                                              (22)
  #define RTL8380_RTCT_TIMEOUT_P22_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P22_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P21_TIMEOUT_OFFSET                                                              (21)
  #define RTL8380_RTCT_TIMEOUT_P21_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P21_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P20_TIMEOUT_OFFSET                                                              (20)
  #define RTL8380_RTCT_TIMEOUT_P20_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P20_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P19_TIMEOUT_OFFSET                                                              (19)
  #define RTL8380_RTCT_TIMEOUT_P19_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P19_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P18_TIMEOUT_OFFSET                                                              (18)
  #define RTL8380_RTCT_TIMEOUT_P18_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P18_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P17_TIMEOUT_OFFSET                                                              (17)
  #define RTL8380_RTCT_TIMEOUT_P17_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P17_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P16_TIMEOUT_OFFSET                                                              (16)
  #define RTL8380_RTCT_TIMEOUT_P16_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P16_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P15_TIMEOUT_OFFSET                                                              (15)
  #define RTL8380_RTCT_TIMEOUT_P15_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P15_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P14_TIMEOUT_OFFSET                                                              (14)
  #define RTL8380_RTCT_TIMEOUT_P14_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P14_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P13_TIMEOUT_OFFSET                                                              (13)
  #define RTL8380_RTCT_TIMEOUT_P13_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P13_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P12_TIMEOUT_OFFSET                                                              (12)
  #define RTL8380_RTCT_TIMEOUT_P12_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P12_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P11_TIMEOUT_OFFSET                                                              (11)
  #define RTL8380_RTCT_TIMEOUT_P11_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P11_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P10_TIMEOUT_OFFSET                                                              (10)
  #define RTL8380_RTCT_TIMEOUT_P10_TIMEOUT_MASK                                                                (0x1 << RTL8380_RTCT_TIMEOUT_P10_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P9_TIMEOUT_OFFSET                                                               (9)
  #define RTL8380_RTCT_TIMEOUT_P9_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P9_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P8_TIMEOUT_OFFSET                                                               (8)
  #define RTL8380_RTCT_TIMEOUT_P8_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P8_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P7_TIMEOUT_OFFSET                                                               (7)
  #define RTL8380_RTCT_TIMEOUT_P7_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P7_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P6_TIMEOUT_OFFSET                                                               (6)
  #define RTL8380_RTCT_TIMEOUT_P6_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P6_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P5_TIMEOUT_OFFSET                                                               (5)
  #define RTL8380_RTCT_TIMEOUT_P5_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P5_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P4_TIMEOUT_OFFSET                                                               (4)
  #define RTL8380_RTCT_TIMEOUT_P4_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P4_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P3_TIMEOUT_OFFSET                                                               (3)
  #define RTL8380_RTCT_TIMEOUT_P3_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P3_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P2_TIMEOUT_OFFSET                                                               (2)
  #define RTL8380_RTCT_TIMEOUT_P2_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P2_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P1_TIMEOUT_OFFSET                                                               (1)
  #define RTL8380_RTCT_TIMEOUT_P1_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P1_TIMEOUT_OFFSET)
  #define RTL8380_RTCT_TIMEOUT_P0_TIMEOUT_OFFSET                                                               (0)
  #define RTL8380_RTCT_TIMEOUT_P0_TIMEOUT_MASK                                                                 (0x1 << RTL8380_RTCT_TIMEOUT_P0_TIMEOUT_OFFSET)

#define RTL8380_RTCT_MASK_ADDR                                                                                 (0xD36C)
  #define RTL8380_RTCT_MASK_P27_MASK_OFFSET                                                                    (27)
  #define RTL8380_RTCT_MASK_P27_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P27_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P26_MASK_OFFSET                                                                    (26)
  #define RTL8380_RTCT_MASK_P26_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P26_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P25_MASK_OFFSET                                                                    (25)
  #define RTL8380_RTCT_MASK_P25_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P25_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P24_MASK_OFFSET                                                                    (24)
  #define RTL8380_RTCT_MASK_P24_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P24_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P23_MASK_OFFSET                                                                    (23)
  #define RTL8380_RTCT_MASK_P23_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P23_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P22_MASK_OFFSET                                                                    (22)
  #define RTL8380_RTCT_MASK_P22_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P22_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P21_MASK_OFFSET                                                                    (21)
  #define RTL8380_RTCT_MASK_P21_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P21_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P20_MASK_OFFSET                                                                    (20)
  #define RTL8380_RTCT_MASK_P20_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P20_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P19_MASK_OFFSET                                                                    (19)
  #define RTL8380_RTCT_MASK_P19_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P19_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P18_MASK_OFFSET                                                                    (18)
  #define RTL8380_RTCT_MASK_P18_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P18_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P17_MASK_OFFSET                                                                    (17)
  #define RTL8380_RTCT_MASK_P17_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P17_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P16_MASK_OFFSET                                                                    (16)
  #define RTL8380_RTCT_MASK_P16_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P16_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P15_MASK_OFFSET                                                                    (15)
  #define RTL8380_RTCT_MASK_P15_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P15_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P14_MASK_OFFSET                                                                    (14)
  #define RTL8380_RTCT_MASK_P14_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P14_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P13_MASK_OFFSET                                                                    (13)
  #define RTL8380_RTCT_MASK_P13_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P13_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P12_MASK_OFFSET                                                                    (12)
  #define RTL8380_RTCT_MASK_P12_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P12_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P11_MASK_OFFSET                                                                    (11)
  #define RTL8380_RTCT_MASK_P11_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P11_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P10_MASK_OFFSET                                                                    (10)
  #define RTL8380_RTCT_MASK_P10_MASK_MASK                                                                      (0x1 << RTL8380_RTCT_MASK_P10_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P9_MASK_OFFSET                                                                     (9)
  #define RTL8380_RTCT_MASK_P9_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P9_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P8_MASK_OFFSET                                                                     (8)
  #define RTL8380_RTCT_MASK_P8_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P8_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P7_MASK_OFFSET                                                                     (7)
  #define RTL8380_RTCT_MASK_P7_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P7_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P6_MASK_OFFSET                                                                     (6)
  #define RTL8380_RTCT_MASK_P6_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P6_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P5_MASK_OFFSET                                                                     (5)
  #define RTL8380_RTCT_MASK_P5_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P5_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P4_MASK_OFFSET                                                                     (4)
  #define RTL8380_RTCT_MASK_P4_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P4_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P3_MASK_OFFSET                                                                     (3)
  #define RTL8380_RTCT_MASK_P3_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P3_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P2_MASK_OFFSET                                                                     (2)
  #define RTL8380_RTCT_MASK_P2_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P2_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P1_MASK_OFFSET                                                                     (1)
  #define RTL8380_RTCT_MASK_P1_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P1_MASK_OFFSET)
  #define RTL8380_RTCT_MASK_P0_MASK_OFFSET                                                                     (0)
  #define RTL8380_RTCT_MASK_P0_MASK_MASK                                                                       (0x1 << RTL8380_RTCT_MASK_P0_MASK_OFFSET)

#define RTL8380_RTCT_RESULT1_ADDR(port)                                                                        (0xD370 + (((port) << 2))) /* port: 0-27 */
  #define RTL8380_RTCT_RESULT1_CHD_NORMAL_OFFSET                                                               (29)
  #define RTL8380_RTCT_RESULT1_CHD_NORMAL_MASK                                                                 (0x1 << RTL8380_RTCT_RESULT1_CHD_NORMAL_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHD_SHORT_OFFSET                                                                (28)
  #define RTL8380_RTCT_RESULT1_CHD_SHORT_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHD_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHD_OPEN_OFFSET                                                                 (27)
  #define RTL8380_RTCT_RESULT1_CHD_OPEN_MASK                                                                   (0x1 << RTL8380_RTCT_RESULT1_CHD_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHD_MISMATCH_SHORT_OFFSET                                                       (26)
  #define RTL8380_RTCT_RESULT1_CHD_MISMATCH_SHORT_MASK                                                         (0x1 << RTL8380_RTCT_RESULT1_CHD_MISMATCH_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHD_MISMATCH_OPEN_OFFSET                                                        (25)
  #define RTL8380_RTCT_RESULT1_CHD_MISMATCH_OPEN_MASK                                                          (0x1 << RTL8380_RTCT_RESULT1_CHD_MISMATCH_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHD_LNDRV_OFFSET                                                                (24)
  #define RTL8380_RTCT_RESULT1_CHD_LNDRV_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHD_LNDRV_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHC_NORMAL_OFFSET                                                               (21)
  #define RTL8380_RTCT_RESULT1_CHC_NORMAL_MASK                                                                 (0x1 << RTL8380_RTCT_RESULT1_CHC_NORMAL_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHC_SHORT_OFFSET                                                                (20)
  #define RTL8380_RTCT_RESULT1_CHC_SHORT_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHC_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHC_OPEN_OFFSET                                                                 (19)
  #define RTL8380_RTCT_RESULT1_CHC_OPEN_MASK                                                                   (0x1 << RTL8380_RTCT_RESULT1_CHC_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHC_MISMATCH_SHORT_OFFSET                                                       (18)
  #define RTL8380_RTCT_RESULT1_CHC_MISMATCH_SHORT_MASK                                                         (0x1 << RTL8380_RTCT_RESULT1_CHC_MISMATCH_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHC_MISMATCH_OPEN_OFFSET                                                        (17)
  #define RTL8380_RTCT_RESULT1_CHC_MISMATCH_OPEN_MASK                                                          (0x1 << RTL8380_RTCT_RESULT1_CHC_MISMATCH_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHC_LNDRV_OFFSET                                                                (16)
  #define RTL8380_RTCT_RESULT1_CHC_LNDRV_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHC_LNDRV_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHB_NORMAL_OFFSET                                                               (13)
  #define RTL8380_RTCT_RESULT1_CHB_NORMAL_MASK                                                                 (0x1 << RTL8380_RTCT_RESULT1_CHB_NORMAL_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHB_SHORT_OFFSET                                                                (12)
  #define RTL8380_RTCT_RESULT1_CHB_SHORT_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHB_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHB_OPEN_OFFSET                                                                 (11)
  #define RTL8380_RTCT_RESULT1_CHB_OPEN_MASK                                                                   (0x1 << RTL8380_RTCT_RESULT1_CHB_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHB_MISMATCH_SHORT_OFFSET                                                       (10)
  #define RTL8380_RTCT_RESULT1_CHB_MISMATCH_SHORT_MASK                                                         (0x1 << RTL8380_RTCT_RESULT1_CHB_MISMATCH_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHB_MISMATCH_OPEN_OFFSET                                                        (9)
  #define RTL8380_RTCT_RESULT1_CHB_MISMATCH_OPEN_MASK                                                          (0x1 << RTL8380_RTCT_RESULT1_CHB_MISMATCH_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHB_LNDRV_OFFSET                                                                (8)
  #define RTL8380_RTCT_RESULT1_CHB_LNDRV_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHB_LNDRV_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHA_NORMAL_OFFSET                                                               (5)
  #define RTL8380_RTCT_RESULT1_CHA_NORMAL_MASK                                                                 (0x1 << RTL8380_RTCT_RESULT1_CHA_NORMAL_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHA_SHORT_OFFSET                                                                (4)
  #define RTL8380_RTCT_RESULT1_CHA_SHORT_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHA_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHA_OPEN_OFFSET                                                                 (3)
  #define RTL8380_RTCT_RESULT1_CHA_OPEN_MASK                                                                   (0x1 << RTL8380_RTCT_RESULT1_CHA_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHA_MISMATCH_SHORT_OFFSET                                                       (2)
  #define RTL8380_RTCT_RESULT1_CHA_MISMATCH_SHORT_MASK                                                         (0x1 << RTL8380_RTCT_RESULT1_CHA_MISMATCH_SHORT_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHA_MISMATCH_OPEN_OFFSET                                                        (1)
  #define RTL8380_RTCT_RESULT1_CHA_MISMATCH_OPEN_MASK                                                          (0x1 << RTL8380_RTCT_RESULT1_CHA_MISMATCH_OPEN_OFFSET)
  #define RTL8380_RTCT_RESULT1_CHA_LNDRV_OFFSET                                                                (0)
  #define RTL8380_RTCT_RESULT1_CHA_LNDRV_MASK                                                                  (0x1 << RTL8380_RTCT_RESULT1_CHA_LNDRV_OFFSET)

#define RTL8380_RTCT_RESULT2_ADDR(port)                                                                        (0xD3E0 + (((port) << 2))) /* port: 0-27 */
  #define RTL8380_RTCT_RESULT2_CHB_MAXINDEX_OFFSET                                                             (16)
  #define RTL8380_RTCT_RESULT2_CHB_MAXINDEX_MASK                                                               (0x3FFF << RTL8380_RTCT_RESULT2_CHB_MAXINDEX_OFFSET)
  #define RTL8380_RTCT_RESULT2_CHA_MAXINDEX_OFFSET                                                             (0)
  #define RTL8380_RTCT_RESULT2_CHA_MAXINDEX_MASK                                                               (0x3FFF << RTL8380_RTCT_RESULT2_CHA_MAXINDEX_OFFSET)

#define RTL8380_RTCT_RESULT3_ADDR(port)                                                                        (0xD450 + (((port) << 2))) /* port: 0-27 */
  #define RTL8380_RTCT_RESULT3_CHD_MAXINDEX_OFFSET                                                             (16)
  #define RTL8380_RTCT_RESULT3_CHD_MAXINDEX_MASK                                                               (0x3FFF << RTL8380_RTCT_RESULT3_CHD_MAXINDEX_OFFSET)
  #define RTL8380_RTCT_RESULT3_CHC_MAXINDEX_OFFSET                                                             (0)
  #define RTL8380_RTCT_RESULT3_CHC_MAXINDEX_MASK                                                               (0x3FFF << RTL8380_RTCT_RESULT3_CHC_MAXINDEX_OFFSET)

#define RTL8380_RTCT_LED_RESULT_ADDR                                                                           (0xD4C0)
  #define RTL8380_RTCT_LED_RESULT_RTCT_LED_RESULT_27_0_OFFSET                                                  (0)
  #define RTL8380_RTCT_LED_RESULT_RTCT_LED_RESULT_27_0_MASK                                                    (0xFFFFFFF << RTL8380_RTCT_LED_RESULT_RTCT_LED_RESULT_27_0_OFFSET)

/*
 * Feature: Power Saving 
 */
#define RTL8380_EEE_TX_CTRL_ADDR                                                                               (0xB7E0)
  #define RTL8380_EEE_TX_CTRL_REALTX_SEL_OFFSET                                                                (24)
  #define RTL8380_EEE_TX_CTRL_REALTX_SEL_MASK                                                                  (0x1 << RTL8380_EEE_TX_CTRL_REALTX_SEL_OFFSET)
  #define RTL8380_EEE_TX_CTRL_LOW_Q_THR_OFFSET                                                                 (8)
  #define RTL8380_EEE_TX_CTRL_LOW_Q_THR_MASK                                                                   (0xFFFF << RTL8380_EEE_TX_CTRL_LOW_Q_THR_OFFSET)
  #define RTL8380_EEE_TX_CTRL_HIGH_Q_OFFSET                                                                    (0)
  #define RTL8380_EEE_TX_CTRL_HIGH_Q_MASK                                                                      (0xFF << RTL8380_EEE_TX_CTRL_HIGH_Q_OFFSET)

#define RTL8380_EEE_TX_SEL_CTRL0_ADDR                                                                          (0xA9F8)
  #define RTL8380_EEE_TX_SEL_CTRL0_TX_LPI_MINIPG_100M_OFFSET                                                   (16)
  #define RTL8380_EEE_TX_SEL_CTRL0_TX_LPI_MINIPG_100M_MASK                                                     (0xFFFF << RTL8380_EEE_TX_SEL_CTRL0_TX_LPI_MINIPG_100M_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL0_WAIT_RX_IDLE_TIMER_GELITE_OFFSET                                            (8)
  #define RTL8380_EEE_TX_SEL_CTRL0_WAIT_RX_IDLE_TIMER_GELITE_MASK                                              (0xFF << RTL8380_EEE_TX_SEL_CTRL0_WAIT_RX_IDLE_TIMER_GELITE_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL0_WAIT_RX_IDLE_GELITE_OFFSET                                                  (7)
  #define RTL8380_EEE_TX_SEL_CTRL0_WAIT_RX_IDLE_GELITE_MASK                                                    (0x1 << RTL8380_EEE_TX_SEL_CTRL0_WAIT_RX_IDLE_GELITE_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL0_CFG_DEFER_EN_OFFSET                                                         (6)
  #define RTL8380_EEE_TX_SEL_CTRL0_CFG_DEFER_EN_MASK                                                           (0x1 << RTL8380_EEE_TX_SEL_CTRL0_CFG_DEFER_EN_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL0_MULTIWAKE_INTLV_OFFSET                                                      (4)
  #define RTL8380_EEE_TX_SEL_CTRL0_MULTIWAKE_INTLV_MASK                                                        (0x3 << RTL8380_EEE_TX_SEL_CTRL0_MULTIWAKE_INTLV_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL0_MULTIWAKE_EN_OFFSET                                                         (3)
  #define RTL8380_EEE_TX_SEL_CTRL0_MULTIWAKE_EN_MASK                                                           (0x1 << RTL8380_EEE_TX_SEL_CTRL0_MULTIWAKE_EN_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL0_LINK_UP_DELAY_OFFSET                                                        (1)
  #define RTL8380_EEE_TX_SEL_CTRL0_LINK_UP_DELAY_MASK                                                          (0x3 << RTL8380_EEE_TX_SEL_CTRL0_LINK_UP_DELAY_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL0_TX_WAKE_SEL_OFFSET                                                          (0)
  #define RTL8380_EEE_TX_SEL_CTRL0_TX_WAKE_SEL_MASK                                                            (0x1 << RTL8380_EEE_TX_SEL_CTRL0_TX_WAKE_SEL_OFFSET)

#define RTL8380_EEE_TX_SEL_CTRL1_ADDR                                                                          (0xA9FC)
  #define RTL8380_EEE_TX_SEL_CTRL1_TX_LPI_MINIPG_GELITE_OFFSET                                                 (16)
  #define RTL8380_EEE_TX_SEL_CTRL1_TX_LPI_MINIPG_GELITE_MASK                                                   (0xFFFF << RTL8380_EEE_TX_SEL_CTRL1_TX_LPI_MINIPG_GELITE_OFFSET)
  #define RTL8380_EEE_TX_SEL_CTRL1_TX_LPI_MINIPG_GIGA_OFFSET                                                   (0)
  #define RTL8380_EEE_TX_SEL_CTRL1_TX_LPI_MINIPG_GIGA_MASK                                                     (0xFFFF << RTL8380_EEE_TX_SEL_CTRL1_TX_LPI_MINIPG_GIGA_OFFSET)

#define RTL8380_EEE_TX_TIMER_100M_CTRL_ADDR                                                                    (0xAA00)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_WAIT_RX_IDLE_TIMER_GIGA_OFFSET                                        (24)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_WAIT_RX_IDLE_TIMER_GIGA_MASK                                          (0xFF << RTL8380_EEE_TX_TIMER_100M_CTRL_WAIT_RX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_WAIT_RX_IDLE_GIGA_OFFSET                                              (23)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_WAIT_RX_IDLE_GIGA_MASK                                                (0x1 << RTL8380_EEE_TX_TIMER_100M_CTRL_WAIT_RX_IDLE_GIGA_OFFSET)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_TX_DELAY_TIMER_100M_OFFSET                                            (8)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_TX_DELAY_TIMER_100M_MASK                                              (0xFFF << RTL8380_EEE_TX_TIMER_100M_CTRL_TX_DELAY_TIMER_100M_OFFSET)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_100M_OFFSET                                             (0)
  #define RTL8380_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_100M_MASK                                               (0xFF << RTL8380_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_100M_OFFSET)

#define RTL8380_EEE_TX_TIMER_GIGA_CTRL_ADDR                                                                    (0xAA04)
  #define RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GIGA_OFFSET                                       (24)
  #define RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GIGA_MASK                                         (0xFF << RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GIGA_OFFSET)
  #define RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_DELAY_TIMER_GIGA_OFFSET                                            (8)
  #define RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_DELAY_TIMER_GIGA_MASK                                              (0xFFF << RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_DELAY_TIMER_GIGA_OFFSET)
  #define RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GIGA_OFFSET                                             (0)
  #define RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GIGA_MASK                                               (0xFF << RTL8380_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GIGA_OFFSET)

#define RTL8380_EEE_TX_TIMER_GELITE_CTRL_ADDR                                                                  (0xAA08)
  #define RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET                                   (24)
  #define RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_MASK                                     (0xFF << RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET)
  #define RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_DELAY_TIMER_GELITE_OFFSET                                        (8)
  #define RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_DELAY_TIMER_GELITE_MASK                                          (0xFFF << RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_DELAY_TIMER_GELITE_OFFSET)
  #define RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET                                         (0)
  #define RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_MASK                                           (0xFF << RTL8380_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET)

#define RTL8380_EEE_CLK_STOP_CTRL_ADDR                                                                         (0x148)
  #define RTL8380_EEE_CLK_STOP_CTRL_P26_EEE_GTXC_GATE_SEL_OFFSET                                               (1)
  #define RTL8380_EEE_CLK_STOP_CTRL_P26_EEE_GTXC_GATE_SEL_MASK                                                 (0xF << RTL8380_EEE_CLK_STOP_CTRL_P26_EEE_GTXC_GATE_SEL_OFFSET)
  #define RTL8380_EEE_CLK_STOP_CTRL_P26_EEE_GTXC_GATE_EN_OFFSET                                                (0)
  #define RTL8380_EEE_CLK_STOP_CTRL_P26_EEE_GTXC_GATE_EN_MASK                                                  (0x1 << RTL8380_EEE_CLK_STOP_CTRL_P26_EEE_GTXC_GATE_EN_OFFSET)

#define RTL8380_EEE_PORT_TX_EN_ADDR(port)                                                                      (0x14C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_EEE_PORT_TX_EN_EEE_TX_EN_OFFSET(port)                                                        (port % 0x1D)
  #define RTL8380_EEE_PORT_TX_EN_EEE_TX_EN_MASK(port)                                                          (0x1 << RTL8380_EEE_PORT_TX_EN_EEE_TX_EN_OFFSET(port))

#define RTL8380_EEE_PORT_RX_EN_ADDR(port)                                                                      (0x150 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_EEE_PORT_RX_EN_EEE_RX_EN_OFFSET(port)                                                        (port % 0x1D)
  #define RTL8380_EEE_PORT_RX_EN_EEE_RX_EN_MASK(port)                                                          (0x1 << RTL8380_EEE_PORT_RX_EN_EEE_RX_EN_OFFSET(port))

#define RTL8380_EEE_EEEP_PORT_TX_STS_ADDR(port)                                                                (0x154 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_EEE_EEEP_PORT_TX_STS_EEE_EEEP_TX_STS_OFFSET(port)                                            (port % 0x1D)
  #define RTL8380_EEE_EEEP_PORT_TX_STS_EEE_EEEP_TX_STS_MASK(port)                                              (0x1 << RTL8380_EEE_EEEP_PORT_TX_STS_EEE_EEEP_TX_STS_OFFSET(port))

#define RTL8380_EEE_EEEP_PORT_RX_STS_ADDR(port)                                                                (0x158 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_EEE_EEEP_PORT_RX_STS_EEE_EEEP_RX_STS_OFFSET(port)                                            (port % 0x1D)
  #define RTL8380_EEE_EEEP_PORT_RX_STS_EEE_EEEP_RX_STS_MASK(port)                                              (0x1 << RTL8380_EEE_EEEP_PORT_RX_STS_EEE_EEEP_RX_STS_OFFSET(port))

#define RTL8380_EEEP_PORT_TX_EN_CTRL_ADDR(port)                                                                (0x15C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_EEEP_PORT_TX_EN_CTRL_EEEP_TX_EN_OFFSET(port)                                                 (port % 0x1D)
  #define RTL8380_EEEP_PORT_TX_EN_CTRL_EEEP_TX_EN_MASK(port)                                                   (0x1 << RTL8380_EEEP_PORT_TX_EN_CTRL_EEEP_TX_EN_OFFSET(port))

#define RTL8380_EEEP_PORT_RX_EN_CTRL_ADDR(port)                                                                (0x160 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_EEEP_PORT_RX_EN_CTRL_EEEP_RX_EN_OFFSET(port)                                                 (port % 0x1D)
  #define RTL8380_EEEP_PORT_RX_EN_CTRL_EEEP_RX_EN_MASK(port)                                                   (0x1 << RTL8380_EEEP_PORT_RX_EN_CTRL_EEEP_RX_EN_OFFSET(port))

#define RTL8380_EEEP_TIMER_UNIT_CTRL_ADDR                                                                      (0xAA0C)
  #define RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET                                                  (4)
  #define RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_MASK                                                    (0x3 << RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET)
  #define RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET                                                  (2)
  #define RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_MASK                                                    (0x3 << RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET)
  #define RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET                                                  (0)
  #define RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_MASK                                                    (0x3 << RTL8380_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET)

#define RTL8380_EEEP_TX_100M_CTRL_ADDR                                                                         (0xAA10)
  #define RTL8380_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_OFFSET                                                    (9)
  #define RTL8380_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_MASK                                                      (0xFFFF << RTL8380_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_OFFSET)
  #define RTL8380_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_OFFSET                                                  (1)
  #define RTL8380_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_MASK                                                    (0xFF << RTL8380_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_OFFSET)
  #define RTL8380_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_OFFSET                                                     (0)
  #define RTL8380_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_MASK                                                       (0x1 << RTL8380_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_OFFSET)

#define RTL8380_EEEP_TX_500M_CTRL_ADDR                                                                         (0xAA14)
  #define RTL8380_EEEP_TX_500M_CTRL_TX_RATE_THR_500M_OFFSET                                                    (9)
  #define RTL8380_EEEP_TX_500M_CTRL_TX_RATE_THR_500M_MASK                                                      (0xFFFF << RTL8380_EEEP_TX_500M_CTRL_TX_RATE_THR_500M_OFFSET)
  #define RTL8380_EEEP_TX_500M_CTRL_TX_RATE_TIMER_500M_OFFSET                                                  (1)
  #define RTL8380_EEEP_TX_500M_CTRL_TX_RATE_TIMER_500M_MASK                                                    (0xFF << RTL8380_EEEP_TX_500M_CTRL_TX_RATE_TIMER_500M_OFFSET)
  #define RTL8380_EEEP_TX_500M_CTRL_TX_RATE_EN_500M_OFFSET                                                     (0)
  #define RTL8380_EEEP_TX_500M_CTRL_TX_RATE_EN_500M_MASK                                                       (0x1 << RTL8380_EEEP_TX_500M_CTRL_TX_RATE_EN_500M_OFFSET)

#define RTL8380_EEEP_TX_GIGA_CTRL_ADDR                                                                         (0xAA18)
  #define RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET                                                    (9)
  #define RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_MASK                                                      (0xFFFF << RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET)
  #define RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET                                                  (1)
  #define RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_MASK                                                    (0xFF << RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET)
  #define RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET                                                     (0)
  #define RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_MASK                                                       (0x1 << RTL8380_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET)

#define RTL8380_EEEP_TX_WAKE_TIMER_CTRL_ADDR                                                                   (0xAA1C)
  #define RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_MASK                                              (0xFF << RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET)
  #define RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET                                            (8)
  #define RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_MASK                                              (0xFF << RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET)
  #define RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET                                            (0)
  #define RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL8380_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET)

#define RTL8380_EEEP_RX_RATE_100M_CTRL_ADDR                                                                    (0xAA20)
  #define RTL8380_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET                                               (8)
  #define RTL8380_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_MASK                                                 (0xFFFF << RTL8380_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET)
  #define RTL8380_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET                                             (0)
  #define RTL8380_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_MASK                                               (0xFF << RTL8380_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET)

#define RTL8380_EEEP_RX_RATE_500M_CTRL_ADDR                                                                    (0xAA24)
  #define RTL8380_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET                                               (8)
  #define RTL8380_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_MASK                                                 (0xFFFF << RTL8380_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET)
  #define RTL8380_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET                                             (0)
  #define RTL8380_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_MASK                                               (0xFF << RTL8380_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET)

#define RTL8380_EEEP_RX_RATE_GIGA_CTRL_ADDR                                                                    (0xAA28)
  #define RTL8380_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET                                               (8)
  #define RTL8380_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_MASK                                                 (0xFFFF << RTL8380_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET)
  #define RTL8380_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET                                             (0)
  #define RTL8380_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_MASK                                               (0xFF << RTL8380_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET)

#define RTL8380_EEEP_RX_SLEEP_STEP_CTRL_ADDR                                                                   (0xAA2C)
  #define RTL8380_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET                                             (0)
  #define RTL8380_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_MASK                                               (0xFF << RTL8380_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET)

#define RTL8380_EEEP_RX_TIMER_100M_CTRL_ADDR                                                                   (0xAA30)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET                                            (24)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET                                       (16)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_MASK                                         (0xFF << RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET                                           (8)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_MASK                                             (0xFF << RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET                                        (0)
  #define RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_MASK                                          (0xFF << RTL8380_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET)

#define RTL8380_EEEP_RX_TIMER_500M_CTRL0_ADDR                                                                  (0xAA34)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET                                    (24)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_MASK                                      (0xFF << RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET                                      (16)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_MASK                                        (0xFF << RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET                                          (8)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_MASK                                            (0xFF << RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET                                       (0)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_MASK                                         (0xFF << RTL8380_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET)

#define RTL8380_EEEP_RX_TIMER_500M_CTRL1_ADDR                                                                  (0xAA38)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET                                     (0)
  #define RTL8380_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_MASK                                       (0xFF << RTL8380_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET)

#define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_ADDR                                                                  (0xAA3C)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET                                    (24)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_MASK                                      (0xFF << RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET                                      (16)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_MASK                                        (0xFF << RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET                                          (8)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_MASK                                            (0xFF << RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET                                       (0)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_MASK                                         (0xFF << RTL8380_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET)

#define RTL8380_EEEP_RX_TIMER_GIGA_CTRL1_ADDR                                                                  (0xAA40)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET                                     (0)
  #define RTL8380_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_MASK                                       (0xFF << RTL8380_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET)

#define RTL8380_EEEP_RX_IDLE_TIMER_CTRL_ADDR                                                                   (0xAA44)
  #define RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET)
  #define RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL8380_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET)

#define RTL8380_EEEP_TX_IDLE_TIMER_CTRL_ADDR                                                                   (0xAA48)
  #define RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET)
  #define RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL8380_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET)

#define RTL8380_EEEP_GBL_CTRL_ADDR                                                                             (0xAA4C)
  #define RTL8380_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET                                                           (0)
  #define RTL8380_EEEP_GBL_CTRL_EEEP_SLAVE_EN_MASK                                                             (0x1 << RTL8380_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET)

#define RTL8380_EEEP_PORT_CTRL_ADDR(port)                                                                      (0xD56C + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_EEEP_PORT_CTRL_EEEP_1000M_EN_OFFSET                                                          (2)
  #define RTL8380_EEEP_PORT_CTRL_EEEP_1000M_EN_MASK                                                            (0x1 << RTL8380_EEEP_PORT_CTRL_EEEP_1000M_EN_OFFSET)
  #define RTL8380_EEEP_PORT_CTRL_EEEP_500M_EN_OFFSET                                                           (1)
  #define RTL8380_EEEP_PORT_CTRL_EEEP_500M_EN_MASK                                                             (0x1 << RTL8380_EEEP_PORT_CTRL_EEEP_500M_EN_OFFSET)
  #define RTL8380_EEEP_PORT_CTRL_EEEP_100M_EN_OFFSET                                                           (0)
  #define RTL8380_EEEP_PORT_CTRL_EEEP_100M_EN_MASK                                                             (0x1 << RTL8380_EEEP_PORT_CTRL_EEEP_100M_EN_OFFSET)

#define RTL8380_POWER_SAVING_CTRL_0_ADDR                                                                       (0x164)
  #define RTL8380_POWER_SAVING_CTRL_0_ALLPORT_MASK_OFFSET                                                      (0)
  #define RTL8380_POWER_SAVING_CTRL_0_ALLPORT_MASK_MASK                                                        (0xFFFFFFF << RTL8380_POWER_SAVING_CTRL_0_ALLPORT_MASK_OFFSET)

#define RTL8380_POWER_SAVING_CTRL_1_ADDR                                                                       (0x168)
  #define RTL8380_POWER_SAVING_CTRL_1_SYSCLK_GATE_EN_OFFSET                                                    (31)
  #define RTL8380_POWER_SAVING_CTRL_1_SYSCLK_GATE_EN_MASK                                                      (0x1 << RTL8380_POWER_SAVING_CTRL_1_SYSCLK_GATE_EN_OFFSET)
  #define RTL8380_POWER_SAVING_CTRL_1_SYSCLK_GATE_MXDLY_OFFSET                                                 (0)
  #define RTL8380_POWER_SAVING_CTRL_1_SYSCLK_GATE_MXDLY_MASK                                                   (0xFFFF << RTL8380_POWER_SAVING_CTRL_1_SYSCLK_GATE_MXDLY_OFFSET)

#define RTL8380_POWER_SAVING_CTRL_2_ADDR                                                                       (0x16C)
  #define RTL8380_POWER_SAVING_CTRL_2_LINKID_GATCLK_EN_OFFSET                                                  (31)
  #define RTL8380_POWER_SAVING_CTRL_2_LINKID_GATCLK_EN_MASK                                                    (0x1 << RTL8380_POWER_SAVING_CTRL_2_LINKID_GATCLK_EN_OFFSET)
  #define RTL8380_POWER_SAVING_CTRL_2_LINKID_TIME_OFFSET                                                       (0)
  #define RTL8380_POWER_SAVING_CTRL_2_LINKID_TIME_MASK                                                         (0xFFFF << RTL8380_POWER_SAVING_CTRL_2_LINKID_TIME_OFFSET)

#define RTL8380_POWER_SAVING_CTRL_3_ADDR                                                                       (0x170)
  #define RTL8380_POWER_SAVING_CTRL_3_SRAM_PWRCUT_EN_OFFSET                                                    (2)
  #define RTL8380_POWER_SAVING_CTRL_3_SRAM_PWRCUT_EN_MASK                                                      (0x1 << RTL8380_POWER_SAVING_CTRL_3_SRAM_PWRCUT_EN_OFFSET)
  #define RTL8380_POWER_SAVING_CTRL_3_DIS_DN_SYSCLK_OFFSET                                                     (1)
  #define RTL8380_POWER_SAVING_CTRL_3_DIS_DN_SYSCLK_MASK                                                       (0x1 << RTL8380_POWER_SAVING_CTRL_3_DIS_DN_SYSCLK_OFFSET)
  #define RTL8380_POWER_SAVING_CTRL_3_CPU_SLEEP_OFFSET                                                         (0)
  #define RTL8380_POWER_SAVING_CTRL_3_CPU_SLEEP_MASK                                                           (0x1 << RTL8380_POWER_SAVING_CTRL_3_CPU_SLEEP_OFFSET)

#define RTL8380_POWER_SAVING_CTRL_4_ADDR                                                                       (0x174)
  #define RTL8380_POWER_SAVING_CTRL_4_REG_ACCESS_EN_OFFSET                                                     (0)
  #define RTL8380_POWER_SAVING_CTRL_4_REG_ACCESS_EN_MASK                                                       (0x1 << RTL8380_POWER_SAVING_CTRL_4_REG_ACCESS_EN_OFFSET)

#define RTL8380_DMY_REG6_REGACC_PROTECT_ADDR                                                                   (0x178)
  #define RTL8380_DMY_REG6_REGACC_PROTECT_PORTGROUP_REGACC_PROTECT_OFFSET                                      (0)
  #define RTL8380_DMY_REG6_REGACC_PROTECT_PORTGROUP_REGACC_PROTECT_MASK                                        (0xFFFFFFFF << RTL8380_DMY_REG6_REGACC_PROTECT_PORTGROUP_REGACC_PROTECT_OFFSET)

#define RTL8380_DMY_REG41_ADDR                                                                                 (0xAA50)
  #define RTL8380_DMY_REG41_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG41_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG41_DUMMY_OFFSET)

/*
 * Feature: System Clock 
 */
/*
 * Feature: PTP (Precision Time Protocol) 
 */
#define RTL8380_PTP_GLB_CTRL0_ADDR                                                                             (0xE3E0)
  #define RTL8380_PTP_GLB_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL0_PTP_TIME_NSEC_L_OFFSET                                                         (0)
  #define RTL8380_PTP_GLB_CTRL0_PTP_TIME_NSEC_L_MASK                                                           (0xFFFF << RTL8380_PTP_GLB_CTRL0_PTP_TIME_NSEC_L_OFFSET)

#define RTL8380_PTP_GLB_CTRL1_ADDR                                                                             (0xE3E4)
  #define RTL8380_PTP_GLB_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL1_EXEC_OFFSET                                                                    (15)
  #define RTL8380_PTP_GLB_CTRL1_EXEC_MASK                                                                      (0x1 << RTL8380_PTP_GLB_CTRL1_EXEC_OFFSET)
  #define RTL8380_PTP_GLB_CTRL1_PTP_DUMMY0_OFFSET                                                              (14)
  #define RTL8380_PTP_GLB_CTRL1_PTP_DUMMY0_MASK                                                                (0x1 << RTL8380_PTP_GLB_CTRL1_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_GLB_CTRL1_CMD_OFFSET                                                                     (12)
  #define RTL8380_PTP_GLB_CTRL1_CMD_MASK                                                                       (0x3 << RTL8380_PTP_GLB_CTRL1_CMD_OFFSET)
  #define RTL8380_PTP_GLB_CTRL1_PTP_DUMMY1_OFFSET                                                              (11)
  #define RTL8380_PTP_GLB_CTRL1_PTP_DUMMY1_MASK                                                                (0x1 << RTL8380_PTP_GLB_CTRL1_PTP_DUMMY1_OFFSET)
  #define RTL8380_PTP_GLB_CTRL1_PTP_TIME_NSEC_H_OFFSET                                                         (0)
  #define RTL8380_PTP_GLB_CTRL1_PTP_TIME_NSEC_H_MASK                                                           (0x7FF << RTL8380_PTP_GLB_CTRL1_PTP_TIME_NSEC_H_OFFSET)

#define RTL8380_PTP_GLB_CTRL2_ADDR                                                                             (0xE3E8)
  #define RTL8380_PTP_GLB_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL2_PTP_TIME_SEC_L_OFFSET                                                          (0)
  #define RTL8380_PTP_GLB_CTRL2_PTP_TIME_SEC_L_MASK                                                            (0xFFFF << RTL8380_PTP_GLB_CTRL2_PTP_TIME_SEC_L_OFFSET)

#define RTL8380_PTP_GLB_CTRL3_ADDR                                                                             (0xE3EC)
  #define RTL8380_PTP_GLB_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL3_PTP_TIME_SEC_H_OFFSET                                                          (0)
  #define RTL8380_PTP_GLB_CTRL3_PTP_TIME_SEC_H_MASK                                                            (0xFFFF << RTL8380_PTP_GLB_CTRL3_PTP_TIME_SEC_H_OFFSET)

#define RTL8380_PTP_GLB_CTRL4_ADDR                                                                             (0xE3F0)
  #define RTL8380_PTP_GLB_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL4_PTP_DUMMY0_OFFSET                                                              (3)
  #define RTL8380_PTP_GLB_CTRL4_PTP_DUMMY0_MASK                                                                (0x1FFF << RTL8380_PTP_GLB_CTRL4_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_GLB_CTRL4_CFG_TIMER_EN_FORCE_OFFSET                                                      (2)
  #define RTL8380_PTP_GLB_CTRL4_CFG_TIMER_EN_FORCE_MASK                                                        (0x1 << RTL8380_PTP_GLB_CTRL4_CFG_TIMER_EN_FORCE_OFFSET)
  #define RTL8380_PTP_GLB_CTRL4_CFG_TIMER_1588_EN_OFFSET                                                       (1)
  #define RTL8380_PTP_GLB_CTRL4_CFG_TIMER_1588_EN_MASK                                                         (0x1 << RTL8380_PTP_GLB_CTRL4_CFG_TIMER_1588_EN_OFFSET)
  #define RTL8380_PTP_GLB_CTRL4_CFG_CLK_SRC_OFFSET                                                             (0)
  #define RTL8380_PTP_GLB_CTRL4_CFG_CLK_SRC_MASK                                                               (0x1 << RTL8380_PTP_GLB_CTRL4_CFG_CLK_SRC_OFFSET)

#define RTL8380_PTP_GLB_CTRL5_ADDR                                                                             (0xE3F4)
  #define RTL8380_PTP_GLB_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL5_OTAG_TPID_OFFSET                                                               (0)
  #define RTL8380_PTP_GLB_CTRL5_OTAG_TPID_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL5_OTAG_TPID_OFFSET)

#define RTL8380_PTP_GLB_CTRL6_ADDR                                                                             (0xE3F8)
  #define RTL8380_PTP_GLB_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL6_ITAG_TPID_OFFSET                                                               (0)
  #define RTL8380_PTP_GLB_CTRL6_ITAG_TPID_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL6_ITAG_TPID_OFFSET)

#define RTL8380_PTP_GLB_CTRL7_ADDR                                                                             (0xE3FC)
  #define RTL8380_PTP_GLB_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL7_MAC_ADDR_L_OFFSET                                                              (0)
  #define RTL8380_PTP_GLB_CTRL7_MAC_ADDR_L_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL7_MAC_ADDR_L_OFFSET)

#define RTL8380_PTP_GLB_CTRL8_ADDR                                                                             (0xE400)
  #define RTL8380_PTP_GLB_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL8_MAC_ADDR_M_OFFSET                                                              (0)
  #define RTL8380_PTP_GLB_CTRL8_MAC_ADDR_M_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL8_MAC_ADDR_M_OFFSET)

#define RTL8380_PTP_GLB_CTRL9_ADDR                                                                             (0xE404)
  #define RTL8380_PTP_GLB_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_GLB_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_GLB_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL9_MAC_ADDR_H_OFFSET                                                              (0)
  #define RTL8380_PTP_GLB_CTRL9_MAC_ADDR_H_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL9_MAC_ADDR_H_OFFSET)

#define RTL8380_PTP_GLB_CTRL10_ADDR                                                                            (0xE408)
  #define RTL8380_PTP_GLB_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_GLB_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL10_RD_PTP_TIME_NSEC_L_OFFSET                                                     (0)
  #define RTL8380_PTP_GLB_CTRL10_RD_PTP_TIME_NSEC_L_MASK                                                       (0xFFFF << RTL8380_PTP_GLB_CTRL10_RD_PTP_TIME_NSEC_L_OFFSET)

#define RTL8380_PTP_GLB_CTRL11_ADDR                                                                            (0xE40C)
  #define RTL8380_PTP_GLB_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_GLB_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL11_PTP_DUMMY0_OFFSET                                                             (11)
  #define RTL8380_PTP_GLB_CTRL11_PTP_DUMMY0_MASK                                                               (0x1F << RTL8380_PTP_GLB_CTRL11_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_GLB_CTRL11_RD_PTP_TIME_NSEC_H_OFFSET                                                     (0)
  #define RTL8380_PTP_GLB_CTRL11_RD_PTP_TIME_NSEC_H_MASK                                                       (0x7FF << RTL8380_PTP_GLB_CTRL11_RD_PTP_TIME_NSEC_H_OFFSET)

#define RTL8380_PTP_GLB_CTRL12_ADDR                                                                            (0xE410)
  #define RTL8380_PTP_GLB_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_GLB_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL12_RD_PTP_TIME_SEC_L_OFFSET                                                      (0)
  #define RTL8380_PTP_GLB_CTRL12_RD_PTP_TIME_SEC_L_MASK                                                        (0xFFFF << RTL8380_PTP_GLB_CTRL12_RD_PTP_TIME_SEC_L_OFFSET)

#define RTL8380_PTP_GLB_CTRL13_ADDR                                                                            (0xE414)
  #define RTL8380_PTP_GLB_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_GLB_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL13_RD_PTP_TIME_SEC_H_OFFSET                                                      (0)
  #define RTL8380_PTP_GLB_CTRL13_RD_PTP_TIME_SEC_H_MASK                                                        (0xFFFF << RTL8380_PTP_GLB_CTRL13_RD_PTP_TIME_SEC_H_OFFSET)

#define RTL8380_PTP_GLB_CTRL14_ADDR                                                                            (0xE418)
  #define RTL8380_PTP_GLB_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_GLB_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_PTP_DUMMY0_OFFSET                                                             (10)
  #define RTL8380_PTP_GLB_CTRL14_PTP_DUMMY0_MASK                                                               (0x3F << RTL8380_PTP_GLB_CTRL14_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_EN_OFFLOAD_OFFSET                                                             (9)
  #define RTL8380_PTP_GLB_CTRL14_EN_OFFLOAD_MASK                                                               (0x1 << RTL8380_PTP_GLB_CTRL14_EN_OFFLOAD_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_SAVE_OFF_TS_OFFSET                                                            (8)
  #define RTL8380_PTP_GLB_CTRL14_SAVE_OFF_TS_MASK                                                              (0x1 << RTL8380_PTP_GLB_CTRL14_SAVE_OFF_TS_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_GLB_CTRL14_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_GLB_CTRL14_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_GLB_CTRL14_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_GLB_CTRL14_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_RX_DELAY_OFFSET                                                               (5)
  #define RTL8380_PTP_GLB_CTRL14_RX_DELAY_MASK                                                                 (0x1 << RTL8380_PTP_GLB_CTRL14_RX_DELAY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_GLB_CTRL14_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_GLB_CTRL14_RX_SYNC_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_GLB_CTRL14_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_GLB_CTRL14_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_GLB_CTRL14_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_GLB_CTRL14_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_TX_DELAY_OFFSET                                                               (1)
  #define RTL8380_PTP_GLB_CTRL14_TX_DELAY_MASK                                                                 (0x1 << RTL8380_PTP_GLB_CTRL14_TX_DELAY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL14_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_GLB_CTRL14_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_GLB_CTRL14_TX_SYNC_OFFSET)

#define RTL8380_PTP_GLB_CTRL15_ADDR                                                                            (0xE41C)
  #define RTL8380_PTP_GLB_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_GLB_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_GLB_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PTP_DUMMY0_OFFSET                                                             (10)
  #define RTL8380_PTP_GLB_CTRL15_PTP_DUMMY0_MASK                                                               (0x3F << RTL8380_PTP_GLB_CTRL15_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_26_PTP_INT_OFFSET                                                        (9)
  #define RTL8380_PTP_GLB_CTRL15_PORT_26_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_26_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_24_PTP_INT_OFFSET                                                        (8)
  #define RTL8380_PTP_GLB_CTRL15_PORT_24_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_24_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_15_PTP_INT_OFFSET                                                        (7)
  #define RTL8380_PTP_GLB_CTRL15_PORT_15_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_15_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_14_PTP_INT_OFFSET                                                        (6)
  #define RTL8380_PTP_GLB_CTRL15_PORT_14_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_14_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_13_PTP_INT_OFFSET                                                        (5)
  #define RTL8380_PTP_GLB_CTRL15_PORT_13_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_13_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_12_PTP_INT_OFFSET                                                        (4)
  #define RTL8380_PTP_GLB_CTRL15_PORT_12_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_12_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_11_PTP_INT_OFFSET                                                        (3)
  #define RTL8380_PTP_GLB_CTRL15_PORT_11_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_11_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_10_PTP_INT_OFFSET                                                        (2)
  #define RTL8380_PTP_GLB_CTRL15_PORT_10_PTP_INT_MASK                                                          (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_10_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_9_PTP_INT_OFFSET                                                         (1)
  #define RTL8380_PTP_GLB_CTRL15_PORT_9_PTP_INT_MASK                                                           (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_9_PTP_INT_OFFSET)
  #define RTL8380_PTP_GLB_CTRL15_PORT_8_PTP_INT_OFFSET                                                         (0)
  #define RTL8380_PTP_GLB_CTRL15_PORT_8_PTP_INT_MASK                                                           (0x1 << RTL8380_PTP_GLB_CTRL15_PORT_8_PTP_INT_OFFSET)

#define RTL8380_PTP_P8_CTRL0_ADDR                                                                              (0xE420)
  #define RTL8380_PTP_P8_CTRL0_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL0_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                           (0)
  #define RTL8380_PTP_P8_CTRL0_TX_SYNC_SEQ_ID_MASK                                                             (0xFFFF << RTL8380_PTP_P8_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL1_ADDR                                                                              (0xE424)
  #define RTL8380_PTP_P8_CTRL1_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL1_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                      (0)
  #define RTL8380_PTP_P8_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                        (0xFFFF << RTL8380_PTP_P8_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL2_ADDR                                                                              (0xE428)
  #define RTL8380_PTP_P8_CTRL2_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL2_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P8_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P8_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL3_ADDR                                                                              (0xE42C)
  #define RTL8380_PTP_P8_CTRL3_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL3_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P8_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P8_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL4_ADDR                                                                              (0xE430)
  #define RTL8380_PTP_P8_CTRL4_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL4_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                           (0)
  #define RTL8380_PTP_P8_CTRL4_RX_SYNC_SEQ_ID_MASK                                                             (0xFFFF << RTL8380_PTP_P8_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL5_ADDR                                                                              (0xE434)
  #define RTL8380_PTP_P8_CTRL5_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL5_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                      (0)
  #define RTL8380_PTP_P8_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                        (0xFFFF << RTL8380_PTP_P8_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL6_ADDR                                                                              (0xE438)
  #define RTL8380_PTP_P8_CTRL6_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL6_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P8_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P8_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL7_ADDR                                                                              (0xE43C)
  #define RTL8380_PTP_P8_CTRL7_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL7_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P8_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P8_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P8_CTRL8_ADDR                                                                              (0xE440)
  #define RTL8380_PTP_P8_CTRL8_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P8_CTRL8_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P8_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL8_NSEC_L_OFFSET                                                                   (0)
  #define RTL8380_PTP_P8_CTRL8_NSEC_L_MASK                                                                     (0xFFFF << RTL8380_PTP_P8_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P8_CTRL9_ADDR                                                                              (0xE444)
  #define RTL8380_PTP_P8_CTRL9_PTP_DUMMY_OFFSET                                                                (11)
  #define RTL8380_PTP_P8_CTRL9_PTP_DUMMY_MASK                                                                  (0x1FFFFF << RTL8380_PTP_P8_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL9_NSEC_H_OFFSET                                                                   (0)
  #define RTL8380_PTP_P8_CTRL9_NSEC_H_MASK                                                                     (0x7FF << RTL8380_PTP_P8_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P8_CTRL10_ADDR                                                                             (0xE448)
  #define RTL8380_PTP_P8_CTRL10_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P8_CTRL10_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P8_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL10_SEC_L_OFFSET                                                                   (0)
  #define RTL8380_PTP_P8_CTRL10_SEC_L_MASK                                                                     (0xFFFF << RTL8380_PTP_P8_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P8_CTRL11_ADDR                                                                             (0xE44C)
  #define RTL8380_PTP_P8_CTRL11_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P8_CTRL11_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P8_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL11_SEC_H_OFFSET                                                                   (0)
  #define RTL8380_PTP_P8_CTRL11_SEC_H_MASK                                                                     (0xFFFF << RTL8380_PTP_P8_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P8_CTRL12_ADDR                                                                             (0xE450)
  #define RTL8380_PTP_P8_CTRL12_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P8_CTRL12_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P8_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_PTP_DUMMY0_OFFSET                                                              (9)
  #define RTL8380_PTP_P8_CTRL12_PTP_DUMMY0_MASK                                                                (0x7F << RTL8380_PTP_P8_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_EN_OFFSET                                                                      (8)
  #define RTL8380_PTP_P8_CTRL12_EN_MASK                                                                        (0x1 << RTL8380_PTP_P8_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_RX_PDELAY_RESP_OFFSET                                                          (7)
  #define RTL8380_PTP_P8_CTRL12_RX_PDELAY_RESP_MASK                                                            (0x1 << RTL8380_PTP_P8_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_RX_PDELAY_REQ_OFFSET                                                           (6)
  #define RTL8380_PTP_P8_CTRL12_RX_PDELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P8_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_RX_DELAY_REQ_OFFSET                                                            (5)
  #define RTL8380_PTP_P8_CTRL12_RX_DELAY_REQ_MASK                                                              (0x1 << RTL8380_PTP_P8_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_RX_SYNC_OFFSET                                                                 (4)
  #define RTL8380_PTP_P8_CTRL12_RX_SYNC_MASK                                                                   (0x1 << RTL8380_PTP_P8_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_TX_PDELAY_RESP_OFFSET                                                          (3)
  #define RTL8380_PTP_P8_CTRL12_TX_PDELAY_RESP_MASK                                                            (0x1 << RTL8380_PTP_P8_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_TX_PDELAY_REQ_OFFSET                                                           (2)
  #define RTL8380_PTP_P8_CTRL12_TX_PDELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P8_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_TX_DELAY_REQ_OFFSET                                                            (1)
  #define RTL8380_PTP_P8_CTRL12_TX_DELAY_REQ_MASK                                                              (0x1 << RTL8380_PTP_P8_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P8_CTRL12_TX_SYNC_OFFSET                                                                 (0)
  #define RTL8380_PTP_P8_CTRL12_TX_SYNC_MASK                                                                   (0x1 << RTL8380_PTP_P8_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P8_CTRL13_ADDR                                                                             (0xE454)
  #define RTL8380_PTP_P8_CTRL13_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P8_CTRL13_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P8_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL13_PTP_DUMMY0_OFFSET                                                              (0)
  #define RTL8380_PTP_P8_CTRL13_PTP_DUMMY0_MASK                                                                (0xFFFF << RTL8380_PTP_P8_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P8_CTRL14_ADDR                                                                             (0xE458)
  #define RTL8380_PTP_P8_CTRL14_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P8_CTRL14_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P8_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL14_PTP_DUMMY0_OFFSET                                                              (0)
  #define RTL8380_PTP_P8_CTRL14_PTP_DUMMY0_MASK                                                                (0xFFFF << RTL8380_PTP_P8_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P8_CTRL15_ADDR                                                                             (0xE45C)
  #define RTL8380_PTP_P8_CTRL15_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P8_CTRL15_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P8_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P8_CTRL15_PTP_DUMMY0_OFFSET                                                              (0)
  #define RTL8380_PTP_P8_CTRL15_PTP_DUMMY0_MASK                                                                (0xFFFF << RTL8380_PTP_P8_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P9_CTRL0_ADDR                                                                              (0xE460)
  #define RTL8380_PTP_P9_CTRL0_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL0_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                           (0)
  #define RTL8380_PTP_P9_CTRL0_TX_SYNC_SEQ_ID_MASK                                                             (0xFFFF << RTL8380_PTP_P9_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL1_ADDR                                                                              (0xE464)
  #define RTL8380_PTP_P9_CTRL1_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL1_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                      (0)
  #define RTL8380_PTP_P9_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                        (0xFFFF << RTL8380_PTP_P9_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL2_ADDR                                                                              (0xE468)
  #define RTL8380_PTP_P9_CTRL2_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL2_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P9_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P9_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL3_ADDR                                                                              (0xE46C)
  #define RTL8380_PTP_P9_CTRL3_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL3_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P9_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P9_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL4_ADDR                                                                              (0xE470)
  #define RTL8380_PTP_P9_CTRL4_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL4_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                           (0)
  #define RTL8380_PTP_P9_CTRL4_RX_SYNC_SEQ_ID_MASK                                                             (0xFFFF << RTL8380_PTP_P9_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL5_ADDR                                                                              (0xE474)
  #define RTL8380_PTP_P9_CTRL5_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL5_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                      (0)
  #define RTL8380_PTP_P9_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                        (0xFFFF << RTL8380_PTP_P9_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL6_ADDR                                                                              (0xE478)
  #define RTL8380_PTP_P9_CTRL6_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL6_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P9_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P9_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL7_ADDR                                                                              (0xE47C)
  #define RTL8380_PTP_P9_CTRL7_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL7_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P9_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P9_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P9_CTRL8_ADDR                                                                              (0xE480)
  #define RTL8380_PTP_P9_CTRL8_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL8_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL8_NSEC_L_OFFSET                                                                   (0)
  #define RTL8380_PTP_P9_CTRL8_NSEC_L_MASK                                                                     (0xFFFF << RTL8380_PTP_P9_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P9_CTRL9_ADDR                                                                              (0xE484)
  #define RTL8380_PTP_P9_CTRL9_PTP_DUMMY_OFFSET                                                                (16)
  #define RTL8380_PTP_P9_CTRL9_PTP_DUMMY_MASK                                                                  (0xFFFF << RTL8380_PTP_P9_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL9_PTP_DUMMY0_OFFSET                                                               (11)
  #define RTL8380_PTP_P9_CTRL9_PTP_DUMMY0_MASK                                                                 (0x1F << RTL8380_PTP_P9_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P9_CTRL9_NSEC_H_OFFSET                                                                   (0)
  #define RTL8380_PTP_P9_CTRL9_NSEC_H_MASK                                                                     (0x7FF << RTL8380_PTP_P9_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P9_CTRL10_ADDR                                                                             (0xE488)
  #define RTL8380_PTP_P9_CTRL10_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P9_CTRL10_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P9_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL10_SEC_L_OFFSET                                                                   (0)
  #define RTL8380_PTP_P9_CTRL10_SEC_L_MASK                                                                     (0xFFFF << RTL8380_PTP_P9_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P9_CTRL11_ADDR                                                                             (0xE48C)
  #define RTL8380_PTP_P9_CTRL11_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P9_CTRL11_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P9_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL11_SEC_H_OFFSET                                                                   (0)
  #define RTL8380_PTP_P9_CTRL11_SEC_H_MASK                                                                     (0xFFFF << RTL8380_PTP_P9_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P9_CTRL12_ADDR                                                                             (0xE490)
  #define RTL8380_PTP_P9_CTRL12_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P9_CTRL12_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P9_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_PTP_DUMMY0_OFFSET                                                              (9)
  #define RTL8380_PTP_P9_CTRL12_PTP_DUMMY0_MASK                                                                (0x7F << RTL8380_PTP_P9_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_EN_OFFSET                                                                      (8)
  #define RTL8380_PTP_P9_CTRL12_EN_MASK                                                                        (0x1 << RTL8380_PTP_P9_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_RX_PDELAY_RESP_OFFSET                                                          (7)
  #define RTL8380_PTP_P9_CTRL12_RX_PDELAY_RESP_MASK                                                            (0x1 << RTL8380_PTP_P9_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_RX_PDELAY_REQ_OFFSET                                                           (6)
  #define RTL8380_PTP_P9_CTRL12_RX_PDELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P9_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_RX_DELAY_REQ_OFFSET                                                            (5)
  #define RTL8380_PTP_P9_CTRL12_RX_DELAY_REQ_MASK                                                              (0x1 << RTL8380_PTP_P9_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_RX_SYNC_OFFSET                                                                 (4)
  #define RTL8380_PTP_P9_CTRL12_RX_SYNC_MASK                                                                   (0x1 << RTL8380_PTP_P9_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_TX_PDELAY_RESP_OFFSET                                                          (3)
  #define RTL8380_PTP_P9_CTRL12_TX_PDELAY_RESP_MASK                                                            (0x1 << RTL8380_PTP_P9_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_TX_PDELAY_REQ_OFFSET                                                           (2)
  #define RTL8380_PTP_P9_CTRL12_TX_PDELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P9_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_TX_DELAY_REQ_OFFSET                                                            (1)
  #define RTL8380_PTP_P9_CTRL12_TX_DELAY_REQ_MASK                                                              (0x1 << RTL8380_PTP_P9_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P9_CTRL12_TX_SYNC_OFFSET                                                                 (0)
  #define RTL8380_PTP_P9_CTRL12_TX_SYNC_MASK                                                                   (0x1 << RTL8380_PTP_P9_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P9_CTRL13_ADDR                                                                             (0xE494)
  #define RTL8380_PTP_P9_CTRL13_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P9_CTRL13_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P9_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL13_PTP_DUMMY0_OFFSET                                                              (0)
  #define RTL8380_PTP_P9_CTRL13_PTP_DUMMY0_MASK                                                                (0xFFFF << RTL8380_PTP_P9_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P9_CTRL14_ADDR                                                                             (0xE498)
  #define RTL8380_PTP_P9_CTRL14_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P9_CTRL14_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P9_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL14_PTP_DUMMY0_OFFSET                                                              (0)
  #define RTL8380_PTP_P9_CTRL14_PTP_DUMMY0_MASK                                                                (0xFFFF << RTL8380_PTP_P9_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P9_CTRL15_ADDR                                                                             (0xE49C)
  #define RTL8380_PTP_P9_CTRL15_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P9_CTRL15_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P9_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P9_CTRL15_PTP_DUMMY0_OFFSET                                                              (0)
  #define RTL8380_PTP_P9_CTRL15_PTP_DUMMY0_MASK                                                                (0xFFFF << RTL8380_PTP_P9_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P10_CTRL0_ADDR                                                                             (0xE4A0)
  #define RTL8380_PTP_P10_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P10_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P10_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL1_ADDR                                                                             (0xE4A4)
  #define RTL8380_PTP_P10_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P10_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P10_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL2_ADDR                                                                             (0xE4A8)
  #define RTL8380_PTP_P10_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P10_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P10_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL3_ADDR                                                                             (0xE4AC)
  #define RTL8380_PTP_P10_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P10_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P10_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL4_ADDR                                                                             (0xE4B0)
  #define RTL8380_PTP_P10_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P10_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P10_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL5_ADDR                                                                             (0xE4B4)
  #define RTL8380_PTP_P10_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P10_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P10_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL6_ADDR                                                                             (0xE4B8)
  #define RTL8380_PTP_P10_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P10_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P10_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL7_ADDR                                                                             (0xE4BC)
  #define RTL8380_PTP_P10_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P10_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P10_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P10_CTRL8_ADDR                                                                             (0xE4C0)
  #define RTL8380_PTP_P10_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P10_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P10_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P10_CTRL9_ADDR                                                                             (0xE4C4)
  #define RTL8380_PTP_P10_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P10_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P10_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P10_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P10_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P10_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P10_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P10_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P10_CTRL10_ADDR                                                                            (0xE4C8)
  #define RTL8380_PTP_P10_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P10_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P10_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P10_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P10_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P10_CTRL11_ADDR                                                                            (0xE4CC)
  #define RTL8380_PTP_P10_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P10_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P10_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P10_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P10_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P10_CTRL12_ADDR                                                                            (0xE4D0)
  #define RTL8380_PTP_P10_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P10_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P10_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P10_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P10_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P10_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P10_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P10_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P10_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P10_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P10_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P10_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P10_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P10_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P10_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P10_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P10_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P10_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P10_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P10_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P10_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P10_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P10_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P10_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P10_CTRL13_ADDR                                                                            (0xE4D4)
  #define RTL8380_PTP_P10_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P10_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P10_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P10_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P10_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P10_CTRL14_ADDR                                                                            (0xE4D8)
  #define RTL8380_PTP_P10_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P10_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P10_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P10_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P10_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P10_CTRL15_ADDR                                                                            (0xE4DC)
  #define RTL8380_PTP_P10_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P10_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P10_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P10_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P10_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P10_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P11_CTRL0_ADDR                                                                             (0xE4E0)
  #define RTL8380_PTP_P11_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P11_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P11_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL1_ADDR                                                                             (0xE4E4)
  #define RTL8380_PTP_P11_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P11_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P11_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL2_ADDR                                                                             (0xE4E8)
  #define RTL8380_PTP_P11_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P11_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P11_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL3_ADDR                                                                             (0xE4EC)
  #define RTL8380_PTP_P11_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P11_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P11_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL4_ADDR                                                                             (0xE4F0)
  #define RTL8380_PTP_P11_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P11_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P11_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL5_ADDR                                                                             (0xE4F4)
  #define RTL8380_PTP_P11_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P11_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P11_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL6_ADDR                                                                             (0xE4F8)
  #define RTL8380_PTP_P11_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P11_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P11_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL7_ADDR                                                                             (0xE4FC)
  #define RTL8380_PTP_P11_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P11_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P11_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P11_CTRL8_ADDR                                                                             (0xE500)
  #define RTL8380_PTP_P11_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P11_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P11_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P11_CTRL9_ADDR                                                                             (0xE504)
  #define RTL8380_PTP_P11_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P11_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P11_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P11_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P11_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P11_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P11_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P11_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P11_CTRL10_ADDR                                                                            (0xE508)
  #define RTL8380_PTP_P11_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P11_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P11_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P11_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P11_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P11_CTRL11_ADDR                                                                            (0xE50C)
  #define RTL8380_PTP_P11_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P11_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P11_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P11_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P11_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P11_CTRL12_ADDR                                                                            (0xE510)
  #define RTL8380_PTP_P11_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P11_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P11_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P11_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P11_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P11_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P11_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P11_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P11_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P11_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P11_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P11_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P11_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P11_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P11_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P11_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P11_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P11_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P11_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P11_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P11_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P11_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P11_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P11_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P11_CTRL13_ADDR                                                                            (0xE514)
  #define RTL8380_PTP_P11_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P11_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P11_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P11_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P11_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P11_CTRL14_ADDR                                                                            (0xE518)
  #define RTL8380_PTP_P11_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P11_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P11_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P11_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P11_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P11_CTRL15_ADDR                                                                            (0xE51C)
  #define RTL8380_PTP_P11_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P11_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P11_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P11_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P11_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P11_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P12_CTRL0_ADDR                                                                             (0xE520)
  #define RTL8380_PTP_P12_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P12_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P12_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL1_ADDR                                                                             (0xE524)
  #define RTL8380_PTP_P12_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P12_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P12_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL2_ADDR                                                                             (0xE528)
  #define RTL8380_PTP_P12_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P12_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P12_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL3_ADDR                                                                             (0xE52C)
  #define RTL8380_PTP_P12_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P12_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P12_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL4_ADDR                                                                             (0xE530)
  #define RTL8380_PTP_P12_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P12_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P12_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL5_ADDR                                                                             (0xE534)
  #define RTL8380_PTP_P12_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P12_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P12_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL6_ADDR                                                                             (0xE538)
  #define RTL8380_PTP_P12_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P12_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P12_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL7_ADDR                                                                             (0xE53C)
  #define RTL8380_PTP_P12_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P12_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P12_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P12_CTRL8_ADDR                                                                             (0xE540)
  #define RTL8380_PTP_P12_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P12_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P12_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P12_CTRL9_ADDR                                                                             (0xE544)
  #define RTL8380_PTP_P12_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P12_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P12_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P12_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P12_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P12_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P12_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P12_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P12_CTRL10_ADDR                                                                            (0xE548)
  #define RTL8380_PTP_P12_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P12_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P12_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P12_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P12_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P12_CTRL11_ADDR                                                                            (0xE54C)
  #define RTL8380_PTP_P12_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P12_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P12_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P12_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P12_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P12_CTRL12_ADDR                                                                            (0xE550)
  #define RTL8380_PTP_P12_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P12_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P12_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P12_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P12_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P12_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P12_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P12_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P12_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P12_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P12_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P12_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P12_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P12_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P12_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P12_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P12_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P12_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P12_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P12_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P12_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P12_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P12_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P12_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P12_CTRL13_ADDR                                                                            (0xE554)
  #define RTL8380_PTP_P12_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P12_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P12_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P12_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P12_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P12_CTRL14_ADDR                                                                            (0xE558)
  #define RTL8380_PTP_P12_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P12_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P12_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P12_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P12_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P12_CTRL15_ADDR                                                                            (0xE55C)
  #define RTL8380_PTP_P12_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P12_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P12_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P12_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P12_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P12_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P13_CTRL0_ADDR                                                                             (0xE560)
  #define RTL8380_PTP_P13_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P13_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P13_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL1_ADDR                                                                             (0xE564)
  #define RTL8380_PTP_P13_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P13_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P13_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL2_ADDR                                                                             (0xE568)
  #define RTL8380_PTP_P13_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P13_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P13_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL3_ADDR                                                                             (0xE56C)
  #define RTL8380_PTP_P13_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P13_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P13_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL4_ADDR                                                                             (0xE570)
  #define RTL8380_PTP_P13_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P13_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P13_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL5_ADDR                                                                             (0xE574)
  #define RTL8380_PTP_P13_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P13_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P13_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL6_ADDR                                                                             (0xE578)
  #define RTL8380_PTP_P13_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P13_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P13_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL7_ADDR                                                                             (0xE57C)
  #define RTL8380_PTP_P13_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P13_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P13_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P13_CTRL8_ADDR                                                                             (0xE580)
  #define RTL8380_PTP_P13_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P13_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P13_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P13_CTRL9_ADDR                                                                             (0xE584)
  #define RTL8380_PTP_P13_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P13_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P13_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P13_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P13_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P13_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P13_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P13_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P13_CTRL10_ADDR                                                                            (0xE588)
  #define RTL8380_PTP_P13_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P13_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P13_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P13_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P13_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P13_CTRL11_ADDR                                                                            (0xE58C)
  #define RTL8380_PTP_P13_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P13_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P13_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P13_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P13_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P13_CTRL12_ADDR                                                                            (0xE590)
  #define RTL8380_PTP_P13_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P13_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P13_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P13_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P13_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P13_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P13_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P13_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P13_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P13_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P13_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P13_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P13_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P13_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P13_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P13_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P13_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P13_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P13_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P13_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P13_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P13_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P13_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P13_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P13_CTRL13_ADDR                                                                            (0xE594)
  #define RTL8380_PTP_P13_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P13_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P13_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P13_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P13_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P13_CTRL14_ADDR                                                                            (0xE598)
  #define RTL8380_PTP_P13_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P13_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P13_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P13_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P13_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P13_CTRL15_ADDR                                                                            (0xE59C)
  #define RTL8380_PTP_P13_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P13_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P13_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P13_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P13_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P13_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P14_CTRL0_ADDR                                                                             (0xE5A0)
  #define RTL8380_PTP_P14_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P14_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P14_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL1_ADDR                                                                             (0xE5A4)
  #define RTL8380_PTP_P14_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P14_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P14_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL2_ADDR                                                                             (0xE5A8)
  #define RTL8380_PTP_P14_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P14_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P14_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL3_ADDR                                                                             (0xE5AC)
  #define RTL8380_PTP_P14_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P14_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P14_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL4_ADDR                                                                             (0xE5B0)
  #define RTL8380_PTP_P14_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P14_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P14_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL5_ADDR                                                                             (0xE5B4)
  #define RTL8380_PTP_P14_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P14_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P14_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL6_ADDR                                                                             (0xE5B8)
  #define RTL8380_PTP_P14_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P14_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P14_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL7_ADDR                                                                             (0xE5BC)
  #define RTL8380_PTP_P14_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P14_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P14_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P14_CTRL8_ADDR                                                                             (0xE5C0)
  #define RTL8380_PTP_P14_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P14_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P14_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P14_CTRL9_ADDR                                                                             (0xE5C4)
  #define RTL8380_PTP_P14_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P14_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P14_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P14_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P14_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P14_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P14_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P14_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P14_CTRL10_ADDR                                                                            (0xE5C8)
  #define RTL8380_PTP_P14_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P14_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P14_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P14_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P14_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P14_CTRL11_ADDR                                                                            (0xE5CC)
  #define RTL8380_PTP_P14_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P14_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P14_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P14_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P14_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P14_CTRL12_ADDR                                                                            (0xE5D0)
  #define RTL8380_PTP_P14_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P14_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P14_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P14_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P14_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P14_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P14_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P14_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P14_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P14_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P14_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P14_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P14_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P14_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P14_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P14_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P14_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P14_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P14_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P14_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P14_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P14_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P14_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P14_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P14_CTRL13_ADDR                                                                            (0xE5D4)
  #define RTL8380_PTP_P14_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P14_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P14_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P14_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P14_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P14_CTRL14_ADDR                                                                            (0xE5D8)
  #define RTL8380_PTP_P14_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P14_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P14_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P14_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P14_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P14_CTRL15_ADDR                                                                            (0xE5DC)
  #define RTL8380_PTP_P14_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P14_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P14_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P14_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P14_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P14_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P15_CTRL0_ADDR                                                                             (0xE5E0)
  #define RTL8380_PTP_P15_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P15_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P15_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL1_ADDR                                                                             (0xE5E4)
  #define RTL8380_PTP_P15_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P15_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P15_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL2_ADDR                                                                             (0xE5E8)
  #define RTL8380_PTP_P15_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P15_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P15_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL3_ADDR                                                                             (0xE5EC)
  #define RTL8380_PTP_P15_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P15_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P15_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL4_ADDR                                                                             (0xE5F0)
  #define RTL8380_PTP_P15_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P15_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P15_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL5_ADDR                                                                             (0xE5F4)
  #define RTL8380_PTP_P15_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P15_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P15_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL6_ADDR                                                                             (0xE5F8)
  #define RTL8380_PTP_P15_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P15_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P15_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL7_ADDR                                                                             (0xE5FC)
  #define RTL8380_PTP_P15_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P15_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P15_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P15_CTRL8_ADDR                                                                             (0xE600)
  #define RTL8380_PTP_P15_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P15_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P15_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P15_CTRL9_ADDR                                                                             (0xE604)
  #define RTL8380_PTP_P15_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P15_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P15_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P15_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P15_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P15_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P15_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P15_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P15_CTRL10_ADDR                                                                            (0xE608)
  #define RTL8380_PTP_P15_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P15_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P15_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P15_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P15_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P15_CTRL11_ADDR                                                                            (0xE60C)
  #define RTL8380_PTP_P15_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P15_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P15_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P15_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P15_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P15_CTRL12_ADDR                                                                            (0xE610)
  #define RTL8380_PTP_P15_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P15_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P15_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P15_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P15_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P15_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P15_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P15_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P15_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P15_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P15_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P15_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P15_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P15_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P15_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P15_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P15_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P15_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P15_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P15_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P15_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P15_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P15_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P15_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P15_CTRL13_ADDR                                                                            (0xE614)
  #define RTL8380_PTP_P15_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P15_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P15_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P15_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P15_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P15_CTRL14_ADDR                                                                            (0xE618)
  #define RTL8380_PTP_P15_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P15_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P15_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P15_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P15_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P15_CTRL15_ADDR                                                                            (0xE61C)
  #define RTL8380_PTP_P15_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P15_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P15_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P15_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P15_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P15_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P24_CTRL0_ADDR                                                                             (0xE620)
  #define RTL8380_PTP_P24_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P24_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P24_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL1_ADDR                                                                             (0xE624)
  #define RTL8380_PTP_P24_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P24_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P24_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL2_ADDR                                                                             (0xE628)
  #define RTL8380_PTP_P24_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P24_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P24_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL3_ADDR                                                                             (0xE62C)
  #define RTL8380_PTP_P24_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P24_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P24_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL4_ADDR                                                                             (0xE630)
  #define RTL8380_PTP_P24_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P24_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P24_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL5_ADDR                                                                             (0xE634)
  #define RTL8380_PTP_P24_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P24_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P24_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL6_ADDR                                                                             (0xE638)
  #define RTL8380_PTP_P24_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P24_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P24_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL7_ADDR                                                                             (0xE63C)
  #define RTL8380_PTP_P24_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P24_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P24_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P24_CTRL8_ADDR                                                                             (0xE640)
  #define RTL8380_PTP_P24_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P24_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P24_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P24_CTRL9_ADDR                                                                             (0xE644)
  #define RTL8380_PTP_P24_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P24_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P24_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P24_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P24_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P24_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P24_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P24_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P24_CTRL10_ADDR                                                                            (0xE648)
  #define RTL8380_PTP_P24_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P24_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P24_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P24_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P24_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P24_CTRL11_ADDR                                                                            (0xE64C)
  #define RTL8380_PTP_P24_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P24_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P24_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P24_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P24_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P24_CTRL12_ADDR                                                                            (0xE650)
  #define RTL8380_PTP_P24_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P24_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P24_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P24_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P24_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P24_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P24_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P24_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P24_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P24_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P24_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P24_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P24_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P24_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P24_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P24_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P24_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P24_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P24_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P24_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P24_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P24_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P24_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P24_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P24_CTRL13_ADDR                                                                            (0xE654)
  #define RTL8380_PTP_P24_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P24_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P24_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P24_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P24_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P24_CTRL14_ADDR                                                                            (0xE658)
  #define RTL8380_PTP_P24_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P24_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P24_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P24_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P24_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P24_CTRL15_ADDR                                                                            (0xE65C)
  #define RTL8380_PTP_P24_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P24_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P24_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P24_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P24_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P24_CTRL15_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P26_CTRL0_ADDR                                                                             (0xE660)
  #define RTL8380_PTP_P26_CTRL0_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL0_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL0_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL0_TX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P26_CTRL0_TX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P26_CTRL0_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL1_ADDR                                                                             (0xE664)
  #define RTL8380_PTP_P26_CTRL1_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL1_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL1_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P26_CTRL1_TX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P26_CTRL1_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL2_ADDR                                                                             (0xE668)
  #define RTL8380_PTP_P26_CTRL2_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL2_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL2_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P26_CTRL2_TX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P26_CTRL2_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL3_ADDR                                                                             (0xE66C)
  #define RTL8380_PTP_P26_CTRL3_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL3_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL3_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P26_CTRL3_TX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P26_CTRL3_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL4_ADDR                                                                             (0xE670)
  #define RTL8380_PTP_P26_CTRL4_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL4_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL4_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL4_RX_SYNC_SEQ_ID_OFFSET                                                          (0)
  #define RTL8380_PTP_P26_CTRL4_RX_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8380_PTP_P26_CTRL4_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL5_ADDR                                                                             (0xE674)
  #define RTL8380_PTP_P26_CTRL5_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL5_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL5_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET                                                     (0)
  #define RTL8380_PTP_P26_CTRL5_RX_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8380_PTP_P26_CTRL5_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL6_ADDR                                                                             (0xE678)
  #define RTL8380_PTP_P26_CTRL6_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL6_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL6_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET                                                    (0)
  #define RTL8380_PTP_P26_CTRL6_RX_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8380_PTP_P26_CTRL6_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL7_ADDR                                                                             (0xE67C)
  #define RTL8380_PTP_P26_CTRL7_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL7_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL7_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET                                                   (0)
  #define RTL8380_PTP_P26_CTRL7_RX_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8380_PTP_P26_CTRL7_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8380_PTP_P26_CTRL8_ADDR                                                                             (0xE680)
  #define RTL8380_PTP_P26_CTRL8_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL8_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL8_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL8_NSEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P26_CTRL8_NSEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P26_CTRL8_NSEC_L_OFFSET)

#define RTL8380_PTP_P26_CTRL9_ADDR                                                                             (0xE684)
  #define RTL8380_PTP_P26_CTRL9_PTP_DUMMY_OFFSET                                                               (16)
  #define RTL8380_PTP_P26_CTRL9_PTP_DUMMY_MASK                                                                 (0xFFFF << RTL8380_PTP_P26_CTRL9_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL9_PTP_DUMMY0_OFFSET                                                              (11)
  #define RTL8380_PTP_P26_CTRL9_PTP_DUMMY0_MASK                                                                (0x1F << RTL8380_PTP_P26_CTRL9_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P26_CTRL9_NSEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P26_CTRL9_NSEC_H_MASK                                                                    (0x7FF << RTL8380_PTP_P26_CTRL9_NSEC_H_OFFSET)

#define RTL8380_PTP_P26_CTRL10_ADDR                                                                            (0xE688)
  #define RTL8380_PTP_P26_CTRL10_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P26_CTRL10_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P26_CTRL10_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL10_SEC_L_OFFSET                                                                  (0)
  #define RTL8380_PTP_P26_CTRL10_SEC_L_MASK                                                                    (0xFFFF << RTL8380_PTP_P26_CTRL10_SEC_L_OFFSET)

#define RTL8380_PTP_P26_CTRL11_ADDR                                                                            (0xE68C)
  #define RTL8380_PTP_P26_CTRL11_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P26_CTRL11_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P26_CTRL11_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL11_SEC_H_OFFSET                                                                  (0)
  #define RTL8380_PTP_P26_CTRL11_SEC_H_MASK                                                                    (0xFFFF << RTL8380_PTP_P26_CTRL11_SEC_H_OFFSET)

#define RTL8380_PTP_P26_CTRL12_ADDR                                                                            (0xE690)
  #define RTL8380_PTP_P26_CTRL12_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P26_CTRL12_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P26_CTRL12_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_PTP_DUMMY0_OFFSET                                                             (9)
  #define RTL8380_PTP_P26_CTRL12_PTP_DUMMY0_MASK                                                               (0x7F << RTL8380_PTP_P26_CTRL12_PTP_DUMMY0_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_EN_OFFSET                                                                     (8)
  #define RTL8380_PTP_P26_CTRL12_EN_MASK                                                                       (0x1 << RTL8380_PTP_P26_CTRL12_EN_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_RX_PDELAY_RESP_OFFSET                                                         (7)
  #define RTL8380_PTP_P26_CTRL12_RX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P26_CTRL12_RX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_RX_PDELAY_REQ_OFFSET                                                          (6)
  #define RTL8380_PTP_P26_CTRL12_RX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P26_CTRL12_RX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_RX_DELAY_REQ_OFFSET                                                           (5)
  #define RTL8380_PTP_P26_CTRL12_RX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P26_CTRL12_RX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_RX_SYNC_OFFSET                                                                (4)
  #define RTL8380_PTP_P26_CTRL12_RX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P26_CTRL12_RX_SYNC_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_TX_PDELAY_RESP_OFFSET                                                         (3)
  #define RTL8380_PTP_P26_CTRL12_TX_PDELAY_RESP_MASK                                                           (0x1 << RTL8380_PTP_P26_CTRL12_TX_PDELAY_RESP_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_TX_PDELAY_REQ_OFFSET                                                          (2)
  #define RTL8380_PTP_P26_CTRL12_TX_PDELAY_REQ_MASK                                                            (0x1 << RTL8380_PTP_P26_CTRL12_TX_PDELAY_REQ_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_TX_DELAY_REQ_OFFSET                                                           (1)
  #define RTL8380_PTP_P26_CTRL12_TX_DELAY_REQ_MASK                                                             (0x1 << RTL8380_PTP_P26_CTRL12_TX_DELAY_REQ_OFFSET)
  #define RTL8380_PTP_P26_CTRL12_TX_SYNC_OFFSET                                                                (0)
  #define RTL8380_PTP_P26_CTRL12_TX_SYNC_MASK                                                                  (0x1 << RTL8380_PTP_P26_CTRL12_TX_SYNC_OFFSET)

#define RTL8380_PTP_P26_CTRL13_ADDR                                                                            (0xE694)
  #define RTL8380_PTP_P26_CTRL13_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P26_CTRL13_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P26_CTRL13_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL13_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P26_CTRL13_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P26_CTRL13_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P26_CTRL14_ADDR                                                                            (0xE698)
  #define RTL8380_PTP_P26_CTRL14_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P26_CTRL14_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P26_CTRL14_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL14_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P26_CTRL14_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P26_CTRL14_PTP_DUMMY0_OFFSET)

#define RTL8380_PTP_P26_CTRL15_ADDR                                                                            (0xE69C)
  #define RTL8380_PTP_P26_CTRL15_PTP_DUMMY_OFFSET                                                              (16)
  #define RTL8380_PTP_P26_CTRL15_PTP_DUMMY_MASK                                                                (0xFFFF << RTL8380_PTP_P26_CTRL15_PTP_DUMMY_OFFSET)
  #define RTL8380_PTP_P26_CTRL15_PTP_DUMMY0_OFFSET                                                             (0)
  #define RTL8380_PTP_P26_CTRL15_PTP_DUMMY0_MASK                                                               (0xFFFF << RTL8380_PTP_P26_CTRL15_PTP_DUMMY0_OFFSET)

/*
 * Feature: Address Table Lookup 
 */
#define RTL8380_L2_CTRL_0_ADDR                                                                                 (0x3200)
  #define RTL8380_L2_CTRL_0_MC_BC_SA_TRAP_OFFSET                                                               (14)
  #define RTL8380_L2_CTRL_0_MC_BC_SA_TRAP_MASK                                                                 (0x1 << RTL8380_L2_CTRL_0_MC_BC_SA_TRAP_OFFSET)
  #define RTL8380_L2_CTRL_0_ZERO_SA_ACT_OFFSET                                                                 (12)
  #define RTL8380_L2_CTRL_0_ZERO_SA_ACT_MASK                                                                   (0x3 << RTL8380_L2_CTRL_0_ZERO_SA_ACT_OFFSET)
  #define RTL8380_L2_CTRL_0_LUTCAM_EN_OFFSET                                                                   (11)
  #define RTL8380_L2_CTRL_0_LUTCAM_EN_MASK                                                                     (0x1 << RTL8380_L2_CTRL_0_LUTCAM_EN_OFFSET)
  #define RTL8380_L2_CTRL_0_SECURE_SA_OFFSET                                                                   (10)
  #define RTL8380_L2_CTRL_0_SECURE_SA_MASK                                                                     (0x1 << RTL8380_L2_CTRL_0_SECURE_SA_OFFSET)
  #define RTL8380_L2_CTRL_0_MC_BC_SA_DROP_OFFSET                                                               (9)
  #define RTL8380_L2_CTRL_0_MC_BC_SA_DROP_MASK                                                                 (0x1 << RTL8380_L2_CTRL_0_MC_BC_SA_DROP_OFFSET)
  #define RTL8380_L2_CTRL_0_IP_MC_DIP_CHK_OFFSET                                                               (8)
  #define RTL8380_L2_CTRL_0_IP_MC_DIP_CHK_MASK                                                                 (0x1 << RTL8380_L2_CTRL_0_IP_MC_DIP_CHK_OFFSET)
  #define RTL8380_L2_CTRL_0_LINK_DOWN_P_INVLD_OFFSET                                                           (7)
  #define RTL8380_L2_CTRL_0_LINK_DOWN_P_INVLD_MASK                                                             (0x1 << RTL8380_L2_CTRL_0_LINK_DOWN_P_INVLD_OFFSET)
  #define RTL8380_L2_CTRL_0_SA_ALL_ZERO_LRN_OFFSET                                                             (6)
  #define RTL8380_L2_CTRL_0_SA_ALL_ZERO_LRN_MASK                                                               (0x1 << RTL8380_L2_CTRL_0_SA_ALL_ZERO_LRN_OFFSET)
  #define RTL8380_L2_CTRL_0_IP_MC_FVID_CMP_OFFSET                                                              (5)
  #define RTL8380_L2_CTRL_0_IP_MC_FVID_CMP_MASK                                                                (0x1 << RTL8380_L2_CTRL_0_IP_MC_FVID_CMP_OFFSET)
  #define RTL8380_L2_CTRL_0_IPV6_MC_HASH_KEY_FMT_OFFSET                                                        (3)
  #define RTL8380_L2_CTRL_0_IPV6_MC_HASH_KEY_FMT_MASK                                                          (0x3 << RTL8380_L2_CTRL_0_IPV6_MC_HASH_KEY_FMT_OFFSET)
  #define RTL8380_L2_CTRL_0_IPV4_MC_HASH_KEY_FMT_OFFSET                                                        (1)
  #define RTL8380_L2_CTRL_0_IPV4_MC_HASH_KEY_FMT_MASK                                                          (0x3 << RTL8380_L2_CTRL_0_IPV4_MC_HASH_KEY_FMT_OFFSET)
  #define RTL8380_L2_CTRL_0_L2_HASH_ALGO_OFFSET                                                                (0)
  #define RTL8380_L2_CTRL_0_L2_HASH_ALGO_MASK                                                                  (0x1 << RTL8380_L2_CTRL_0_L2_HASH_ALGO_OFFSET)

#define RTL8380_L2_CTRL_1_ADDR                                                                                 (0x3204)
  #define RTL8380_L2_CTRL_1_FAST_AGE_OUT_OFFSET                                                                (23)
  #define RTL8380_L2_CTRL_1_FAST_AGE_OUT_MASK                                                                  (0x1 << RTL8380_L2_CTRL_1_FAST_AGE_OUT_OFFSET)
  #define RTL8380_L2_CTRL_1_AGE_UNIT_OFFSET                                                                    (0)
  #define RTL8380_L2_CTRL_1_AGE_UNIT_MASK                                                                      (0x7FFFFF << RTL8380_L2_CTRL_1_AGE_UNIT_OFFSET)

#define RTL8380_L2_PORT_LM_ACT_ADDR(port)                                                                      (0x3208 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_L2_PORT_LM_ACT_IP6_MC_LM_ACT_OFFSET                                                          (6)
  #define RTL8380_L2_PORT_LM_ACT_IP6_MC_LM_ACT_MASK                                                            (0x3 << RTL8380_L2_PORT_LM_ACT_IP6_MC_LM_ACT_OFFSET)
  #define RTL8380_L2_PORT_LM_ACT_IP_MC_LM_ACT_OFFSET                                                           (4)
  #define RTL8380_L2_PORT_LM_ACT_IP_MC_LM_ACT_MASK                                                             (0x3 << RTL8380_L2_PORT_LM_ACT_IP_MC_LM_ACT_OFFSET)
  #define RTL8380_L2_PORT_LM_ACT_L2_MC_LM_ACT_OFFSET                                                           (2)
  #define RTL8380_L2_PORT_LM_ACT_L2_MC_LM_ACT_MASK                                                             (0x3 << RTL8380_L2_PORT_LM_ACT_L2_MC_LM_ACT_OFFSET)
  #define RTL8380_L2_PORT_LM_ACT_L2_UC_LM_ACT_OFFSET                                                           (0)
  #define RTL8380_L2_PORT_LM_ACT_L2_UC_LM_ACT_MASK                                                             (0x3 << RTL8380_L2_PORT_LM_ACT_L2_UC_LM_ACT_OFFSET)

#define RTL8380_L2_PORT_STATIC_MV_ACT_ADDR(port)                                                               (0x327C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_L2_PORT_STATIC_MV_ACT_ACT_OFFSET(port)                                                       ((port & 0xF) << 1)
  #define RTL8380_L2_PORT_STATIC_MV_ACT_ACT_MASK(port)                                                         (0x3 << RTL8380_L2_PORT_STATIC_MV_ACT_ACT_OFFSET(port))

#define RTL8380_L2_IPV6_MC_IP_CARE_BYTE_ADDR                                                                   (0x3284)
  #define RTL8380_L2_IPV6_MC_IP_CARE_BYTE_DIP_CARE_BYTE_OFFSET                                                 (16)
  #define RTL8380_L2_IPV6_MC_IP_CARE_BYTE_DIP_CARE_BYTE_MASK                                                   (0xFFFF << RTL8380_L2_IPV6_MC_IP_CARE_BYTE_DIP_CARE_BYTE_OFFSET)
  #define RTL8380_L2_IPV6_MC_IP_CARE_BYTE_SIP_CARE_BYTE_OFFSET                                                 (0)
  #define RTL8380_L2_IPV6_MC_IP_CARE_BYTE_SIP_CARE_BYTE_MASK                                                   (0xFFFF << RTL8380_L2_IPV6_MC_IP_CARE_BYTE_SIP_CARE_BYTE_OFFSET)

#define RTL8380_L2_FLD_PMSK_ADDR                                                                               (0x3288)
  #define RTL8380_L2_FLD_PMSK_L2_BC_FLD_PMSK_OFFSET                                                            (9)
  #define RTL8380_L2_FLD_PMSK_L2_BC_FLD_PMSK_MASK                                                              (0x1FF << RTL8380_L2_FLD_PMSK_L2_BC_FLD_PMSK_OFFSET)
  #define RTL8380_L2_FLD_PMSK_L2_UNKN_UC_FLD_PMSK_OFFSET                                                       (0)
  #define RTL8380_L2_FLD_PMSK_L2_UNKN_UC_FLD_PMSK_MASK                                                         (0x1FF << RTL8380_L2_FLD_PMSK_L2_UNKN_UC_FLD_PMSK_OFFSET)

#define RTL8380_L2_PORT_SALRN_ADDR(port)                                                                       (0x328C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_L2_PORT_SALRN_SALRN_OFFSET(port)                                                             ((port & 0xF) << 1)
  #define RTL8380_L2_PORT_SALRN_SALRN_MASK(port)                                                               (0x3 << RTL8380_L2_PORT_SALRN_SALRN_OFFSET(port))

#define RTL8380_L2_PORT_NEW_SA_FWD_ADDR(port)                                                                  (0x3294 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL8380_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_MASK(port)                                                     (0x3 << RTL8380_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port))

#define RTL8380_L2_LRN_CONSTRT_ADDR                                                                            (0x329C)
  #define RTL8380_L2_LRN_CONSTRT_LRN_CNT_OFFSET                                                                (16)
  #define RTL8380_L2_LRN_CONSTRT_LRN_CNT_MASK                                                                  (0x3FFF << RTL8380_L2_LRN_CONSTRT_LRN_CNT_OFFSET)
  #define RTL8380_L2_LRN_CONSTRT_CONSTRT_NUM_OFFSET                                                            (2)
  #define RTL8380_L2_LRN_CONSTRT_CONSTRT_NUM_MASK                                                              (0x3FFF << RTL8380_L2_LRN_CONSTRT_CONSTRT_NUM_OFFSET)
  #define RTL8380_L2_LRN_CONSTRT_ACT_OFFSET                                                                    (0)
  #define RTL8380_L2_LRN_CONSTRT_ACT_MASK                                                                      (0x3 << RTL8380_L2_LRN_CONSTRT_ACT_OFFSET)

#define RTL8380_L2_PORT_LRN_CONSTRT_ADDR(port)                                                                 (0x32A0 + (((port) << 2))) /* port: 0-27 */
  #define RTL8380_L2_PORT_LRN_CONSTRT_LRN_CNT_OFFSET                                                           (16)
  #define RTL8380_L2_PORT_LRN_CONSTRT_LRN_CNT_MASK                                                             (0x3FFF << RTL8380_L2_PORT_LRN_CONSTRT_LRN_CNT_OFFSET)
  #define RTL8380_L2_PORT_LRN_CONSTRT_CONSTRT_NUM_OFFSET                                                       (2)
  #define RTL8380_L2_PORT_LRN_CONSTRT_CONSTRT_NUM_MASK                                                         (0x3FFF << RTL8380_L2_PORT_LRN_CONSTRT_CONSTRT_NUM_OFFSET)
  #define RTL8380_L2_PORT_LRN_CONSTRT_ACT_OFFSET                                                               (0)
  #define RTL8380_L2_PORT_LRN_CONSTRT_ACT_MASK                                                                 (0x3 << RTL8380_L2_PORT_LRN_CONSTRT_ACT_OFFSET)

#define RTL8380_L2_VLAN_LRN_CONSTRT_ADDR(index)                                                                (0x3310 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_L2_VLAN_LRN_CONSTRT_FVID_OFFSET                                                              (19)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_FVID_MASK                                                                (0xFFF << RTL8380_L2_VLAN_LRN_CONSTRT_FVID_OFFSET)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_PORT_OFFSET                                                              (14)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_PORT_MASK                                                                (0x1F << RTL8380_L2_VLAN_LRN_CONSTRT_PORT_OFFSET)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_CONSTRT_NUM_OFFSET                                                       (0)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_CONSTRT_NUM_MASK                                                         (0x3FFF << RTL8380_L2_VLAN_LRN_CONSTRT_CONSTRT_NUM_OFFSET)

#define RTL8380_L2_VLAN_LRN_CONSTRT_CNT_ADDR(index)                                                            (0x3330 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_L2_VLAN_LRN_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_CNT_LRN_CNT_MASK                                                         (0x3FFF << RTL8380_L2_VLAN_LRN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL8380_L2_VLAN_LRN_CONSTRT_ACT_ADDR                                                                   (0x3350)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_ACT_ACT_OFFSET                                                           (0)
  #define RTL8380_L2_VLAN_LRN_CONSTRT_ACT_ACT_MASK                                                             (0x3 << RTL8380_L2_VLAN_LRN_CONSTRT_ACT_ACT_OFFSET)

#define RTL8380_L2_IGR_P_FLTR_ADDR(port)                                                                       (0x3354 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_L2_IGR_P_FLTR_EGR_FLTR_EN_OFFSET(port)                                                       (port % 0x1D)
  #define RTL8380_L2_IGR_P_FLTR_EGR_FLTR_EN_MASK(port)                                                         (0x1 << RTL8380_L2_IGR_P_FLTR_EGR_FLTR_EN_OFFSET(port))

#define RTL8380_L2_PORT_AGING_OUT_ADDR(port)                                                                   (0x3358 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_L2_PORT_AGING_OUT_AGING_OUT_EN_OFFSET(port)                                                  (port % 0x1D)
  #define RTL8380_L2_PORT_AGING_OUT_AGING_OUT_EN_MASK(port)                                                    (0x1 << RTL8380_L2_PORT_AGING_OUT_AGING_OUT_EN_OFFSET(port))

#define RTL8380_L2_PORT_MV_ACT_ADDR(port)                                                                      (0x335C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_L2_PORT_MV_ACT_ACT_OFFSET(port)                                                              ((port & 0xF) << 1)
  #define RTL8380_L2_PORT_MV_ACT_ACT_MASK(port)                                                                (0x3 << RTL8380_L2_PORT_MV_ACT_ACT_OFFSET(port))

#define RTL8380_L2_PORT_MV_INVALIDATE_ADDR(port)                                                               (0x3364 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_L2_PORT_MV_INVALIDATE_P_MV_INVLD_OFFSET(port)                                                (port % 0x1D)
  #define RTL8380_L2_PORT_MV_INVALIDATE_P_MV_INVLD_MASK(port)                                                  (0x1 << RTL8380_L2_PORT_MV_INVALIDATE_P_MV_INVLD_OFFSET(port))

#define RTL8380_L2_LRN_CONSTRT_EN_ADDR                                                                         (0x3368)
  #define RTL8380_L2_LRN_CONSTRT_EN_VLAN_CONSTRT_EN_OFFSET                                                     (2)
  #define RTL8380_L2_LRN_CONSTRT_EN_VLAN_CONSTRT_EN_MASK                                                       (0x1 << RTL8380_L2_LRN_CONSTRT_EN_VLAN_CONSTRT_EN_OFFSET)
  #define RTL8380_L2_LRN_CONSTRT_EN_PORT_CONSTRT_EN_OFFSET                                                     (1)
  #define RTL8380_L2_LRN_CONSTRT_EN_PORT_CONSTRT_EN_MASK                                                       (0x1 << RTL8380_L2_LRN_CONSTRT_EN_PORT_CONSTRT_EN_OFFSET)
  #define RTL8380_L2_LRN_CONSTRT_EN_SYS_CONSTRT_EN_OFFSET                                                      (0)
  #define RTL8380_L2_LRN_CONSTRT_EN_SYS_CONSTRT_EN_MASK                                                        (0x1 << RTL8380_L2_LRN_CONSTRT_EN_SYS_CONSTRT_EN_OFFSET)

#define RTL8380_DMY_REG28_ADDR                                                                                 (0x336C)
  #define RTL8380_DMY_REG28_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG28_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG28_DUMMY_OFFSET)

/*
 * Feature: Address Learning & Flush 
 */
#define RTL8380_L2_TBL_FLUSH_CTRL_ADDR                                                                         (0x3370)
  #define RTL8380_L2_TBL_FLUSH_CTRL_STS_OFFSET                                                                 (26)
  #define RTL8380_L2_TBL_FLUSH_CTRL_STS_MASK                                                                   (0x1 << RTL8380_L2_TBL_FLUSH_CTRL_STS_OFFSET)
  #define RTL8380_L2_TBL_FLUSH_CTRL_ACT_OFFSET                                                                 (25)
  #define RTL8380_L2_TBL_FLUSH_CTRL_ACT_MASK                                                                   (0x1 << RTL8380_L2_TBL_FLUSH_CTRL_ACT_OFFSET)
  #define RTL8380_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET                                                            (24)
  #define RTL8380_L2_TBL_FLUSH_CTRL_FVID_CMP_MASK                                                              (0x1 << RTL8380_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET)
  #define RTL8380_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET                                                            (23)
  #define RTL8380_L2_TBL_FLUSH_CTRL_PORT_CMP_MASK                                                              (0x1 << RTL8380_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET)
  #define RTL8380_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET                                                          (22)
  #define RTL8380_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_MASK                                                            (0x1 << RTL8380_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL8380_L2_TBL_FLUSH_CTRL_FVID_OFFSET                                                                (10)
  #define RTL8380_L2_TBL_FLUSH_CTRL_FVID_MASK                                                                  (0xFFF << RTL8380_L2_TBL_FLUSH_CTRL_FVID_OFFSET)
  #define RTL8380_L2_TBL_FLUSH_CTRL_PORT_OFFSET                                                                (5)
  #define RTL8380_L2_TBL_FLUSH_CTRL_PORT_MASK                                                                  (0x1F << RTL8380_L2_TBL_FLUSH_CTRL_PORT_OFFSET)
  #define RTL8380_L2_TBL_FLUSH_CTRL_REPLACING_PORT_OFFSET                                                      (0)
  #define RTL8380_L2_TBL_FLUSH_CTRL_REPLACING_PORT_MASK                                                        (0x1F << RTL8380_L2_TBL_FLUSH_CTRL_REPLACING_PORT_OFFSET)

/*
 * Feature: L2 &IP Multicast 
 */
/*
 * Feature: (IEEE802.1Q) VLAN 
 */
#define RTL8380_VLAN_TAG_TPID_CTRL_ADDR(index)                                                                 (0xAA54 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_VLAN_TAG_TPID_CTRL_OTPID_OFFSET                                                              (16)
  #define RTL8380_VLAN_TAG_TPID_CTRL_OTPID_MASK                                                                (0xFFFF << RTL8380_VLAN_TAG_TPID_CTRL_OTPID_OFFSET)
  #define RTL8380_VLAN_TAG_TPID_CTRL_ITPID_OFFSET                                                              (0)
  #define RTL8380_VLAN_TAG_TPID_CTRL_ITPID_MASK                                                                (0xFFFF << RTL8380_VLAN_TAG_TPID_CTRL_ITPID_OFFSET)

#define RTL8380_VLAN_TAG_TPID_CTRL_MAC_ADDR(index)                                                             (0xA520 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_VLAN_TAG_TPID_CTRL_MAC_OTPID_OFFSET                                                          (16)
  #define RTL8380_VLAN_TAG_TPID_CTRL_MAC_OTPID_MASK                                                            (0xFFFF << RTL8380_VLAN_TAG_TPID_CTRL_MAC_OTPID_OFFSET)
  #define RTL8380_VLAN_TAG_TPID_CTRL_MAC_ITPID_OFFSET                                                          (0)
  #define RTL8380_VLAN_TAG_TPID_CTRL_MAC_ITPID_MASK                                                            (0xFFFF << RTL8380_VLAN_TAG_TPID_CTRL_MAC_ITPID_OFFSET)

#define RTL8380_VLAN_ETAG_TPID_CTRL_ADDR                                                                       (0xAA64)
  #define RTL8380_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET                                                             (0)
  #define RTL8380_VLAN_ETAG_TPID_CTRL_ETPID_MASK                                                               (0xFFFF << RTL8380_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET)

#define RTL8380_VLAN_PORT_ITAG_TPID_CMP_MSK_ADDR(port)                                                         (0xD570 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET                                             (0)
  #define RTL8380_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_MASK                                               (0xF << RTL8380_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET)

#define RTL8380_VLAN_PORT_OTAG_TPID_CMP_MSK_ADDR(port)                                                         (0xD574 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET                                             (0)
  #define RTL8380_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_MASK                                               (0xF << RTL8380_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET)

#define RTL8380_VLAN_PORT_ETAG_TPID_CMP_ADDR(port)                                                             (0xD578 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET                                                     (0)
  #define RTL8380_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_MASK                                                       (0x1 << RTL8380_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET)

#define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_ADDR(port)                                                         (0x3A00 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_UNTAG_ACCEPT_OFFSET                                         (3)
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_UNTAG_ACCEPT_MASK                                           (0x1 << RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_UNTAG_ACCEPT_OFFSET)
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_ACCEPT_OFFSET                                               (2)
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_ACCEPT_MASK                                                 (0x1 << RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_ACCEPT_OFFSET)
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_UNTAG_ACCEPT_OFFSET                                         (1)
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_UNTAG_ACCEPT_MASK                                           (0x1 << RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_UNTAG_ACCEPT_OFFSET)
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_ACCEPT_OFFSET                                               (0)
  #define RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_ACCEPT_MASK                                                 (0x1 << RTL8380_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_ACCEPT_OFFSET)

#define RTL8380_VLAN_CTRL_ADDR                                                                                 (0x3A74)
  #define RTL8380_VLAN_CTRL_LKY_STP_FLTR_EN_OFFSET                                                             (5)
  #define RTL8380_VLAN_CTRL_LKY_STP_FLTR_EN_MASK                                                               (0x1 << RTL8380_VLAN_CTRL_LKY_STP_FLTR_EN_OFFSET)
  #define RTL8380_VLAN_CTRL_LKY_OFFSET                                                                         (4)
  #define RTL8380_VLAN_CTRL_LKY_MASK                                                                           (0x1 << RTL8380_VLAN_CTRL_LKY_OFFSET)
  #define RTL8380_VLAN_CTRL_OCFI_ACT_OFFSET                                                                    (2)
  #define RTL8380_VLAN_CTRL_OCFI_ACT_MASK                                                                      (0x3 << RTL8380_VLAN_CTRL_OCFI_ACT_OFFSET)
  #define RTL8380_VLAN_CTRL_ICFI_ACT_OFFSET                                                                    (0)
  #define RTL8380_VLAN_CTRL_ICFI_ACT_MASK                                                                      (0x3 << RTL8380_VLAN_CTRL_ICFI_ACT_OFFSET)

#define RTL8380_VLAN_PORT_PB_VLAN_ADDR(port)                                                                   (0x3C00 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_PB_VLAN_OPVID_OFFSET                                                               (16)
  #define RTL8380_VLAN_PORT_PB_VLAN_OPVID_MASK                                                                 (0xFFF << RTL8380_VLAN_PORT_PB_VLAN_OPVID_OFFSET)
  #define RTL8380_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET                                                           (14)
  #define RTL8380_VLAN_PORT_PB_VLAN_OPVID_FMT_MASK                                                             (0x3 << RTL8380_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET)
  #define RTL8380_VLAN_PORT_PB_VLAN_IPVID_OFFSET                                                               (2)
  #define RTL8380_VLAN_PORT_PB_VLAN_IPVID_MASK                                                                 (0xFFF << RTL8380_VLAN_PORT_PB_VLAN_IPVID_OFFSET)
  #define RTL8380_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET                                                           (0)
  #define RTL8380_VLAN_PORT_PB_VLAN_IPVID_FMT_MASK                                                             (0x3 << RTL8380_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET)

#define RTL8380_VLAN_PORT_FWD_ADDR(port)                                                                       (0x3A78 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_FWD_FWD_BASE_OFFSET(port)                                                          (port % 0x1D)
  #define RTL8380_VLAN_PORT_FWD_FWD_BASE_MASK(port)                                                            (0x1 << RTL8380_VLAN_PORT_FWD_FWD_BASE_OFFSET(port))

#define RTL8380_VLAN_PORT_IGR_FLTR_ADDR(port)                                                                  (0x3A7C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL8380_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_MASK(port)                                                   (0x3 << RTL8380_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port))

#define RTL8380_VLAN_PORT_EGR_FLTR_ADDR(port)                                                                  (0x3A84 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port)                                                  (port % 0x1D)
  #define RTL8380_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_MASK(port)                                                    (0x1 << RTL8380_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port))

#define RTL8380_VLAN_PROFILE_ADDR(index)                                                                       (0x3A88 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_VLAN_PROFILE_IP6_UNKN_MC_FLD_PMSK_OFFSET                                                     (19)
  #define RTL8380_VLAN_PROFILE_IP6_UNKN_MC_FLD_PMSK_MASK                                                       (0x1FF << RTL8380_VLAN_PROFILE_IP6_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL8380_VLAN_PROFILE_IP4_UNKN_MC_FLD_PMSK_OFFSET                                                     (10)
  #define RTL8380_VLAN_PROFILE_IP4_UNKN_MC_FLD_PMSK_MASK                                                       (0x1FF << RTL8380_VLAN_PROFILE_IP4_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL8380_VLAN_PROFILE_L2_UNKN_MC_FLD_PMSK_OFFSET                                                      (1)
  #define RTL8380_VLAN_PROFILE_L2_UNKN_MC_FLD_PMSK_MASK                                                        (0x1FF << RTL8380_VLAN_PROFILE_L2_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL8380_VLAN_PROFILE_L2_LRN_EN_OFFSET                                                                (0)
  #define RTL8380_VLAN_PROFILE_L2_LRN_EN_MASK                                                                  (0x1 << RTL8380_VLAN_PROFILE_L2_LRN_EN_OFFSET)

#define RTL8380_VLAN_FID_CTRL_ADDR                                                                             (0x3AA8)
  #define RTL8380_VLAN_FID_CTRL_FID_OFFSET_OFFSET                                                              (0)
  #define RTL8380_VLAN_FID_CTRL_FID_OFFSET_MASK                                                                (0xFFF << RTL8380_VLAN_FID_CTRL_FID_OFFSET_OFFSET)

#define RTL8380_VLAN_PORT_TAG_STS_CTRL_ADDR(port)                                                              (0xA530 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_EGR_P_OTAG_KEEP_OFFSET                                                (10)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_EGR_P_OTAG_KEEP_MASK                                                  (0x3 << RTL8380_VLAN_PORT_TAG_STS_CTRL_EGR_P_OTAG_KEEP_OFFSET)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_EGR_P_ITAG_KEEP_OFFSET                                                (8)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_EGR_P_ITAG_KEEP_MASK                                                  (0x3 << RTL8380_VLAN_PORT_TAG_STS_CTRL_EGR_P_ITAG_KEEP_OFFSET)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_IGR_P_OTAG_KEEP_OFFSET                                                (6)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_IGR_P_OTAG_KEEP_MASK                                                  (0x3 << RTL8380_VLAN_PORT_TAG_STS_CTRL_IGR_P_OTAG_KEEP_OFFSET)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_IGR_P_ITAG_KEEP_OFFSET                                                (4)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_IGR_P_ITAG_KEEP_MASK                                                  (0x3 << RTL8380_VLAN_PORT_TAG_STS_CTRL_IGR_P_ITAG_KEEP_OFFSET)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_OTAG_STS_OFFSET                                                       (2)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_OTAG_STS_MASK                                                         (0x3 << RTL8380_VLAN_PORT_TAG_STS_CTRL_OTAG_STS_OFFSET)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_ITAG_STS_OFFSET                                                       (0)
  #define RTL8380_VLAN_PORT_TAG_STS_CTRL_ITAG_STS_MASK                                                         (0x3 << RTL8380_VLAN_PORT_TAG_STS_CTRL_ITAG_STS_OFFSET)

#define RTL8380_VLAN_PORT_EGR_ITPID_CTRL_ADDR(port)                                                            (0xA5A4 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_EGR_ITPID_CTRL_ITPID_IDX_OFFSET(port)                                              ((port & 0xF) << 1)
  #define RTL8380_VLAN_PORT_EGR_ITPID_CTRL_ITPID_IDX_MASK(port)                                                (0x3 << RTL8380_VLAN_PORT_EGR_ITPID_CTRL_ITPID_IDX_OFFSET(port))

#define RTL8380_VLAN_PORT_EGR_OTPID_CTRL_ADDR(port)                                                            (0xA5AC + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_EGR_OTPID_CTRL_OTPID_IDX_OFFSET(port)                                              ((port & 0xF) << 1)
  #define RTL8380_VLAN_PORT_EGR_OTPID_CTRL_OTPID_IDX_MASK(port)                                                (0x3 << RTL8380_VLAN_PORT_EGR_OTPID_CTRL_OTPID_IDX_OFFSET(port))

#define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_ADDR(index)                                                         (0xA5B4 + (((index) << 2))) /* index: 0-15 */
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_VID_UPPER_OFFSET                                                  (14)
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_VID_UPPER_MASK                                                    (0xFFF << RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_VID_UPPER_OFFSET)
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_VID_LOWER_OFFSET                                                  (2)
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_VID_LOWER_MASK                                                    (0xFFF << RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_VID_LOWER_OFFSET)
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_REVERSE_OFFSET                                                    (1)
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_REVERSE_MASK                                                      (0x1 << RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_REVERSE_OFFSET)
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_TYPE_OFFSET                                                       (0)
  #define RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_TYPE_MASK                                                         (0x1 << RTL8380_RNG_CHK_VID_EGR_XLATE_CTRL_TYPE_OFFSET)

#define RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_ADDR(port)                                                           (0x3AAC + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET                                                 (2)
  #define RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_MASK                                                   (0x1 << RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET)
  #define RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_OFFSET                                                     (1)
  #define RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_MASK                                                       (0x1 << RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SEL_OFFSET)
  #define RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_LRN_CNVT_EN_OFFSET                                                 (0)
  #define RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_LRN_CNVT_EN_MASK                                                   (0x1 << RTL8380_VLAN_PORT_L2TBL_CNVT_CTRL_LRN_CNVT_EN_OFFSET)

#define RTL8380_VLAN_EGR_CNVT_TBL_CTRL_ADDR                                                                    (0xA5F4)
  #define RTL8380_VLAN_EGR_CNVT_TBL_CTRL_DBL_TAG_DIS_OFFSET                                                    (2)
  #define RTL8380_VLAN_EGR_CNVT_TBL_CTRL_DBL_TAG_DIS_MASK                                                      (0x1 << RTL8380_VLAN_EGR_CNVT_TBL_CTRL_DBL_TAG_DIS_OFFSET)
  #define RTL8380_VLAN_EGR_CNVT_TBL_CTRL_OP_EN_OFFSET                                                          (1)
  #define RTL8380_VLAN_EGR_CNVT_TBL_CTRL_OP_EN_MASK                                                            (0x1 << RTL8380_VLAN_EGR_CNVT_TBL_CTRL_OP_EN_OFFSET)
  #define RTL8380_VLAN_EGR_CNVT_TBL_CTRL_PWR_EN_OFFSET                                                         (0)
  #define RTL8380_VLAN_EGR_CNVT_TBL_CTRL_PWR_EN_MASK                                                           (0x1 << RTL8380_VLAN_EGR_CNVT_TBL_CTRL_PWR_EN_OFFSET)

#define RTL8380_VLAN_PORT_CNVT_CTRL_ADDR(port)                                                                 (0xA5F8 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_VLAN_PORT_CNVT_CTRL_TGTVID_OFFSET                                                            (2)
  #define RTL8380_VLAN_PORT_CNVT_CTRL_TGTVID_MASK                                                              (0x1 << RTL8380_VLAN_PORT_CNVT_CTRL_TGTVID_OFFSET)
  #define RTL8380_VLAN_PORT_CNVT_CTRL_ORGVID_OFFSET                                                            (1)
  #define RTL8380_VLAN_PORT_CNVT_CTRL_ORGVID_MASK                                                              (0x1 << RTL8380_VLAN_PORT_CNVT_CTRL_ORGVID_OFFSET)
  #define RTL8380_VLAN_PORT_CNVT_CTRL_LKMISS_ACT_OFFSET                                                        (0)
  #define RTL8380_VLAN_PORT_CNVT_CTRL_LKMISS_ACT_MASK                                                          (0x1 << RTL8380_VLAN_PORT_CNVT_CTRL_LKMISS_ACT_OFFSET)

#define RTL8380_DMY_REG20_ADDR                                                                                 (0x3C74)
  #define RTL8380_DMY_REG20_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG20_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG20_DUMMY_OFFSET)

#define RTL8380_VLAN_STP_CTRL_ADDR                                                                             (0x3B20)
  #define RTL8380_VLAN_STP_CTRL_MSTI_MODE_OFFSET                                                               (0)
  #define RTL8380_VLAN_STP_CTRL_MSTI_MODE_MASK                                                                 (0x1 << RTL8380_VLAN_STP_CTRL_MSTI_MODE_OFFSET)

#define RTL8380_DMY_REG30_ADDR                                                                                 (0x3B24)
  #define RTL8380_DMY_REG30_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG30_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG30_DUMMY_OFFSET)

#define RTL8380_DMY_REG42_ADDR                                                                                 (0xAA68)
  #define RTL8380_DMY_REG42_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG42_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG42_DUMMY_OFFSET)

#define RTL8380_DMY_REG46_ADDR                                                                                 (0xA66C)
  #define RTL8380_DMY_REG46_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG46_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG46_DUMMY_OFFSET)

#define RTL8380_DMY_REG47_ADDR                                                                                 (0xA670)
  #define RTL8380_DMY_REG47_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG47_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG47_DUMMY_OFFSET)

/*
 * Feature: (IEEE802.1ad) Provider Bridges/Q-in-Q 
 */
/*
 * Feature: (IEEE802.1v) Protocol-based VLAN 
 */
/*
 * Feature: Link Aggregation 
 */
#define RTL8380_TRK_MBR_CTR_ADDR(index)                                                                        (0x3E00 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_TRK_MBR_CTR_TRK_MBR_0_OFFSET                                                                 (0)
  #define RTL8380_TRK_MBR_CTR_TRK_MBR_0_MASK                                                                   (0xFFFFFFF << RTL8380_TRK_MBR_CTR_TRK_MBR_0_OFFSET)

#define RTL8380_TRK_HASH_IDX_CTRL_ADDR(index)                                                                  (0x3E20 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_TRK_HASH_IDX_CTRL_HASH_MSK_IDX_OFFSET(index)                                                 (index % 0x8)
  #define RTL8380_TRK_HASH_IDX_CTRL_HASH_MSK_IDX_MASK(index)                                                   (0x1 << RTL8380_TRK_HASH_IDX_CTRL_HASH_MSK_IDX_OFFSET(index))

#define RTL8380_TRK_HASH_CTRL_ADDR(index)                                                                      (0x3E24 + (((index) << 2))) /* index: 0-1 */
  #define RTL8380_TRK_HASH_CTRL_DPORT_SHIFT_BITS_OFFSET                                                        (19)
  #define RTL8380_TRK_HASH_CTRL_DPORT_SHIFT_BITS_MASK                                                          (0x3 << RTL8380_TRK_HASH_CTRL_DPORT_SHIFT_BITS_OFFSET)
  #define RTL8380_TRK_HASH_CTRL_SPORT_SHIFT_BITS_OFFSET                                                        (17)
  #define RTL8380_TRK_HASH_CTRL_SPORT_SHIFT_BITS_MASK                                                          (0x3 << RTL8380_TRK_HASH_CTRL_SPORT_SHIFT_BITS_OFFSET)
  #define RTL8380_TRK_HASH_CTRL_DIP_SHIFT_BITS_OFFSET                                                          (15)
  #define RTL8380_TRK_HASH_CTRL_DIP_SHIFT_BITS_MASK                                                            (0x3 << RTL8380_TRK_HASH_CTRL_DIP_SHIFT_BITS_OFFSET)
  #define RTL8380_TRK_HASH_CTRL_SIP_SHIFT_BITS_OFFSET                                                          (13)
  #define RTL8380_TRK_HASH_CTRL_SIP_SHIFT_BITS_MASK                                                            (0x3 << RTL8380_TRK_HASH_CTRL_SIP_SHIFT_BITS_OFFSET)
  #define RTL8380_TRK_HASH_CTRL_DMAC_SHIFT_BITS_OFFSET                                                         (11)
  #define RTL8380_TRK_HASH_CTRL_DMAC_SHIFT_BITS_MASK                                                           (0x3 << RTL8380_TRK_HASH_CTRL_DMAC_SHIFT_BITS_OFFSET)
  #define RTL8380_TRK_HASH_CTRL_SMAC_SHIFT_BITS_OFFSET                                                         (9)
  #define RTL8380_TRK_HASH_CTRL_SMAC_SHIFT_BITS_MASK                                                           (0x3 << RTL8380_TRK_HASH_CTRL_SMAC_SHIFT_BITS_OFFSET)
  #define RTL8380_TRK_HASH_CTRL_SPA_SHIFT_BITS_OFFSET                                                          (7)
  #define RTL8380_TRK_HASH_CTRL_SPA_SHIFT_BITS_MASK                                                            (0x3 << RTL8380_TRK_HASH_CTRL_SPA_SHIFT_BITS_OFFSET)
  #define RTL8380_TRK_HASH_CTRL_HASH_MSK_OFFSET                                                                (0)
  #define RTL8380_TRK_HASH_CTRL_HASH_MSK_MASK                                                                  (0x7F << RTL8380_TRK_HASH_CTRL_HASH_MSK_OFFSET)

#define RTL8380_TRK_SEP_TRAFFIC_CTRL_ADDR(index)                                                               (0x3E2C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_TRK_SEP_TRAFFIC_CTRL_SEP_TRAFFIC_OFFSET(index)                                               ((index & 0x7) << 1)
  #define RTL8380_TRK_SEP_TRAFFIC_CTRL_SEP_TRAFFIC_MASK(index)                                                 (0x3 << RTL8380_TRK_SEP_TRAFFIC_CTRL_SEP_TRAFFIC_OFFSET(index))

#define RTL8380_DMY_REG31_ADDR                                                                                 (0x3E30)
  #define RTL8380_DMY_REG31_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG31_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG31_DUMMY_OFFSET)

/*
 * Feature: Spanning Tree 
 */
/*
 * Feature: Port Isolation/Forwarding Force Mode 
 */
#define RTL8380_PORT_ISO_CTRL_ADDR(index)                                                                      (0x4100 + (((index) << 2))) /* index: 0-28 */
  #define RTL8380_PORT_ISO_CTRL_P_ISO_MBR_0_OFFSET                                                             (0)
  #define RTL8380_PORT_ISO_CTRL_P_ISO_MBR_0_MASK                                                               (0x1FFFFFFF << RTL8380_PORT_ISO_CTRL_P_ISO_MBR_0_OFFSET)

#define RTL8380_PORT_ISO_VB_CTRL_ADDR                                                                          (0x4174)
  #define RTL8380_PORT_ISO_VB_CTRL_VLAN_TYPE_OFFSET                                                            (0)
  #define RTL8380_PORT_ISO_VB_CTRL_VLAN_TYPE_MASK                                                              (0x3 << RTL8380_PORT_ISO_VB_CTRL_VLAN_TYPE_OFFSET)

#define RTL8380_PORT_ISO_VB_ISO_PM_CTRL_ADDR(index)                                                            (0x4178 + (((index) << 3))) /* index: 0-15 */
  #define RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_OFFSET                                                    (32)
  #define RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_MASK                                                      (0x1FFFFFFF << RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_OFFSET)
  #define RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VID_OFFSET                                                           (1)
  #define RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VID_MASK                                                             (0xFFF << RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VID_OFFSET)
  #define RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VALID_OFFSET                                                         (0)
  #define RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VALID_MASK                                                           (0x1 << RTL8380_PORT_ISO_VB_ISO_PM_CTRL_VALID_OFFSET)

#define RTL8380_DMY_REG32_ADDR                                                                                 (0x41F8)
  #define RTL8380_DMY_REG32_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG32_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG32_DUMMY_OFFSET)

/*
 * Feature: RMA 
 */
#define RTL8380_RMA_CTRL_0_ADDR                                                                                (0x4300)
  #define RTL8380_RMA_CTRL_0_RMA_2X_ACT_OFFSET                                                                 (20)
  #define RTL8380_RMA_CTRL_0_RMA_2X_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_2X_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_1X_ACT_OFFSET                                                                 (18)
  #define RTL8380_RMA_CTRL_0_RMA_1X_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_1X_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_0X_ACT_OFFSET                                                                 (16)
  #define RTL8380_RMA_CTRL_0_RMA_0X_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_0X_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_22_ACT_OFFSET                                                                 (14)
  #define RTL8380_RMA_CTRL_0_RMA_22_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_22_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_21_ACT_OFFSET                                                                 (12)
  #define RTL8380_RMA_CTRL_0_RMA_21_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_21_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_20_ACT_OFFSET                                                                 (10)
  #define RTL8380_RMA_CTRL_0_RMA_20_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_20_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_10_ACT_OFFSET                                                                 (8)
  #define RTL8380_RMA_CTRL_0_RMA_10_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_10_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_0E_ACT_OFFSET                                                                 (6)
  #define RTL8380_RMA_CTRL_0_RMA_0E_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_0E_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_03_ACT_OFFSET                                                                 (4)
  #define RTL8380_RMA_CTRL_0_RMA_03_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_03_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_RMA_02_ACT_OFFSET                                                                 (2)
  #define RTL8380_RMA_CTRL_0_RMA_02_ACT_MASK                                                                   (0x3 << RTL8380_RMA_CTRL_0_RMA_02_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_0_OAM_ACT_OFFSET                                                                    (0)
  #define RTL8380_RMA_CTRL_0_OAM_ACT_MASK                                                                      (0x3 << RTL8380_RMA_CTRL_0_OAM_ACT_OFFSET)

#define RTL8380_RMA_CTRL_1_ADDR                                                                                (0x4304)
  #define RTL8380_RMA_CTRL_1_RMA_BYPASS_LM_ACT_OFFSET                                                          (15)
  #define RTL8380_RMA_CTRL_1_RMA_BYPASS_LM_ACT_MASK                                                            (0x1 << RTL8380_RMA_CTRL_1_RMA_BYPASS_LM_ACT_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_0X_BYPASS_VLAN_OFFSET                                                         (14)
  #define RTL8380_RMA_CTRL_1_RMA_0X_BYPASS_VLAN_MASK                                                           (0x1 << RTL8380_RMA_CTRL_1_RMA_0X_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_GVRP_BYPASS_VLAN_OFFSET                                                       (13)
  #define RTL8380_RMA_CTRL_1_RMA_GVRP_BYPASS_VLAN_MASK                                                         (0x1 << RTL8380_RMA_CTRL_1_RMA_GVRP_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_GMRP_BYPASS_VLAN_OFFSET                                                       (12)
  #define RTL8380_RMA_CTRL_1_RMA_GMRP_BYPASS_VLAN_MASK                                                         (0x1 << RTL8380_RMA_CTRL_1_RMA_GMRP_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_0E_BYPASS_VLAN_OFFSET                                                         (11)
  #define RTL8380_RMA_CTRL_1_RMA_0E_BYPASS_VLAN_MASK                                                           (0x1 << RTL8380_RMA_CTRL_1_RMA_0E_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_03_BYPASS_VLAN_OFFSET                                                         (10)
  #define RTL8380_RMA_CTRL_1_RMA_03_BYPASS_VLAN_MASK                                                           (0x1 << RTL8380_RMA_CTRL_1_RMA_03_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_SLOWPRO_BYPASS_VLAN_OFFSET                                                    (9)
  #define RTL8380_RMA_CTRL_1_RMA_SLOWPRO_BYPASS_VLAN_MASK                                                      (0x1 << RTL8380_RMA_CTRL_1_RMA_SLOWPRO_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_OAM_BYPASS_VLAN_OFFSET                                                        (8)
  #define RTL8380_RMA_CTRL_1_RMA_OAM_BYPASS_VLAN_MASK                                                          (0x1 << RTL8380_RMA_CTRL_1_RMA_OAM_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_BPDU_BYPASS_VLAN_OFFSET                                                       (7)
  #define RTL8380_RMA_CTRL_1_RMA_BPDU_BYPASS_VLAN_MASK                                                         (0x1 << RTL8380_RMA_CTRL_1_RMA_BPDU_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_LLDP_BYPASS_VLAN_OFFSET                                                       (6)
  #define RTL8380_RMA_CTRL_1_RMA_LLDP_BYPASS_VLAN_MASK                                                         (0x1 << RTL8380_RMA_CTRL_1_RMA_LLDP_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_PTP_BYPASS_VLAN_OFFSET                                                        (5)
  #define RTL8380_RMA_CTRL_1_RMA_PTP_BYPASS_VLAN_MASK                                                          (0x1 << RTL8380_RMA_CTRL_1_RMA_PTP_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_0X_BYPASS_STP_OFFSET                                                          (4)
  #define RTL8380_RMA_CTRL_1_RMA_0X_BYPASS_STP_MASK                                                            (0x1 << RTL8380_RMA_CTRL_1_RMA_0X_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_CTRL_1_RMA_03_BYPASS_STP_OFFSET                                                          (3)
  #define RTL8380_RMA_CTRL_1_RMA_03_BYPASS_STP_MASK                                                            (0x1 << RTL8380_RMA_CTRL_1_RMA_03_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_CTRL_1_LLDP_BYPASS_STP_OFFSET                                                            (2)
  #define RTL8380_RMA_CTRL_1_LLDP_BYPASS_STP_MASK                                                              (0x1 << RTL8380_RMA_CTRL_1_LLDP_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_CTRL_1_PTP_BYPASS_STP_OFFSET                                                             (1)
  #define RTL8380_RMA_CTRL_1_PTP_BYPASS_STP_MASK                                                               (0x1 << RTL8380_RMA_CTRL_1_PTP_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_CTRL_1_SLOW_PROTO_BYPASS_STP_OFFSET                                                      (0)
  #define RTL8380_RMA_CTRL_1_SLOW_PROTO_BYPASS_STP_MASK                                                        (0x1 << RTL8380_RMA_CTRL_1_SLOW_PROTO_BYPASS_STP_OFFSET)

#define RTL8380_RMA_SMAC_LRN_CTRL_ADDR(port)                                                                   (0x4308 + (((port / 11) << 2))) /* port: 0-10 */
  #define RTL8380_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port)                                                           (port % 0xB)
  #define RTL8380_RMA_SMAC_LRN_CTRL_LRN_MASK(port)                                                             (0x1 << RTL8380_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port))

#define RTL8380_RMA_MGN_LRN_CTRL_ADDR                                                                          (0x430C)
  #define RTL8380_RMA_MGN_LRN_CTRL_BPDU_LRN_OFFSET                                                             (2)
  #define RTL8380_RMA_MGN_LRN_CTRL_BPDU_LRN_MASK                                                               (0x1 << RTL8380_RMA_MGN_LRN_CTRL_BPDU_LRN_OFFSET)
  #define RTL8380_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET                                                              (1)
  #define RTL8380_RMA_MGN_LRN_CTRL_PTP_LRN_MASK                                                                (0x1 << RTL8380_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET)
  #define RTL8380_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET                                                             (0)
  #define RTL8380_RMA_MGN_LRN_CTRL_LLDP_LRN_MASK                                                               (0x1 << RTL8380_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET0_0_ADDR                                                                   (0x4310)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_0_ADDR_LO_OFFSET                                                       (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_0_ADDR_LO_MASK                                                         (0xFFFFFFFF << RTL8380_RMA_USR_DEF_CTRL_SET0_0_ADDR_LO_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET0_1_ADDR                                                                   (0x4314)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_BYPASS_VLAN_OFFSET                                                   (21)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_BYPASS_VLAN_MASK                                                     (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET0_1_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_LRN_OFFSET                                                           (20)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_LRN_MASK                                                             (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET0_1_LRN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_BYPASS_STP_OFFSET                                                    (19)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_BYPASS_STP_MASK                                                      (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET0_1_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_ACT_OFFSET                                                           (17)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_ACT_MASK                                                             (0x3 << RTL8380_RMA_USR_DEF_CTRL_SET0_1_ACT_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_EN_OFFSET                                                            (16)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_EN_MASK                                                              (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET0_1_EN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_ADDR_HI_OFFSET                                                       (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET0_1_ADDR_HI_MASK                                                         (0xFFFF << RTL8380_RMA_USR_DEF_CTRL_SET0_1_ADDR_HI_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET1_0_ADDR                                                                   (0x4318)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_0_ADDR_LO_OFFSET                                                       (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_0_ADDR_LO_MASK                                                         (0xFFFFFFFF << RTL8380_RMA_USR_DEF_CTRL_SET1_0_ADDR_LO_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET1_1_ADDR                                                                   (0x431C)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_BYPASS_VLAN_OFFSET                                                   (21)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_BYPASS_VLAN_MASK                                                     (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET1_1_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_LRN_OFFSET                                                           (20)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_LRN_MASK                                                             (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET1_1_LRN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_BYPASS_STP_OFFSET                                                    (19)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_BYPASS_STP_MASK                                                      (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET1_1_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_ACT_OFFSET                                                           (17)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_ACT_MASK                                                             (0x3 << RTL8380_RMA_USR_DEF_CTRL_SET1_1_ACT_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_EN_OFFSET                                                            (16)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_EN_MASK                                                              (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET1_1_EN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_ADDR_HI_OFFSET                                                       (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET1_1_ADDR_HI_MASK                                                         (0xFFFF << RTL8380_RMA_USR_DEF_CTRL_SET1_1_ADDR_HI_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET2_ADDR                                                                     (0x4320)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_BYPASS_VLAN_OFFSET                                                     (21)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_BYPASS_VLAN_MASK                                                       (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET2_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_LRN_OFFSET                                                             (20)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_LRN_MASK                                                               (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET2_LRN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_BYPASS_STP_OFFSET                                                      (19)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_BYPASS_STP_MASK                                                        (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET2_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_ACT_OFFSET                                                             (17)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_ACT_MASK                                                               (0x3 << RTL8380_RMA_USR_DEF_CTRL_SET2_ACT_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_EN_OFFSET                                                              (16)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_EN_MASK                                                                (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET2_EN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_ADDR_LSB_OFFSET                                                        (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET2_ADDR_LSB_MASK                                                          (0xFF << RTL8380_RMA_USR_DEF_CTRL_SET2_ADDR_LSB_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET3_ADDR                                                                     (0x4324)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_BYPASS_VLAN_OFFSET                                                     (21)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_BYPASS_VLAN_MASK                                                       (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET3_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_LRN_OFFSET                                                             (20)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_LRN_MASK                                                               (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET3_LRN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_BYPASS_STP_OFFSET                                                      (19)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_BYPASS_STP_MASK                                                        (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET3_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_ACT_OFFSET                                                             (17)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_ACT_MASK                                                               (0x3 << RTL8380_RMA_USR_DEF_CTRL_SET3_ACT_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_EN_OFFSET                                                              (16)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_EN_MASK                                                                (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET3_EN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_ADDR_LSB_OFFSET                                                        (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET3_ADDR_LSB_MASK                                                          (0xFF << RTL8380_RMA_USR_DEF_CTRL_SET3_ADDR_LSB_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET4_ADDR                                                                     (0x4328)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_BYPASS_VLAN_OFFSET                                                     (21)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_BYPASS_VLAN_MASK                                                       (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET4_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_LRN_OFFSET                                                             (20)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_LRN_MASK                                                               (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET4_LRN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_BYPASS_STP_OFFSET                                                      (19)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_BYPASS_STP_MASK                                                        (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET4_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_ACT_OFFSET                                                             (17)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_ACT_MASK                                                               (0x3 << RTL8380_RMA_USR_DEF_CTRL_SET4_ACT_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_EN_OFFSET                                                              (16)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_EN_MASK                                                                (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET4_EN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_ADDR_LSB_OFFSET                                                        (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET4_ADDR_LSB_MASK                                                          (0xFF << RTL8380_RMA_USR_DEF_CTRL_SET4_ADDR_LSB_OFFSET)

#define RTL8380_RMA_USR_DEF_CTRL_SET5_ADDR                                                                     (0x432C)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_BYPASS_VLAN_OFFSET                                                     (21)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_BYPASS_VLAN_MASK                                                       (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET5_BYPASS_VLAN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_LRN_OFFSET                                                             (20)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_LRN_MASK                                                               (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET5_LRN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_BYPASS_STP_OFFSET                                                      (19)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_BYPASS_STP_MASK                                                        (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET5_BYPASS_STP_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_ACT_OFFSET                                                             (17)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_ACT_MASK                                                               (0x3 << RTL8380_RMA_USR_DEF_CTRL_SET5_ACT_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_EN_OFFSET                                                              (16)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_EN_MASK                                                                (0x1 << RTL8380_RMA_USR_DEF_CTRL_SET5_EN_OFFSET)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_ADDR_LSB_OFFSET                                                        (0)
  #define RTL8380_RMA_USR_DEF_CTRL_SET5_ADDR_LSB_MASK                                                          (0xFF << RTL8380_RMA_USR_DEF_CTRL_SET5_ADDR_LSB_OFFSET)

#define RTL8380_RMA_PORT_BPDU_CTRL_ADDR(port)                                                                  (0x4330 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL8380_RMA_PORT_BPDU_CTRL_ACT_MASK(port)                                                            (0x3 << RTL8380_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port))

#define RTL8380_RMA_PORT_PTP_CTRL_ADDR(port)                                                                   (0x4338 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_RMA_PORT_PTP_CTRL_ACT_OFFSET(port)                                                           ((port & 0xF) << 1)
  #define RTL8380_RMA_PORT_PTP_CTRL_ACT_MASK(port)                                                             (0x3 << RTL8380_RMA_PORT_PTP_CTRL_ACT_OFFSET(port))

#define RTL8380_RMA_PORT_LLDP_CTRL_ADDR(port)                                                                  (0x4340 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL8380_RMA_PORT_LLDP_CTRL_ACT_MASK(port)                                                            (0x3 << RTL8380_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port))

#define RTL8380_RMA_BPDU_FLD_PMSK_ADDR                                                                         (0x4348)
  #define RTL8380_RMA_BPDU_FLD_PMSK_PMSK_OFFSET                                                                (0)
  #define RTL8380_RMA_BPDU_FLD_PMSK_PMSK_MASK                                                                  (0x1FFFFFFF << RTL8380_RMA_BPDU_FLD_PMSK_PMSK_OFFSET)

/*
 * Feature: L2 Misc. 
 */
/*
 * Feature: NIC & DMA 
 */
#define RTL8380_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0x9F00 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL8380_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL8380_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8380_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0x9F20 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL8380_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL8380_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8380_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0x9F40 + (((index) << 2))) /* index: 0-1 */
  #define RTL8380_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL8380_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL8380_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8380_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0x9F48 + (((index) << 2))) /* index: 0-1 */
  #define RTL8380_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL8380_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL8380_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8380_DMA_IF_INTR_MSK_ADDR                                                                           (0x9F50)
  #define RTL8380_DMA_IF_INTR_MSK_TX_ALL_DONE_OFFSET                                                           (18)
  #define RTL8380_DMA_IF_INTR_MSK_TX_ALL_DONE_MASK                                                             (0x3 << RTL8380_DMA_IF_INTR_MSK_TX_ALL_DONE_OFFSET)
  #define RTL8380_DMA_IF_INTR_MSK_TX_DONE_OFFSET                                                               (16)
  #define RTL8380_DMA_IF_INTR_MSK_TX_DONE_MASK                                                                 (0x3 << RTL8380_DMA_IF_INTR_MSK_TX_DONE_OFFSET)
  #define RTL8380_DMA_IF_INTR_MSK_RX_DONE_OFFSET                                                               (8)
  #define RTL8380_DMA_IF_INTR_MSK_RX_DONE_MASK                                                                 (0xFF << RTL8380_DMA_IF_INTR_MSK_RX_DONE_OFFSET)
  #define RTL8380_DMA_IF_INTR_MSK_RX_RUN_OUT_OFFSET                                                            (0)
  #define RTL8380_DMA_IF_INTR_MSK_RX_RUN_OUT_MASK                                                              (0xFF << RTL8380_DMA_IF_INTR_MSK_RX_RUN_OUT_OFFSET)

#define RTL8380_DMA_IF_INTR_STS_ADDR                                                                           (0x9F54)
  #define RTL8380_DMA_IF_INTR_STS_TX_ALL_DONE_OFFSET                                                           (18)
  #define RTL8380_DMA_IF_INTR_STS_TX_ALL_DONE_MASK                                                             (0x3 << RTL8380_DMA_IF_INTR_STS_TX_ALL_DONE_OFFSET)
  #define RTL8380_DMA_IF_INTR_STS_TX_DONE_OFFSET                                                               (16)
  #define RTL8380_DMA_IF_INTR_STS_TX_DONE_MASK                                                                 (0x3 << RTL8380_DMA_IF_INTR_STS_TX_DONE_OFFSET)
  #define RTL8380_DMA_IF_INTR_STS_RX_DONE_OFFSET                                                               (8)
  #define RTL8380_DMA_IF_INTR_STS_RX_DONE_MASK                                                                 (0xFF << RTL8380_DMA_IF_INTR_STS_RX_DONE_OFFSET)
  #define RTL8380_DMA_IF_INTR_STS_RX_RUN_OUT_OFFSET                                                            (0)
  #define RTL8380_DMA_IF_INTR_STS_RX_RUN_OUT_MASK                                                              (0xFF << RTL8380_DMA_IF_INTR_STS_RX_RUN_OUT_OFFSET)

#define RTL8380_DMA_IF_CTRL_ADDR                                                                               (0x9F58)
  #define RTL8380_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET                                                           (16)
  #define RTL8380_DMA_IF_CTRL_RX_TRUNCATE_LEN_MASK                                                             (0x3FFF << RTL8380_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET)
  #define RTL8380_DMA_IF_CTRL_TX_PAD_EN_OFFSET                                                                 (5)
  #define RTL8380_DMA_IF_CTRL_TX_PAD_EN_MASK                                                                   (0x1 << RTL8380_DMA_IF_CTRL_TX_PAD_EN_OFFSET)
  #define RTL8380_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET                                                            (4)
  #define RTL8380_DMA_IF_CTRL_RX_TRUNCATE_EN_MASK                                                              (0x1 << RTL8380_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET)
  #define RTL8380_DMA_IF_CTRL_TX_EN_OFFSET                                                                     (3)
  #define RTL8380_DMA_IF_CTRL_TX_EN_MASK                                                                       (0x1 << RTL8380_DMA_IF_CTRL_TX_EN_OFFSET)
  #define RTL8380_DMA_IF_CTRL_RX_EN_OFFSET                                                                     (2)
  #define RTL8380_DMA_IF_CTRL_RX_EN_MASK                                                                       (0x1 << RTL8380_DMA_IF_CTRL_RX_EN_OFFSET)
  #define RTL8380_DMA_IF_CTRL_TX_FETCH_OFFSET                                                                  (1)
  #define RTL8380_DMA_IF_CTRL_TX_FETCH_MASK                                                                    (0x1 << RTL8380_DMA_IF_CTRL_TX_FETCH_OFFSET)
  #define RTL8380_DMA_IF_CTRL_TX_BUSY_OFFSET                                                                   (0)
  #define RTL8380_DMA_IF_CTRL_TX_BUSY_MASK                                                                     (0x1 << RTL8380_DMA_IF_CTRL_TX_BUSY_OFFSET)

#define RTL8380_DMA_IF_PKT_CTRL_ADDR                                                                           (0xA334)
  #define RTL8380_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET                                                          (3)
  #define RTL8380_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_MASK                                                            (0x1 << RTL8380_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET)
  #define RTL8380_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET                                                           (2)
  #define RTL8380_DMA_IF_PKT_CTRL_FWD_PKT_TAG_MASK                                                             (0x1 << RTL8380_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET)
  #define RTL8380_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET                                                          (1)
  #define RTL8380_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_MASK                                                            (0x1 << RTL8380_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET)
  #define RTL8380_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET                                                           (0)
  #define RTL8380_DMA_IF_PKT_CTRL_FWD_PKT_FMT_MASK                                                             (0x1 << RTL8380_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET)

#define RTL8380_DMA_IF_RX_RING_SIZE_ADDR(index)                                                                (0xB7E4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index)                                                       ((index & 0x7) << 2)
  #define RTL8380_DMA_IF_RX_RING_SIZE_SIZE_MASK(index)                                                         (0xF << RTL8380_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index))

#define RTL8380_DMA_IF_RX_RING_CNTR_ADDR(index)                                                                (0xB7E8 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index)                                                       ((index & 0x7) << 2)
  #define RTL8380_DMA_IF_RX_RING_CNTR_CNTR_MASK(index)                                                         (0xF << RTL8380_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index))

#define RTL8380_DMA_IF_PKT_TX_FLTR_CTRL_ADDR                                                                   (0xAA6C)
  #define RTL8380_DMA_IF_PKT_TX_FLTR_CTRL_TX_MAX_LEN_OFFSET                                                    (0)
  #define RTL8380_DMA_IF_PKT_TX_FLTR_CTRL_TX_MAX_LEN_MASK                                                      (0x3FFF << RTL8380_DMA_IF_PKT_TX_FLTR_CTRL_TX_MAX_LEN_OFFSET)

#define RTL8380_DMA_IF_PKT_RX_FLTR_CTRL_ADDR                                                                   (0x6B10)
  #define RTL8380_DMA_IF_PKT_RX_FLTR_CTRL_RX_MAX_LEN_OFFSET                                                    (0)
  #define RTL8380_DMA_IF_PKT_RX_FLTR_CTRL_RX_MAX_LEN_MASK                                                      (0x3FFF << RTL8380_DMA_IF_PKT_RX_FLTR_CTRL_RX_MAX_LEN_OFFSET)

#define RTL8380_DMA_IF_PHYSICAL_ADDR_MSK_ADDR                                                                  (0x9F5C)
  #define RTL8380_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET                                                          (0)
  #define RTL8380_DMA_IF_PHYSICAL_ADDR_MSK_MSK_MASK                                                            (0xFFFFFFFF << RTL8380_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET)

#define RTL8380_DMY_REG14_ADDR                                                                                 (0xB7EC)
  #define RTL8380_DMY_REG14_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG14_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG14_DUMMY_OFFSET)

#define RTL8380_DMY_REG48_ADDR                                                                                 (0xA338)
  #define RTL8380_DMY_REG48_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG48_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG48_DUMMY_OFFSET)

/*
 * Feature: Storm Control (B/M/UM/DLF) 
 */
#define RTL8380_STORM_CTRL_CTRL_ADDR                                                                           (0x4700)
  #define RTL8380_STORM_CTRL_CTRL_INC_IFG_OFFSET                                                               (6)
  #define RTL8380_STORM_CTRL_CTRL_INC_IFG_MASK                                                                 (0x1 << RTL8380_STORM_CTRL_CTRL_INC_IFG_OFFSET)
  #define RTL8380_STORM_CTRL_CTRL_MODE_OFFSET                                                                  (5)
  #define RTL8380_STORM_CTRL_CTRL_MODE_MASK                                                                    (0x1 << RTL8380_STORM_CTRL_CTRL_MODE_OFFSET)
  #define RTL8380_STORM_CTRL_CTRL_ARPREQ_ADMIT_OFFSET                                                          (4)
  #define RTL8380_STORM_CTRL_CTRL_ARPREQ_ADMIT_MASK                                                            (0x1 << RTL8380_STORM_CTRL_CTRL_ARPREQ_ADMIT_OFFSET)
  #define RTL8380_STORM_CTRL_CTRL_RMA_ADMIT_OFFSET                                                             (3)
  #define RTL8380_STORM_CTRL_CTRL_RMA_ADMIT_MASK                                                               (0x1 << RTL8380_STORM_CTRL_CTRL_RMA_ADMIT_OFFSET)
  #define RTL8380_STORM_CTRL_CTRL_BPDU_ADMIT_OFFSET                                                            (2)
  #define RTL8380_STORM_CTRL_CTRL_BPDU_ADMIT_MASK                                                              (0x1 << RTL8380_STORM_CTRL_CTRL_BPDU_ADMIT_OFFSET)
  #define RTL8380_STORM_CTRL_CTRL_RTKPKT_ADMIT_OFFSET                                                          (1)
  #define RTL8380_STORM_CTRL_CTRL_RTKPKT_ADMIT_MASK                                                            (0x1 << RTL8380_STORM_CTRL_CTRL_RTKPKT_ADMIT_OFFSET)
  #define RTL8380_STORM_CTRL_CTRL_IGMP_ADMIT_OFFSET                                                            (0)
  #define RTL8380_STORM_CTRL_CTRL_IGMP_ADMIT_MASK                                                              (0x1 << RTL8380_STORM_CTRL_CTRL_IGMP_ADMIT_OFFSET)

#define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_ADDR                                                               (0x4704)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_PPS_OFFSET                                           (42)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_PPS_MASK                                             (0x3FF << RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_PPS_OFFSET)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_PPS_OFFSET                                                   (32)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_PPS_MASK                                                     (0x3FF << RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_PPS_OFFSET)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET                                               (10)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_MASK                                                 (0x3FF << RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_OFFSET                                                       (0)
  #define RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_MASK                                                         (0x3FF << RTL8380_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_OFFSET)

#define RTL8380_STORM_CTRL_PORT_BC_EXCEED_FLG_ADDR(port)                                                       (0x470C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_STORM_CTRL_PORT_BC_EXCEED_FLG_BC_EXCEED_FLG_OFFSET(port)                                     (port % 0x1D)
  #define RTL8380_STORM_CTRL_PORT_BC_EXCEED_FLG_BC_EXCEED_FLG_MASK(port)                                       (0x1 << RTL8380_STORM_CTRL_PORT_BC_EXCEED_FLG_BC_EXCEED_FLG_OFFSET(port))

#define RTL8380_STORM_CTRL_PORT_MC_EXCEED_FLG_ADDR(port)                                                       (0x4710 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_STORM_CTRL_PORT_MC_EXCEED_FLG_MC_EXCEED_FLG_OFFSET(port)                                     (port % 0x1D)
  #define RTL8380_STORM_CTRL_PORT_MC_EXCEED_FLG_MC_EXCEED_FLG_MASK(port)                                       (0x1 << RTL8380_STORM_CTRL_PORT_MC_EXCEED_FLG_MC_EXCEED_FLG_OFFSET(port))

#define RTL8380_STORM_CTRL_PORT_UC_EXCEED_FLG_ADDR(port)                                                       (0x4714 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_STORM_CTRL_PORT_UC_EXCEED_FLG_UC_EXCEED_FLG_OFFSET(port)                                     (port % 0x1D)
  #define RTL8380_STORM_CTRL_PORT_UC_EXCEED_FLG_UC_EXCEED_FLG_MASK(port)                                       (0x1 << RTL8380_STORM_CTRL_PORT_UC_EXCEED_FLG_UC_EXCEED_FLG_OFFSET(port))

#define RTL8380_STORM_CTRL_PORT_UC_ADDR(port)                                                                  (0x4718 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_STORM_CTRL_PORT_UC_UC_TYPE_OFFSET                                                            (18)
  #define RTL8380_STORM_CTRL_PORT_UC_UC_TYPE_MASK                                                              (0x1 << RTL8380_STORM_CTRL_PORT_UC_UC_TYPE_OFFSET)
  #define RTL8380_STORM_CTRL_PORT_UC_UC_RATE_OFFSET                                                            (0)
  #define RTL8380_STORM_CTRL_PORT_UC_UC_RATE_MASK                                                              (0x3FFFF << RTL8380_STORM_CTRL_PORT_UC_UC_RATE_OFFSET)

#define RTL8380_STORM_CTRL_PORT_MC_ADDR(port)                                                                  (0x478C + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_STORM_CTRL_PORT_MC_MC_TYPE_OFFSET                                                            (18)
  #define RTL8380_STORM_CTRL_PORT_MC_MC_TYPE_MASK                                                              (0x1 << RTL8380_STORM_CTRL_PORT_MC_MC_TYPE_OFFSET)
  #define RTL8380_STORM_CTRL_PORT_MC_MC_RATE_OFFSET                                                            (0)
  #define RTL8380_STORM_CTRL_PORT_MC_MC_RATE_MASK                                                              (0x3FFFF << RTL8380_STORM_CTRL_PORT_MC_MC_RATE_OFFSET)

#define RTL8380_STORM_CTRL_PORT_BC_ADDR(port)                                                                  (0x4800 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_STORM_CTRL_PORT_BC_BC_RATE_OFFSET                                                            (0)
  #define RTL8380_STORM_CTRL_PORT_BC_BC_RATE_MASK                                                              (0x3FFFF << RTL8380_STORM_CTRL_PORT_BC_BC_RATE_OFFSET)

#define RTL8380_STORM_CTRL_BURST_ADDR                                                                          (0x4874)
  #define RTL8380_STORM_CTRL_BURST_UC_BURST_PPS_OFFSET                                                         (96)
  #define RTL8380_STORM_CTRL_BURST_UC_BURST_PPS_MASK                                                           (0xFFFF << RTL8380_STORM_CTRL_BURST_UC_BURST_PPS_OFFSET)
  #define RTL8380_STORM_CTRL_BURST_MC_BURST_PPS_OFFSET                                                         (80)
  #define RTL8380_STORM_CTRL_BURST_MC_BURST_PPS_MASK                                                           (0xFFFF << RTL8380_STORM_CTRL_BURST_MC_BURST_PPS_OFFSET)
  #define RTL8380_STORM_CTRL_BURST_BC_BURST_PPS_OFFSET                                                         (64)
  #define RTL8380_STORM_CTRL_BURST_BC_BURST_PPS_MASK                                                           (0xFFFF << RTL8380_STORM_CTRL_BURST_BC_BURST_PPS_OFFSET)
  #define RTL8380_STORM_CTRL_BURST_UC_OFFSET                                                                   (32)
  #define RTL8380_STORM_CTRL_BURST_UC_MASK                                                                     (0xFFFF << RTL8380_STORM_CTRL_BURST_UC_OFFSET)
  #define RTL8380_STORM_CTRL_BURST_MC_OFFSET                                                                   (16)
  #define RTL8380_STORM_CTRL_BURST_MC_MASK                                                                     (0xFFFF << RTL8380_STORM_CTRL_BURST_MC_OFFSET)
  #define RTL8380_STORM_CTRL_BURST_BC_OFFSET                                                                   (0)
  #define RTL8380_STORM_CTRL_BURST_BC_MASK                                                                     (0xFFFF << RTL8380_STORM_CTRL_BURST_BC_OFFSET)

#define RTL8380_STORM_CTRL_LB_CTRL_ADDR(port)                                                                  (0x4884 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_STORM_CTRL_LB_CTRL_UC_LB_EN_OFFSET                                                           (2)
  #define RTL8380_STORM_CTRL_LB_CTRL_UC_LB_EN_MASK                                                             (0x1 << RTL8380_STORM_CTRL_LB_CTRL_UC_LB_EN_OFFSET)
  #define RTL8380_STORM_CTRL_LB_CTRL_MC_LB_EN_OFFSET                                                           (1)
  #define RTL8380_STORM_CTRL_LB_CTRL_MC_LB_EN_MASK                                                             (0x1 << RTL8380_STORM_CTRL_LB_CTRL_MC_LB_EN_OFFSET)
  #define RTL8380_STORM_CTRL_LB_CTRL_BC_LB_EN_OFFSET                                                           (0)
  #define RTL8380_STORM_CTRL_LB_CTRL_BC_LB_EN_MASK                                                             (0x1 << RTL8380_STORM_CTRL_LB_CTRL_BC_LB_EN_OFFSET)

#define RTL8380_DMY_REG33_ADDR                                                                                 (0x48F8)
  #define RTL8380_DMY_REG33_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG33_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG33_DUMMY_OFFSET)

/*
 * Feature: Bandwidth Control (Ingress/Egress) 
 */
#define RTL8380_IGR_BWCTRL_CTRL_ADDR                                                                           (0x6B14)
  #define RTL8380_IGR_BWCTRL_CTRL_ARPREQ_ADMIT_OFFSET                                                          (4)
  #define RTL8380_IGR_BWCTRL_CTRL_ARPREQ_ADMIT_MASK                                                            (0x1 << RTL8380_IGR_BWCTRL_CTRL_ARPREQ_ADMIT_OFFSET)
  #define RTL8380_IGR_BWCTRL_CTRL_RMA_ADMIT_OFFSET                                                             (3)
  #define RTL8380_IGR_BWCTRL_CTRL_RMA_ADMIT_MASK                                                               (0x1 << RTL8380_IGR_BWCTRL_CTRL_RMA_ADMIT_OFFSET)
  #define RTL8380_IGR_BWCTRL_CTRL_BPDU_ADMIT_OFFSET                                                            (2)
  #define RTL8380_IGR_BWCTRL_CTRL_BPDU_ADMIT_MASK                                                              (0x1 << RTL8380_IGR_BWCTRL_CTRL_BPDU_ADMIT_OFFSET)
  #define RTL8380_IGR_BWCTRL_CTRL_RTKPKT_ADMIT_OFFSET                                                          (1)
  #define RTL8380_IGR_BWCTRL_CTRL_RTKPKT_ADMIT_MASK                                                            (0x1 << RTL8380_IGR_BWCTRL_CTRL_RTKPKT_ADMIT_OFFSET)
  #define RTL8380_IGR_BWCTRL_CTRL_IGMP_ADMIT_OFFSET                                                            (0)
  #define RTL8380_IGR_BWCTRL_CTRL_IGMP_ADMIT_MASK                                                              (0x1 << RTL8380_IGR_BWCTRL_CTRL_IGMP_ADMIT_OFFSET)

#define RTL8380_IGR_BWCTRL_LB_CTRL_ADDR(port)                                                                  (0xABE0 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_IGR_BWCTRL_LB_CTRL_Q2_LB_EN_OFFSET                                                           (3)
  #define RTL8380_IGR_BWCTRL_LB_CTRL_Q2_LB_EN_MASK                                                             (0x1 << RTL8380_IGR_BWCTRL_LB_CTRL_Q2_LB_EN_OFFSET)
  #define RTL8380_IGR_BWCTRL_LB_CTRL_Q1_LB_EN_OFFSET                                                           (2)
  #define RTL8380_IGR_BWCTRL_LB_CTRL_Q1_LB_EN_MASK                                                             (0x1 << RTL8380_IGR_BWCTRL_LB_CTRL_Q1_LB_EN_OFFSET)
  #define RTL8380_IGR_BWCTRL_LB_CTRL_Q0_LB_EN_OFFSET                                                           (1)
  #define RTL8380_IGR_BWCTRL_LB_CTRL_Q0_LB_EN_MASK                                                             (0x1 << RTL8380_IGR_BWCTRL_LB_CTRL_Q0_LB_EN_OFFSET)
  #define RTL8380_IGR_BWCTRL_LB_CTRL_P_LB_EN_OFFSET                                                            (0)
  #define RTL8380_IGR_BWCTRL_LB_CTRL_P_LB_EN_MASK                                                              (0x1 << RTL8380_IGR_BWCTRL_LB_CTRL_P_LB_EN_OFFSET)

#define RTL8380_IGR_BWCTRL_LB_TH_ADDR                                                                          (0xAC54)
  #define RTL8380_IGR_BWCTRL_LB_TH_Q_BURST_SIZE_OFFSET                                                         (16)
  #define RTL8380_IGR_BWCTRL_LB_TH_Q_BURST_SIZE_MASK                                                           (0xFFFF << RTL8380_IGR_BWCTRL_LB_TH_Q_BURST_SIZE_OFFSET)
  #define RTL8380_IGR_BWCTRL_LB_TH_P_BURST_SIZE_OFFSET                                                         (0)
  #define RTL8380_IGR_BWCTRL_LB_TH_P_BURST_SIZE_MASK                                                           (0xFFFF << RTL8380_IGR_BWCTRL_LB_TH_P_BURST_SIZE_OFFSET)

#define RTL8380_IGR_BWCTRL_PORT_RATE_CTRL_ADDR(port)                                                           (0xAC58 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_IGR_BWCTRL_PORT_RATE_CTRL_P_RATE_OFFSET                                                      (0)
  #define RTL8380_IGR_BWCTRL_PORT_RATE_CTRL_P_RATE_MASK                                                        (0x3FFFF << RTL8380_IGR_BWCTRL_PORT_RATE_CTRL_P_RATE_OFFSET)

#define RTL8380_IGR_BWCTRL_QUEUE_RATE_CTRL_ADDR(index1, index2)                                                (0xAFE0 + (index1 * 12) + (((index2) << 2))) /* index1: 0-28, index2: 0-2 */
  #define RTL8380_IGR_BWCTRL_QUEUE_RATE_CTRL_Q_RATE_OFFSET                                                     (0)
  #define RTL8380_IGR_BWCTRL_QUEUE_RATE_CTRL_Q_RATE_MASK                                                       (0x3FFFF << RTL8380_IGR_BWCTRL_QUEUE_RATE_CTRL_Q_RATE_OFFSET)

#define RTL8380_IGR_BWCTRL_WT_CTRL_ADDR(index1, index2)                                                        (0xB1E0 + (index1 * 12) + (((index2) << 2))) /* index1: 0-28, index2: 0-2 */
  #define RTL8380_IGR_BWCTRL_WT_CTRL_WEIGHT_OFFSET                                                             (0)
  #define RTL8380_IGR_BWCTRL_WT_CTRL_WEIGHT_MASK                                                               (0x7F << RTL8380_IGR_BWCTRL_WT_CTRL_WEIGHT_OFFSET)

#define RTL8380_IGR_BWCTRL_EXCEED_FLG_ADDR(port)                                                               (0xACCC + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_Q2_EXCEED_FLG_OFFSET                                                   (3)
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_Q2_EXCEED_FLG_MASK                                                     (0x1 << RTL8380_IGR_BWCTRL_EXCEED_FLG_Q2_EXCEED_FLG_OFFSET)
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_Q1_EXCEED_FLG_OFFSET                                                   (2)
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_Q1_EXCEED_FLG_MASK                                                     (0x1 << RTL8380_IGR_BWCTRL_EXCEED_FLG_Q1_EXCEED_FLG_OFFSET)
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_Q0_EXCEED_FLG_OFFSET                                                   (1)
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_Q0_EXCEED_FLG_MASK                                                     (0x1 << RTL8380_IGR_BWCTRL_EXCEED_FLG_Q0_EXCEED_FLG_OFFSET)
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_P_EXCEED_FLG_OFFSET                                                    (0)
  #define RTL8380_IGR_BWCTRL_EXCEED_FLG_P_EXCEED_FLG_MASK                                                      (0x1 << RTL8380_IGR_BWCTRL_EXCEED_FLG_P_EXCEED_FLG_OFFSET)

#define RTL8380_DMY_REG8_ADDR                                                                                  (0xAD40)
  #define RTL8380_DMY_REG8_DUMMY_OFFSET                                                                        (0)
  #define RTL8380_DMY_REG8_DUMMY_MASK                                                                          (0xFFFFFFFF << RTL8380_DMY_REG8_DUMMY_OFFSET)

#define RTL8380_DMY_REG36_ADDR                                                                                 (0x6B18)
  #define RTL8380_DMY_REG36_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG36_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG36_DUMMY_OFFSET)

/*
 * Feature: Meter Marker 
 */
#define RTL8380_METER_BYTE_LB_THR_CTRL_ADDR                                                                    (0x4B00)
  #define RTL8380_METER_BYTE_LB_THR_CTRL_BYTE_LB_THR1_OFFSET                                                   (16)
  #define RTL8380_METER_BYTE_LB_THR_CTRL_BYTE_LB_THR1_MASK                                                     (0xFFFF << RTL8380_METER_BYTE_LB_THR_CTRL_BYTE_LB_THR1_OFFSET)
  #define RTL8380_METER_BYTE_LB_THR_CTRL_BYTE_LB_THR0_OFFSET                                                   (0)
  #define RTL8380_METER_BYTE_LB_THR_CTRL_BYTE_LB_THR0_MASK                                                     (0xFFFF << RTL8380_METER_BYTE_LB_THR_CTRL_BYTE_LB_THR0_OFFSET)

#define RTL8380_METER_PKT_LB_THR_CTRL_ADDR                                                                     (0x4B04)
  #define RTL8380_METER_PKT_LB_THR_CTRL_PKT_LB_THR1_OFFSET                                                     (16)
  #define RTL8380_METER_PKT_LB_THR_CTRL_PKT_LB_THR1_MASK                                                       (0xFFFF << RTL8380_METER_PKT_LB_THR_CTRL_PKT_LB_THR1_OFFSET)
  #define RTL8380_METER_PKT_LB_THR_CTRL_PKT_LB_THR0_OFFSET                                                     (0)
  #define RTL8380_METER_PKT_LB_THR_CTRL_PKT_LB_THR0_MASK                                                       (0xFFFF << RTL8380_METER_PKT_LB_THR_CTRL_PKT_LB_THR0_OFFSET)

#define RTL8380_METER_GLB_CTRL_ADDR                                                                            (0x4B08)
  #define RTL8380_METER_GLB_CTRL_INCL_PREIFG_OFFSET                                                            (0)
  #define RTL8380_METER_GLB_CTRL_INCL_PREIFG_MASK                                                              (0x1 << RTL8380_METER_GLB_CTRL_INCL_PREIFG_OFFSET)

#define RTL8380_METER_ENTRY_CTRL0_ADDR(index)                                                                  (0x4B0C + (((index) << 3))) /* index: 0-31 */
  #define RTL8380_METER_ENTRY_CTRL0_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL0_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL0_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL0_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL0_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL0_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL0_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL0_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL0_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL0_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL0_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL0_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL0_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL0_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL0_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL0_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL0_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL0_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL0_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL0_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL0_RATE_OFFSET)

#define RTL8380_METER_ENTRY_CTRL1_ADDR(index)                                                                  (0x4D00 + (((index) - 32) << 3)) /* index: 32-63 */
  #define RTL8380_METER_ENTRY_CTRL1_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL1_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL1_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL1_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL1_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL1_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL1_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL1_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL1_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL1_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL1_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL1_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL1_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL1_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL1_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL1_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL1_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL1_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL1_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL1_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL1_RATE_OFFSET)

#define RTL8380_METER_ENTRY_CTRL2_ADDR(index)                                                                  (0x4F00 + (((index) - 64) << 3)) /* index: 64-95 */
  #define RTL8380_METER_ENTRY_CTRL2_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL2_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL2_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL2_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL2_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL2_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL2_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL2_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL2_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL2_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL2_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL2_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL2_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL2_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL2_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL2_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL2_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL2_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL2_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL2_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL2_RATE_OFFSET)

#define RTL8380_METER_ENTRY_CTRL3_ADDR(index)                                                                  (0x5100 + (((index) - 96) << 3)) /* index: 96-127 */
  #define RTL8380_METER_ENTRY_CTRL3_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL3_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL3_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL3_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL3_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL3_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL3_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL3_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL3_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL3_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL3_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL3_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL3_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL3_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL3_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL3_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL3_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL3_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL3_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL3_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL3_RATE_OFFSET)

#define RTL8380_METER_ENTRY_CTRL4_ADDR(index)                                                                  (0x5300 + (((index) - 128) << 3)) /* index: 128-159 */
  #define RTL8380_METER_ENTRY_CTRL4_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL4_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL4_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL4_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL4_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL4_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL4_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL4_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL4_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL4_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL4_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL4_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL4_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL4_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL4_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL4_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL4_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL4_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL4_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL4_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL4_RATE_OFFSET)

#define RTL8380_METER_ENTRY_CTRL5_ADDR(index)                                                                  (0x5500 + (((index) - 160) << 3)) /* index: 160-191 */
  #define RTL8380_METER_ENTRY_CTRL5_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL5_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL5_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL5_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL5_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL5_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL5_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL5_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL5_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL5_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL5_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL5_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL5_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL5_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL5_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL5_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL5_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL5_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL5_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL5_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL5_RATE_OFFSET)

#define RTL8380_METER_ENTRY_CTRL6_ADDR(index)                                                                  (0x5700 + (((index) - 192) << 3)) /* index: 192-223 */
  #define RTL8380_METER_ENTRY_CTRL6_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL6_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL6_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL6_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL6_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL6_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL6_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL6_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL6_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL6_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL6_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL6_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL6_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL6_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL6_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL6_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL6_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL6_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL6_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL6_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL6_RATE_OFFSET)

#define RTL8380_METER_ENTRY_CTRL7_ADDR(index)                                                                  (0x5900 + (((index) - 224) << 3)) /* index: 224-255 */
  #define RTL8380_METER_ENTRY_CTRL7_COUNTER_OFFSET                                                             (32)
  #define RTL8380_METER_ENTRY_CTRL7_COUNTER_MASK                                                               (0x7FFFFF << RTL8380_METER_ENTRY_CTRL7_COUNTER_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL7_DROP_OFFSET                                                                (22)
  #define RTL8380_METER_ENTRY_CTRL7_DROP_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL7_DROP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL7_ENABLE_OFFSET                                                              (21)
  #define RTL8380_METER_ENTRY_CTRL7_ENABLE_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL7_ENABLE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL7_EXCEED_FLAG_OFFSET                                                         (20)
  #define RTL8380_METER_ENTRY_CTRL7_EXCEED_FLAG_MASK                                                           (0x1 << RTL8380_METER_ENTRY_CTRL7_EXCEED_FLAG_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL7_TYPE_OFFSET                                                                (19)
  #define RTL8380_METER_ENTRY_CTRL7_TYPE_MASK                                                                  (0x1 << RTL8380_METER_ENTRY_CTRL7_TYPE_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL7_THRGRP_OFFSET                                                              (18)
  #define RTL8380_METER_ENTRY_CTRL7_THRGRP_MASK                                                                (0x1 << RTL8380_METER_ENTRY_CTRL7_THRGRP_OFFSET)
  #define RTL8380_METER_ENTRY_CTRL7_RATE_OFFSET                                                                (0)
  #define RTL8380_METER_ENTRY_CTRL7_RATE_MASK                                                                  (0x3FFFF << RTL8380_METER_ENTRY_CTRL7_RATE_OFFSET)

#define RTL8380_DMY_REG22_ADDR                                                                                 (0x4C0C)
  #define RTL8380_DMY_REG22_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG22_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG22_DUMMY_OFFSET)

/*
 * Feature: Bandwidth Control (Ingress/Egress) 
 */
/*
 * Feature: Attack Prevention 
 */
#define RTL8380_ATK_PRVNT_PORT_EN_ADDR(port)                                                                   (0x5B00 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_ATK_PRVNT_PORT_EN_EN_OFFSET(port)                                                            (port % 0x1D)
  #define RTL8380_ATK_PRVNT_PORT_EN_EN_MASK(port)                                                              (0x1 << RTL8380_ATK_PRVNT_PORT_EN_EN_OFFSET(port))

#define RTL8380_ATK_PRVNT_CTRL_ADDR                                                                            (0x5B04)
  #define RTL8380_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET                                                       (16)
  #define RTL8380_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_MASK                                                         (0x1 << RTL8380_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_SYN_RST_OFFSET                                                                (15)
  #define RTL8380_ATK_PRVNT_CTRL_SYN_RST_MASK                                                                  (0x1 << RTL8380_ATK_PRVNT_CTRL_SYN_RST_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_SYN_FIN_OFFSET                                                                (14)
  #define RTL8380_ATK_PRVNT_CTRL_SYN_FIN_MASK                                                                  (0x1 << RTL8380_ATK_PRVNT_CTRL_SYN_FIN_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_XMAS_OFFSET                                                                   (13)
  #define RTL8380_ATK_PRVNT_CTRL_XMAS_MASK                                                                     (0x1 << RTL8380_ATK_PRVNT_CTRL_XMAS_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET                                                              (12)
  #define RTL8380_ATK_PRVNT_CTRL_NULL_SCAN_MASK                                                                (0x1 << RTL8380_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET                                                    (11)
  #define RTL8380_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_MASK                                                      (0x1 << RTL8380_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET                                                        (10)
  #define RTL8380_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_MASK                                                          (0x1 << RTL8380_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_SMURF_OFFSET                                                                  (9)
  #define RTL8380_ATK_PRVNT_CTRL_SMURF_MASK                                                                    (0x1 << RTL8380_ATK_PRVNT_CTRL_SMURF_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET                                                        (8)
  #define RTL8380_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_MASK                                                          (0x1 << RTL8380_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET                                                        (7)
  #define RTL8380_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_MASK                                                          (0x1 << RTL8380_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET                                                          (6)
  #define RTL8380_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_MASK                                                            (0x1 << RTL8380_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET                                                      (5)
  #define RTL8380_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_MASK                                                        (0x1 << RTL8380_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_POD_OFFSET                                                                    (4)
  #define RTL8380_ATK_PRVNT_CTRL_POD_MASK                                                                      (0x1 << RTL8380_ATK_PRVNT_CTRL_POD_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET                                                               (3)
  #define RTL8380_ATK_PRVNT_CTRL_TCP_BLAT_MASK                                                                 (0x1 << RTL8380_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET                                                               (2)
  #define RTL8380_ATK_PRVNT_CTRL_UDP_BLAT_MASK                                                                 (0x1 << RTL8380_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_LAND_OFFSET                                                                   (1)
  #define RTL8380_ATK_PRVNT_CTRL_LAND_MASK                                                                     (0x1 << RTL8380_ATK_PRVNT_CTRL_LAND_OFFSET)
  #define RTL8380_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET                                                            (0)
  #define RTL8380_ATK_PRVNT_CTRL_DA_EQUAL_SA_MASK                                                              (0x1 << RTL8380_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET)

#define RTL8380_ATK_PRVNT_ACT_ADDR                                                                             (0x5B08)
  #define RTL8380_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL8380_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL8380_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_SYN_RST_OFFSET                                                                 (15)
  #define RTL8380_ATK_PRVNT_ACT_SYN_RST_MASK                                                                   (0x1 << RTL8380_ATK_PRVNT_ACT_SYN_RST_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_SYN_FIN_OFFSET                                                                 (14)
  #define RTL8380_ATK_PRVNT_ACT_SYN_FIN_MASK                                                                   (0x1 << RTL8380_ATK_PRVNT_ACT_SYN_FIN_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_XMAS_OFFSET                                                                    (13)
  #define RTL8380_ATK_PRVNT_ACT_XMAS_MASK                                                                      (0x1 << RTL8380_ATK_PRVNT_ACT_XMAS_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_NULL_SCAN_OFFSET                                                               (12)
  #define RTL8380_ATK_PRVNT_ACT_NULL_SCAN_MASK                                                                 (0x1 << RTL8380_ATK_PRVNT_ACT_NULL_SCAN_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL8380_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL8380_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET                                                         (10)
  #define RTL8380_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_MASK                                                           (0x1 << RTL8380_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_SMURF_OFFSET                                                                   (9)
  #define RTL8380_ATK_PRVNT_ACT_SMURF_MASK                                                                     (0x1 << RTL8380_ATK_PRVNT_ACT_SMURF_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL8380_ATK_PRVNT_ACT_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL8380_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL8380_ATK_PRVNT_ACT_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL8380_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL8380_ATK_PRVNT_ACT_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL8380_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL8380_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL8380_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_POD_OFFSET                                                                     (4)
  #define RTL8380_ATK_PRVNT_ACT_POD_MASK                                                                       (0x1 << RTL8380_ATK_PRVNT_ACT_POD_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_TCP_BLAT_OFFSET                                                                (3)
  #define RTL8380_ATK_PRVNT_ACT_TCP_BLAT_MASK                                                                  (0x1 << RTL8380_ATK_PRVNT_ACT_TCP_BLAT_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_UDP_BLAT_OFFSET                                                                (2)
  #define RTL8380_ATK_PRVNT_ACT_UDP_BLAT_MASK                                                                  (0x1 << RTL8380_ATK_PRVNT_ACT_UDP_BLAT_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_LAND_OFFSET                                                                    (1)
  #define RTL8380_ATK_PRVNT_ACT_LAND_MASK                                                                      (0x1 << RTL8380_ATK_PRVNT_ACT_LAND_OFFSET)
  #define RTL8380_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL8380_ATK_PRVNT_ACT_DA_EQUAL_SA_MASK                                                               (0x1 << RTL8380_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET)

#define RTL8380_ATK_PRVNT_IPV6_CTRL_ADDR                                                                       (0x5B0C)
  #define RTL8380_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET                                                      (0)
  #define RTL8380_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_MASK                                                        (0xFFFF << RTL8380_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET)

#define RTL8380_ATK_PRVNT_ICMP_CTRL_ADDR                                                                       (0x5B10)
  #define RTL8380_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET                                                       (0)
  #define RTL8380_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_MASK                                                         (0xFFFF << RTL8380_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET)

#define RTL8380_ATK_PRVNT_TCP_CTRL_ADDR                                                                        (0x5B14)
  #define RTL8380_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET                                                        (0)
  #define RTL8380_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_MASK                                                          (0x1F << RTL8380_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET)

#define RTL8380_ATK_PRVNT_SMURF_CTRL_ADDR                                                                      (0x5B18)
  #define RTL8380_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET                                                          (0)
  #define RTL8380_ATK_PRVNT_SMURF_CTRL_NETMASK_MASK                                                            (0xFFFFFFFF << RTL8380_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET)

#define RTL8380_ATK_PRVNT_STS_ADDR                                                                             (0x5B1C)
  #define RTL8380_ATK_PRVNT_STS_ARP_INVLD_OFFSET                                                               (17)
  #define RTL8380_ATK_PRVNT_STS_ARP_INVLD_MASK                                                                 (0x1 << RTL8380_ATK_PRVNT_STS_ARP_INVLD_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL8380_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL8380_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_SYN_RST_OFFSET                                                                 (15)
  #define RTL8380_ATK_PRVNT_STS_SYN_RST_MASK                                                                   (0x1 << RTL8380_ATK_PRVNT_STS_SYN_RST_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_SYN_FIN_OFFSET                                                                 (14)
  #define RTL8380_ATK_PRVNT_STS_SYN_FIN_MASK                                                                   (0x1 << RTL8380_ATK_PRVNT_STS_SYN_FIN_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_XMAS_OFFSET                                                                    (13)
  #define RTL8380_ATK_PRVNT_STS_XMAS_MASK                                                                      (0x1 << RTL8380_ATK_PRVNT_STS_XMAS_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_NULL_SCAN_OFFSET                                                               (12)
  #define RTL8380_ATK_PRVNT_STS_NULL_SCAN_MASK                                                                 (0x1 << RTL8380_ATK_PRVNT_STS_NULL_SCAN_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL8380_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL8380_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET                                                             (10)
  #define RTL8380_ATK_PRVNT_STS_TCP_HDR_MIN_MASK                                                               (0x1 << RTL8380_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_SMURF_OFFSET                                                                   (9)
  #define RTL8380_ATK_PRVNT_STS_SMURF_MASK                                                                     (0x1 << RTL8380_ATK_PRVNT_STS_SMURF_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL8380_ATK_PRVNT_STS_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL8380_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL8380_ATK_PRVNT_STS_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL8380_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL8380_ATK_PRVNT_STS_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL8380_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL8380_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL8380_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_POD_OFFSET                                                                     (4)
  #define RTL8380_ATK_PRVNT_STS_POD_MASK                                                                       (0x1 << RTL8380_ATK_PRVNT_STS_POD_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_TCP_BLAT_OFFSET                                                                (3)
  #define RTL8380_ATK_PRVNT_STS_TCP_BLAT_MASK                                                                  (0x1 << RTL8380_ATK_PRVNT_STS_TCP_BLAT_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_UDP_BLAT_OFFSET                                                                (2)
  #define RTL8380_ATK_PRVNT_STS_UDP_BLAT_MASK                                                                  (0x1 << RTL8380_ATK_PRVNT_STS_UDP_BLAT_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_LAND_OFFSET                                                                    (1)
  #define RTL8380_ATK_PRVNT_STS_LAND_MASK                                                                      (0x1 << RTL8380_ATK_PRVNT_STS_LAND_OFFSET)
  #define RTL8380_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL8380_ATK_PRVNT_STS_DA_EQUAL_SA_MASK                                                               (0x1 << RTL8380_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET)

#define RTL8380_ATK_PRVNT_ARP_INVLD_PORT_ACT_ADDR(port)                                                        (0x5B20 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL8380_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_MASK(port)                                                  (0x3 << RTL8380_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port))

#define RTL8380_DMY_REG23_ADDR                                                                                 (0x5B28)
  #define RTL8380_DMY_REG23_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG23_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG23_DUMMY_OFFSET)

#define RTL8380_ATK_PRVNT_ARP_GRAT_PORT_ACT_ADDR(port)                                                         (0x5B2C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_ATK_PRVNT_ARP_GRAT_PORT_ACT_ACT_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL8380_ATK_PRVNT_ARP_GRAT_PORT_ACT_ACT_MASK(port)                                                   (0x3 << RTL8380_ATK_PRVNT_ARP_GRAT_PORT_ACT_ACT_OFFSET(port))

/*
 * Feature: Mirroring 
 */
#define RTL8380_MIR_CTRL_ADDR(index)                                                                           (0x5D00 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_CTRL_FLOW_BASED_PMSK_IGNORE_OFFSET                                                       (18)
  #define RTL8380_MIR_CTRL_FLOW_BASED_PMSK_IGNORE_MASK                                                         (0x1 << RTL8380_MIR_CTRL_FLOW_BASED_PMSK_IGNORE_OFFSET)
  #define RTL8380_MIR_CTRL_MIR_QID_EN_OFFSET                                                                   (17)
  #define RTL8380_MIR_CTRL_MIR_QID_EN_MASK                                                                     (0x1 << RTL8380_MIR_CTRL_MIR_QID_EN_OFFSET)
  #define RTL8380_MIR_CTRL_MIR_QID_OFFSET                                                                      (14)
  #define RTL8380_MIR_CTRL_MIR_QID_MASK                                                                        (0x7 << RTL8380_MIR_CTRL_MIR_QID_OFFSET)
  #define RTL8380_MIR_CTRL_SELF_FLTER_OFFSET                                                                   (13)
  #define RTL8380_MIR_CTRL_SELF_FLTER_MASK                                                                     (0x1 << RTL8380_MIR_CTRL_SELF_FLTER_OFFSET)
  #define RTL8380_MIR_CTRL_DUPLICATE_FLTR_OFFSET                                                               (12)
  #define RTL8380_MIR_CTRL_DUPLICATE_FLTR_MASK                                                                 (0x1 << RTL8380_MIR_CTRL_DUPLICATE_FLTR_OFFSET)
  #define RTL8380_MIR_CTRL_CROSS_VLAN_OFFSET                                                                   (11)
  #define RTL8380_MIR_CTRL_CROSS_VLAN_MASK                                                                     (0x1 << RTL8380_MIR_CTRL_CROSS_VLAN_OFFSET)
  #define RTL8380_MIR_CTRL_FLOW_BASED_ONLY_OFFSET                                                              (10)
  #define RTL8380_MIR_CTRL_FLOW_BASED_ONLY_MASK                                                                (0x1 << RTL8380_MIR_CTRL_FLOW_BASED_ONLY_OFFSET)
  #define RTL8380_MIR_CTRL_MIR_DST_P_OFFSET                                                                    (4)
  #define RTL8380_MIR_CTRL_MIR_DST_P_MASK                                                                      (0x3F << RTL8380_MIR_CTRL_MIR_DST_P_OFFSET)
  #define RTL8380_MIR_CTRL_DST_P_ISO_OFFSET                                                                    (3)
  #define RTL8380_MIR_CTRL_DST_P_ISO_MASK                                                                      (0x1 << RTL8380_MIR_CTRL_DST_P_ISO_OFFSET)
  #define RTL8380_MIR_CTRL_MIR_OP_OFFSET                                                                       (2)
  #define RTL8380_MIR_CTRL_MIR_OP_MASK                                                                         (0x1 << RTL8380_MIR_CTRL_MIR_OP_OFFSET)
  #define RTL8380_MIR_CTRL_MIR_SEL_OFFSET                                                                      (1)
  #define RTL8380_MIR_CTRL_MIR_SEL_MASK                                                                        (0x1 << RTL8380_MIR_CTRL_MIR_SEL_OFFSET)
  #define RTL8380_MIR_CTRL_MIR_EN_OFFSET                                                                       (0)
  #define RTL8380_MIR_CTRL_MIR_EN_MASK                                                                         (0x1 << RTL8380_MIR_CTRL_MIR_EN_OFFSET)

#define RTL8380_MIR_MODE_CTRL_ADDR(index)                                                                      (0xA33C + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_MODE_CTRL_MIR_MODE_OFFSET(index)                                                         (index % 0x4)
  #define RTL8380_MIR_MODE_CTRL_MIR_MODE_MASK(index)                                                           (0x1 << RTL8380_MIR_MODE_CTRL_MIR_MODE_OFFSET(index))

#define RTL8380_MIR_QID_CTRL_ADDR(index)                                                                       (0xAD44 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_QID_CTRL_MIR_QID_OFFSET                                                                  (1)
  #define RTL8380_MIR_QID_CTRL_MIR_QID_MASK                                                                    (0x7 << RTL8380_MIR_QID_CTRL_MIR_QID_OFFSET)
  #define RTL8380_MIR_QID_CTRL_MIR_QID_EN_OFFSET                                                               (0)
  #define RTL8380_MIR_QID_CTRL_MIR_QID_EN_MASK                                                                 (0x1 << RTL8380_MIR_QID_CTRL_MIR_QID_EN_OFFSET)

#define RTL8380_MIR_SPM_CTRL_ADDR(index)                                                                       (0x5D10 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_SPM_CTRL_SPM_0_OFFSET                                                                    (0)
  #define RTL8380_MIR_SPM_CTRL_SPM_0_MASK                                                                      (0x1FFFFFFF << RTL8380_MIR_SPM_CTRL_SPM_0_OFFSET)

#define RTL8380_MIR_DPM_CTRL_ADDR(index)                                                                       (0x5D20 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_DPM_CTRL_DPM_0_OFFSET                                                                    (0)
  #define RTL8380_MIR_DPM_CTRL_DPM_0_MASK                                                                      (0x1FFFFFFF << RTL8380_MIR_DPM_CTRL_DPM_0_OFFSET)

#define RTL8380_MIR_RSPAN_VLAN_CTRL_ADDR(index)                                                                (0xA340 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET                                                    (16)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_MASK                                                      (0xFFFF << RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET                                                     (13)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_MASK                                                       (0x7 << RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET                                                     (12)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_MASK                                                       (0x1 << RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET                                                     (0)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_MASK                                                       (0xFFF << RTL8380_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET)

#define RTL8380_MIR_RSPAN_VLAN_CTRL_MAC_ADDR(index)                                                            (0xAA70 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_MAC_RSPAN_TAG_VID_OFFSET                                                 (16)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_MAC_RSPAN_TAG_VID_MASK                                                   (0xFFF << RTL8380_MIR_RSPAN_VLAN_CTRL_MAC_RSPAN_TAG_VID_OFFSET)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_MAC_RSPAN_TAG_TPID_OFFSET                                                (0)
  #define RTL8380_MIR_RSPAN_VLAN_CTRL_MAC_RSPAN_TAG_TPID_MASK                                                  (0xFFFF << RTL8380_MIR_RSPAN_VLAN_CTRL_MAC_RSPAN_TAG_TPID_OFFSET)

#define RTL8380_MIR_RSPAN_TX_CTRL_ADDR(index)                                                                  (0xA350 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index)                                             (index % 0x4)
  #define RTL8380_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_MASK(index)                                               (0x1 << RTL8380_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index))

#define RTL8380_MIR_RSPAN_RX_TAG_RM_CTRL_ADDR(index)                                                           (0xAA80 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index)                                       (index % 0x4)
  #define RTL8380_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_MASK(index)                                         (0x1 << RTL8380_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index))

#define RTL8380_MIR_RSPAN_RX_TAG_EN_CTRL_ADDR(index)                                                           (0xAA84 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_RSPAN_RX_TAG_EN_CTRL_RSPAN_RX_TAG_EN_OFFSET(index)                                       (index % 0x4)
  #define RTL8380_MIR_RSPAN_RX_TAG_EN_CTRL_RSPAN_RX_TAG_EN_MASK(index)                                         (0x1 << RTL8380_MIR_RSPAN_RX_TAG_EN_CTRL_RSPAN_RX_TAG_EN_OFFSET(index))

#define RTL8380_MIR_IGR_BWCTRL_BYPASS_CTRL_ADDR                                                                (0x5D30)
  #define RTL8380_MIR_IGR_BWCTRL_BYPASS_CTRL_IGR_BWCTRL_BYPASS_OFFSET                                          (0)
  #define RTL8380_MIR_IGR_BWCTRL_BYPASS_CTRL_IGR_BWCTRL_BYPASS_MASK                                            (0x1 << RTL8380_MIR_IGR_BWCTRL_BYPASS_CTRL_IGR_BWCTRL_BYPASS_OFFSET)

#define RTL8380_MIR_SAMPLE_RATE_CTRL_ADDR(index)                                                               (0x5D34 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL8380_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL8380_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_MASK(index)                                                 (0xFFFF << RTL8380_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index))

#define RTL8380_DMY_REG34_ADDR                                                                                 (0x5D3C)
  #define RTL8380_DMY_REG34_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG34_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG34_DUMMY_OFFSET)

#define RTL8380_DMY_REG43_ADDR                                                                                 (0xAA88)
  #define RTL8380_DMY_REG43_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG43_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG43_DUMMY_OFFSET)

#define RTL8380_DMY_REG49_ADDR                                                                                 (0xA354)
  #define RTL8380_DMY_REG49_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG49_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG49_DUMMY_OFFSET)

/*
 * Feature: sFlow 
 */
/*
 * Feature: Statistic Counters 
 */
#define RTL8380_STAT_PRVTE_DROP_COUNTER0_ADDR                                                                  (0x6A00)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER0_REASON_0_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER0_REASON_0_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER0_REASON_0_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER1_ADDR                                                                  (0x6A04)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER1_REASON_1_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER1_REASON_1_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER1_REASON_1_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER2_ADDR                                                                  (0x6A08)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER2_REASON_2_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER2_REASON_2_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER2_REASON_2_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER3_ADDR                                                                  (0x6A0C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER3_REASON_3_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER3_REASON_3_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER3_REASON_3_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER4_ADDR                                                                  (0x6A10)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER4_REASON_4_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER4_REASON_4_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER4_REASON_4_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER5_ADDR                                                                  (0x6A14)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER5_REASON_5_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER5_REASON_5_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER5_REASON_5_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER6_ADDR                                                                  (0x6A18)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER6_REASON_6_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER6_REASON_6_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER6_REASON_6_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER7_ADDR                                                                  (0x6A1C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER7_REASON_7_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER7_REASON_7_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER7_REASON_7_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER8_ADDR                                                                  (0x6A20)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER8_REASON_8_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER8_REASON_8_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER8_REASON_8_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER9_ADDR                                                                  (0x6A24)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER9_REASON_9_OFFSET                                                     (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER9_REASON_9_MASK                                                       (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER9_REASON_9_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER10_ADDR                                                                 (0x6A28)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER10_REASON_10_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER10_REASON_10_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER10_REASON_10_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER11_ADDR                                                                 (0x6A2C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER11_REASON_11_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER11_REASON_11_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER11_REASON_11_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER12_ADDR                                                                 (0x6A30)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER12_REASON_12_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER12_REASON_12_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER12_REASON_12_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER13_ADDR                                                                 (0x6A34)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER13_REASON_13_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER13_REASON_13_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER13_REASON_13_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER14_ADDR                                                                 (0x6A38)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER14_REASON_14_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER14_REASON_14_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER14_REASON_14_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER15_ADDR                                                                 (0x6A3C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER15_REASON_15_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER15_REASON_15_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER15_REASON_15_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER16_ADDR                                                                 (0x6A40)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER16_REASON_16_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER16_REASON_16_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER16_REASON_16_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER17_ADDR                                                                 (0x6A44)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER17_REASON_17_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER17_REASON_17_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER17_REASON_17_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER18_ADDR                                                                 (0x6A48)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER18_REASON_18_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER18_REASON_18_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER18_REASON_18_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER19_ADDR                                                                 (0x6A4C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER19_REASON_19_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER19_REASON_19_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER19_REASON_19_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER20_ADDR                                                                 (0x6A50)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER20_REASON_20_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER20_REASON_20_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER20_REASON_20_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER21_ADDR                                                                 (0x6A54)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER21_REASON_21_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER21_REASON_21_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER21_REASON_21_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER22_ADDR                                                                 (0x6A58)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER22_REASON_22_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER22_REASON_22_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER22_REASON_22_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER23_ADDR                                                                 (0x6A5C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER23_REASON_23_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER23_REASON_23_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER23_REASON_23_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER24_ADDR                                                                 (0x6A60)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER24_REASON_24_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER24_REASON_24_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER24_REASON_24_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER25_ADDR                                                                 (0x6A64)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER25_REASON_25_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER25_REASON_25_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER25_REASON_25_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER26_ADDR                                                                 (0x6A68)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER26_REASON_26_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER26_REASON_26_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER26_REASON_26_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER27_ADDR                                                                 (0x6A6C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER27_REASON_27_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER27_REASON_27_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER27_REASON_27_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER28_ADDR                                                                 (0x6A70)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER28_REASON_28_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER28_REASON_28_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER28_REASON_28_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER29_ADDR                                                                 (0x6A74)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER29_REASON_29_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER29_REASON_29_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER29_REASON_29_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER30_ADDR                                                                 (0x6A78)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER30_REASON_30_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER30_REASON_30_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER30_REASON_30_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER31_ADDR                                                                 (0x6A7C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER31_REASON_31_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER31_REASON_31_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER31_REASON_31_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER32_ADDR                                                                 (0x6A80)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER32_REASON_32_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER32_REASON_32_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER32_REASON_32_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER33_ADDR                                                                 (0x6A84)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER33_REASON_33_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER33_REASON_33_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER33_REASON_33_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER34_ADDR                                                                 (0x6A88)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER34_REASON_34_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER34_REASON_34_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER34_REASON_34_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER35_ADDR                                                                 (0x6A8C)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER35_REASON_35_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER35_REASON_35_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER35_REASON_35_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER36_ADDR                                                                 (0x6A90)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER36_REASON_36_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER36_REASON_36_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER36_REASON_36_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER37_ADDR                                                                 (0x6A94)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER37_REASON_37_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER37_REASON_37_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER37_REASON_37_OFFSET)

#define RTL8380_STAT_PRVTE_DROP_COUNTER38_ADDR                                                                 (0x6A98)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER38_REASON_38_OFFSET                                                   (0)
  #define RTL8380_STAT_PRVTE_DROP_COUNTER38_REASON_38_MASK                                                     (0xFFFF << RTL8380_STAT_PRVTE_DROP_COUNTER38_REASON_38_OFFSET)

#define RTL8380_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_ADDR                                                   (0x6A9C)
  #define RTL8380_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET                   (0)
  #define RTL8380_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_MASK                     (0xFFFFFFFF << RTL8380_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET)

#define RTL8380_STAT_PORT_STANDARD_MIB_ADDR(port)                                                              (0x1200 + (((port) << 8))) /* port: 0-28 */
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInOctets_H_OFFSET                                                   (2016)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInOctets_H_MASK                                                     (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifInOctets_H_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInOctets_L_OFFSET                                                   (1984)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInOctets_L_MASK                                                     (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifInOctets_L_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutOctets_H_OFFSET                                                  (1952)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutOctets_H_MASK                                                    (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifOutOctets_H_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutOctets_L_OFFSET                                                  (1920)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutOctets_L_MASK                                                    (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifOutOctets_L_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot1dTpPortInDiscards_OFFSET                                          (1888)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot1dTpPortInDiscards_MASK                                            (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot1dTpPortInDiscards_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInUcastPkts_OFFSET                                                  (1856)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInUcastPkts_MASK                                                    (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifInUcastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInMulticastPkts_OFFSET                                              (1824)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInMulticastPkts_MASK                                                (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifInMulticastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInBroadcastPkts_OFFSET                                              (1792)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifInBroadcastPkts_MASK                                                (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifInBroadcastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutUcastPkts_OFFSET                                                 (1760)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutUcastPkts_MASK                                                   (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifOutUcastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutMulticastPkts_OFFSET                                             (1728)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutMulticastPkts_MASK                                               (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifOutMulticastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutBroadcastPkts_OFFSET                                             (1696)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutBroadcastPkts_MASK                                               (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifOutBroadcastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutDiscards_OFFSET                                                  (1664)
  #define RTL8380_STAT_PORT_STANDARD_MIB_ifOutDiscards_MASK                                                    (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_ifOutDiscards_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsSingleCollisionFrames_OFFSET                                 (1632)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsSingleCollisionFrames_MASK                                   (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsSingleCollisionFrames_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsMultipleCollisionFrames_OFFSET                               (1600)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsMultipleCollisionFrames_MASK                                 (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsMultipleCollisionFrames_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsDeferredTransmissions_OFFSET                                 (1568)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsDeferredTransmissions_MASK                                   (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsDeferredTransmissions_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsLateCollisions_OFFSET                                        (1536)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsLateCollisions_MASK                                          (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsLateCollisions_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsExcessiveCollisions_OFFSET                                   (1504)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsExcessiveCollisions_MASK                                     (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsExcessiveCollisions_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsSymbolErrors_OFFSET                                          (1472)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsSymbolErrors_MASK                                            (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3StatsSymbolErrors_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3ControlInUnknownOpcodes_OFFSET                                    (1440)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3ControlInUnknownOpcodes_MASK                                      (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3ControlInUnknownOpcodes_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3InPauseFrames_OFFSET                                              (1408)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3InPauseFrames_MASK                                                (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3InPauseFrames_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3OutPauseFrames_OFFSET                                             (1376)
  #define RTL8380_STAT_PORT_STANDARD_MIB_dot3OutPauseFrames_MASK                                               (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_dot3OutPauseFrames_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsDropEvents_OFFSET                                           (1344)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsDropEvents_MASK                                             (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_etherStatsDropEvents_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsBroadcastPkts_OFFSET                                     (1312)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsBroadcastPkts_MASK                                       (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsBroadcastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsMulticastPkts_OFFSET                                     (1280)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsMulticastPkts_MASK                                       (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsMulticastPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsCRCAlignErrors_OFFSET                                       (1248)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsCRCAlignErrors_MASK                                         (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_etherStatsCRCAlignErrors_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsUndersizePkts_OFFSET                                     (1216)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsUndersizePkts_MASK                                       (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsUndersizePkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizePkts_OFFSET                                     (1184)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizePkts_MASK                                       (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizePkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizedropPkts_OFFSET                                 (1152)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizedropPkts_MASK                                   (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizedropPkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsOversizePkts_OFFSET                                      (1120)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsOversizePkts_MASK                                        (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsOversizePkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsOversizePkts_OFFSET                                      (1088)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsOversizePkts_MASK                                        (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsOversizePkts_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsFragments_OFFSET                                            (1056)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsFragments_MASK                                              (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_etherStatsFragments_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsJabbers_OFFSET                                              (1024)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsJabbers_MASK                                                (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_etherStatsJabbers_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsCollisions_OFFSET                                           (992)
  #define RTL8380_STAT_PORT_STANDARD_MIB_etherStatsCollisions_MASK                                             (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_etherStatsCollisions_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts64Octets_OFFSET                                      (960)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts64Octets_MASK                                        (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts64Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts64Octets_OFFSET                                      (928)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts64Octets_MASK                                        (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts64Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts65to127Octets_OFFSET                                 (896)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts65to127Octets_MASK                                   (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts65to127Octets_OFFSET                                 (864)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts65to127Octets_MASK                                   (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts128to255Octets_OFFSET                                (832)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts128to255Octets_MASK                                  (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts128to255Octets_OFFSET                                (800)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts128to255Octets_MASK                                  (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts256to511Octets_OFFSET                                (768)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts256to511Octets_MASK                                  (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts256to511Octets_OFFSET                                (736)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts256to511Octets_MASK                                  (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts512to1023Octets_OFFSET                               (704)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts512to1023Octets_MASK                                 (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts512to1023Octets_OFFSET                               (672)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts512to1023Octets_MASK                                 (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1024to1518Octets_OFFSET                              (640)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1024to1518Octets_MASK                                (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1024to1518Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1024to1518Octets_OFFSET                              (608)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1024to1518Octets_MASK                                (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1024to1518Octets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1519tomaxOctets_OFFSET                               (576)
  #define RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1519tomaxOctets_MASK                                 (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1519tomaxOctets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1519tomaxOctets_OFFSET                               (544)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1519tomaxOctets_MASK                                 (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1519tomaxOctets_OFFSET)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rxMacDiscards_OFFSET                                                  (512)
  #define RTL8380_STAT_PORT_STANDARD_MIB_rxMacDiscards_MASK                                                    (0xFFFFFFFF << RTL8380_STAT_PORT_STANDARD_MIB_rxMacDiscards_OFFSET)

#define RTL8380_STAT_RST_ADDR                                                                                  (0x3100)
  #define RTL8380_STAT_RST_RST_MIB_VAL_OFFSET                                                                  (1)
  #define RTL8380_STAT_RST_RST_MIB_VAL_MASK                                                                    (0x1 << RTL8380_STAT_RST_RST_MIB_VAL_OFFSET)
  #define RTL8380_STAT_RST_RST_GLOBAL_MIB_OFFSET                                                               (0)
  #define RTL8380_STAT_RST_RST_GLOBAL_MIB_MASK                                                                 (0x1 << RTL8380_STAT_RST_RST_GLOBAL_MIB_OFFSET)

#define RTL8380_STAT_PORT_RST_ADDR                                                                             (0x3104)
  #define RTL8380_STAT_PORT_RST_RST_PORT_FLAG_OFFSET                                                           (6)
  #define RTL8380_STAT_PORT_RST_RST_PORT_FLAG_MASK                                                             (0x1 << RTL8380_STAT_PORT_RST_RST_PORT_FLAG_OFFSET)
  #define RTL8380_STAT_PORT_RST_RST_PORT_MIB_OFFSET                                                            (0)
  #define RTL8380_STAT_PORT_RST_RST_PORT_MIB_MASK                                                              (0x3F << RTL8380_STAT_PORT_RST_RST_PORT_MIB_OFFSET)

#define RTL8380_STAT_CTRL_ADDR                                                                                 (0x3108)
  #define RTL8380_STAT_CTRL_TX_CNT_TAG_OFFSET                                                                  (3)
  #define RTL8380_STAT_CTRL_TX_CNT_TAG_MASK                                                                    (0x1 << RTL8380_STAT_CTRL_TX_CNT_TAG_OFFSET)
  #define RTL8380_STAT_CTRL_RX_CNT_TAG_OFFSET                                                                  (2)
  #define RTL8380_STAT_CTRL_RX_CNT_TAG_MASK                                                                    (0x1 << RTL8380_STAT_CTRL_RX_CNT_TAG_OFFSET)
  #define RTL8380_STAT_CTRL_DBG_CNTR_EN_OFFSET                                                                 (1)
  #define RTL8380_STAT_CTRL_DBG_CNTR_EN_MASK                                                                   (0x1 << RTL8380_STAT_CTRL_DBG_CNTR_EN_OFFSET)
  #define RTL8380_STAT_CTRL_ALL_CNTR_EN_OFFSET                                                                 (0)
  #define RTL8380_STAT_CTRL_ALL_CNTR_EN_MASK                                                                   (0x1 << RTL8380_STAT_CTRL_ALL_CNTR_EN_OFFSET)

/*
 * Feature: Flowcontrol & Backpressure Threshold 
 */
#define RTL8380_FC_DROP_THR_ADDR                                                                               (0xCF60)
  #define RTL8380_FC_DROP_THR_DROP_ALL_THR_OFFSET                                                              (0)
  #define RTL8380_FC_DROP_THR_DROP_ALL_THR_MASK                                                                (0x7FF << RTL8380_FC_DROP_THR_DROP_ALL_THR_OFFSET)

#define RTL8380_FC_GLB_HI_THR_ADDR                                                                             (0xCF64)
  #define RTL8380_FC_GLB_HI_THR_GLB_HI_ON_THR_OFFSET                                                           (16)
  #define RTL8380_FC_GLB_HI_THR_GLB_HI_ON_THR_MASK                                                             (0x7FF << RTL8380_FC_GLB_HI_THR_GLB_HI_ON_THR_OFFSET)
  #define RTL8380_FC_GLB_HI_THR_GLB_HI_OFF_THR_OFFSET                                                          (0)
  #define RTL8380_FC_GLB_HI_THR_GLB_HI_OFF_THR_MASK                                                            (0x7FF << RTL8380_FC_GLB_HI_THR_GLB_HI_OFF_THR_OFFSET)

#define RTL8380_FC_GLB_LO_THR_ADDR                                                                             (0xCF68)
  #define RTL8380_FC_GLB_LO_THR_GLB_LO_ON_THR_OFFSET                                                           (16)
  #define RTL8380_FC_GLB_LO_THR_GLB_LO_ON_THR_MASK                                                             (0x7FF << RTL8380_FC_GLB_LO_THR_GLB_LO_ON_THR_OFFSET)
  #define RTL8380_FC_GLB_LO_THR_GLB_LO_OFF_THR_OFFSET                                                          (0)
  #define RTL8380_FC_GLB_LO_THR_GLB_LO_OFF_THR_MASK                                                            (0x7FF << RTL8380_FC_GLB_LO_THR_GLB_LO_OFF_THR_OFFSET)

#define RTL8380_FC_GLB_FCOFF_HI_THR_ADDR                                                                       (0xCF6C)
  #define RTL8380_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_ON_THR_OFFSET                                               (16)
  #define RTL8380_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_ON_THR_MASK                                                 (0x7FF << RTL8380_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_ON_THR_OFFSET)
  #define RTL8380_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_OFF_THR_OFFSET                                              (0)
  #define RTL8380_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_OFF_THR_MASK                                                (0x7FF << RTL8380_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_OFF_THR_OFFSET)

#define RTL8380_FC_GLB_FCOFF_LO_THR_ADDR                                                                       (0xCF70)
  #define RTL8380_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_ON_THR_OFFSET                                               (16)
  #define RTL8380_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_ON_THR_MASK                                                 (0x7FF << RTL8380_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_ON_THR_OFFSET)
  #define RTL8380_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_OFF_THR_OFFSET                                              (0)
  #define RTL8380_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_OFF_THR_MASK                                                (0x7FF << RTL8380_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_OFF_THR_OFFSET)

#define RTL8380_FC_P_IGR_THR_ADDR(port)                                                                        (0xCF74 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_IGR_THR_P_IGR_THR_SET_SEL_OFFSET(port)                                                  ((port & 0xF) << 1)
  #define RTL8380_FC_P_IGR_THR_P_IGR_THR_SET_SEL_MASK(port)                                                    (0x3 << RTL8380_FC_P_IGR_THR_P_IGR_THR_SET_SEL_OFFSET(port))

#define RTL8380_FC_P_EGR_THR_ADDR(port)                                                                        (0xB7F0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_EGR_THR_P_EGR_THR_SET_SEL_OFFSET(port)                                                  ((port & 0xF) << 1)
  #define RTL8380_FC_P_EGR_THR_P_EGR_THR_SET_SEL_MASK(port)                                                    (0x3 << RTL8380_FC_P_EGR_THR_P_EGR_THR_SET_SEL_OFFSET(port))

#define RTL8380_FC_P_HI_THR_ADDR(index)                                                                        (0xCF7C + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_FC_P_HI_THR_P_HI_ON_THR_OFFSET                                                               (16)
  #define RTL8380_FC_P_HI_THR_P_HI_ON_THR_MASK                                                                 (0x7FF << RTL8380_FC_P_HI_THR_P_HI_ON_THR_OFFSET)
  #define RTL8380_FC_P_HI_THR_P_HI_OFF_THR_OFFSET                                                              (0)
  #define RTL8380_FC_P_HI_THR_P_HI_OFF_THR_MASK                                                                (0x7FF << RTL8380_FC_P_HI_THR_P_HI_OFF_THR_OFFSET)

#define RTL8380_FC_P_LO_THR_ADDR(index)                                                                        (0xCF8C + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_FC_P_LO_THR_P_LO_ON_THR_OFFSET                                                               (16)
  #define RTL8380_FC_P_LO_THR_P_LO_ON_THR_MASK                                                                 (0x7FF << RTL8380_FC_P_LO_THR_P_LO_ON_THR_OFFSET)
  #define RTL8380_FC_P_LO_THR_P_LO_OFF_THR_OFFSET                                                              (0)
  #define RTL8380_FC_P_LO_THR_P_LO_OFF_THR_MASK                                                                (0x7FF << RTL8380_FC_P_LO_THR_P_LO_OFF_THR_OFFSET)

#define RTL8380_FC_P_FCOFF_HI_THR_ADDR(index)                                                                  (0xCF9C + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_FC_P_FCOFF_HI_THR_P_FCOFF_HI_ON_THR_OFFSET                                                   (16)
  #define RTL8380_FC_P_FCOFF_HI_THR_P_FCOFF_HI_ON_THR_MASK                                                     (0x7FF << RTL8380_FC_P_FCOFF_HI_THR_P_FCOFF_HI_ON_THR_OFFSET)
  #define RTL8380_FC_P_FCOFF_HI_THR_P_FCOFF_HI_OFF_THR_OFFSET                                                  (0)
  #define RTL8380_FC_P_FCOFF_HI_THR_P_FCOFF_HI_OFF_THR_MASK                                                    (0x7FF << RTL8380_FC_P_FCOFF_HI_THR_P_FCOFF_HI_OFF_THR_OFFSET)

#define RTL8380_FC_P_FCOFF_LO_THR_ADDR(index)                                                                  (0xCFAC + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_FC_P_FCOFF_LO_THR_P_FCOFF_LO_ON_THR_OFFSET                                                   (16)
  #define RTL8380_FC_P_FCOFF_LO_THR_P_FCOFF_LO_ON_THR_MASK                                                     (0x7FF << RTL8380_FC_P_FCOFF_LO_THR_P_FCOFF_LO_ON_THR_OFFSET)
  #define RTL8380_FC_P_FCOFF_LO_THR_P_FCOFF_LO_OFF_THR_OFFSET                                                  (0)
  #define RTL8380_FC_P_FCOFF_LO_THR_P_FCOFF_LO_OFF_THR_MASK                                                    (0x7FF << RTL8380_FC_P_FCOFF_LO_THR_P_FCOFF_LO_OFF_THR_OFFSET)

#define RTL8380_FC_P_GRANTEE_THR_ADDR(index)                                                                   (0xCFBC + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_FC_P_GRANTEE_THR_P_GRANTEE_THR_OFFSET                                                        (0)
  #define RTL8380_FC_P_GRANTEE_THR_P_GRANTEE_THR_MASK                                                          (0x7FF << RTL8380_FC_P_GRANTEE_THR_P_GRANTEE_THR_OFFSET)

#define RTL8380_FC_P_EGR_DROP_CTRL_ADDR(port)                                                                  (0x6B1C + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_EGR_DROP_CTRL_KNUC_FC_MODE_EN_OFFSET                                                    (12)
  #define RTL8380_FC_P_EGR_DROP_CTRL_KNUC_FC_MODE_EN_MASK                                                      (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_KNUC_FC_MODE_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_ALWAYS_EGRDROP_EN_OFFSET                                                  (11)
  #define RTL8380_FC_P_EGR_DROP_CTRL_ALWAYS_EGRDROP_EN_MASK                                                    (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_ALWAYS_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_RXCNGST_IGNORE_OFFSET                                                     (10)
  #define RTL8380_FC_P_EGR_DROP_CTRL_RXCNGST_IGNORE_MASK                                                       (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_RXCNGST_IGNORE_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_BIND_DIS_OFFSET                                                           (9)
  #define RTL8380_FC_P_EGR_DROP_CTRL_BIND_DIS_MASK                                                             (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_BIND_DIS_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_PB_EGRDROP_EN_OFFSET                                                      (8)
  #define RTL8380_FC_P_EGR_DROP_CTRL_PB_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_PB_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q7_EGRDROP_EN_OFFSET                                                      (7)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q7_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q7_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q6_EGRDROP_EN_OFFSET                                                      (6)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q6_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q6_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q5_EGRDROP_EN_OFFSET                                                      (5)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q5_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q5_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q4_EGRDROP_EN_OFFSET                                                      (4)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q4_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q4_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q3_EGRDROP_EN_OFFSET                                                      (3)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q3_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q3_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q2_EGRDROP_EN_OFFSET                                                      (2)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q2_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q2_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q1_EGRDROP_EN_OFFSET                                                      (1)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q1_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q1_EGRDROP_EN_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q0_EGRDROP_EN_OFFSET                                                      (0)
  #define RTL8380_FC_P_EGR_DROP_CTRL_Q0_EGRDROP_EN_MASK                                                        (0x1 << RTL8380_FC_P_EGR_DROP_CTRL_Q0_EGRDROP_EN_OFFSET)

#define RTL8380_FC_P_EGR_DROP_THR_ADDR(index)                                                                  (0xB7F8 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_FC_P_EGR_DROP_THR_P_EGR_DROP_GAP_OFFSET                                                      (11)
  #define RTL8380_FC_P_EGR_DROP_THR_P_EGR_DROP_GAP_MASK                                                        (0x7FF << RTL8380_FC_P_EGR_DROP_THR_P_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_P_EGR_DROP_THR_P_EGR_DROP_THR_OFFSET                                                      (0)
  #define RTL8380_FC_P_EGR_DROP_THR_P_EGR_DROP_THR_MASK                                                        (0x7FF << RTL8380_FC_P_EGR_DROP_THR_P_EGR_DROP_THR_OFFSET)

#define RTL8380_FC_Q_EGR_DROP_THR_ADDR(index)                                                                  (0xB808 + (((index) << 4))) /* index: 0-3 */
  #define RTL8380_FC_Q_EGR_DROP_THR_Q7_EGR_DROP_GAP_OFFSET                                                     (123)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q7_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q7_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q7_EGR_DROP_THR_OFFSET                                                     (112)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q7_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q7_EGR_DROP_THR_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q6_EGR_DROP_GAP_OFFSET                                                     (107)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q6_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q6_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q6_EGR_DROP_THR_OFFSET                                                     (96)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q6_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q6_EGR_DROP_THR_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q5_EGR_DROP_GAP_OFFSET                                                     (91)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q5_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q5_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q5_EGR_DROP_THR_OFFSET                                                     (80)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q5_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q5_EGR_DROP_THR_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q4_EGR_DROP_GAP_OFFSET                                                     (75)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q4_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q4_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q4_EGR_DROP_THR_OFFSET                                                     (64)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q4_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q4_EGR_DROP_THR_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q3_EGR_DROP_GAP_OFFSET                                                     (59)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q3_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q3_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q3_EGR_DROP_THR_OFFSET                                                     (48)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q3_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q3_EGR_DROP_THR_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q2_EGR_DROP_GAP_OFFSET                                                     (43)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q2_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q2_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q2_EGR_DROP_THR_OFFSET                                                     (32)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q2_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q2_EGR_DROP_THR_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q1_EGR_DROP_GAP_OFFSET                                                     (27)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q1_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q1_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q1_EGR_DROP_THR_OFFSET                                                     (16)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q1_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q1_EGR_DROP_THR_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q0_EGR_DROP_GAP_OFFSET                                                     (11)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q0_EGR_DROP_GAP_MASK                                                       (0x1F << RTL8380_FC_Q_EGR_DROP_THR_Q0_EGR_DROP_GAP_OFFSET)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q0_EGR_DROP_THR_OFFSET                                                     (0)
  #define RTL8380_FC_Q_EGR_DROP_THR_Q0_EGR_DROP_THR_MASK                                                       (0x7FF << RTL8380_FC_Q_EGR_DROP_THR_Q0_EGR_DROP_THR_OFFSET)

#define RTL8380_FC_ACT_CTRL_ADDR(port)                                                                         (0xCFCC + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_FC_ACT_CTRL_FC_ACT_OFFSET                                                                    (9)
  #define RTL8380_FC_ACT_CTRL_FC_ACT_MASK                                                                      (0x1 << RTL8380_FC_ACT_CTRL_FC_ACT_OFFSET)
  #define RTL8380_FC_ACT_CTRL_FC_ALLOW_PAGE_CNT_OFFSET                                                         (0)
  #define RTL8380_FC_ACT_CTRL_FC_ALLOW_PAGE_CNT_MASK                                                           (0x1FF << RTL8380_FC_ACT_CTRL_FC_ALLOW_PAGE_CNT_OFFSET)

#define RTL8380_FC_GLB_PAGE_CNT_ADDR                                                                           (0xD040)
  #define RTL8380_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET                                                          (0)
  #define RTL8380_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_MASK                                                            (0x7FF << RTL8380_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET)

#define RTL8380_FC_P_PAGE_CNT_ADDR(port)                                                                       (0xD160 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_PAGE_CNT_P_PAGE_CNT_OFFSET                                                              (0)
  #define RTL8380_FC_P_PAGE_CNT_P_PAGE_CNT_MASK                                                                (0x7FF << RTL8380_FC_P_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL8380_FC_GLB_PAGE_PEAKCNT_ADDR                                                                       (0xD1D4)
  #define RTL8380_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET                                                  (0)
  #define RTL8380_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_MASK                                                    (0x7FF << RTL8380_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET)

#define RTL8380_FC_P_PAGE_CURCNT_ADDR(port)                                                                    (0xD1D8 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_PAGE_CURCNT_P_PAGE_CURCNT_OFFSET                                                        (0)
  #define RTL8380_FC_P_PAGE_CURCNT_P_PAGE_CURCNT_MASK                                                          (0x7FF << RTL8380_FC_P_PAGE_CURCNT_P_PAGE_CURCNT_OFFSET)

#define RTL8380_FC_P_PAGE_PEAKCNT_ADDR(port)                                                                   (0xD24C + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_PAGE_PEAKCNT_GLB_PAGE_CURCNT_OFFSET                                                     (16)
  #define RTL8380_FC_P_PAGE_PEAKCNT_GLB_PAGE_CURCNT_MASK                                                       (0x7FF << RTL8380_FC_P_PAGE_PEAKCNT_GLB_PAGE_CURCNT_OFFSET)
  #define RTL8380_FC_P_PAGE_PEAKCNT_P_PAGE_PEAKCNT_OFFSET                                                      (0)
  #define RTL8380_FC_P_PAGE_PEAKCNT_P_PAGE_PEAKCNT_MASK                                                        (0x7FF << RTL8380_FC_P_PAGE_PEAKCNT_P_PAGE_PEAKCNT_OFFSET)

#define RTL8380_FC_PQ_PAGE_CNT_ADDR(index1, index2)                                                            (0xB5E0 + (index1 << 4) + (((index2) << 2))) /* index1: 0-28, index2: 0-3 */
  #define RTL8380_FC_PQ_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET                                                         (16)
  #define RTL8380_FC_PQ_PAGE_CNT_Q_PAGE_PEAKCNT_MASK                                                           (0x7FF << RTL8380_FC_PQ_PAGE_CNT_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL8380_FC_PQ_PAGE_CNT_Q_PAGE_CNT_OFFSET                                                             (0)
  #define RTL8380_FC_PQ_PAGE_CNT_Q_PAGE_CNT_MASK                                                               (0x7FF << RTL8380_FC_PQ_PAGE_CNT_Q_PAGE_CNT_OFFSET)

#define RTL8380_FC_PQ_PKT_CNT_ADDR(index1, index2)                                                             (0xADE0 + (index1 << 4) + (((index2) << 2))) /* index1: 0-28, index2: 0-3 */
  #define RTL8380_FC_PQ_PKT_CNT_Q_PKT_PEAKCNT_OFFSET                                                           (16)
  #define RTL8380_FC_PQ_PKT_CNT_Q_PKT_PEAKCNT_MASK                                                             (0x7FF << RTL8380_FC_PQ_PKT_CNT_Q_PKT_PEAKCNT_OFFSET)
  #define RTL8380_FC_PQ_PKT_CNT_Q_PKT_CNT_OFFSET                                                               (0)
  #define RTL8380_FC_PQ_PKT_CNT_Q_PKT_CNT_MASK                                                                 (0x7FF << RTL8380_FC_PQ_PKT_CNT_Q_PKT_CNT_OFFSET)

#define RTL8380_FC_PQ_EGR_PAGE_CNT0_ADDR(index1, index2)                                                       (0xBBE0 + (index1 << 5) + (((index2) << 2))) /* index1: 0-7, index2: 0-7 */
  #define RTL8380_FC_PQ_EGR_PAGE_CNT0_Q_PAGE_PEAKCNT_OFFSET                                                    (16)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT0_Q_PAGE_PEAKCNT_MASK                                                      (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT0_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT0_Q_PAGE_CNT_OFFSET                                                        (0)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT0_Q_PAGE_CNT_MASK                                                          (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT0_Q_PAGE_CNT_OFFSET)

#define RTL8380_FC_PQ_EGR_PAGE_CNT1_ADDR(index1, index2)                                                       (0xBCE0 + ((index1 - 8) << 5) + (((index2) << 2))) /* index1: 8-15, index2: 0-7 */
  #define RTL8380_FC_PQ_EGR_PAGE_CNT1_Q_PAGE_PEAKCNT_OFFSET                                                    (16)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT1_Q_PAGE_PEAKCNT_MASK                                                      (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT1_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT1_Q_PAGE_CNT_OFFSET                                                        (0)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT1_Q_PAGE_CNT_MASK                                                          (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT1_Q_PAGE_CNT_OFFSET)

#define RTL8380_FC_PQ_EGR_PAGE_CNT2_ADDR(index1, index2)                                                       (0xBDE0 + ((index1 - 16) << 5) + (((index2) << 2))) /* index1: 16-23, index2: 0-7 */
  #define RTL8380_FC_PQ_EGR_PAGE_CNT2_Q_PAGE_PEAKCNT_OFFSET                                                    (16)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT2_Q_PAGE_PEAKCNT_MASK                                                      (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT2_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT2_Q_PAGE_CNT_OFFSET                                                        (0)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT2_Q_PAGE_CNT_MASK                                                          (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT2_Q_PAGE_CNT_OFFSET)

#define RTL8380_FC_PQ_EGR_PAGE_CNT3_ADDR(index1, index2)                                                       (0xBEE0 + ((index1 - 24) << 5) + (((index2) << 2))) /* index1: 24-28, index2: 0-7 */
  #define RTL8380_FC_PQ_EGR_PAGE_CNT3_Q_PAGE_PEAKCNT_OFFSET                                                    (16)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT3_Q_PAGE_PEAKCNT_MASK                                                      (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT3_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT3_Q_PAGE_CNT_OFFSET                                                        (0)
  #define RTL8380_FC_PQ_EGR_PAGE_CNT3_Q_PAGE_CNT_MASK                                                          (0x7FF << RTL8380_FC_PQ_EGR_PAGE_CNT3_Q_PAGE_CNT_OFFSET)

#define RTL8380_FC_PQ_EGR_PKT_CNT_ADDR(port, index)                                                            (0xBFE0 + (port << 7) + (((index) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8380_FC_PQ_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET                                                       (16)
  #define RTL8380_FC_PQ_EGR_PKT_CNT_Q_PKT_PEAKCNT_MASK                                                         (0x7FF << RTL8380_FC_PQ_EGR_PKT_CNT_Q_PKT_PEAKCNT_OFFSET)
  #define RTL8380_FC_PQ_EGR_PKT_CNT_Q_PKT_CNT_OFFSET                                                           (0)
  #define RTL8380_FC_PQ_EGR_PKT_CNT_Q_PKT_CNT_MASK                                                             (0x7FF << RTL8380_FC_PQ_EGR_PKT_CNT_Q_PKT_CNT_OFFSET)

#define RTL8380_FC_P_EGR_PAGE_CNT_ADDR(port)                                                                   (0xB848 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_EGR_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET                                                      (16)
  #define RTL8380_FC_P_EGR_PAGE_CNT_P_PAGE_PEAKCNT_MASK                                                        (0x7FF << RTL8380_FC_P_EGR_PAGE_CNT_P_PAGE_PEAKCNT_OFFSET)
  #define RTL8380_FC_P_EGR_PAGE_CNT_P_PAGE_CNT_OFFSET                                                          (0)
  #define RTL8380_FC_P_EGR_PAGE_CNT_P_PAGE_CNT_MASK                                                            (0x7FF << RTL8380_FC_P_EGR_PAGE_CNT_P_PAGE_CNT_OFFSET)

#define RTL8380_P_IGRDROP_CTRL_ADDR(port)                                                                      (0xB3E0 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_P_IGRDROP_CTRL_Q2_IGRDROP_EN_OFFSET                                                          (2)
  #define RTL8380_P_IGRDROP_CTRL_Q2_IGRDROP_EN_MASK                                                            (0x1 << RTL8380_P_IGRDROP_CTRL_Q2_IGRDROP_EN_OFFSET)
  #define RTL8380_P_IGRDROP_CTRL_Q1_IGRDROP_EN_OFFSET                                                          (1)
  #define RTL8380_P_IGRDROP_CTRL_Q1_IGRDROP_EN_MASK                                                            (0x1 << RTL8380_P_IGRDROP_CTRL_Q1_IGRDROP_EN_OFFSET)
  #define RTL8380_P_IGRDROP_CTRL_Q0_IGRDROP_EN_OFFSET                                                          (0)
  #define RTL8380_P_IGRDROP_CTRL_Q0_IGRDROP_EN_MASK                                                            (0x1 << RTL8380_P_IGRDROP_CTRL_Q0_IGRDROP_EN_OFFSET)

#define RTL8380_FC_P_IGRQ_THR_ADDR(port)                                                                       (0xB454 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_FC_P_IGRQ_THR_Q_IGR_THR_SET_SEL_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL8380_FC_P_IGRQ_THR_Q_IGR_THR_SET_SEL_MASK(port)                                                   (0x3 << RTL8380_FC_P_IGRQ_THR_Q_IGR_THR_SET_SEL_OFFSET(port))

#define RTL8380_FC_Q_IGR_DROP_THR_ADDR(index)                                                                  (0xB45C + (((index) * 20))) /* index: 0-3 */
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_ON_THR_OFFSET                                                           (128)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_ON_THR_MASK                                                             (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q2_ON_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_OFF_THR_OFFSET                                                          (112)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_OFF_THR_MASK                                                            (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q2_OFF_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_FCOFF_GAP_OFFSET                                                        (107)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_FCOFF_GAP_MASK                                                          (0x1F << RTL8380_FC_Q_IGR_DROP_THR_Q2_FCOFF_GAP_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_FCOFF_THR_OFFSET                                                        (96)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q2_FCOFF_THR_MASK                                                          (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q2_FCOFF_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_ON_THR_OFFSET                                                           (80)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_ON_THR_MASK                                                             (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q1_ON_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_OFF_THR_OFFSET                                                          (64)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_OFF_THR_MASK                                                            (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q1_OFF_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_FCOFF_GAP_OFFSET                                                        (59)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_FCOFF_GAP_MASK                                                          (0x1F << RTL8380_FC_Q_IGR_DROP_THR_Q1_FCOFF_GAP_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_FCOFF_THR_OFFSET                                                        (48)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q1_FCOFF_THR_MASK                                                          (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q1_FCOFF_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_ON_THR_OFFSET                                                           (32)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_ON_THR_MASK                                                             (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q0_ON_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_OFF_THR_OFFSET                                                          (16)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_OFF_THR_MASK                                                            (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q0_OFF_THR_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_FCOFF_GAP_OFFSET                                                        (11)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_FCOFF_GAP_MASK                                                          (0x1F << RTL8380_FC_Q_IGR_DROP_THR_Q0_FCOFF_GAP_OFFSET)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_FCOFF_THR_OFFSET                                                        (0)
  #define RTL8380_FC_Q_IGR_DROP_THR_Q0_FCOFF_THR_MASK                                                          (0x7FF << RTL8380_FC_Q_IGR_DROP_THR_Q0_FCOFF_THR_OFFSET)

#define RTL8380_DMY_PORT_REG0_ADDR(port)                                                                       (0xC000 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_DMY_PORT_REG0_DUMMY_OFFSET                                                                   (0)
  #define RTL8380_DMY_PORT_REG0_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL8380_DMY_PORT_REG0_DUMMY_OFFSET)

#define RTL8380_DMY_REG9_ADDR                                                                                  (0xAD54)
  #define RTL8380_DMY_REG9_DUMMY_OFFSET                                                                        (0)
  #define RTL8380_DMY_REG9_DUMMY_MASK                                                                          (0xFFFFFFFF << RTL8380_DMY_REG9_DUMMY_OFFSET)

#define RTL8380_DMY_REG11_ADDR                                                                                 (0xB4AC)
  #define RTL8380_DMY_REG11_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG11_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG11_DUMMY_OFFSET)

#define RTL8380_DMY_REG12_ADDR                                                                                 (0xB4B0)
  #define RTL8380_DMY_REG12_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG12_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG12_DUMMY_OFFSET)

#define RTL8380_DMY_REG13_ADDR                                                                                 (0xB4B4)
  #define RTL8380_DMY_REG13_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG13_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG13_DUMMY_OFFSET)

#define RTL8380_DMY_REG15_ADDR                                                                                 (0xB8BC)
  #define RTL8380_DMY_REG15_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG15_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG15_DUMMY_OFFSET)

#define RTL8380_DMY_REG17_ADDR                                                                                 (0xD044)
  #define RTL8380_DMY_REG17_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG17_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG17_DUMMY_OFFSET)

#define RTL8380_DMY_REG18_ADDR                                                                                 (0xD048)
  #define RTL8380_DMY_REG18_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG18_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG18_DUMMY_OFFSET)

#define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_ADDR                                                                (0x6B90)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_UNKNUC_SEL_OFFSET                                                 (3)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_UNKNUC_SEL_MASK                                                   (0x1 << RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_UNKNUC_SEL_OFFSET)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_IP_MC_SEL_OFFSET                                                  (2)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_IP_MC_SEL_MASK                                                    (0x1 << RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_IP_MC_SEL_OFFSET)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_L2_MC_SEL_OFFSET                                                  (1)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_L2_MC_SEL_MASK                                                    (0x1 << RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_L2_MC_SEL_OFFSET)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_BC_SEL_OFFSET                                                     (0)
  #define RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_BC_SEL_MASK                                                       (0x1 << RTL8380_KNUC_FC_MODE_DROP_PKT_TYPE_BC_SEL_OFFSET)

/*
 * Feature: Congestion Avoidance 
 */
#define RTL8380_SC_P_CTRL_ADDR                                                                                 (0xB8C0)
  #define RTL8380_SC_P_CTRL_DRAIN_OUT_THR_OFFSET                                                               (0)
  #define RTL8380_SC_P_CTRL_DRAIN_OUT_THR_MASK                                                                 (0x7FF << RTL8380_SC_P_CTRL_DRAIN_OUT_THR_OFFSET)

#define RTL8380_SC_P_EN_ADDR(port)                                                                             (0xD57C + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_SC_P_EN_CNGST_TMR_OFFSET                                                                     (4)
  #define RTL8380_SC_P_EN_CNGST_TMR_MASK                                                                       (0xF << RTL8380_SC_P_EN_CNGST_TMR_OFFSET)
  #define RTL8380_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET                                                            (0)
  #define RTL8380_SC_P_EN_CNGST_SUST_TMR_LMT_MASK                                                              (0xF << RTL8380_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET)

#define RTL8380_DROP_ALGO_GLB_CTRL_ADDR                                                                        (0xB8C4)
  #define RTL8380_DROP_ALGO_GLB_CTRL_DROP_TYPE_SEL_OFFSET                                                      (0)
  #define RTL8380_DROP_ALGO_GLB_CTRL_DROP_TYPE_SEL_MASK                                                        (0x1 << RTL8380_DROP_ALGO_GLB_CTRL_DROP_TYPE_SEL_OFFSET)

#define RTL8380_AUTO_SWQRST_CTRL_ADDR                                                                          (0xD04C)
  #define RTL8380_AUTO_SWQRST_CTRL_DUMMY_OFFSET                                                                (32)
  #define RTL8380_AUTO_SWQRST_CTRL_DUMMY_MASK                                                                  (0xFFFFFFFF << RTL8380_AUTO_SWQRST_CTRL_DUMMY_OFFSET)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_FLAG_OFFSET                                                          (29)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_FLAG_MASK                                                            (0x1 << RTL8380_AUTO_SWQRST_CTRL_SWQRST_FLAG_OFFSET)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_SYS_THR_EN_OFFSET                                                    (28)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_SYS_THR_EN_MASK                                                      (0x1 << RTL8380_AUTO_SWQRST_CTRL_SWQRST_SYS_THR_EN_OFFSET)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_P_THR_EN_OFFSET                                                      (27)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_P_THR_EN_MASK                                                        (0x1 << RTL8380_AUTO_SWQRST_CTRL_SWQRST_P_THR_EN_OFFSET)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_SYS_THR_OFFSET                                                       (16)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_SYS_THR_MASK                                                         (0x7FF << RTL8380_AUTO_SWQRST_CTRL_SWQRST_SYS_THR_OFFSET)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_P_THR_OFFSET                                                         (0)
  #define RTL8380_AUTO_SWQRST_CTRL_SWQRST_P_THR_MASK                                                           (0x7FF << RTL8380_AUTO_SWQRST_CTRL_SWQRST_P_THR_OFFSET)

#define RTL8380_SRED_P_THR_ADDR(index)                                                                         (0xB8C8 + (((index) << 3))) /* index: 0-3 */
  #define RTL8380_SRED_P_THR_DROP_FACTOR_N_OFFSET                                                              (32)
  #define RTL8380_SRED_P_THR_DROP_FACTOR_N_MASK                                                                (0x3FF << RTL8380_SRED_P_THR_DROP_FACTOR_N_OFFSET)
  #define RTL8380_SRED_P_THR_P_THRMAX_OFFSET                                                                   (16)
  #define RTL8380_SRED_P_THR_P_THRMAX_MASK                                                                     (0x7FF << RTL8380_SRED_P_THR_P_THRMAX_OFFSET)
  #define RTL8380_SRED_P_THR_P_THRMIN_OFFSET                                                                   (0)
  #define RTL8380_SRED_P_THR_P_THRMIN_MASK                                                                     (0x7FF << RTL8380_SRED_P_THR_P_THRMIN_OFFSET)

#define RTL8380_SRED_Q_THR_ADDR(index)                                                                         (0xB8E8 + (((index) << 3))) /* index: 0-3 */
  #define RTL8380_SRED_Q_THR_DROP_FACTOR_N_OFFSET                                                              (32)
  #define RTL8380_SRED_Q_THR_DROP_FACTOR_N_MASK                                                                (0x3FF << RTL8380_SRED_Q_THR_DROP_FACTOR_N_OFFSET)
  #define RTL8380_SRED_Q_THR_Q_THRMAX_OFFSET                                                                   (16)
  #define RTL8380_SRED_Q_THR_Q_THRMAX_MASK                                                                     (0x7FF << RTL8380_SRED_Q_THR_Q_THRMAX_OFFSET)
  #define RTL8380_SRED_Q_THR_Q_THRMIN_OFFSET                                                                   (0)
  #define RTL8380_SRED_Q_THR_Q_THRMIN_MASK                                                                     (0x7FF << RTL8380_SRED_Q_THR_Q_THRMIN_OFFSET)

#define RTL8380_SRED_PQ_THR_CTRL_ADDR(port)                                                                    (0xB908 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_SRED_PQ_THR_CTRL_P_THR_SET_SEL_OFFSET                                                        (16)
  #define RTL8380_SRED_PQ_THR_CTRL_P_THR_SET_SEL_MASK                                                          (0x3 << RTL8380_SRED_PQ_THR_CTRL_P_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q7_THR_SET_SEL_OFFSET                                                       (14)
  #define RTL8380_SRED_PQ_THR_CTRL_Q7_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q7_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q6_THR_SET_SEL_OFFSET                                                       (12)
  #define RTL8380_SRED_PQ_THR_CTRL_Q6_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q6_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q5_THR_SET_SEL_OFFSET                                                       (10)
  #define RTL8380_SRED_PQ_THR_CTRL_Q5_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q5_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q4_THR_SET_SEL_OFFSET                                                       (8)
  #define RTL8380_SRED_PQ_THR_CTRL_Q4_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q4_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q3_THR_SET_SEL_OFFSET                                                       (6)
  #define RTL8380_SRED_PQ_THR_CTRL_Q3_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q3_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q2_THR_SET_SEL_OFFSET                                                       (4)
  #define RTL8380_SRED_PQ_THR_CTRL_Q2_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q2_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q1_THR_SET_SEL_OFFSET                                                       (2)
  #define RTL8380_SRED_PQ_THR_CTRL_Q1_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q1_THR_SET_SEL_OFFSET)
  #define RTL8380_SRED_PQ_THR_CTRL_Q0_THR_SET_SEL_OFFSET                                                       (0)
  #define RTL8380_SRED_PQ_THR_CTRL_Q0_THR_SET_SEL_MASK                                                         (0x3 << RTL8380_SRED_PQ_THR_CTRL_Q0_THR_SET_SEL_OFFSET)

#define RTL8380_DMY_REG4_ADDR                                                                                  (0x17C)
  #define RTL8380_DMY_REG4_DUMMY_OFFSET                                                                        (0)
  #define RTL8380_DMY_REG4_DUMMY_MASK                                                                          (0xFFFFFFFF << RTL8380_DMY_REG4_DUMMY_OFFSET)

#define RTL8380_DMY_REG16_ADDR                                                                                 (0xB97C)
  #define RTL8380_DMY_REG16_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG16_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG16_DUMMY_OFFSET)

#define RTL8380_DMY_REG19_ADDR                                                                                 (0xD054)
  #define RTL8380_DMY_REG19_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG19_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG19_DUMMY_OFFSET)

/*
 * Feature: Packet Aging 
 */
/*
 * Feature: (IEEE802.1p) Priority 
 */
/*
 * Feature: Queue Management 
 */
#define RTL8380_QM_INTPRI2QID_CTRL_ADDR                                                                        (0x5F00)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI7_QNUM_OFFSET                                                          (21)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI7_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI7_QNUM_OFFSET)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI6_QNUM_OFFSET                                                          (18)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI6_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI6_QNUM_OFFSET)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI5_QNUM_OFFSET                                                          (15)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI5_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI5_QNUM_OFFSET)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI4_QNUM_OFFSET                                                          (12)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI4_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI4_QNUM_OFFSET)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI3_QNUM_OFFSET                                                          (9)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI3_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI3_QNUM_OFFSET)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI2_QNUM_OFFSET                                                          (6)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI2_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI2_QNUM_OFFSET)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI1_QNUM_OFFSET                                                          (3)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI1_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI1_QNUM_OFFSET)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI0_QNUM_OFFSET                                                          (0)
  #define RTL8380_QM_INTPRI2QID_CTRL_PRI0_QNUM_MASK                                                            (0x7 << RTL8380_QM_INTPRI2QID_CTRL_PRI0_QNUM_OFFSET)

#define RTL8380_QM_PKT2CPU_INTPRI_0_ADDR                                                                       (0x5F04)
  #define RTL8380_QM_PKT2CPU_INTPRI_0_CFI_OFFSET                                                               (6)
  #define RTL8380_QM_PKT2CPU_INTPRI_0_CFI_MASK                                                                 (0x7 << RTL8380_QM_PKT2CPU_INTPRI_0_CFI_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_0_IGR_VLAN_FLTR_OFFSET                                                     (3)
  #define RTL8380_QM_PKT2CPU_INTPRI_0_IGR_VLAN_FLTR_MASK                                                       (0x7 << RTL8380_QM_PKT2CPU_INTPRI_0_IGR_VLAN_FLTR_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_0_INVLD_OFFSET                                                             (0)
  #define RTL8380_QM_PKT2CPU_INTPRI_0_INVLD_MASK                                                               (0x7 << RTL8380_QM_PKT2CPU_INTPRI_0_INVLD_OFFSET)

#define RTL8380_QM_PKT2CPU_INTPRI_1_ADDR                                                                       (0x5F08)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_RLDP_RLPP_OFFSET                                                         (12)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_RLDP_RLPP_MASK                                                           (0x7 << RTL8380_QM_PKT2CPU_INTPRI_1_RLDP_RLPP_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_PORT_MAC_CONSTRT_OFFSET                                                  (9)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_PORT_MAC_CONSTRT_MASK                                                    (0x7 << RTL8380_QM_PKT2CPU_INTPRI_1_PORT_MAC_CONSTRT_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_VLAN_MAC_CONSTRT_OFFSET                                                  (6)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_VLAN_MAC_CONSTRT_MASK                                                    (0x7 << RTL8380_QM_PKT2CPU_INTPRI_1_VLAN_MAC_CONSTRT_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_SYS_MAC_CONSTRT_OFFSET                                                   (3)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_SYS_MAC_CONSTRT_MASK                                                     (0x7 << RTL8380_QM_PKT2CPU_INTPRI_1_SYS_MAC_CONSTRT_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_RMA_OFFSET                                                               (0)
  #define RTL8380_QM_PKT2CPU_INTPRI_1_RMA_MASK                                                                 (0x7 << RTL8380_QM_PKT2CPU_INTPRI_1_RMA_OFFSET)

#define RTL8380_QM_PKT2CPU_INTPRI_2_ADDR                                                                       (0x5F0C)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_CPU_MAC_OFFSET                                                           (12)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_CPU_MAC_MASK                                                             (0x7 << RTL8380_QM_PKT2CPU_INTPRI_2_CPU_MAC_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_UNKNOWN_DA_OFFSET                                                        (9)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_UNKNOWN_DA_MASK                                                          (0x7 << RTL8380_QM_PKT2CPU_INTPRI_2_UNKNOWN_DA_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_SPECIAL_COPY_OFFSET                                                      (6)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_SPECIAL_COPY_MASK                                                        (0x7 << RTL8380_QM_PKT2CPU_INTPRI_2_SPECIAL_COPY_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_SPECIAL_TRAP_OFFSET                                                      (3)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_SPECIAL_TRAP_MASK                                                        (0x7 << RTL8380_QM_PKT2CPU_INTPRI_2_SPECIAL_TRAP_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_ROUT_EXCEPT_OFFSET                                                       (0)
  #define RTL8380_QM_PKT2CPU_INTPRI_2_ROUT_EXCEPT_MASK                                                         (0x7 << RTL8380_QM_PKT2CPU_INTPRI_2_ROUT_EXCEPT_OFFSET)

#define RTL8380_QM_PKT2CPU_INTPRI_MAP_ADDR                                                                     (0x5F10)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI7_OFFSET                                                            (21)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI7_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI7_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI6_OFFSET                                                            (18)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI6_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI6_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI5_OFFSET                                                            (15)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI5_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI5_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI4_OFFSET                                                            (12)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI4_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI4_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI3_OFFSET                                                            (9)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI3_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI3_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI2_OFFSET                                                            (6)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI2_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI2_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI1_OFFSET                                                            (3)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI1_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI1_OFFSET)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI0_OFFSET                                                            (0)
  #define RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI0_MASK                                                              (0x7 << RTL8380_QM_PKT2CPU_INTPRI_MAP_PRI0_OFFSET)

#define RTL8380_P_IGR_Q_MAP_CTRL_ADDR(port)                                                                    (0x5F14 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_P_IGR_Q_MAP_CTRL_MAP_TBL_EN_OFFSET                                                           (16)
  #define RTL8380_P_IGR_Q_MAP_CTRL_MAP_TBL_EN_MASK                                                             (0x1 << RTL8380_P_IGR_Q_MAP_CTRL_MAP_TBL_EN_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI7_QNUM_OFFSET                                                            (14)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI7_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI7_QNUM_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI6_QNUM_OFFSET                                                            (12)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI6_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI6_QNUM_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI5_QNUM_OFFSET                                                            (10)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI5_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI5_QNUM_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI4_QNUM_OFFSET                                                            (8)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI4_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI4_QNUM_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI3_QNUM_OFFSET                                                            (6)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI3_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI3_QNUM_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI2_QNUM_OFFSET                                                            (4)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI2_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI2_QNUM_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI1_QNUM_OFFSET                                                            (2)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI1_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI1_QNUM_OFFSET)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI0_QNUM_OFFSET                                                            (0)
  #define RTL8380_P_IGR_Q_MAP_CTRL_PRI0_QNUM_MASK                                                              (0x3 << RTL8380_P_IGR_Q_MAP_CTRL_PRI0_QNUM_OFFSET)

#define RTL8380_DMY_REG24_ADDR                                                                                 (0x5F88)
  #define RTL8380_DMY_REG24_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG24_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG24_DUMMY_OFFSET)

/*
 * Feature: Ingress Priority Decision 
 */
#define RTL8380_PRI_SEL_IPRI_REMAP_ADDR(index)                                                                 (0x5F8C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_PRI_SEL_IPRI_REMAP_INTPRI_IPRI_OFFSET(index)                                                 ((index & 0x7) * 3)
  #define RTL8380_PRI_SEL_IPRI_REMAP_INTPRI_IPRI_MASK(index)                                                   (0x7 << RTL8380_PRI_SEL_IPRI_REMAP_INTPRI_IPRI_OFFSET(index))

#define RTL8380_PRI_SEL_OPRI_DEI0_REMAP_ADDR(index)                                                            (0x5F90 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_PRI_SEL_OPRI_DEI0_REMAP_INTPRI_OPRI_OFFSET(index)                                            ((index & 0x7) * 3)
  #define RTL8380_PRI_SEL_OPRI_DEI0_REMAP_INTPRI_OPRI_MASK(index)                                              (0x7 << RTL8380_PRI_SEL_OPRI_DEI0_REMAP_INTPRI_OPRI_OFFSET(index))

#define RTL8380_PRI_SEL_OPRI_DEI1_REMAP_ADDR(index)                                                            (0x5F94 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_PRI_SEL_OPRI_DEI1_REMAP_INTPRI_OPRI_OFFSET(index)                                            ((index & 0x7) * 3)
  #define RTL8380_PRI_SEL_OPRI_DEI1_REMAP_INTPRI_OPRI_MASK(index)                                              (0x7 << RTL8380_PRI_SEL_OPRI_DEI1_REMAP_INTPRI_OPRI_OFFSET(index))

#define RTL8380_PRI_SEL_DSCP_REMAP_ADDR(index)                                                                 (0x5F98 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL8380_PRI_SEL_DSCP_REMAP_INTPRI_DSCP_OFFSET(index)                                                 ((index % 0xA) * 3)
  #define RTL8380_PRI_SEL_DSCP_REMAP_INTPRI_DSCP_MASK(index)                                                   (0x7 << RTL8380_PRI_SEL_DSCP_REMAP_INTPRI_DSCP_OFFSET(index))

#define RTL8380_PRI_SEL_RSPAN_REMAP_ADDR(index)                                                                (0x5FB4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_PRI_SEL_RSPAN_REMAP_INTPRI_RSPAN_OFFSET(index)                                               ((index & 0x7) * 3)
  #define RTL8380_PRI_SEL_RSPAN_REMAP_INTPRI_RSPAN_MASK(index)                                                 (0x7 << RTL8380_PRI_SEL_RSPAN_REMAP_INTPRI_RSPAN_OFFSET(index))

#define RTL8380_PRI_SEL_PORT_PRI_ADDR(port)                                                                    (0x5FB8 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL8380_PRI_SEL_PORT_PRI_INTPRI_PORT_OFFSET(port)                                                    ((port % 0xA) * 3)
  #define RTL8380_PRI_SEL_PORT_PRI_INTPRI_PORT_MASK(port)                                                      (0x7 << RTL8380_PRI_SEL_PORT_PRI_INTPRI_PORT_OFFSET(port))

#define RTL8380_PRI_SEL_PORT_PRI_MAC_ADDR(port)                                                                (0xA358 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL8380_PRI_SEL_PORT_PRI_MAC_INTPRI_PORT_OFFSET(port)                                                ((port % 0xA) * 3)
  #define RTL8380_PRI_SEL_PORT_PRI_MAC_INTPRI_PORT_MASK(port)                                                  (0x7 << RTL8380_PRI_SEL_PORT_PRI_MAC_INTPRI_PORT_OFFSET(port))

#define RTL8380_PRI_SEL_PORT_OTAG_PRI_ADDR(port)                                                               (0x5FC4 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL8380_PRI_SEL_PORT_OTAG_PRI_INTPRI_PORT_OFFSET(port)                                               ((port % 0xA) * 3)
  #define RTL8380_PRI_SEL_PORT_OTAG_PRI_INTPRI_PORT_MASK(port)                                                 (0x7 << RTL8380_PRI_SEL_PORT_OTAG_PRI_INTPRI_PORT_OFFSET(port))

#define RTL8380_PRI_SEL_PORT_OTAG_PRI_MAC_ADDR(port)                                                           (0xA364 + (((port / 10) << 2))) /* port: 0-28 */
  #define RTL8380_PRI_SEL_PORT_OTAG_PRI_MAC_INTPRI_PORT_OFFSET(port)                                           ((port % 0xA) * 3)
  #define RTL8380_PRI_SEL_PORT_OTAG_PRI_MAC_INTPRI_PORT_MASK(port)                                             (0x7 << RTL8380_PRI_SEL_PORT_OTAG_PRI_MAC_INTPRI_PORT_OFFSET(port))

#define RTL8380_PRI_SEL_PORT_TBL_IDX_CTRL_ADDR(port)                                                           (0x5FD0 + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_PRI_SEL_PORT_TBL_IDX_CTRL_TBL_IDX_OFFSET(port)                                               ((port & 0xF) << 1)
  #define RTL8380_PRI_SEL_PORT_TBL_IDX_CTRL_TBL_IDX_MASK(port)                                                 (0x3 << RTL8380_PRI_SEL_PORT_TBL_IDX_CTRL_TBL_IDX_OFFSET(port))

#define RTL8380_PRI_SEL_TBL_CTRL_ADDR(index)                                                                   (0x5FD8 + (((index) << 2))) /* index: 0-3 */
  #define RTL8380_PRI_SEL_TBL_CTRL_OTAG_WT_OFFSET                                                              (16)
  #define RTL8380_PRI_SEL_TBL_CTRL_OTAG_WT_MASK                                                                (0x7 << RTL8380_PRI_SEL_TBL_CTRL_OTAG_WT_OFFSET)
  #define RTL8380_PRI_SEL_TBL_CTRL_ITAG_WT_OFFSET                                                              (12)
  #define RTL8380_PRI_SEL_TBL_CTRL_ITAG_WT_MASK                                                                (0x7 << RTL8380_PRI_SEL_TBL_CTRL_ITAG_WT_OFFSET)
  #define RTL8380_PRI_SEL_TBL_CTRL_DSCP_WT_OFFSET                                                              (8)
  #define RTL8380_PRI_SEL_TBL_CTRL_DSCP_WT_MASK                                                                (0x7 << RTL8380_PRI_SEL_TBL_CTRL_DSCP_WT_OFFSET)
  #define RTL8380_PRI_SEL_TBL_CTRL_PORT_OTAG_WT_OFFSET                                                         (3)
  #define RTL8380_PRI_SEL_TBL_CTRL_PORT_OTAG_WT_MASK                                                           (0x7 << RTL8380_PRI_SEL_TBL_CTRL_PORT_OTAG_WT_OFFSET)
  #define RTL8380_PRI_SEL_TBL_CTRL_PORT_WT_OFFSET                                                              (0)
  #define RTL8380_PRI_SEL_TBL_CTRL_PORT_WT_MASK                                                                (0x7 << RTL8380_PRI_SEL_TBL_CTRL_PORT_WT_OFFSET)

#define RTL8380_PRI_DSCP_INVLD_CTRL0_ADDR                                                                      (0x5FE8)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_PB_OPRI_REMAP_EN_OFFSET                                                 (13)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_PB_OPRI_REMAP_EN_MASK                                                   (0x1 << RTL8380_PRI_DSCP_INVLD_CTRL0_PB_OPRI_REMAP_EN_OFFSET)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_PB_IPRI_REMAP_EN_OFFSET                                                 (12)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_PB_IPRI_REMAP_EN_MASK                                                   (0x1 << RTL8380_PRI_DSCP_INVLD_CTRL0_PB_IPRI_REMAP_EN_OFFSET)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_DSCP_MSK_OFFSET                                                         (6)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_DSCP_MSK_MASK                                                           (0x3F << RTL8380_PRI_DSCP_INVLD_CTRL0_DSCP_MSK_OFFSET)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_DSCP_OFFSET                                                             (0)
  #define RTL8380_PRI_DSCP_INVLD_CTRL0_DSCP_MASK                                                               (0x3F << RTL8380_PRI_DSCP_INVLD_CTRL0_DSCP_OFFSET)

#define RTL8380_PRI_DSCP_INVLD_CTRL1_ADDR                                                                      (0x5FEC)
  #define RTL8380_PRI_DSCP_INVLD_CTRL1_INVLD_DSCP_PMSK_OFFSET                                                  (0)
  #define RTL8380_PRI_DSCP_INVLD_CTRL1_INVLD_DSCP_PMSK_MASK                                                    (0x1FFFFFFF << RTL8380_PRI_DSCP_INVLD_CTRL1_INVLD_DSCP_PMSK_OFFSET)

#define RTL8380_DMY_REG50_ADDR                                                                                 (0xA370)
  #define RTL8380_DMY_REG50_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG50_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG50_DUMMY_OFFSET)

/*
 * Feature: Remarking 
 */
#define RTL8380_RMK_CTRL_ADDR                                                                                  (0xA374)
  #define RTL8380_RMK_CTRL_OPRI_DFLT_CFG_OFFSET                                                                (10)
  #define RTL8380_RMK_CTRL_OPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL8380_RMK_CTRL_OPRI_DFLT_CFG_OFFSET)
  #define RTL8380_RMK_CTRL_IPRI_DFLT_INTPRI_OFFSET                                                             (9)
  #define RTL8380_RMK_CTRL_IPRI_DFLT_INTPRI_MASK                                                               (0x1 << RTL8380_RMK_CTRL_IPRI_DFLT_INTPRI_OFFSET)
  #define RTL8380_RMK_CTRL_OPRI_DFLT_PRI_OFFSET                                                                (6)
  #define RTL8380_RMK_CTRL_OPRI_DFLT_PRI_MASK                                                                  (0x7 << RTL8380_RMK_CTRL_OPRI_DFLT_PRI_OFFSET)
  #define RTL8380_RMK_CTRL_IPRI_DFLT_SRC_OFFSET                                                                (5)
  #define RTL8380_RMK_CTRL_IPRI_DFLT_SRC_MASK                                                                  (0x1 << RTL8380_RMK_CTRL_IPRI_DFLT_SRC_OFFSET)
  #define RTL8380_RMK_CTRL_IPRI_DFLT_PRI_OFFSET                                                                (2)
  #define RTL8380_RMK_CTRL_IPRI_DFLT_PRI_MASK                                                                  (0x7 << RTL8380_RMK_CTRL_IPRI_DFLT_PRI_OFFSET)
  #define RTL8380_RMK_CTRL_DSCP_RMK_SRC_OFFSET                                                                 (1)
  #define RTL8380_RMK_CTRL_DSCP_RMK_SRC_MASK                                                                   (0x1 << RTL8380_RMK_CTRL_DSCP_RMK_SRC_OFFSET)
  #define RTL8380_RMK_CTRL_IPRI_RMK_SRC_OFFSET                                                                 (0)
  #define RTL8380_RMK_CTRL_IPRI_RMK_SRC_MASK                                                                   (0x1 << RTL8380_RMK_CTRL_IPRI_RMK_SRC_OFFSET)

#define RTL8380_RMK_PORT_RMK_EN_CTRL_ADDR(port)                                                                (0xA378 + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_RMK_PORT_RMK_EN_CTRL_DSCP_RMK_EN_OFFSET                                                      (2)
  #define RTL8380_RMK_PORT_RMK_EN_CTRL_DSCP_RMK_EN_MASK                                                        (0x1 << RTL8380_RMK_PORT_RMK_EN_CTRL_DSCP_RMK_EN_OFFSET)
  #define RTL8380_RMK_PORT_RMK_EN_CTRL_OPRI_RMK_EN_OFFSET                                                      (1)
  #define RTL8380_RMK_PORT_RMK_EN_CTRL_OPRI_RMK_EN_MASK                                                        (0x1 << RTL8380_RMK_PORT_RMK_EN_CTRL_OPRI_RMK_EN_OFFSET)
  #define RTL8380_RMK_PORT_RMK_EN_CTRL_IPRI_RMK_EN_OFFSET                                                      (0)
  #define RTL8380_RMK_PORT_RMK_EN_CTRL_IPRI_RMK_EN_MASK                                                        (0x1 << RTL8380_RMK_PORT_RMK_EN_CTRL_IPRI_RMK_EN_OFFSET)

#define RTL8380_RMK_PORT_OPRI_SRC_CTRL_ADDR(port)                                                              (0xA3EC + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_RMK_PORT_OPRI_SRC_CTRL_OPRI_RMK_SRC_OFFSET                                                   (2)
  #define RTL8380_RMK_PORT_OPRI_SRC_CTRL_OPRI_RMK_SRC_MASK                                                     (0x1 << RTL8380_RMK_PORT_OPRI_SRC_CTRL_OPRI_RMK_SRC_OFFSET)
  #define RTL8380_RMK_PORT_OPRI_SRC_CTRL_OPRI_DFLT_SRC_OFFSET                                                  (0)
  #define RTL8380_RMK_PORT_OPRI_SRC_CTRL_OPRI_DFLT_SRC_MASK                                                    (0x3 << RTL8380_RMK_PORT_OPRI_SRC_CTRL_OPRI_DFLT_SRC_OFFSET)

#define RTL8380_RMK_IPRI_CTRL_ADDR(index)                                                                      (0xA460 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_RMK_IPRI_CTRL_IPRI_OFFSET(index)                                                             ((index & 0x7) * 3)
  #define RTL8380_RMK_IPRI_CTRL_IPRI_MASK(index)                                                               (0x7 << RTL8380_RMK_IPRI_CTRL_IPRI_OFFSET(index))

#define RTL8380_RMK_OPRI_CTRL_ADDR(index)                                                                      (0xA464 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8380_RMK_OPRI_CTRL_OPRI_OFFSET(index)                                                             ((index & 0x7) * 3)
  #define RTL8380_RMK_OPRI_CTRL_OPRI_MASK(index)                                                               (0x7 << RTL8380_RMK_OPRI_CTRL_OPRI_OFFSET(index))

#define RTL8380_RMK_DSCP_CTRL_ADDR(index)                                                                      (0xA468 + (((index / 5) << 2))) /* index: 0-63 */
  #define RTL8380_RMK_DSCP_CTRL_DSCP_OFFSET(index)                                                             ((index % 0x5) * 6)
  #define RTL8380_RMK_DSCP_CTRL_DSCP_MASK(index)                                                               (0x3F << RTL8380_RMK_DSCP_CTRL_DSCP_OFFSET(index))

#define RTL8380_CRC_PORT_RC_CTRL_ADDR(port)                                                                    (0xA49C + (((port >> 4) << 2))) /* port: 0-28 */
  #define RTL8380_CRC_PORT_RC_CTRL_CRC_RC_EN_OFFSET(port)                                                      ((port & 0xF) << 1)
  #define RTL8380_CRC_PORT_RC_CTRL_CRC_RC_EN_MASK(port)                                                        (0x3 << RTL8380_CRC_PORT_RC_CTRL_CRC_RC_EN_OFFSET(port))

#define RTL8380_CRC_CPU_RC_CTRL_ADDR                                                                           (0xA4A4)
  #define RTL8380_CRC_CPU_RC_CTRL_CRC_CPU_RC_EN_OFFSET                                                         (0)
  #define RTL8380_CRC_CPU_RC_CTRL_CRC_CPU_RC_EN_MASK                                                           (0x3 << RTL8380_CRC_CPU_RC_CTRL_CRC_CPU_RC_EN_OFFSET)

#define RTL8380_DMY_REG51_ADDR                                                                                 (0xA4A8)
  #define RTL8380_DMY_REG51_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG51_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG51_DUMMY_OFFSET)

#define RTL8380_DMY_REG52_ADDR                                                                                 (0xA4AC)
  #define RTL8380_DMY_REG52_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG52_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG52_DUMMY_OFFSET)

/*
 * Feature: Scheduling 
 */
#define RTL8380_SCHED_CTRL_ADDR                                                                                (0xB980)
  #define RTL8380_SCHED_CTRL_P28_LB_SIZE_PPS_OFFSET                                                            (16)
  #define RTL8380_SCHED_CTRL_P28_LB_SIZE_PPS_MASK                                                              (0xFFFF << RTL8380_SCHED_CTRL_P28_LB_SIZE_PPS_OFFSET)
  #define RTL8380_SCHED_CTRL_P28_LB_MODE_OFFSET                                                                (1)
  #define RTL8380_SCHED_CTRL_P28_LB_MODE_MASK                                                                  (0x1 << RTL8380_SCHED_CTRL_P28_LB_MODE_OFFSET)
  #define RTL8380_SCHED_CTRL_INC_IFG_OFFSET                                                                    (0)
  #define RTL8380_SCHED_CTRL_INC_IFG_MASK                                                                      (0x1 << RTL8380_SCHED_CTRL_INC_IFG_OFFSET)

#define RTL8380_SCHED_LB_TICK_TKN_CTRL_ADDR                                                                    (0xAD58)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_PPS_OFFSET                                                (52)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_PPS_MASK                                                  (0x3FF << RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_PPS_OFFSET)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_2P5G_OFFSET                                               (42)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_2P5G_MASK                                                 (0x3FF << RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_2P5G_OFFSET)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_2P5G_OFFSET                                              (32)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_2P5G_MASK                                                (0x3FF << RTL8380_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_2P5G_OFFSET)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TKN_PPS_OFFSET                                                        (20)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TKN_PPS_MASK                                                          (0x3FF << RTL8380_SCHED_LB_TICK_TKN_CTRL_TKN_PPS_OFFSET)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET                                                    (10)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_MASK                                                      (0x3FF << RTL8380_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_OFFSET                                                   (0)
  #define RTL8380_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_MASK                                                     (0x3FF << RTL8380_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_OFFSET)

#define RTL8380_SCHED_LB_THR_ADDR                                                                              (0xB984)
  #define RTL8380_SCHED_LB_THR_APR_LB_SIZE_OFFSET                                                              (16)
  #define RTL8380_SCHED_LB_THR_APR_LB_SIZE_MASK                                                                (0xFFFF << RTL8380_SCHED_LB_THR_APR_LB_SIZE_OFFSET)
  #define RTL8380_SCHED_LB_THR_WFQ_LB_SIZE_OFFSET                                                              (0)
  #define RTL8380_SCHED_LB_THR_WFQ_LB_SIZE_MASK                                                                (0xFFFF << RTL8380_SCHED_LB_THR_WFQ_LB_SIZE_OFFSET)

#define RTL8380_SCHED_LB_CTRL_ADDR(port)                                                                       (0xC004 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_SCHED_LB_CTRL_P_EGR_LB_EN_OFFSET                                                             (8)
  #define RTL8380_SCHED_LB_CTRL_P_EGR_LB_EN_MASK                                                               (0x1 << RTL8380_SCHED_LB_CTRL_P_EGR_LB_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q7_EGR_LB_APR_EN_OFFSET                                                        (7)
  #define RTL8380_SCHED_LB_CTRL_Q7_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q7_EGR_LB_APR_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q6_EGR_LB_APR_EN_OFFSET                                                        (6)
  #define RTL8380_SCHED_LB_CTRL_Q6_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q6_EGR_LB_APR_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q5_EGR_LB_APR_EN_OFFSET                                                        (5)
  #define RTL8380_SCHED_LB_CTRL_Q5_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q5_EGR_LB_APR_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q4_EGR_LB_APR_EN_OFFSET                                                        (4)
  #define RTL8380_SCHED_LB_CTRL_Q4_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q4_EGR_LB_APR_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q3_EGR_LB_APR_EN_OFFSET                                                        (3)
  #define RTL8380_SCHED_LB_CTRL_Q3_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q3_EGR_LB_APR_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q2_EGR_LB_APR_EN_OFFSET                                                        (2)
  #define RTL8380_SCHED_LB_CTRL_Q2_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q2_EGR_LB_APR_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q1_EGR_LB_APR_EN_OFFSET                                                        (1)
  #define RTL8380_SCHED_LB_CTRL_Q1_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q1_EGR_LB_APR_EN_OFFSET)
  #define RTL8380_SCHED_LB_CTRL_Q0_EGR_LB_APR_EN_OFFSET                                                        (0)
  #define RTL8380_SCHED_LB_CTRL_Q0_EGR_LB_APR_EN_MASK                                                          (0x1 << RTL8380_SCHED_LB_CTRL_Q0_EGR_LB_APR_EN_OFFSET)

#define RTL8380_SCHED_P_EGR_RATE_CTRL_ADDR(port)                                                               (0xC008 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_SCHED_P_EGR_RATE_CTRL_P_EGR_RATE_OFFSET                                                      (0)
  #define RTL8380_SCHED_P_EGR_RATE_CTRL_P_EGR_RATE_MASK                                                        (0x3FFFF << RTL8380_SCHED_P_EGR_RATE_CTRL_P_EGR_RATE_OFFSET)

#define RTL8380_SCHED_Q_EGR_RATE_CTRL_ADDR(port, index)                                                        (0xC00C + (port << 7) + (((index) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8380_SCHED_Q_EGR_RATE_CTRL_Q_EGR_RATE_OFFSET                                                      (0)
  #define RTL8380_SCHED_Q_EGR_RATE_CTRL_Q_EGR_RATE_MASK                                                        (0x3FFFF << RTL8380_SCHED_Q_EGR_RATE_CTRL_Q_EGR_RATE_OFFSET)

#define RTL8380_SCHED_Q_CTRL_ADDR(port, index)                                                                 (0xC02C + (port << 7) + (((index) << 2))) /* port: 0-28, index: 0-7 */
  #define RTL8380_SCHED_Q_CTRL_Q_BORW_TKN_OFFSET                                                               (8)
  #define RTL8380_SCHED_Q_CTRL_Q_BORW_TKN_MASK                                                                 (0x1 << RTL8380_SCHED_Q_CTRL_Q_BORW_TKN_OFFSET)
  #define RTL8380_SCHED_Q_CTRL_Q_STRICT_EN_OFFSET                                                              (7)
  #define RTL8380_SCHED_Q_CTRL_Q_STRICT_EN_MASK                                                                (0x1 << RTL8380_SCHED_Q_CTRL_Q_STRICT_EN_OFFSET)
  #define RTL8380_SCHED_Q_CTRL_Q_WEIGHT_OFFSET                                                                 (0)
  #define RTL8380_SCHED_Q_CTRL_Q_WEIGHT_MASK                                                                   (0x7F << RTL8380_SCHED_Q_CTRL_Q_WEIGHT_OFFSET)

#define RTL8380_SCHED_P_TYPE_CTRL_ADDR(port)                                                                   (0xC04C + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_SCHED_P_TYPE_CTRL_SCHED_TYPE_OFFSET                                                          (0)
  #define RTL8380_SCHED_P_TYPE_CTRL_SCHED_TYPE_MASK                                                            (0x1 << RTL8380_SCHED_P_TYPE_CTRL_SCHED_TYPE_OFFSET)

#define RTL8380_DMY_REG10_ADDR                                                                                 (0xAD60)
  #define RTL8380_DMY_REG10_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG10_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG10_DUMMY_OFFSET)

/*
 * Feature: Ethernet AV 
 */
#define RTL8380_AVB_PORT_CLASS_A_EN_ADDR(port)                                                                 (0xA4B0 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8380_AVB_PORT_CLASS_A_EN_EN_OFFSET(port)                                                          (port % 0x1C)
  #define RTL8380_AVB_PORT_CLASS_A_EN_EN_MASK(port)                                                            (0x1 << RTL8380_AVB_PORT_CLASS_A_EN_EN_OFFSET(port))

#define RTL8380_AVB_PORT_CLASS_B_EN_ADDR(port)                                                                 (0xA4B4 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8380_AVB_PORT_CLASS_B_EN_EN_OFFSET(port)                                                          (port % 0x1C)
  #define RTL8380_AVB_PORT_CLASS_B_EN_EN_MASK(port)                                                            (0x1 << RTL8380_AVB_PORT_CLASS_B_EN_EN_OFFSET(port))

#define RTL8380_AVB_PORT_CLASS_A_EN_MAC_ADDR(port)                                                             (0x6B94 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8380_AVB_PORT_CLASS_A_EN_MAC_EN_OFFSET(port)                                                      (port % 0x1C)
  #define RTL8380_AVB_PORT_CLASS_A_EN_MAC_EN_MASK(port)                                                        (0x1 << RTL8380_AVB_PORT_CLASS_A_EN_MAC_EN_OFFSET(port))

#define RTL8380_AVB_PORT_CLASS_B_EN_MAC_ADDR(port)                                                             (0x6B98 + (((port / 28) << 2))) /* port: 0-27 */
  #define RTL8380_AVB_PORT_CLASS_B_EN_MAC_EN_OFFSET(port)                                                      (port % 0x1C)
  #define RTL8380_AVB_PORT_CLASS_B_EN_MAC_EN_MASK(port)                                                        (0x1 << RTL8380_AVB_PORT_CLASS_B_EN_MAC_EN_OFFSET(port))

#define RTL8380_AVB_CTRL_ADDR                                                                                  (0x6B9C)
  #define RTL8380_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET                                                     (15)
  #define RTL8380_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_MASK                                                       (0x7 << RTL8380_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET)
  #define RTL8380_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET                                                     (12)
  #define RTL8380_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_MASK                                                       (0x7 << RTL8380_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET)
  #define RTL8380_AVB_CTRL_CLASS_B_QID_OFFSET                                                                  (9)
  #define RTL8380_AVB_CTRL_CLASS_B_QID_MASK                                                                    (0x7 << RTL8380_AVB_CTRL_CLASS_B_QID_OFFSET)
  #define RTL8380_AVB_CTRL_CLASS_A_QID_OFFSET                                                                  (6)
  #define RTL8380_AVB_CTRL_CLASS_A_QID_MASK                                                                    (0x7 << RTL8380_AVB_CTRL_CLASS_A_QID_OFFSET)
  #define RTL8380_AVB_CTRL_CLASS_B_PRI_OFFSET                                                                  (3)
  #define RTL8380_AVB_CTRL_CLASS_B_PRI_MASK                                                                    (0x7 << RTL8380_AVB_CTRL_CLASS_B_PRI_OFFSET)
  #define RTL8380_AVB_CTRL_CLASS_A_PRI_OFFSET                                                                  (0)
  #define RTL8380_AVB_CTRL_CLASS_A_PRI_MASK                                                                    (0x7 << RTL8380_AVB_CTRL_CLASS_A_PRI_OFFSET)

#define RTL8380_AVB_CTRL_ALE_ADDR                                                                              (0xA4B8)
  #define RTL8380_AVB_CTRL_ALE_CLASS_NON_B_REDIRECT_QID_OFFSET                                                 (15)
  #define RTL8380_AVB_CTRL_ALE_CLASS_NON_B_REDIRECT_QID_MASK                                                   (0x7 << RTL8380_AVB_CTRL_ALE_CLASS_NON_B_REDIRECT_QID_OFFSET)
  #define RTL8380_AVB_CTRL_ALE_CLASS_NON_A_REDIRECT_QID_OFFSET                                                 (12)
  #define RTL8380_AVB_CTRL_ALE_CLASS_NON_A_REDIRECT_QID_MASK                                                   (0x7 << RTL8380_AVB_CTRL_ALE_CLASS_NON_A_REDIRECT_QID_OFFSET)
  #define RTL8380_AVB_CTRL_ALE_CLASS_B_QID_OFFSET                                                              (9)
  #define RTL8380_AVB_CTRL_ALE_CLASS_B_QID_MASK                                                                (0x7 << RTL8380_AVB_CTRL_ALE_CLASS_B_QID_OFFSET)
  #define RTL8380_AVB_CTRL_ALE_CLASS_A_QID_OFFSET                                                              (6)
  #define RTL8380_AVB_CTRL_ALE_CLASS_A_QID_MASK                                                                (0x7 << RTL8380_AVB_CTRL_ALE_CLASS_A_QID_OFFSET)
  #define RTL8380_AVB_CTRL_ALE_CLASS_B_PRI_OFFSET                                                              (3)
  #define RTL8380_AVB_CTRL_ALE_CLASS_B_PRI_MASK                                                                (0x7 << RTL8380_AVB_CTRL_ALE_CLASS_B_PRI_OFFSET)
  #define RTL8380_AVB_CTRL_ALE_CLASS_A_PRI_OFFSET                                                              (0)
  #define RTL8380_AVB_CTRL_ALE_CLASS_A_PRI_MASK                                                                (0x7 << RTL8380_AVB_CTRL_ALE_CLASS_A_PRI_OFFSET)

#define RTL8380_AVB_CTRL_MAC_ADDR                                                                              (0xA4BC)
  #define RTL8380_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_OFFSET                                                      (3)
  #define RTL8380_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_MASK                                                        (0x7 << RTL8380_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_OFFSET)
  #define RTL8380_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_OFFSET                                                      (0)
  #define RTL8380_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_MASK                                                        (0x7 << RTL8380_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_OFFSET)

#define RTL8380_DMY_REG38_ADDR                                                                                 (0x6BA0)
  #define RTL8380_DMY_REG38_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG38_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG38_DUMMY_OFFSET)

#define RTL8380_DMY_REG53_ADDR                                                                                 (0xA4C0)
  #define RTL8380_DMY_REG53_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG53_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG53_DUMMY_OFFSET)

#define RTL8380_DMY_REG54_ADDR                                                                                 (0xA4C4)
  #define RTL8380_DMY_REG54_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG54_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG54_DUMMY_OFFSET)

/*
 * Feature: PIE Template 
 */
/*
 * Feature: Flow Classification (Flow Table) 
 */
/*
 * Feature: Ingress and Egress ACL 
 */
#define RTL8380_ACL_BLK_LOOKUP_CTRL_ADDR(index)                                                                (0x6100 + (((index / 12) << 2))) /* index: 0-11 */
  #define RTL8380_ACL_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index)                                                  (index % 0xC)
  #define RTL8380_ACL_BLK_LOOKUP_CTRL_LOOKUP_EN_MASK(index)                                                    (0x1 << RTL8380_ACL_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index))

#define RTL8380_ACL_BLK_PWR_CTRL_ADDR(index)                                                                   (0x6104 + (((index / 12) << 2))) /* index: 0-11 */
  #define RTL8380_ACL_BLK_PWR_CTRL_PWR_EN_OFFSET(index)                                                        (index % 0xC)
  #define RTL8380_ACL_BLK_PWR_CTRL_PWR_EN_MASK(index)                                                          (0x1 << RTL8380_ACL_BLK_PWR_CTRL_PWR_EN_OFFSET(index))

#define RTL8380_ACL_BLK_TMPLTE_CTRL_ADDR(index)                                                                (0x6108 + (((index) << 2))) /* index: 0-11 */
  #define RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE3_OFFSET                                                       (6)
  #define RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE3_MASK                                                         (0x7 << RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE3_OFFSET)
  #define RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET                                                       (3)
  #define RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_MASK                                                         (0x7 << RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET)
  #define RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET                                                       (0)
  #define RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_MASK                                                         (0x7 << RTL8380_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET)

#define RTL8380_ACL_TMPLTE_CTRL_ADDR(index1, index2)                                                           (0x6138 + ((index1 - 5) * 12) + (((index2 / 5) << 2))) /* index1: 5-7, index2: 0-11 */
  #define RTL8380_ACL_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2)                                                  ((index2 % 0x5) * 6)
  #define RTL8380_ACL_TMPLTE_CTRL_TMPLTE_FIELD_MASK(index2)                                                    (0x3F << RTL8380_ACL_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2))

#define RTL8380_ACL_BLK_GROUP_CTRL_ADDR(index)                                                                 (0x615C + (((index / 11) << 2))) /* index: 0-10 */
  #define RTL8380_ACL_BLK_GROUP_CTRL_ENABLE_OFFSET(index)                                                      (index % 0xB)
  #define RTL8380_ACL_BLK_GROUP_CTRL_ENABLE_MASK(index)                                                        (0x1 << RTL8380_ACL_BLK_GROUP_CTRL_ENABLE_OFFSET(index))

#define RTL8380_ACL_MV_CTRL_ADDR                                                                               (0x6160)
  #define RTL8380_ACL_MV_CTRL_MV_TO_OFFSET                                                                     (12)
  #define RTL8380_ACL_MV_CTRL_MV_TO_MASK                                                                       (0x7FF << RTL8380_ACL_MV_CTRL_MV_TO_OFFSET)
  #define RTL8380_ACL_MV_CTRL_MV_FROM_OFFSET                                                                   (1)
  #define RTL8380_ACL_MV_CTRL_MV_FROM_MASK                                                                     (0x7FF << RTL8380_ACL_MV_CTRL_MV_FROM_OFFSET)
  #define RTL8380_ACL_MV_CTRL_MV_OFFSET                                                                        (0)
  #define RTL8380_ACL_MV_CTRL_MV_MASK                                                                          (0x1 << RTL8380_ACL_MV_CTRL_MV_OFFSET)

#define RTL8380_ACL_MV_LEN_CTRL_ADDR                                                                           (0x6164)
  #define RTL8380_ACL_MV_LEN_CTRL_MV_LEN_OFFSET                                                                (0)
  #define RTL8380_ACL_MV_LEN_CTRL_MV_LEN_MASK                                                                  (0x7FF << RTL8380_ACL_MV_LEN_CTRL_MV_LEN_OFFSET)

#define RTL8380_ACL_CLR_CTRL_ADDR                                                                              (0x6168)
  #define RTL8380_ACL_CLR_CTRL_CLR_TO_OFFSET                                                                   (12)
  #define RTL8380_ACL_CLR_CTRL_CLR_TO_MASK                                                                     (0x7FF << RTL8380_ACL_CLR_CTRL_CLR_TO_OFFSET)
  #define RTL8380_ACL_CLR_CTRL_CLR_FROM_OFFSET                                                                 (1)
  #define RTL8380_ACL_CLR_CTRL_CLR_FROM_MASK                                                                   (0x7FF << RTL8380_ACL_CLR_CTRL_CLR_FROM_OFFSET)
  #define RTL8380_ACL_CLR_CTRL_CLR_OFFSET                                                                      (0)
  #define RTL8380_ACL_CLR_CTRL_CLR_MASK                                                                        (0x1 << RTL8380_ACL_CLR_CTRL_CLR_OFFSET)

#define RTL8380_ACL_PORT_LOOKUP_CTRL_ADDR(port)                                                                (0x616C + (((port) << 2))) /* port: 0-28 */
  #define RTL8380_ACL_PORT_LOOKUP_CTRL_DEFACT_OFFSET                                                           (1)
  #define RTL8380_ACL_PORT_LOOKUP_CTRL_DEFACT_MASK                                                             (0x1 << RTL8380_ACL_PORT_LOOKUP_CTRL_DEFACT_OFFSET)
  #define RTL8380_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_OFFSET                                                        (0)
  #define RTL8380_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_MASK                                                          (0x1 << RTL8380_ACL_PORT_LOOKUP_CTRL_LOOKUP_EN_OFFSET)

#define RTL8380_ACL_GLB_LOOKUP_CTRL_ADDR                                                                       (0x61E0)
  #define RTL8380_ACL_GLB_LOOKUP_CTRL_CRCERRPIELK_OFFSET                                                       (2)
  #define RTL8380_ACL_GLB_LOOKUP_CTRL_CRCERRPIELK_MASK                                                         (0x1 << RTL8380_ACL_GLB_LOOKUP_CTRL_CRCERRPIELK_OFFSET)
  #define RTL8380_ACL_GLB_LOOKUP_CTRL_CFIPIELK_OFFSET                                                          (1)
  #define RTL8380_ACL_GLB_LOOKUP_CTRL_CFIPIELK_MASK                                                            (0x1 << RTL8380_ACL_GLB_LOOKUP_CTRL_CFIPIELK_OFFSET)
  #define RTL8380_ACL_GLB_LOOKUP_CTRL_DROPPIELK_OFFSET                                                         (0)
  #define RTL8380_ACL_GLB_LOOKUP_CTRL_DROPPIELK_MASK                                                           (0x1 << RTL8380_ACL_GLB_LOOKUP_CTRL_DROPPIELK_OFFSET)

#define RTL8380_DMY_REG25_ADDR                                                                                 (0x61E4)
  #define RTL8380_DMY_REG25_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG25_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG25_DUMMY_OFFSET)

/*
 * Feature: Range Check (port/vlan/ip/L4port) 
 */
#define RTL8380_RNG_CHK_SPM_CTRL_ADDR(index)                                                                   (0x6500 + (((index) << 2))) /* index: 0-15 */
  #define RTL8380_RNG_CHK_SPM_CTRL_SPM_0_OFFSET                                                                (0)
  #define RTL8380_RNG_CHK_SPM_CTRL_SPM_0_MASK                                                                  (0x1FFFFFFF << RTL8380_RNG_CHK_SPM_CTRL_SPM_0_OFFSET)

#define RTL8380_RNG_CHK_CTRL_ADDR(index)                                                                       (0x6540 + (((index) << 3))) /* index: 0-15 */
  #define RTL8380_RNG_CHK_CTRL_TYPE_OFFSET                                                                     (32)
  #define RTL8380_RNG_CHK_CTRL_TYPE_MASK                                                                       (0x7 << RTL8380_RNG_CHK_CTRL_TYPE_OFFSET)
  #define RTL8380_RNG_CHK_CTRL_UPPER_OFFSET                                                                    (16)
  #define RTL8380_RNG_CHK_CTRL_UPPER_MASK                                                                      (0xFFFF << RTL8380_RNG_CHK_CTRL_UPPER_OFFSET)
  #define RTL8380_RNG_CHK_CTRL_LOWER_OFFSET                                                                    (0)
  #define RTL8380_RNG_CHK_CTRL_LOWER_MASK                                                                      (0xFFFF << RTL8380_RNG_CHK_CTRL_LOWER_OFFSET)

#define RTL8380_RNG_CHK_IP_CTRL_ADDR(index)                                                                    (0x65C0 + (((index) << 2))) /* index: 0-7 */
  #define RTL8380_RNG_CHK_IP_CTRL_TYPE_OFFSET                                                                  (0)
  #define RTL8380_RNG_CHK_IP_CTRL_TYPE_MASK                                                                    (0x7 << RTL8380_RNG_CHK_IP_CTRL_TYPE_OFFSET)

#define RTL8380_RNG_CHK_IP_RNG_ADDR(index)                                                                     (0x65E0 + (((index) << 3))) /* index: 0-7 */
  #define RTL8380_RNG_CHK_IP_RNG_IP_UPPER_OFFSET                                                               (32)
  #define RTL8380_RNG_CHK_IP_RNG_IP_UPPER_MASK                                                                 (0xFFFFFFFF << RTL8380_RNG_CHK_IP_RNG_IP_UPPER_OFFSET)
  #define RTL8380_RNG_CHK_IP_RNG_IP_LOWER_OFFSET                                                               (0)
  #define RTL8380_RNG_CHK_IP_RNG_IP_LOWER_MASK                                                                 (0xFFFFFFFF << RTL8380_RNG_CHK_IP_RNG_IP_LOWER_OFFSET)

/*
 * Feature: OAM 
 */
/*
 * Feature: CFM 
 */
/*
 * Feature: UDLD 
 */
/*
 * Feature: RRCP 
 */
#define RTL8380_RRCP_CTRL_ADDR                                                                                 (0x6BA4)
  #define RTL8380_RRCP_CTRL_RRCP_EN_OFFSET                                                                     (0)
  #define RTL8380_RRCP_CTRL_RRCP_EN_MASK                                                                       (0x1 << RTL8380_RRCP_CTRL_RRCP_EN_OFFSET)

#define RTL8380_RRCP_AUTH_KEY_CTRL_ADDR                                                                        (0x6BA8)
  #define RTL8380_RRCP_AUTH_KEY_CTRL_RRCPAUTHKEY_OFFSET                                                        (0)
  #define RTL8380_RRCP_AUTH_KEY_CTRL_RRCPAUTHKEY_MASK                                                          (0xFFFF << RTL8380_RRCP_AUTH_KEY_CTRL_RRCPAUTHKEY_OFFSET)

/*
 * Feature: RLDP & RLPP 
 */
#define RTL8380_RLDP_RLPP_CTRL_ADDR                                                                            (0x6BAC)
  #define RTL8380_RLDP_RLPP_CTRL_RLDP_RLPP_LKY_OFFSET                                                          (1)
  #define RTL8380_RLDP_RLPP_CTRL_RLDP_RLPP_LKY_MASK                                                            (0x1 << RTL8380_RLDP_RLPP_CTRL_RLDP_RLPP_LKY_OFFSET)
  #define RTL8380_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_OFFSET                                                         (0)
  #define RTL8380_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_MASK                                                           (0x1 << RTL8380_RLDP_RLPP_CTRL_RLDP_RLPP_TRAP_OFFSET)

/*
 * Feature: Code Protection 
 */
#define RTL8380_CODE_PROTECT_CTRL_ADDR                                                                         (0x180)
  #define RTL8380_CODE_PROTECT_CTRL_IPSEC_EN_OFFSET                                                            (0)
  #define RTL8380_CODE_PROTECT_CTRL_IPSEC_EN_MASK                                                              (0x1 << RTL8380_CODE_PROTECT_CTRL_IPSEC_EN_OFFSET)

#define RTL8380_CODE_PROTECT_STATE_ADDR                                                                        (0x184)
  #define RTL8380_CODE_PROTECT_STATE_KEY_SRC_SEL_OFFSET                                                        (7)
  #define RTL8380_CODE_PROTECT_STATE_KEY_SRC_SEL_MASK                                                          (0xF << RTL8380_CODE_PROTECT_STATE_KEY_SRC_SEL_OFFSET)
  #define RTL8380_CODE_PROTECT_STATE_EFUSE_EJTAG_STS_OFFSET                                                    (3)
  #define RTL8380_CODE_PROTECT_STATE_EFUSE_EJTAG_STS_MASK                                                      (0xF << RTL8380_CODE_PROTECT_STATE_EFUSE_EJTAG_STS_OFFSET)
  #define RTL8380_CODE_PROTECT_STATE_KEY_BLOCK_SEL_OFFSET                                                      (0)
  #define RTL8380_CODE_PROTECT_STATE_KEY_BLOCK_SEL_MASK                                                        (0x7 << RTL8380_CODE_PROTECT_STATE_KEY_BLOCK_SEL_OFFSET)

/*
 * Feature: Parser HSB 
 */
#define RTL8380_HSB_DATA0_ADDR                                                                                 (0x6BB0)
  #define RTL8380_HSB_DATA0_IP_FRG_OFFSET_OFFSET                                                               (19)
  #define RTL8380_HSB_DATA0_IP_FRG_OFFSET_MASK                                                                 (0x1FFF << RTL8380_HSB_DATA0_IP_FRG_OFFSET_OFFSET)
  #define RTL8380_HSB_DATA0_IP_PROTO_OFFSET                                                                    (11)
  #define RTL8380_HSB_DATA0_IP_PROTO_MASK                                                                      (0xFF << RTL8380_HSB_DATA0_IP_PROTO_OFFSET)
  #define RTL8380_HSB_DATA0_IP_TOS_OFFSET                                                                      (3)
  #define RTL8380_HSB_DATA0_IP_TOS_MASK                                                                        (0xFF << RTL8380_HSB_DATA0_IP_TOS_OFFSET)
  #define RTL8380_HSB_DATA0_IP_MORE_FLAG_OFFSET                                                                (2)
  #define RTL8380_HSB_DATA0_IP_MORE_FLAG_MASK                                                                  (0x1 << RTL8380_HSB_DATA0_IP_MORE_FLAG_OFFSET)
  #define RTL8380_HSB_DATA0_RTK_PP_OFFSET                                                                      (0)
  #define RTL8380_HSB_DATA0_RTK_PP_MASK                                                                        (0x3 << RTL8380_HSB_DATA0_RTK_PP_OFFSET)

#define RTL8380_HSB_DATA1_ADDR                                                                                 (0x6BB4)
  #define RTL8380_HSB_DATA1_CPU_TAG_EXIST_OFFSET                                                               (28)
  #define RTL8380_HSB_DATA1_CPU_TAG_EXIST_MASK                                                                 (0x1 << RTL8380_HSB_DATA1_CPU_TAG_EXIST_OFFSET)
  #define RTL8380_HSB_DATA1_ETAG_EXIST_OFFSET                                                                  (27)
  #define RTL8380_HSB_DATA1_ETAG_EXIST_MASK                                                                    (0x1 << RTL8380_HSB_DATA1_ETAG_EXIST_OFFSET)
  #define RTL8380_HSB_DATA1_RTAG_EXIST_OFFSET                                                                  (26)
  #define RTL8380_HSB_DATA1_RTAG_EXIST_MASK                                                                    (0x1 << RTL8380_HSB_DATA1_RTAG_EXIST_OFFSET)
  #define RTL8380_HSB_DATA1_OTAG_EXIST_OFFSET                                                                  (25)
  #define RTL8380_HSB_DATA1_OTAG_EXIST_MASK                                                                    (0x1 << RTL8380_HSB_DATA1_OTAG_EXIST_OFFSET)
  #define RTL8380_HSB_DATA1_ITAG_EXIST_OFFSET                                                                  (24)
  #define RTL8380_HSB_DATA1_ITAG_EXIST_MASK                                                                    (0x1 << RTL8380_HSB_DATA1_ITAG_EXIST_OFFSET)
  #define RTL8380_HSB_DATA1_IP_TTL_OFFSET                                                                      (16)
  #define RTL8380_HSB_DATA1_IP_TTL_MASK                                                                        (0xFF << RTL8380_HSB_DATA1_IP_TTL_OFFSET)
  #define RTL8380_HSB_DATA1_IP_LENGTH_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA1_IP_LENGTH_MASK                                                                     (0xFFFF << RTL8380_HSB_DATA1_IP_LENGTH_OFFSET)

#define RTL8380_HSB_DATA2_ADDR                                                                                 (0x6BB8)
  #define RTL8380_HSB_DATA2_SIP_31_0_OFFSET                                                                    (0)
  #define RTL8380_HSB_DATA2_SIP_31_0_MASK                                                                      (0xFFFFFFFF << RTL8380_HSB_DATA2_SIP_31_0_OFFSET)

#define RTL8380_HSB_DATA3_ADDR                                                                                 (0x6BBC)
  #define RTL8380_HSB_DATA3_SIP_63_32_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA3_SIP_63_32_MASK                                                                     (0xFFFFFFFF << RTL8380_HSB_DATA3_SIP_63_32_OFFSET)

#define RTL8380_HSB_DATA4_ADDR                                                                                 (0x6BC0)
  #define RTL8380_HSB_DATA4_SIP_95_64_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA4_SIP_95_64_MASK                                                                     (0xFFFFFFFF << RTL8380_HSB_DATA4_SIP_95_64_OFFSET)

#define RTL8380_HSB_DATA5_ADDR                                                                                 (0x6BC4)
  #define RTL8380_HSB_DATA5_SIP_127_96_OFFSET                                                                  (0)
  #define RTL8380_HSB_DATA5_SIP_127_96_MASK                                                                    (0xFFFFFFFF << RTL8380_HSB_DATA5_SIP_127_96_OFFSET)

#define RTL8380_HSB_DATA6_ADDR                                                                                 (0x6BC8)
  #define RTL8380_HSB_DATA6_DIP_31_0_OFFSET                                                                    (0)
  #define RTL8380_HSB_DATA6_DIP_31_0_MASK                                                                      (0xFFFFFFFF << RTL8380_HSB_DATA6_DIP_31_0_OFFSET)

#define RTL8380_HSB_DATA7_ADDR                                                                                 (0x6BCC)
  #define RTL8380_HSB_DATA7_DIP_63_32_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA7_DIP_63_32_MASK                                                                     (0xFFFFFFFF << RTL8380_HSB_DATA7_DIP_63_32_OFFSET)

#define RTL8380_HSB_DATA8_ADDR                                                                                 (0x6BD0)
  #define RTL8380_HSB_DATA8_DIP_95_64_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA8_DIP_95_64_MASK                                                                     (0xFFFFFFFF << RTL8380_HSB_DATA8_DIP_95_64_OFFSET)

#define RTL8380_HSB_DATA9_ADDR                                                                                 (0x6BD4)
  #define RTL8380_HSB_DATA9_DIP_127_96_OFFSET                                                                  (0)
  #define RTL8380_HSB_DATA9_DIP_127_96_MASK                                                                    (0xFFFFFFFF << RTL8380_HSB_DATA9_DIP_127_96_OFFSET)

#define RTL8380_HSB_DATA10_ADDR                                                                                (0x6BD8)
  #define RTL8380_HSB_DATA10_FRAME_TYPE_OFFSET                                                                 (27)
  #define RTL8380_HSB_DATA10_FRAME_TYPE_MASK                                                                   (0x3 << RTL8380_HSB_DATA10_FRAME_TYPE_OFFSET)
  #define RTL8380_HSB_DATA10_IPV4_PKT_OFFSET                                                                   (26)
  #define RTL8380_HSB_DATA10_IPV4_PKT_MASK                                                                     (0x1 << RTL8380_HSB_DATA10_IPV4_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_IPV6_PKT_OFFSET                                                                   (25)
  #define RTL8380_HSB_DATA10_IPV6_PKT_MASK                                                                     (0x1 << RTL8380_HSB_DATA10_IPV6_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_ARP_PKT_OFFSET                                                                    (24)
  #define RTL8380_HSB_DATA10_ARP_PKT_MASK                                                                      (0x1 << RTL8380_HSB_DATA10_ARP_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_PPPOE_PKT_OFFSET                                                                  (23)
  #define RTL8380_HSB_DATA10_PPPOE_PKT_MASK                                                                    (0x1 << RTL8380_HSB_DATA10_PPPOE_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_TCP_PKT_OFFSET                                                                    (22)
  #define RTL8380_HSB_DATA10_TCP_PKT_MASK                                                                      (0x1 << RTL8380_HSB_DATA10_TCP_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_UDP_PKT_OFFSET                                                                    (21)
  #define RTL8380_HSB_DATA10_UDP_PKT_MASK                                                                      (0x1 << RTL8380_HSB_DATA10_UDP_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_IGMP_PKT_OFFSET                                                                   (20)
  #define RTL8380_HSB_DATA10_IGMP_PKT_MASK                                                                     (0x1 << RTL8380_HSB_DATA10_IGMP_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_ICMP_PKT_OFFSET                                                                   (19)
  #define RTL8380_HSB_DATA10_ICMP_PKT_MASK                                                                     (0x1 << RTL8380_HSB_DATA10_ICMP_PKT_OFFSET)
  #define RTL8380_HSB_DATA10_RSPAN_RM_OFFSET                                                                   (18)
  #define RTL8380_HSB_DATA10_RSPAN_RM_MASK                                                                     (0x1 << RTL8380_HSB_DATA10_RSPAN_RM_OFFSET)
  #define RTL8380_HSB_DATA10_TCP_SN_EQ_0_OFFSET                                                                (17)
  #define RTL8380_HSB_DATA10_TCP_SN_EQ_0_MASK                                                                  (0x1 << RTL8380_HSB_DATA10_TCP_SN_EQ_0_OFFSET)
  #define RTL8380_HSB_DATA10_TCP_FLAG_OFFSET                                                                   (9)
  #define RTL8380_HSB_DATA10_TCP_FLAG_MASK                                                                     (0xFF << RTL8380_HSB_DATA10_TCP_FLAG_OFFSET)
  #define RTL8380_HSB_DATA10_TCP_HDR_LEN_OFFSET                                                                (5)
  #define RTL8380_HSB_DATA10_TCP_HDR_LEN_MASK                                                                  (0xF << RTL8380_HSB_DATA10_TCP_HDR_LEN_OFFSET)
  #define RTL8380_HSB_DATA10_IPV4_DF_OFFSET                                                                    (4)
  #define RTL8380_HSB_DATA10_IPV4_DF_MASK                                                                      (0x1 << RTL8380_HSB_DATA10_IPV4_DF_OFFSET)
  #define RTL8380_HSB_DATA10_IPV4_HDR_LEN_OFFSET                                                               (0)
  #define RTL8380_HSB_DATA10_IPV4_HDR_LEN_MASK                                                                 (0xF << RTL8380_HSB_DATA10_IPV4_HDR_LEN_OFFSET)

#define RTL8380_HSB_DATA11_ADDR                                                                                (0x6BDC)
  #define RTL8380_HSB_DATA11_L4_CONTENT_OFFSET                                                                 (0)
  #define RTL8380_HSB_DATA11_L4_CONTENT_MASK                                                                   (0xFFFFFFFF << RTL8380_HSB_DATA11_L4_CONTENT_OFFSET)

#define RTL8380_HSB_DATA12_ADDR                                                                                (0x6BE0)
  #define RTL8380_HSB_DATA12_OTAG_CONTENT_OFFSET                                                               (16)
  #define RTL8380_HSB_DATA12_OTAG_CONTENT_MASK                                                                 (0xFFFF << RTL8380_HSB_DATA12_OTAG_CONTENT_OFFSET)
  #define RTL8380_HSB_DATA12_ITAG_CONTENT_OFFSET                                                               (0)
  #define RTL8380_HSB_DATA12_ITAG_CONTENT_MASK                                                                 (0xFFFF << RTL8380_HSB_DATA12_ITAG_CONTENT_OFFSET)

#define RTL8380_HSB_DATA13_ADDR                                                                                (0x6BE4)
  #define RTL8380_HSB_DATA13_CPU_TAG_CONTENT_31_0_OFFSET                                                       (0)
  #define RTL8380_HSB_DATA13_CPU_TAG_CONTENT_31_0_MASK                                                         (0xFFFFFFFF << RTL8380_HSB_DATA13_CPU_TAG_CONTENT_31_0_OFFSET)

#define RTL8380_HSB_DATA14_ADDR                                                                                (0x6BE8)
  #define RTL8380_HSB_DATA14_FS_VALID_OFFSET                                                                   (28)
  #define RTL8380_HSB_DATA14_FS_VALID_MASK                                                                     (0xF << RTL8380_HSB_DATA14_FS_VALID_OFFSET)
  #define RTL8380_HSB_DATA14_TYPELEN_OFFSET                                                                    (12)
  #define RTL8380_HSB_DATA14_TYPELEN_MASK                                                                      (0xFFFF << RTL8380_HSB_DATA14_TYPELEN_OFFSET)
  #define RTL8380_HSB_DATA14_CRC_EQ_OFFSET                                                                     (11)
  #define RTL8380_HSB_DATA14_CRC_EQ_MASK                                                                       (0x1 << RTL8380_HSB_DATA14_CRC_EQ_OFFSET)
  #define RTL8380_HSB_DATA14_CPU_TAG_CONTENT_42_32_OFFSET                                                      (0)
  #define RTL8380_HSB_DATA14_CPU_TAG_CONTENT_42_32_MASK                                                        (0x7FF << RTL8380_HSB_DATA14_CPU_TAG_CONTENT_42_32_OFFSET)

#define RTL8380_HSB_DATA15_ADDR                                                                                (0x6BEC)
  #define RTL8380_HSB_DATA15_FS1_DATA_OFFSET                                                                   (16)
  #define RTL8380_HSB_DATA15_FS1_DATA_MASK                                                                     (0xFFFF << RTL8380_HSB_DATA15_FS1_DATA_OFFSET)
  #define RTL8380_HSB_DATA15_FS0_DATA_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA15_FS0_DATA_MASK                                                                     (0xFFFF << RTL8380_HSB_DATA15_FS0_DATA_OFFSET)

#define RTL8380_HSB_DATA16_ADDR                                                                                (0x6BF0)
  #define RTL8380_HSB_DATA16_FS3_DATA_OFFSET                                                                   (16)
  #define RTL8380_HSB_DATA16_FS3_DATA_MASK                                                                     (0xFFFF << RTL8380_HSB_DATA16_FS3_DATA_OFFSET)
  #define RTL8380_HSB_DATA16_FS2_DATA_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA16_FS2_DATA_MASK                                                                     (0xFFFF << RTL8380_HSB_DATA16_FS2_DATA_OFFSET)

#define RTL8380_HSB_DATA17_ADDR                                                                                (0x6BF4)
  #define RTL8380_HSB_DATA17_SA_31_0_OFFSET                                                                    (0)
  #define RTL8380_HSB_DATA17_SA_31_0_MASK                                                                      (0xFFFFFFFF << RTL8380_HSB_DATA17_SA_31_0_OFFSET)

#define RTL8380_HSB_DATA18_ADDR                                                                                (0x6BF8)
  #define RTL8380_HSB_DATA18_IPV6_HBH_EXT_HDR_ERR_OFFSET                                                       (31)
  #define RTL8380_HSB_DATA18_IPV6_HBH_EXT_HDR_ERR_MASK                                                         (0x1 << RTL8380_HSB_DATA18_IPV6_HBH_EXT_HDR_ERR_OFFSET)
  #define RTL8380_HSB_DATA18_IPV6_MOB_EXT_HDR_OFFSET                                                           (30)
  #define RTL8380_HSB_DATA18_IPV6_MOB_EXT_HDR_MASK                                                             (0x1 << RTL8380_HSB_DATA18_IPV6_MOB_EXT_HDR_OFFSET)
  #define RTL8380_HSB_DATA18_PKT_LEN_OFFSET                                                                    (16)
  #define RTL8380_HSB_DATA18_PKT_LEN_MASK                                                                      (0x3FFF << RTL8380_HSB_DATA18_PKT_LEN_OFFSET)
  #define RTL8380_HSB_DATA18_SA_47_32_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA18_SA_47_32_MASK                                                                     (0xFFFF << RTL8380_HSB_DATA18_SA_47_32_OFFSET)

#define RTL8380_HSB_DATA19_ADDR                                                                                (0x6BFC)
  #define RTL8380_HSB_DATA19_DA_31_0_OFFSET                                                                    (0)
  #define RTL8380_HSB_DATA19_DA_31_0_MASK                                                                      (0xFFFFFFFF << RTL8380_HSB_DATA19_DA_31_0_OFFSET)

#define RTL8380_HSB_DATA20_ADDR                                                                                (0x6C00)
  #define RTL8380_HSB_DATA20_DA_47_32_OFFSET                                                                   (0)
  #define RTL8380_HSB_DATA20_DA_47_32_MASK                                                                     (0xFFFF << RTL8380_HSB_DATA20_DA_47_32_OFFSET)

#define RTL8380_HSB_DATA21_ADDR                                                                                (0x6C04)
  #define RTL8380_HSB_DATA21_IPV6_EXT_HDR_LEN_OFFSET                                                           (11)
  #define RTL8380_HSB_DATA21_IPV6_EXT_HDR_LEN_MASK                                                             (0x3FFF << RTL8380_HSB_DATA21_IPV6_EXT_HDR_LEN_OFFSET)
  #define RTL8380_HSB_DATA21_OTAG_IDX_OFFSET                                                                   (9)
  #define RTL8380_HSB_DATA21_OTAG_IDX_MASK                                                                     (0x3 << RTL8380_HSB_DATA21_OTAG_IDX_OFFSET)
  #define RTL8380_HSB_DATA21_ITAG_IDX_OFFSET                                                                   (7)
  #define RTL8380_HSB_DATA21_ITAG_IDX_MASK                                                                     (0x3 << RTL8380_HSB_DATA21_ITAG_IDX_OFFSET)
  #define RTL8380_HSB_DATA21_RX_DROP_OFFSET                                                                    (6)
  #define RTL8380_HSB_DATA21_RX_DROP_MASK                                                                      (0x1 << RTL8380_HSB_DATA21_RX_DROP_OFFSET)
  #define RTL8380_HSB_DATA21_OAM_PKT_OFFSET                                                                    (5)
  #define RTL8380_HSB_DATA21_OAM_PKT_MASK                                                                      (0x1 << RTL8380_HSB_DATA21_OAM_PKT_OFFSET)
  #define RTL8380_HSB_DATA21_SRC_PHY_OFFSET                                                                    (0)
  #define RTL8380_HSB_DATA21_SRC_PHY_MASK                                                                      (0x1F << RTL8380_HSB_DATA21_SRC_PHY_OFFSET)

#define RTL8380_HSB_DATA22_ADDR                                                                                (0x6C08)
  #define RTL8380_HSB_DATA22_HSB_RSVD_OFFSET                                                                   (21)
  #define RTL8380_HSB_DATA22_HSB_RSVD_MASK                                                                     (0x7FF << RTL8380_HSB_DATA22_HSB_RSVD_OFFSET)
  #define RTL8380_HSB_DATA22_IPV6_FLOW_LABEL_OFFSET                                                            (1)
  #define RTL8380_HSB_DATA22_IPV6_FLOW_LABEL_MASK                                                              (0xFFFFF << RTL8380_HSB_DATA22_IPV6_FLOW_LABEL_OFFSET)
  #define RTL8380_HSB_DATA22_IPV6_UNKNOWN_HDR_OFFSET                                                           (0)
  #define RTL8380_HSB_DATA22_IPV6_UNKNOWN_HDR_MASK                                                             (0x1 << RTL8380_HSB_DATA22_IPV6_UNKNOWN_HDR_OFFSET)

/*
 * Feature: HSM 
 */
#define RTL8380_HSM0_DATA0_ADDR                                                                                (0x6C0C)
  #define RTL8380_HSM0_DATA0_ACL_IDX3_OFFSET                                                                   (24)
  #define RTL8380_HSM0_DATA0_ACL_IDX3_MASK                                                                     (0xFF << RTL8380_HSM0_DATA0_ACL_IDX3_OFFSET)
  #define RTL8380_HSM0_DATA0_ACL_IDX2_OFFSET                                                                   (16)
  #define RTL8380_HSM0_DATA0_ACL_IDX2_MASK                                                                     (0xFF << RTL8380_HSM0_DATA0_ACL_IDX2_OFFSET)
  #define RTL8380_HSM0_DATA0_ACL_IDX1_OFFSET                                                                   (8)
  #define RTL8380_HSM0_DATA0_ACL_IDX1_MASK                                                                     (0xFF << RTL8380_HSM0_DATA0_ACL_IDX1_OFFSET)
  #define RTL8380_HSM0_DATA0_ACL_IDX0_OFFSET                                                                   (0)
  #define RTL8380_HSM0_DATA0_ACL_IDX0_MASK                                                                     (0xFF << RTL8380_HSM0_DATA0_ACL_IDX0_OFFSET)

#define RTL8380_HSM0_DATA1_ADDR                                                                                (0x6C10)
  #define RTL8380_HSM0_DATA1_ACL_IDX7_OFFSET                                                                   (24)
  #define RTL8380_HSM0_DATA1_ACL_IDX7_MASK                                                                     (0xFF << RTL8380_HSM0_DATA1_ACL_IDX7_OFFSET)
  #define RTL8380_HSM0_DATA1_ACL_IDX6_OFFSET                                                                   (16)
  #define RTL8380_HSM0_DATA1_ACL_IDX6_MASK                                                                     (0xFF << RTL8380_HSM0_DATA1_ACL_IDX6_OFFSET)
  #define RTL8380_HSM0_DATA1_ACL_IDX5_OFFSET                                                                   (8)
  #define RTL8380_HSM0_DATA1_ACL_IDX5_MASK                                                                     (0xFF << RTL8380_HSM0_DATA1_ACL_IDX5_OFFSET)
  #define RTL8380_HSM0_DATA1_ACL_IDX4_OFFSET                                                                   (0)
  #define RTL8380_HSM0_DATA1_ACL_IDX4_MASK                                                                     (0xFF << RTL8380_HSM0_DATA1_ACL_IDX4_OFFSET)

#define RTL8380_HSM0_DATA2_ADDR                                                                                (0x6C14)
  #define RTL8380_HSM0_DATA2_ACL_ROUT_OFFSET                                                                   (31)
  #define RTL8380_HSM0_DATA2_ACL_ROUT_MASK                                                                     (0x1 << RTL8380_HSM0_DATA2_ACL_ROUT_OFFSET)
  #define RTL8380_HSM0_DATA2_ACL_REDIR_OFFSET                                                                  (30)
  #define RTL8380_HSM0_DATA2_ACL_REDIR_MASK                                                                    (0x1 << RTL8380_HSM0_DATA2_ACL_REDIR_OFFSET)
  #define RTL8380_HSM0_DATA2_ACL_COPY_HIT_OFFSET                                                               (29)
  #define RTL8380_HSM0_DATA2_ACL_COPY_HIT_MASK                                                                 (0x1 << RTL8380_HSM0_DATA2_ACL_COPY_HIT_OFFSET)
  #define RTL8380_HSM0_DATA2_ACL_DPM_OFFSET                                                                    (0)
  #define RTL8380_HSM0_DATA2_ACL_DPM_MASK                                                                      (0x1FFFFFFF << RTL8380_HSM0_DATA2_ACL_DPM_OFFSET)

#define RTL8380_HSM0_DATA3_ADDR                                                                                (0x6C18)
  #define RTL8380_HSM0_DATA3_ACL_MIR_ACT_OFFSET                                                                (31)
  #define RTL8380_HSM0_DATA3_ACL_MIR_ACT_MASK                                                                  (0x1 << RTL8380_HSM0_DATA3_ACL_MIR_ACT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_MIR_HIT_OFFSET                                                                (30)
  #define RTL8380_HSM0_DATA3_ACL_MIR_HIT_MASK                                                                  (0x1 << RTL8380_HSM0_DATA3_ACL_MIR_HIT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_CPU_PRI_OFFSET                                                                (27)
  #define RTL8380_HSM0_DATA3_ACL_CPU_PRI_MASK                                                                  (0x7 << RTL8380_HSM0_DATA3_ACL_CPU_PRI_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_CPUPRI_HIT_OFFSET                                                             (26)
  #define RTL8380_HSM0_DATA3_ACL_CPUPRI_HIT_MASK                                                               (0x1 << RTL8380_HSM0_DATA3_ACL_CPUPRI_HIT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_NORMALPRI_HIT_OFFSET                                                          (25)
  #define RTL8380_HSM0_DATA3_ACL_NORMALPRI_HIT_MASK                                                            (0x1 << RTL8380_HSM0_DATA3_ACL_NORMALPRI_HIT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_EGRTAGSTS_HIT_OFFSET                                                          (24)
  #define RTL8380_HSM0_DATA3_ACL_EGRTAGSTS_HIT_MASK                                                            (0x1 << RTL8380_HSM0_DATA3_ACL_EGRTAGSTS_HIT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_RMK_VAL_OFFSET                                                                (18)
  #define RTL8380_HSM0_DATA3_ACL_RMK_VAL_MASK                                                                  (0x3F << RTL8380_HSM0_DATA3_ACL_RMK_VAL_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_RMK_ACT_OFFSET                                                                (15)
  #define RTL8380_HSM0_DATA3_ACL_RMK_ACT_MASK                                                                  (0x7 << RTL8380_HSM0_DATA3_ACL_RMK_ACT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_RMK_HIT_OFFSET                                                                (14)
  #define RTL8380_HSM0_DATA3_ACL_RMK_HIT_MASK                                                                  (0x1 << RTL8380_HSM0_DATA3_ACL_RMK_HIT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_LOG_HIT_OFFSET                                                                (13)
  #define RTL8380_HSM0_DATA3_ACL_LOG_HIT_MASK                                                                  (0x1 << RTL8380_HSM0_DATA3_ACL_LOG_HIT_OFFSET)
  #define RTL8380_HSM0_DATA3_ACL_FWD_INFO_OFFSET                                                               (0)
  #define RTL8380_HSM0_DATA3_ACL_FWD_INFO_MASK                                                                 (0x1FFF << RTL8380_HSM0_DATA3_ACL_FWD_INFO_OFFSET)

#define RTL8380_HSM0_DATA4_ADDR                                                                                (0x6C1C)
  #define RTL8380_HSM0_DATA4_ACL_OVID_HIT_OFFSET                                                               (31)
  #define RTL8380_HSM0_DATA4_ACL_OVID_HIT_MASK                                                                 (0x1 << RTL8380_HSM0_DATA4_ACL_OVID_HIT_OFFSET)
  #define RTL8380_HSM0_DATA4_ACL_IVID_HIT_OFFSET                                                               (30)
  #define RTL8380_HSM0_DATA4_ACL_IVID_HIT_MASK                                                                 (0x1 << RTL8380_HSM0_DATA4_ACL_IVID_HIT_OFFSET)
  #define RTL8380_HSM0_DATA4_ACL_FLT_HIT_OFFSET                                                                (29)
  #define RTL8380_HSM0_DATA4_ACL_FLT_HIT_MASK                                                                  (0x1 << RTL8380_HSM0_DATA4_ACL_FLT_HIT_OFFSET)
  #define RTL8380_HSM0_DATA4_ACL_FLT_DPM_OFFSET                                                                (0)
  #define RTL8380_HSM0_DATA4_ACL_FLT_DPM_MASK                                                                  (0x1FFFFFFF << RTL8380_HSM0_DATA4_ACL_FLT_DPM_OFFSET)

#define RTL8380_HSM0_DATA5_ADDR                                                                                (0x6C20)
  #define RTL8380_HSM0_DATA5_COPY_TO_CPU_OFFSET                                                                (31)
  #define RTL8380_HSM0_DATA5_COPY_TO_CPU_MASK                                                                  (0x1 << RTL8380_HSM0_DATA5_COPY_TO_CPU_OFFSET)
  #define RTL8380_HSM0_DATA5_ALE_TRAP_OFFSET                                                                   (30)
  #define RTL8380_HSM0_DATA5_ALE_TRAP_MASK                                                                     (0x1 << RTL8380_HSM0_DATA5_ALE_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA5_ALE_DROP_OFFSET                                                                   (29)
  #define RTL8380_HSM0_DATA5_ALE_DROP_MASK                                                                     (0x1 << RTL8380_HSM0_DATA5_ALE_DROP_OFFSET)
  #define RTL8380_HSM0_DATA5_RNG_CHK_IP_OFFSET                                                                 (21)
  #define RTL8380_HSM0_DATA5_RNG_CHK_IP_MASK                                                                   (0xFF << RTL8380_HSM0_DATA5_RNG_CHK_IP_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_METER_HIT_OFFSET                                                              (20)
  #define RTL8380_HSM0_DATA5_ACL_METER_HIT_MASK                                                                (0x1 << RTL8380_HSM0_DATA5_ACL_METER_HIT_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_ITPID_IDX_OFFSET                                                              (18)
  #define RTL8380_HSM0_DATA5_ACL_ITPID_IDX_MASK                                                                (0x3 << RTL8380_HSM0_DATA5_ACL_ITPID_IDX_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_ITPID_HIT_OFFSET                                                              (17)
  #define RTL8380_HSM0_DATA5_ACL_ITPID_HIT_MASK                                                                (0x1 << RTL8380_HSM0_DATA5_ACL_ITPID_HIT_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_OTPID_IDX_OFFSET                                                              (15)
  #define RTL8380_HSM0_DATA5_ACL_OTPID_IDX_MASK                                                                (0x3 << RTL8380_HSM0_DATA5_ACL_OTPID_IDX_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_OTPID_HIT_OFFSET                                                              (14)
  #define RTL8380_HSM0_DATA5_ACL_OTPID_HIT_MASK                                                                (0x1 << RTL8380_HSM0_DATA5_ACL_OTPID_HIT_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_MIR_IDX_OFFSET                                                                (12)
  #define RTL8380_HSM0_DATA5_ACL_MIR_IDX_MASK                                                                  (0x3 << RTL8380_HSM0_DATA5_ACL_MIR_IDX_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_CPUTAG_OFFSET                                                                 (11)
  #define RTL8380_HSM0_DATA5_ACL_CPUTAG_MASK                                                                   (0x1 << RTL8380_HSM0_DATA5_ACL_CPUTAG_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_FORCE_OFFSET                                                                  (10)
  #define RTL8380_HSM0_DATA5_ACL_FORCE_MASK                                                                    (0x1 << RTL8380_HSM0_DATA5_ACL_FORCE_OFFSET)
  #define RTL8380_HSM0_DATA5_ACL_IDX_9_0_OFFSET                                                                (0)
  #define RTL8380_HSM0_DATA5_ACL_IDX_9_0_MASK                                                                  (0x3FF << RTL8380_HSM0_DATA5_ACL_IDX_9_0_OFFSET)

#define RTL8380_HSM0_DATA6_ADDR                                                                                (0x6C24)
  #define RTL8380_HSM0_DATA6_RNG_CHK_SPM_OFFSET                                                                (16)
  #define RTL8380_HSM0_DATA6_RNG_CHK_SPM_MASK                                                                  (0xFFFF << RTL8380_HSM0_DATA6_RNG_CHK_SPM_OFFSET)
  #define RTL8380_HSM0_DATA6_RNG_CHK_COMM_OFFSET                                                               (0)
  #define RTL8380_HSM0_DATA6_RNG_CHK_COMM_MASK                                                                 (0xFFFF << RTL8380_HSM0_DATA6_RNG_CHK_COMM_OFFSET)

#define RTL8380_HSM0_DATA7_ADDR                                                                                (0x6C28)
  #define RTL8380_HSM0_DATA7_RMA_FLOOD_OFFSET                                                                  (31)
  #define RTL8380_HSM0_DATA7_RMA_FLOOD_MASK                                                                    (0x1 << RTL8380_HSM0_DATA7_RMA_FLOOD_OFFSET)
  #define RTL8380_HSM0_DATA7_L2_DA_IDX_OFFSET                                                                  (17)
  #define RTL8380_HSM0_DATA7_L2_DA_IDX_MASK                                                                    (0x3FFF << RTL8380_HSM0_DATA7_L2_DA_IDX_OFFSET)
  #define RTL8380_HSM0_DATA7_L2_DA_HIT_OFFSET                                                                  (16)
  #define RTL8380_HSM0_DATA7_L2_DA_HIT_MASK                                                                    (0x1 << RTL8380_HSM0_DATA7_L2_DA_HIT_OFFSET)
  #define RTL8380_HSM0_DATA7_L2_DA_LKMISS_OFFSET                                                               (15)
  #define RTL8380_HSM0_DATA7_L2_DA_LKMISS_MASK                                                                 (0x1 << RTL8380_HSM0_DATA7_L2_DA_LKMISS_OFFSET)
  #define RTL8380_HSM0_DATA7_L2_SA_IDX_OFFSET                                                                  (1)
  #define RTL8380_HSM0_DATA7_L2_SA_IDX_MASK                                                                    (0x3FFF << RTL8380_HSM0_DATA7_L2_SA_IDX_OFFSET)
  #define RTL8380_HSM0_DATA7_L2_SA_HIT_OFFSET                                                                  (0)
  #define RTL8380_HSM0_DATA7_L2_SA_HIT_MASK                                                                    (0x1 << RTL8380_HSM0_DATA7_L2_SA_HIT_OFFSET)

#define RTL8380_HSM0_DATA8_ADDR                                                                                (0x6C2C)
  #define RTL8380_HSM0_DATA8_INT_PRI_OFFSET                                                                    (29)
  #define RTL8380_HSM0_DATA8_INT_PRI_MASK                                                                      (0x7 << RTL8380_HSM0_DATA8_INT_PRI_OFFSET)
  #define RTL8380_HSM0_DATA8_DPM_OFFSET                                                                        (0)
  #define RTL8380_HSM0_DATA8_DPM_MASK                                                                          (0x1FFFFFFF << RTL8380_HSM0_DATA8_DPM_OFFSET)

#define RTL8380_HSM0_DATA9_ADDR                                                                                (0x6C30)
  #define RTL8380_HSM0_DATA9_FID_OFFSET                                                                        (20)
  #define RTL8380_HSM0_DATA9_FID_MASK                                                                          (0xFFF << RTL8380_HSM0_DATA9_FID_OFFSET)
  #define RTL8380_HSM0_DATA9_VLAN_FWD_BASE_OFFSET                                                              (19)
  #define RTL8380_HSM0_DATA9_VLAN_FWD_BASE_MASK                                                                (0x1 << RTL8380_HSM0_DATA9_VLAN_FWD_BASE_OFFSET)
  #define RTL8380_HSM0_DATA9_COPY_BYP_VLAN_IFILTER_OFFSET                                                      (18)
  #define RTL8380_HSM0_DATA9_COPY_BYP_VLAN_IFILTER_MASK                                                        (0x1 << RTL8380_HSM0_DATA9_COPY_BYP_VLAN_IFILTER_OFFSET)
  #define RTL8380_HSM0_DATA9_BYP_STP_OFFSET                                                                    (17)
  #define RTL8380_HSM0_DATA9_BYP_STP_MASK                                                                      (0x1 << RTL8380_HSM0_DATA9_BYP_STP_OFFSET)
  #define RTL8380_HSM0_DATA9_BYP_STORM_OFFSET                                                                  (16)
  #define RTL8380_HSM0_DATA9_BYP_STORM_MASK                                                                    (0x1 << RTL8380_HSM0_DATA9_BYP_STORM_OFFSET)
  #define RTL8380_HSM0_DATA9_CPU_PRI_OFFSET                                                                    (13)
  #define RTL8380_HSM0_DATA9_CPU_PRI_MASK                                                                      (0x7 << RTL8380_HSM0_DATA9_CPU_PRI_OFFSET)
  #define RTL8380_HSM0_DATA9_SRC_LOGIC_PORT_OFFSET                                                             (8)
  #define RTL8380_HSM0_DATA9_SRC_LOGIC_PORT_MASK                                                               (0x1F << RTL8380_HSM0_DATA9_SRC_LOGIC_PORT_OFFSET)
  #define RTL8380_HSM0_DATA9_EGR_VLAN_LKY_OFFSET                                                               (7)
  #define RTL8380_HSM0_DATA9_EGR_VLAN_LKY_MASK                                                                 (0x1 << RTL8380_HSM0_DATA9_EGR_VLAN_LKY_OFFSET)
  #define RTL8380_HSM0_DATA9_EAV_CLASS_B_OFFSET                                                                (6)
  #define RTL8380_HSM0_DATA9_EAV_CLASS_B_MASK                                                                  (0x1 << RTL8380_HSM0_DATA9_EAV_CLASS_B_OFFSET)
  #define RTL8380_HSM0_DATA9_EAV_CLASS_A_OFFSET                                                                (5)
  #define RTL8380_HSM0_DATA9_EAV_CLASS_A_MASK                                                                  (0x1 << RTL8380_HSM0_DATA9_EAV_CLASS_A_OFFSET)
  #define RTL8380_HSM0_DATA9_ATK_TYPE_OFFSET                                                                   (0)
  #define RTL8380_HSM0_DATA9_ATK_TYPE_MASK                                                                     (0x1F << RTL8380_HSM0_DATA9_ATK_TYPE_OFFSET)

#define RTL8380_HSM0_DATA10_ADDR                                                                               (0x6C34)
  #define RTL8380_HSM0_DATA10_L2_DIS_SA_LRN_OFFSET                                                             (31)
  #define RTL8380_HSM0_DATA10_L2_DIS_SA_LRN_MASK                                                               (0x1 << RTL8380_HSM0_DATA10_L2_DIS_SA_LRN_OFFSET)
  #define RTL8380_HSM0_DATA10_IGR_VLAN_LKY_OFFSET                                                              (30)
  #define RTL8380_HSM0_DATA10_IGR_VLAN_LKY_MASK                                                                (0x1 << RTL8380_HSM0_DATA10_IGR_VLAN_LKY_OFFSET)
  #define RTL8380_HSM0_DATA10_INPUT_QID_OFFSET                                                                 (28)
  #define RTL8380_HSM0_DATA10_INPUT_QID_MASK                                                                   (0x3 << RTL8380_HSM0_DATA10_INPUT_QID_OFFSET)
  #define RTL8380_HSM0_DATA10_OTAG_STS_OFFSET                                                                  (26)
  #define RTL8380_HSM0_DATA10_OTAG_STS_MASK                                                                    (0x3 << RTL8380_HSM0_DATA10_OTAG_STS_OFFSET)
  #define RTL8380_HSM0_DATA10_ITAG_STS_OFFSET                                                                  (24)
  #define RTL8380_HSM0_DATA10_ITAG_STS_MASK                                                                    (0x3 << RTL8380_HSM0_DATA10_ITAG_STS_OFFSET)
  #define RTL8380_HSM0_DATA10_ALE_IVID_OFFSET                                                                  (12)
  #define RTL8380_HSM0_DATA10_ALE_IVID_MASK                                                                    (0xFFF << RTL8380_HSM0_DATA10_ALE_IVID_OFFSET)
  #define RTL8380_HSM0_DATA10_ALE_OVID_OFFSET                                                                  (0)
  #define RTL8380_HSM0_DATA10_ALE_OVID_MASK                                                                    (0xFFF << RTL8380_HSM0_DATA10_ALE_OVID_OFFSET)

#define RTL8380_HSM0_DATA11_ADDR                                                                               (0x6C38)
  #define RTL8380_HSM0_DATA11_COPY_BYP_STP_OFFSET                                                              (31)
  #define RTL8380_HSM0_DATA11_COPY_BYP_STP_MASK                                                                (0x1 << RTL8380_HSM0_DATA11_COPY_BYP_STP_OFFSET)
  #define RTL8380_HSM0_DATA11_BYP_EGR_STP_OFFSET                                                               (2)
  #define RTL8380_HSM0_DATA11_BYP_EGR_STP_MASK                                                                 (0x1FFFFFFF << RTL8380_HSM0_DATA11_BYP_EGR_STP_OFFSET)
  #define RTL8380_HSM0_DATA11_BYP_IGR_BWCTRL_OFFSET                                                            (1)
  #define RTL8380_HSM0_DATA11_BYP_IGR_BWCTRL_MASK                                                              (0x1 << RTL8380_HSM0_DATA11_BYP_IGR_BWCTRL_OFFSET)
  #define RTL8380_HSM0_DATA11_KNMC_BYP_VLAN_EFILTER_OFFSET                                                     (0)
  #define RTL8380_HSM0_DATA11_KNMC_BYP_VLAN_EFILTER_MASK                                                       (0x1 << RTL8380_HSM0_DATA11_KNMC_BYP_VLAN_EFILTER_OFFSET)

#define RTL8380_HSM0_DATA12_ADDR                                                                               (0x6C3C)
  #define RTL8380_HSM0_DATA12_MIR_FLTR_DROP_OFFSET                                                             (31)
  #define RTL8380_HSM0_DATA12_MIR_FLTR_DROP_MASK                                                               (0x1 << RTL8380_HSM0_DATA12_MIR_FLTR_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_TRUNK_DROP_OFFSET                                                                (30)
  #define RTL8380_HSM0_DATA12_TRUNK_DROP_MASK                                                                  (0x1 << RTL8380_HSM0_DATA12_TRUNK_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_ISOLATION_DROP_OFFSET                                                            (29)
  #define RTL8380_HSM0_DATA12_ISOLATION_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA12_ISOLATION_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_SELF_FLTR_DROP_OFFSET                                                            (28)
  #define RTL8380_HSM0_DATA12_SELF_FLTR_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA12_SELF_FLTR_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_STORM_DROP_OFFSET                                                                (27)
  #define RTL8380_HSM0_DATA12_STORM_DROP_MASK                                                                  (0x1 << RTL8380_HSM0_DATA12_STORM_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_STP_EFILTER_DROP_OFFSET                                                          (26)
  #define RTL8380_HSM0_DATA12_STP_EFILTER_DROP_MASK                                                            (0x1 << RTL8380_HSM0_DATA12_STP_EFILTER_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_VLAN_EFILTER_DROP_OFFSET                                                         (25)
  #define RTL8380_HSM0_DATA12_VLAN_EFILTER_DROP_MASK                                                           (0x1 << RTL8380_HSM0_DATA12_VLAN_EFILTER_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_INVLD_MCASTDPM_DROP_OFFSET                                                    (24)
  #define RTL8380_HSM0_DATA12_L2_INVLD_MCASTDPM_DROP_MASK                                                      (0x1 << RTL8380_HSM0_DATA12_L2_INVLD_MCASTDPM_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_INVLD_DPM_DROP_OFFSET                                                         (23)
  #define RTL8380_HSM0_DATA12_L2_INVLD_DPM_DROP_MASK                                                           (0x1 << RTL8380_HSM0_DATA12_L2_INVLD_DPM_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_DA_LKMISS_DROP_OFFSET                                                         (22)
  #define RTL8380_HSM0_DATA12_L2_DA_LKMISS_DROP_MASK                                                           (0x1 << RTL8380_HSM0_DATA12_L2_DA_LKMISS_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_DA_BLK_DROP_OFFSET                                                            (21)
  #define RTL8380_HSM0_DATA12_L2_DA_BLK_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA12_L2_DA_BLK_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_VLAN_MAC_CONSTRT_DROP_OFFSET                                                  (20)
  #define RTL8380_HSM0_DATA12_L2_VLAN_MAC_CONSTRT_DROP_MASK                                                    (0x1 << RTL8380_HSM0_DATA12_L2_VLAN_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_PORT_MAC_CONSTRT_DROP_OFFSET                                                  (19)
  #define RTL8380_HSM0_DATA12_L2_PORT_MAC_CONSTRT_DROP_MASK                                                    (0x1 << RTL8380_HSM0_DATA12_L2_PORT_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_SYS_MAC_CONSTRT_DROP_OFFSET                                                   (18)
  #define RTL8380_HSM0_DATA12_L2_SYS_MAC_CONSTRT_DROP_MASK                                                     (0x1 << RTL8380_HSM0_DATA12_L2_SYS_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_NEW_SA_DROP_OFFSET                                                            (17)
  #define RTL8380_HSM0_DATA12_L2_NEW_SA_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA12_L2_NEW_SA_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_PORT_MV_DROP_OFFSET                                                           (16)
  #define RTL8380_HSM0_DATA12_L2_PORT_MV_DROP_MASK                                                             (0x1 << RTL8380_HSM0_DATA12_L2_PORT_MV_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_SA_BLK_DROP_OFFSET                                                            (15)
  #define RTL8380_HSM0_DATA12_L2_SA_BLK_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA12_L2_SA_BLK_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_SELFMAC_DROP_OFFSET                                                              (14)
  #define RTL8380_HSM0_DATA12_SELFMAC_DROP_MASK                                                                (0x1 << RTL8380_HSM0_DATA12_SELFMAC_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_L2_INVLD_SA_DROP_OFFSET                                                          (13)
  #define RTL8380_HSM0_DATA12_L2_INVLD_SA_DROP_MASK                                                            (0x1 << RTL8380_HSM0_DATA12_L2_INVLD_SA_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_STP_IFILTER_DROP_OFFSET                                                          (12)
  #define RTL8380_HSM0_DATA12_STP_IFILTER_DROP_MASK                                                            (0x1 << RTL8380_HSM0_DATA12_STP_IFILTER_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_VLAN_IFILTER_DROP_OFFSET                                                         (11)
  #define RTL8380_HSM0_DATA12_VLAN_IFILTER_DROP_MASK                                                           (0x1 << RTL8380_HSM0_DATA12_VLAN_IFILTER_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_VLAN_CFI_DROP_OFFSET                                                             (10)
  #define RTL8380_HSM0_DATA12_VLAN_CFI_DROP_MASK                                                               (0x1 << RTL8380_HSM0_DATA12_VLAN_CFI_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_VLAN_AFT_DROP_OFFSET                                                             (9)
  #define RTL8380_HSM0_DATA12_VLAN_AFT_DROP_MASK                                                               (0x1 << RTL8380_HSM0_DATA12_VLAN_AFT_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_ACL_METER_DROP_OFFSET                                                            (8)
  #define RTL8380_HSM0_DATA12_ACL_METER_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA12_ACL_METER_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_ACL_REDIR_DROP_OFFSET                                                            (7)
  #define RTL8380_HSM0_DATA12_ACL_REDIR_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA12_ACL_REDIR_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_INPUT_Q_DROP_OFFSET                                                              (6)
  #define RTL8380_HSM0_DATA12_INPUT_Q_DROP_MASK                                                                (0x1 << RTL8380_HSM0_DATA12_INPUT_Q_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_ROUT_DROP_OFFSET                                                                 (5)
  #define RTL8380_HSM0_DATA12_ROUT_DROP_MASK                                                                   (0x1 << RTL8380_HSM0_DATA12_ROUT_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_ACL_DROP_OFFSET                                                                  (4)
  #define RTL8380_HSM0_DATA12_ACL_DROP_MASK                                                                    (0x1 << RTL8380_HSM0_DATA12_ACL_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_ACL_LKMISS_DROP_OFFSET                                                           (3)
  #define RTL8380_HSM0_DATA12_ACL_LKMISS_DROP_MASK                                                             (0x1 << RTL8380_HSM0_DATA12_ACL_LKMISS_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_ATK_DROP_OFFSET                                                                  (2)
  #define RTL8380_HSM0_DATA12_ATK_DROP_MASK                                                                    (0x1 << RTL8380_HSM0_DATA12_ATK_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_RMA_DROP_OFFSET                                                                  (1)
  #define RTL8380_HSM0_DATA12_RMA_DROP_MASK                                                                    (0x1 << RTL8380_HSM0_DATA12_RMA_DROP_OFFSET)
  #define RTL8380_HSM0_DATA12_RSPAN_DROP_OFFSET                                                                (0)
  #define RTL8380_HSM0_DATA12_RSPAN_DROP_MASK                                                                  (0x1 << RTL8380_HSM0_DATA12_RSPAN_DROP_OFFSET)

#define RTL8380_HSM0_DATA13_ADDR                                                                               (0x6C40)
  #define RTL8380_HSM0_DATA13_REASON_COPY_OFFSET                                                               (24)
  #define RTL8380_HSM0_DATA13_REASON_COPY_MASK                                                                 (0xFF << RTL8380_HSM0_DATA13_REASON_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_ACL_COPY_OFFSET                                                                  (23)
  #define RTL8380_HSM0_DATA13_ACL_COPY_MASK                                                                    (0x1 << RTL8380_HSM0_DATA13_ACL_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_L2_DA_LKMISS_COPY_OFFSET                                                         (22)
  #define RTL8380_HSM0_DATA13_L2_DA_LKMISS_COPY_MASK                                                           (0x1 << RTL8380_HSM0_DATA13_L2_DA_LKMISS_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_L2_PORT_MV_COPY_OFFSET                                                           (21)
  #define RTL8380_HSM0_DATA13_L2_PORT_MV_COPY_MASK                                                             (0x1 << RTL8380_HSM0_DATA13_L2_PORT_MV_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_L2_NEW_SA_COPY_OFFSET                                                            (20)
  #define RTL8380_HSM0_DATA13_L2_NEW_SA_COPY_MASK                                                              (0x1 << RTL8380_HSM0_DATA13_L2_NEW_SA_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_L2_VLAN_MAC_CONSTRT_COPY_OFFSET                                                  (19)
  #define RTL8380_HSM0_DATA13_L2_VLAN_MAC_CONSTRT_COPY_MASK                                                    (0x1 << RTL8380_HSM0_DATA13_L2_VLAN_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_L2_PORT_MAC_CONSTRT_COPY_OFFSET                                                  (18)
  #define RTL8380_HSM0_DATA13_L2_PORT_MAC_CONSTRT_COPY_MASK                                                    (0x1 << RTL8380_HSM0_DATA13_L2_PORT_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_L2_SYS_MAC_CONSTRT_COPY_OFFSET                                                   (17)
  #define RTL8380_HSM0_DATA13_L2_SYS_MAC_CONSTRT_COPY_MASK                                                     (0x1 << RTL8380_HSM0_DATA13_L2_SYS_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_SPECIAL_COPY_OFFSET                                                              (16)
  #define RTL8380_HSM0_DATA13_SPECIAL_COPY_MASK                                                                (0x1 << RTL8380_HSM0_DATA13_SPECIAL_COPY_OFFSET)
  #define RTL8380_HSM0_DATA13_REASON_DROP_OFFSET                                                               (4)
  #define RTL8380_HSM0_DATA13_REASON_DROP_MASK                                                                 (0xFFF << RTL8380_HSM0_DATA13_REASON_DROP_OFFSET)
  #define RTL8380_HSM0_DATA13_MAX_LEN_DROP_OFFSET                                                              (3)
  #define RTL8380_HSM0_DATA13_MAX_LEN_DROP_MASK                                                                (0x1 << RTL8380_HSM0_DATA13_MAX_LEN_DROP_OFFSET)
  #define RTL8380_HSM0_DATA13_FLOWCTRL_DROP_OFFSET                                                             (2)
  #define RTL8380_HSM0_DATA13_FLOWCTRL_DROP_MASK                                                               (0x1 << RTL8380_HSM0_DATA13_FLOWCTRL_DROP_OFFSET)
  #define RTL8380_HSM0_DATA13_LINK_DOWN_DROP_OFFSET                                                            (1)
  #define RTL8380_HSM0_DATA13_LINK_DOWN_DROP_MASK                                                              (0x1 << RTL8380_HSM0_DATA13_LINK_DOWN_DROP_OFFSET)
  #define RTL8380_HSM0_DATA13_ACL_FLTR_DROP_OFFSET                                                             (0)
  #define RTL8380_HSM0_DATA13_ACL_FLTR_DROP_MASK                                                               (0x1 << RTL8380_HSM0_DATA13_ACL_FLTR_DROP_OFFSET)

#define RTL8380_HSM0_DATA14_ADDR                                                                               (0x6C44)
  #define RTL8380_HSM0_DATA14_REASON_TRAP_OFFSET                                                               (15)
  #define RTL8380_HSM0_DATA14_REASON_TRAP_MASK                                                                 (0x1FFFF << RTL8380_HSM0_DATA14_REASON_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_L2_DA_LKMISS_TRAP_OFFSET                                                         (14)
  #define RTL8380_HSM0_DATA14_L2_DA_LKMISS_TRAP_MASK                                                           (0x1 << RTL8380_HSM0_DATA14_L2_DA_LKMISS_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_OFFSET                                                  (13)
  #define RTL8380_HSM0_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_MASK                                                    (0x1 << RTL8380_HSM0_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_L2_PORT_MAC_CONSTRT_TRAP_OFFSET                                                  (12)
  #define RTL8380_HSM0_DATA14_L2_PORT_MAC_CONSTRT_TRAP_MASK                                                    (0x1 << RTL8380_HSM0_DATA14_L2_PORT_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_L2_SYS_MAC_CONSTRT_TRAP_OFFSET                                                   (11)
  #define RTL8380_HSM0_DATA14_L2_SYS_MAC_CONSTRT_TRAP_MASK                                                     (0x1 << RTL8380_HSM0_DATA14_L2_SYS_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_L2_NEW_SA_TRAP_OFFSET                                                            (10)
  #define RTL8380_HSM0_DATA14_L2_NEW_SA_TRAP_MASK                                                              (0x1 << RTL8380_HSM0_DATA14_L2_NEW_SA_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_L2_PORT_MV_TRAP_OFFSET                                                           (9)
  #define RTL8380_HSM0_DATA14_L2_PORT_MV_TRAP_MASK                                                             (0x1 << RTL8380_HSM0_DATA14_L2_PORT_MV_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_SELFMAC_TRAP_OFFSET                                                              (8)
  #define RTL8380_HSM0_DATA14_SELFMAC_TRAP_MASK                                                                (0x1 << RTL8380_HSM0_DATA14_SELFMAC_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_VLAN_IFILTER_TRAP_OFFSET                                                         (7)
  #define RTL8380_HSM0_DATA14_VLAN_IFILTER_TRAP_MASK                                                           (0x1 << RTL8380_HSM0_DATA14_VLAN_IFILTER_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_VLAN_CFI_TRAP_OFFSET                                                             (6)
  #define RTL8380_HSM0_DATA14_VLAN_CFI_TRAP_MASK                                                               (0x1 << RTL8380_HSM0_DATA14_VLAN_CFI_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_ROUT_TRAP_OFFSET                                                                 (5)
  #define RTL8380_HSM0_DATA14_ROUT_TRAP_MASK                                                                   (0x1 << RTL8380_HSM0_DATA14_ROUT_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_ACL_TRAP_OFFSET                                                                  (4)
  #define RTL8380_HSM0_DATA14_ACL_TRAP_MASK                                                                    (0x1 << RTL8380_HSM0_DATA14_ACL_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_SPECIAL_TRAP_OFFSET                                                              (3)
  #define RTL8380_HSM0_DATA14_SPECIAL_TRAP_MASK                                                                (0x1 << RTL8380_HSM0_DATA14_SPECIAL_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_RLDP_RLPP_TRAP_OFFSET                                                            (2)
  #define RTL8380_HSM0_DATA14_RLDP_RLPP_TRAP_MASK                                                              (0x1 << RTL8380_HSM0_DATA14_RLDP_RLPP_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_ATK_TRAP_OFFSET                                                                  (1)
  #define RTL8380_HSM0_DATA14_ATK_TRAP_MASK                                                                    (0x1 << RTL8380_HSM0_DATA14_ATK_TRAP_OFFSET)
  #define RTL8380_HSM0_DATA14_RMA_TRAP_OFFSET                                                                  (0)
  #define RTL8380_HSM0_DATA14_RMA_TRAP_MASK                                                                    (0x1 << RTL8380_HSM0_DATA14_RMA_TRAP_OFFSET)

#define RTL8380_HSM0_DATA15_ADDR                                                                               (0x6C48)
  #define RTL8380_HSM0_DATA15_ACL_IDX11_OFFSET                                                                 (24)
  #define RTL8380_HSM0_DATA15_ACL_IDX11_MASK                                                                   (0xFF << RTL8380_HSM0_DATA15_ACL_IDX11_OFFSET)
  #define RTL8380_HSM0_DATA15_ACL_IDX10_OFFSET                                                                 (16)
  #define RTL8380_HSM0_DATA15_ACL_IDX10_MASK                                                                   (0xFF << RTL8380_HSM0_DATA15_ACL_IDX10_OFFSET)
  #define RTL8380_HSM0_DATA15_ACL_IDX9_OFFSET                                                                  (8)
  #define RTL8380_HSM0_DATA15_ACL_IDX9_MASK                                                                    (0xFF << RTL8380_HSM0_DATA15_ACL_IDX9_OFFSET)
  #define RTL8380_HSM0_DATA15_ACL_IDX8_OFFSET                                                                  (0)
  #define RTL8380_HSM0_DATA15_ACL_IDX8_MASK                                                                    (0xFF << RTL8380_HSM0_DATA15_ACL_IDX8_OFFSET)

#define RTL8380_HSM0_DATA16_ADDR                                                                               (0x6C4C)
  #define RTL8380_HSM0_DATA16_HSM0_RSV_OFFSET                                                                  (1)
  #define RTL8380_HSM0_DATA16_HSM0_RSV_MASK                                                                    (0x7FFFFFFF << RTL8380_HSM0_DATA16_HSM0_RSV_OFFSET)
  #define RTL8380_HSM0_DATA16_ACL_IDX_10_OFFSET                                                                (0)
  #define RTL8380_HSM0_DATA16_ACL_IDX_10_MASK                                                                  (0x1 << RTL8380_HSM0_DATA16_ACL_IDX_10_OFFSET)

#define RTL8380_HSM1_DATA0_ADDR                                                                                (0x6C50)
  #define RTL8380_HSM1_DATA0_ACL_IDX3_OFFSET                                                                   (24)
  #define RTL8380_HSM1_DATA0_ACL_IDX3_MASK                                                                     (0xFF << RTL8380_HSM1_DATA0_ACL_IDX3_OFFSET)
  #define RTL8380_HSM1_DATA0_ACL_IDX2_OFFSET                                                                   (16)
  #define RTL8380_HSM1_DATA0_ACL_IDX2_MASK                                                                     (0xFF << RTL8380_HSM1_DATA0_ACL_IDX2_OFFSET)
  #define RTL8380_HSM1_DATA0_ACL_IDX1_OFFSET                                                                   (8)
  #define RTL8380_HSM1_DATA0_ACL_IDX1_MASK                                                                     (0xFF << RTL8380_HSM1_DATA0_ACL_IDX1_OFFSET)
  #define RTL8380_HSM1_DATA0_ACL_IDX0_OFFSET                                                                   (0)
  #define RTL8380_HSM1_DATA0_ACL_IDX0_MASK                                                                     (0xFF << RTL8380_HSM1_DATA0_ACL_IDX0_OFFSET)

#define RTL8380_HSM1_DATA1_ADDR                                                                                (0x6C54)
  #define RTL8380_HSM1_DATA1_ACL_IDX7_OFFSET                                                                   (24)
  #define RTL8380_HSM1_DATA1_ACL_IDX7_MASK                                                                     (0xFF << RTL8380_HSM1_DATA1_ACL_IDX7_OFFSET)
  #define RTL8380_HSM1_DATA1_ACL_IDX6_OFFSET                                                                   (16)
  #define RTL8380_HSM1_DATA1_ACL_IDX6_MASK                                                                     (0xFF << RTL8380_HSM1_DATA1_ACL_IDX6_OFFSET)
  #define RTL8380_HSM1_DATA1_ACL_IDX5_OFFSET                                                                   (8)
  #define RTL8380_HSM1_DATA1_ACL_IDX5_MASK                                                                     (0xFF << RTL8380_HSM1_DATA1_ACL_IDX5_OFFSET)
  #define RTL8380_HSM1_DATA1_ACL_IDX4_OFFSET                                                                   (0)
  #define RTL8380_HSM1_DATA1_ACL_IDX4_MASK                                                                     (0xFF << RTL8380_HSM1_DATA1_ACL_IDX4_OFFSET)

#define RTL8380_HSM1_DATA2_ADDR                                                                                (0x6C58)
  #define RTL8380_HSM1_DATA2_ACL_ROUT_OFFSET                                                                   (31)
  #define RTL8380_HSM1_DATA2_ACL_ROUT_MASK                                                                     (0x1 << RTL8380_HSM1_DATA2_ACL_ROUT_OFFSET)
  #define RTL8380_HSM1_DATA2_ACL_REDIR_OFFSET                                                                  (30)
  #define RTL8380_HSM1_DATA2_ACL_REDIR_MASK                                                                    (0x1 << RTL8380_HSM1_DATA2_ACL_REDIR_OFFSET)
  #define RTL8380_HSM1_DATA2_ACL_COPY_HIT_OFFSET                                                               (29)
  #define RTL8380_HSM1_DATA2_ACL_COPY_HIT_MASK                                                                 (0x1 << RTL8380_HSM1_DATA2_ACL_COPY_HIT_OFFSET)
  #define RTL8380_HSM1_DATA2_ACL_DPM_OFFSET                                                                    (0)
  #define RTL8380_HSM1_DATA2_ACL_DPM_MASK                                                                      (0x1FFFFFFF << RTL8380_HSM1_DATA2_ACL_DPM_OFFSET)

#define RTL8380_HSM1_DATA3_ADDR                                                                                (0x6C5C)
  #define RTL8380_HSM1_DATA3_ACL_MIR_ACT_OFFSET                                                                (31)
  #define RTL8380_HSM1_DATA3_ACL_MIR_ACT_MASK                                                                  (0x1 << RTL8380_HSM1_DATA3_ACL_MIR_ACT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_MIR_HIT_OFFSET                                                                (30)
  #define RTL8380_HSM1_DATA3_ACL_MIR_HIT_MASK                                                                  (0x1 << RTL8380_HSM1_DATA3_ACL_MIR_HIT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_CPU_PRI_OFFSET                                                                (27)
  #define RTL8380_HSM1_DATA3_ACL_CPU_PRI_MASK                                                                  (0x7 << RTL8380_HSM1_DATA3_ACL_CPU_PRI_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_CPUPRI_HIT_OFFSET                                                             (26)
  #define RTL8380_HSM1_DATA3_ACL_CPUPRI_HIT_MASK                                                               (0x1 << RTL8380_HSM1_DATA3_ACL_CPUPRI_HIT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_NORMALPRI_HIT_OFFSET                                                          (25)
  #define RTL8380_HSM1_DATA3_ACL_NORMALPRI_HIT_MASK                                                            (0x1 << RTL8380_HSM1_DATA3_ACL_NORMALPRI_HIT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_EGRTAGSTS_HIT_OFFSET                                                          (24)
  #define RTL8380_HSM1_DATA3_ACL_EGRTAGSTS_HIT_MASK                                                            (0x1 << RTL8380_HSM1_DATA3_ACL_EGRTAGSTS_HIT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_RMK_VAL_OFFSET                                                                (18)
  #define RTL8380_HSM1_DATA3_ACL_RMK_VAL_MASK                                                                  (0x3F << RTL8380_HSM1_DATA3_ACL_RMK_VAL_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_RMK_ACT_OFFSET                                                                (15)
  #define RTL8380_HSM1_DATA3_ACL_RMK_ACT_MASK                                                                  (0x7 << RTL8380_HSM1_DATA3_ACL_RMK_ACT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_RMK_HIT_OFFSET                                                                (14)
  #define RTL8380_HSM1_DATA3_ACL_RMK_HIT_MASK                                                                  (0x1 << RTL8380_HSM1_DATA3_ACL_RMK_HIT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_LOG_HIT_OFFSET                                                                (13)
  #define RTL8380_HSM1_DATA3_ACL_LOG_HIT_MASK                                                                  (0x1 << RTL8380_HSM1_DATA3_ACL_LOG_HIT_OFFSET)
  #define RTL8380_HSM1_DATA3_ACL_FWD_INFO_OFFSET                                                               (0)
  #define RTL8380_HSM1_DATA3_ACL_FWD_INFO_MASK                                                                 (0x1FFF << RTL8380_HSM1_DATA3_ACL_FWD_INFO_OFFSET)

#define RTL8380_HSM1_DATA4_ADDR                                                                                (0x6C60)
  #define RTL8380_HSM1_DATA4_ACL_OVID_HIT_OFFSET                                                               (31)
  #define RTL8380_HSM1_DATA4_ACL_OVID_HIT_MASK                                                                 (0x1 << RTL8380_HSM1_DATA4_ACL_OVID_HIT_OFFSET)
  #define RTL8380_HSM1_DATA4_ACL_IVID_HIT_OFFSET                                                               (30)
  #define RTL8380_HSM1_DATA4_ACL_IVID_HIT_MASK                                                                 (0x1 << RTL8380_HSM1_DATA4_ACL_IVID_HIT_OFFSET)
  #define RTL8380_HSM1_DATA4_ACL_FLT_HIT_OFFSET                                                                (29)
  #define RTL8380_HSM1_DATA4_ACL_FLT_HIT_MASK                                                                  (0x1 << RTL8380_HSM1_DATA4_ACL_FLT_HIT_OFFSET)
  #define RTL8380_HSM1_DATA4_ACL_FLT_DPM_OFFSET                                                                (0)
  #define RTL8380_HSM1_DATA4_ACL_FLT_DPM_MASK                                                                  (0x1FFFFFFF << RTL8380_HSM1_DATA4_ACL_FLT_DPM_OFFSET)

#define RTL8380_HSM1_DATA5_ADDR                                                                                (0x6C64)
  #define RTL8380_HSM1_DATA5_COPY_TO_CPU_OFFSET                                                                (31)
  #define RTL8380_HSM1_DATA5_COPY_TO_CPU_MASK                                                                  (0x1 << RTL8380_HSM1_DATA5_COPY_TO_CPU_OFFSET)
  #define RTL8380_HSM1_DATA5_ALE_TRAP_OFFSET                                                                   (30)
  #define RTL8380_HSM1_DATA5_ALE_TRAP_MASK                                                                     (0x1 << RTL8380_HSM1_DATA5_ALE_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA5_ALE_DROP_OFFSET                                                                   (29)
  #define RTL8380_HSM1_DATA5_ALE_DROP_MASK                                                                     (0x1 << RTL8380_HSM1_DATA5_ALE_DROP_OFFSET)
  #define RTL8380_HSM1_DATA5_RNG_CHK_IP_OFFSET                                                                 (21)
  #define RTL8380_HSM1_DATA5_RNG_CHK_IP_MASK                                                                   (0xFF << RTL8380_HSM1_DATA5_RNG_CHK_IP_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_METER_HIT_OFFSET                                                              (20)
  #define RTL8380_HSM1_DATA5_ACL_METER_HIT_MASK                                                                (0x1 << RTL8380_HSM1_DATA5_ACL_METER_HIT_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_ITPID_IDX_OFFSET                                                              (18)
  #define RTL8380_HSM1_DATA5_ACL_ITPID_IDX_MASK                                                                (0x3 << RTL8380_HSM1_DATA5_ACL_ITPID_IDX_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_ITPID_HIT_OFFSET                                                              (17)
  #define RTL8380_HSM1_DATA5_ACL_ITPID_HIT_MASK                                                                (0x1 << RTL8380_HSM1_DATA5_ACL_ITPID_HIT_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_OTPID_IDX_OFFSET                                                              (15)
  #define RTL8380_HSM1_DATA5_ACL_OTPID_IDX_MASK                                                                (0x3 << RTL8380_HSM1_DATA5_ACL_OTPID_IDX_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_OTPID_HIT_OFFSET                                                              (14)
  #define RTL8380_HSM1_DATA5_ACL_OTPID_HIT_MASK                                                                (0x1 << RTL8380_HSM1_DATA5_ACL_OTPID_HIT_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_MIR_IDX_OFFSET                                                                (12)
  #define RTL8380_HSM1_DATA5_ACL_MIR_IDX_MASK                                                                  (0x3 << RTL8380_HSM1_DATA5_ACL_MIR_IDX_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_CPUTAG_OFFSET                                                                 (11)
  #define RTL8380_HSM1_DATA5_ACL_CPUTAG_MASK                                                                   (0x1 << RTL8380_HSM1_DATA5_ACL_CPUTAG_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_FORCE_OFFSET                                                                  (10)
  #define RTL8380_HSM1_DATA5_ACL_FORCE_MASK                                                                    (0x1 << RTL8380_HSM1_DATA5_ACL_FORCE_OFFSET)
  #define RTL8380_HSM1_DATA5_ACL_IDX_9_0_OFFSET                                                                (0)
  #define RTL8380_HSM1_DATA5_ACL_IDX_9_0_MASK                                                                  (0x3FF << RTL8380_HSM1_DATA5_ACL_IDX_9_0_OFFSET)

#define RTL8380_HSM1_DATA6_ADDR                                                                                (0x6C68)
  #define RTL8380_HSM1_DATA6_RNG_CHK_SPM_OFFSET                                                                (16)
  #define RTL8380_HSM1_DATA6_RNG_CHK_SPM_MASK                                                                  (0xFFFF << RTL8380_HSM1_DATA6_RNG_CHK_SPM_OFFSET)
  #define RTL8380_HSM1_DATA6_RNG_CHK_COMM_OFFSET                                                               (0)
  #define RTL8380_HSM1_DATA6_RNG_CHK_COMM_MASK                                                                 (0xFFFF << RTL8380_HSM1_DATA6_RNG_CHK_COMM_OFFSET)

#define RTL8380_HSM1_DATA7_ADDR                                                                                (0x6C6C)
  #define RTL8380_HSM1_DATA7_RMA_FLOOD_OFFSET                                                                  (31)
  #define RTL8380_HSM1_DATA7_RMA_FLOOD_MASK                                                                    (0x1 << RTL8380_HSM1_DATA7_RMA_FLOOD_OFFSET)
  #define RTL8380_HSM1_DATA7_L2_DA_IDX_OFFSET                                                                  (17)
  #define RTL8380_HSM1_DATA7_L2_DA_IDX_MASK                                                                    (0x3FFF << RTL8380_HSM1_DATA7_L2_DA_IDX_OFFSET)
  #define RTL8380_HSM1_DATA7_L2_DA_HIT_OFFSET                                                                  (16)
  #define RTL8380_HSM1_DATA7_L2_DA_HIT_MASK                                                                    (0x1 << RTL8380_HSM1_DATA7_L2_DA_HIT_OFFSET)
  #define RTL8380_HSM1_DATA7_L2_DA_LKMISS_OFFSET                                                               (15)
  #define RTL8380_HSM1_DATA7_L2_DA_LKMISS_MASK                                                                 (0x1 << RTL8380_HSM1_DATA7_L2_DA_LKMISS_OFFSET)
  #define RTL8380_HSM1_DATA7_L2_SA_IDX_OFFSET                                                                  (1)
  #define RTL8380_HSM1_DATA7_L2_SA_IDX_MASK                                                                    (0x3FFF << RTL8380_HSM1_DATA7_L2_SA_IDX_OFFSET)
  #define RTL8380_HSM1_DATA7_L2_SA_HIT_OFFSET                                                                  (0)
  #define RTL8380_HSM1_DATA7_L2_SA_HIT_MASK                                                                    (0x1 << RTL8380_HSM1_DATA7_L2_SA_HIT_OFFSET)

#define RTL8380_HSM1_DATA8_ADDR                                                                                (0x6C70)
  #define RTL8380_HSM1_DATA8_INT_PRI_OFFSET                                                                    (29)
  #define RTL8380_HSM1_DATA8_INT_PRI_MASK                                                                      (0x7 << RTL8380_HSM1_DATA8_INT_PRI_OFFSET)
  #define RTL8380_HSM1_DATA8_DPM_OFFSET                                                                        (0)
  #define RTL8380_HSM1_DATA8_DPM_MASK                                                                          (0x1FFFFFFF << RTL8380_HSM1_DATA8_DPM_OFFSET)

#define RTL8380_HSM1_DATA9_ADDR                                                                                (0x6C74)
  #define RTL8380_HSM1_DATA9_FID_OFFSET                                                                        (20)
  #define RTL8380_HSM1_DATA9_FID_MASK                                                                          (0xFFF << RTL8380_HSM1_DATA9_FID_OFFSET)
  #define RTL8380_HSM1_DATA9_VLAN_FWD_BASE_OFFSET                                                              (19)
  #define RTL8380_HSM1_DATA9_VLAN_FWD_BASE_MASK                                                                (0x1 << RTL8380_HSM1_DATA9_VLAN_FWD_BASE_OFFSET)
  #define RTL8380_HSM1_DATA9_COPY_BYP_VLAN_IFILTER_OFFSET                                                      (18)
  #define RTL8380_HSM1_DATA9_COPY_BYP_VLAN_IFILTER_MASK                                                        (0x1 << RTL8380_HSM1_DATA9_COPY_BYP_VLAN_IFILTER_OFFSET)
  #define RTL8380_HSM1_DATA9_BYP_STP_OFFSET                                                                    (17)
  #define RTL8380_HSM1_DATA9_BYP_STP_MASK                                                                      (0x1 << RTL8380_HSM1_DATA9_BYP_STP_OFFSET)
  #define RTL8380_HSM1_DATA9_BYP_STORM_OFFSET                                                                  (16)
  #define RTL8380_HSM1_DATA9_BYP_STORM_MASK                                                                    (0x1 << RTL8380_HSM1_DATA9_BYP_STORM_OFFSET)
  #define RTL8380_HSM1_DATA9_CPU_PRI_OFFSET                                                                    (13)
  #define RTL8380_HSM1_DATA9_CPU_PRI_MASK                                                                      (0x7 << RTL8380_HSM1_DATA9_CPU_PRI_OFFSET)
  #define RTL8380_HSM1_DATA9_SRC_LOGIC_PORT_OFFSET                                                             (8)
  #define RTL8380_HSM1_DATA9_SRC_LOGIC_PORT_MASK                                                               (0x1F << RTL8380_HSM1_DATA9_SRC_LOGIC_PORT_OFFSET)
  #define RTL8380_HSM1_DATA9_EGR_VLAN_LKY_OFFSET                                                               (7)
  #define RTL8380_HSM1_DATA9_EGR_VLAN_LKY_MASK                                                                 (0x1 << RTL8380_HSM1_DATA9_EGR_VLAN_LKY_OFFSET)
  #define RTL8380_HSM1_DATA9_EAV_CLASS_B_OFFSET                                                                (6)
  #define RTL8380_HSM1_DATA9_EAV_CLASS_B_MASK                                                                  (0x1 << RTL8380_HSM1_DATA9_EAV_CLASS_B_OFFSET)
  #define RTL8380_HSM1_DATA9_EAV_CLASS_A_OFFSET                                                                (5)
  #define RTL8380_HSM1_DATA9_EAV_CLASS_A_MASK                                                                  (0x1 << RTL8380_HSM1_DATA9_EAV_CLASS_A_OFFSET)
  #define RTL8380_HSM1_DATA9_ATK_TYPE_OFFSET                                                                   (0)
  #define RTL8380_HSM1_DATA9_ATK_TYPE_MASK                                                                     (0x1F << RTL8380_HSM1_DATA9_ATK_TYPE_OFFSET)

#define RTL8380_HSM1_DATA10_ADDR                                                                               (0x6C78)
  #define RTL8380_HSM1_DATA10_L2_DIS_SA_LRN_OFFSET                                                             (31)
  #define RTL8380_HSM1_DATA10_L2_DIS_SA_LRN_MASK                                                               (0x1 << RTL8380_HSM1_DATA10_L2_DIS_SA_LRN_OFFSET)
  #define RTL8380_HSM1_DATA10_IGR_VLAN_LKY_OFFSET                                                              (30)
  #define RTL8380_HSM1_DATA10_IGR_VLAN_LKY_MASK                                                                (0x1 << RTL8380_HSM1_DATA10_IGR_VLAN_LKY_OFFSET)
  #define RTL8380_HSM1_DATA10_INPUT_QID_OFFSET                                                                 (28)
  #define RTL8380_HSM1_DATA10_INPUT_QID_MASK                                                                   (0x3 << RTL8380_HSM1_DATA10_INPUT_QID_OFFSET)
  #define RTL8380_HSM1_DATA10_OTAG_STS_OFFSET                                                                  (26)
  #define RTL8380_HSM1_DATA10_OTAG_STS_MASK                                                                    (0x3 << RTL8380_HSM1_DATA10_OTAG_STS_OFFSET)
  #define RTL8380_HSM1_DATA10_ITAG_STS_OFFSET                                                                  (24)
  #define RTL8380_HSM1_DATA10_ITAG_STS_MASK                                                                    (0x3 << RTL8380_HSM1_DATA10_ITAG_STS_OFFSET)
  #define RTL8380_HSM1_DATA10_ALE_IVID_OFFSET                                                                  (12)
  #define RTL8380_HSM1_DATA10_ALE_IVID_MASK                                                                    (0xFFF << RTL8380_HSM1_DATA10_ALE_IVID_OFFSET)
  #define RTL8380_HSM1_DATA10_ALE_OVID_OFFSET                                                                  (0)
  #define RTL8380_HSM1_DATA10_ALE_OVID_MASK                                                                    (0xFFF << RTL8380_HSM1_DATA10_ALE_OVID_OFFSET)

#define RTL8380_HSM1_DATA11_ADDR                                                                               (0x6C7C)
  #define RTL8380_HSM1_DATA11_COPY_BYP_STP_OFFSET                                                              (31)
  #define RTL8380_HSM1_DATA11_COPY_BYP_STP_MASK                                                                (0x1 << RTL8380_HSM1_DATA11_COPY_BYP_STP_OFFSET)
  #define RTL8380_HSM1_DATA11_BYP_EGR_STP_OFFSET                                                               (2)
  #define RTL8380_HSM1_DATA11_BYP_EGR_STP_MASK                                                                 (0x1FFFFFFF << RTL8380_HSM1_DATA11_BYP_EGR_STP_OFFSET)
  #define RTL8380_HSM1_DATA11_BYP_IGR_BWCTRL_OFFSET                                                            (1)
  #define RTL8380_HSM1_DATA11_BYP_IGR_BWCTRL_MASK                                                              (0x1 << RTL8380_HSM1_DATA11_BYP_IGR_BWCTRL_OFFSET)
  #define RTL8380_HSM1_DATA11_KNMC_BYP_VLAN_EFILTER_OFFSET                                                     (0)
  #define RTL8380_HSM1_DATA11_KNMC_BYP_VLAN_EFILTER_MASK                                                       (0x1 << RTL8380_HSM1_DATA11_KNMC_BYP_VLAN_EFILTER_OFFSET)

#define RTL8380_HSM1_DATA12_ADDR                                                                               (0x6C80)
  #define RTL8380_HSM1_DATA12_MIR_FLTR_DROP_OFFSET                                                             (31)
  #define RTL8380_HSM1_DATA12_MIR_FLTR_DROP_MASK                                                               (0x1 << RTL8380_HSM1_DATA12_MIR_FLTR_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_TRUNK_DROP_OFFSET                                                                (30)
  #define RTL8380_HSM1_DATA12_TRUNK_DROP_MASK                                                                  (0x1 << RTL8380_HSM1_DATA12_TRUNK_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_ISOLATION_DROP_OFFSET                                                            (29)
  #define RTL8380_HSM1_DATA12_ISOLATION_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA12_ISOLATION_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_SELF_FLTR_DROP_OFFSET                                                            (28)
  #define RTL8380_HSM1_DATA12_SELF_FLTR_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA12_SELF_FLTR_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_STORM_DROP_OFFSET                                                                (27)
  #define RTL8380_HSM1_DATA12_STORM_DROP_MASK                                                                  (0x1 << RTL8380_HSM1_DATA12_STORM_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_STP_EFILTER_DROP_OFFSET                                                          (26)
  #define RTL8380_HSM1_DATA12_STP_EFILTER_DROP_MASK                                                            (0x1 << RTL8380_HSM1_DATA12_STP_EFILTER_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_VLAN_EFILTER_DROP_OFFSET                                                         (25)
  #define RTL8380_HSM1_DATA12_VLAN_EFILTER_DROP_MASK                                                           (0x1 << RTL8380_HSM1_DATA12_VLAN_EFILTER_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_INVLD_MCASTDPM_DROP_OFFSET                                                    (24)
  #define RTL8380_HSM1_DATA12_L2_INVLD_MCASTDPM_DROP_MASK                                                      (0x1 << RTL8380_HSM1_DATA12_L2_INVLD_MCASTDPM_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_INVLD_DPM_DROP_OFFSET                                                         (23)
  #define RTL8380_HSM1_DATA12_L2_INVLD_DPM_DROP_MASK                                                           (0x1 << RTL8380_HSM1_DATA12_L2_INVLD_DPM_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_DA_LKMISS_DROP_OFFSET                                                         (22)
  #define RTL8380_HSM1_DATA12_L2_DA_LKMISS_DROP_MASK                                                           (0x1 << RTL8380_HSM1_DATA12_L2_DA_LKMISS_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_DA_BLK_DROP_OFFSET                                                            (21)
  #define RTL8380_HSM1_DATA12_L2_DA_BLK_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA12_L2_DA_BLK_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_VLAN_MAC_CONSTRT_DROP_OFFSET                                                  (20)
  #define RTL8380_HSM1_DATA12_L2_VLAN_MAC_CONSTRT_DROP_MASK                                                    (0x1 << RTL8380_HSM1_DATA12_L2_VLAN_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_PORT_MAC_CONSTRT_DROP_OFFSET                                                  (19)
  #define RTL8380_HSM1_DATA12_L2_PORT_MAC_CONSTRT_DROP_MASK                                                    (0x1 << RTL8380_HSM1_DATA12_L2_PORT_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_SYS_MAC_CONSTRT_DROP_OFFSET                                                   (18)
  #define RTL8380_HSM1_DATA12_L2_SYS_MAC_CONSTRT_DROP_MASK                                                     (0x1 << RTL8380_HSM1_DATA12_L2_SYS_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_NEW_SA_DROP_OFFSET                                                            (17)
  #define RTL8380_HSM1_DATA12_L2_NEW_SA_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA12_L2_NEW_SA_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_PORT_MV_DROP_OFFSET                                                           (16)
  #define RTL8380_HSM1_DATA12_L2_PORT_MV_DROP_MASK                                                             (0x1 << RTL8380_HSM1_DATA12_L2_PORT_MV_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_SA_BLK_DROP_OFFSET                                                            (15)
  #define RTL8380_HSM1_DATA12_L2_SA_BLK_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA12_L2_SA_BLK_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_SELFMAC_DROP_OFFSET                                                              (14)
  #define RTL8380_HSM1_DATA12_SELFMAC_DROP_MASK                                                                (0x1 << RTL8380_HSM1_DATA12_SELFMAC_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_L2_INVLD_SA_DROP_OFFSET                                                          (13)
  #define RTL8380_HSM1_DATA12_L2_INVLD_SA_DROP_MASK                                                            (0x1 << RTL8380_HSM1_DATA12_L2_INVLD_SA_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_STP_IFILTER_DROP_OFFSET                                                          (12)
  #define RTL8380_HSM1_DATA12_STP_IFILTER_DROP_MASK                                                            (0x1 << RTL8380_HSM1_DATA12_STP_IFILTER_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_VLAN_IFILTER_DROP_OFFSET                                                         (11)
  #define RTL8380_HSM1_DATA12_VLAN_IFILTER_DROP_MASK                                                           (0x1 << RTL8380_HSM1_DATA12_VLAN_IFILTER_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_VLAN_CFI_DROP_OFFSET                                                             (10)
  #define RTL8380_HSM1_DATA12_VLAN_CFI_DROP_MASK                                                               (0x1 << RTL8380_HSM1_DATA12_VLAN_CFI_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_VLAN_AFT_DROP_OFFSET                                                             (9)
  #define RTL8380_HSM1_DATA12_VLAN_AFT_DROP_MASK                                                               (0x1 << RTL8380_HSM1_DATA12_VLAN_AFT_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_ACL_METER_DROP_OFFSET                                                            (8)
  #define RTL8380_HSM1_DATA12_ACL_METER_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA12_ACL_METER_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_ACL_REDIR_DROP_OFFSET                                                            (7)
  #define RTL8380_HSM1_DATA12_ACL_REDIR_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA12_ACL_REDIR_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_INPUT_Q_DROP_OFFSET                                                              (6)
  #define RTL8380_HSM1_DATA12_INPUT_Q_DROP_MASK                                                                (0x1 << RTL8380_HSM1_DATA12_INPUT_Q_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_ROUT_DROP_OFFSET                                                                 (5)
  #define RTL8380_HSM1_DATA12_ROUT_DROP_MASK                                                                   (0x1 << RTL8380_HSM1_DATA12_ROUT_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_ACL_DROP_OFFSET                                                                  (4)
  #define RTL8380_HSM1_DATA12_ACL_DROP_MASK                                                                    (0x1 << RTL8380_HSM1_DATA12_ACL_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_ACL_LKMISS_DROP_OFFSET                                                           (3)
  #define RTL8380_HSM1_DATA12_ACL_LKMISS_DROP_MASK                                                             (0x1 << RTL8380_HSM1_DATA12_ACL_LKMISS_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_ATK_DROP_OFFSET                                                                  (2)
  #define RTL8380_HSM1_DATA12_ATK_DROP_MASK                                                                    (0x1 << RTL8380_HSM1_DATA12_ATK_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_RMA_DROP_OFFSET                                                                  (1)
  #define RTL8380_HSM1_DATA12_RMA_DROP_MASK                                                                    (0x1 << RTL8380_HSM1_DATA12_RMA_DROP_OFFSET)
  #define RTL8380_HSM1_DATA12_RSPAN_DROP_OFFSET                                                                (0)
  #define RTL8380_HSM1_DATA12_RSPAN_DROP_MASK                                                                  (0x1 << RTL8380_HSM1_DATA12_RSPAN_DROP_OFFSET)

#define RTL8380_HSM1_DATA13_ADDR                                                                               (0x6C84)
  #define RTL8380_HSM1_DATA13_REASON_COPY_OFFSET                                                               (24)
  #define RTL8380_HSM1_DATA13_REASON_COPY_MASK                                                                 (0xFF << RTL8380_HSM1_DATA13_REASON_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_ACL_COPY_OFFSET                                                                  (23)
  #define RTL8380_HSM1_DATA13_ACL_COPY_MASK                                                                    (0x1 << RTL8380_HSM1_DATA13_ACL_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_L2_DA_LKMISS_COPY_OFFSET                                                         (22)
  #define RTL8380_HSM1_DATA13_L2_DA_LKMISS_COPY_MASK                                                           (0x1 << RTL8380_HSM1_DATA13_L2_DA_LKMISS_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_L2_PORT_MV_COPY_OFFSET                                                           (21)
  #define RTL8380_HSM1_DATA13_L2_PORT_MV_COPY_MASK                                                             (0x1 << RTL8380_HSM1_DATA13_L2_PORT_MV_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_L2_NEW_SA_COPY_OFFSET                                                            (20)
  #define RTL8380_HSM1_DATA13_L2_NEW_SA_COPY_MASK                                                              (0x1 << RTL8380_HSM1_DATA13_L2_NEW_SA_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_L2_VLAN_MAC_CONSTRT_COPY_OFFSET                                                  (19)
  #define RTL8380_HSM1_DATA13_L2_VLAN_MAC_CONSTRT_COPY_MASK                                                    (0x1 << RTL8380_HSM1_DATA13_L2_VLAN_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_L2_PORT_MAC_CONSTRT_COPY_OFFSET                                                  (18)
  #define RTL8380_HSM1_DATA13_L2_PORT_MAC_CONSTRT_COPY_MASK                                                    (0x1 << RTL8380_HSM1_DATA13_L2_PORT_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_L2_SYS_MAC_CONSTRT_COPY_OFFSET                                                   (17)
  #define RTL8380_HSM1_DATA13_L2_SYS_MAC_CONSTRT_COPY_MASK                                                     (0x1 << RTL8380_HSM1_DATA13_L2_SYS_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_SPECIAL_COPY_OFFSET                                                              (16)
  #define RTL8380_HSM1_DATA13_SPECIAL_COPY_MASK                                                                (0x1 << RTL8380_HSM1_DATA13_SPECIAL_COPY_OFFSET)
  #define RTL8380_HSM1_DATA13_REASON_DROP_OFFSET                                                               (4)
  #define RTL8380_HSM1_DATA13_REASON_DROP_MASK                                                                 (0xFFF << RTL8380_HSM1_DATA13_REASON_DROP_OFFSET)
  #define RTL8380_HSM1_DATA13_MAX_LEN_DROP_OFFSET                                                              (3)
  #define RTL8380_HSM1_DATA13_MAX_LEN_DROP_MASK                                                                (0x1 << RTL8380_HSM1_DATA13_MAX_LEN_DROP_OFFSET)
  #define RTL8380_HSM1_DATA13_FLOWCTRL_DROP_OFFSET                                                             (2)
  #define RTL8380_HSM1_DATA13_FLOWCTRL_DROP_MASK                                                               (0x1 << RTL8380_HSM1_DATA13_FLOWCTRL_DROP_OFFSET)
  #define RTL8380_HSM1_DATA13_LINK_DOWN_DROP_OFFSET                                                            (1)
  #define RTL8380_HSM1_DATA13_LINK_DOWN_DROP_MASK                                                              (0x1 << RTL8380_HSM1_DATA13_LINK_DOWN_DROP_OFFSET)
  #define RTL8380_HSM1_DATA13_ACL_FLTR_DROP_OFFSET                                                             (0)
  #define RTL8380_HSM1_DATA13_ACL_FLTR_DROP_MASK                                                               (0x1 << RTL8380_HSM1_DATA13_ACL_FLTR_DROP_OFFSET)

#define RTL8380_HSM1_DATA14_ADDR                                                                               (0x6C88)
  #define RTL8380_HSM1_DATA14_REASON_TRAP_OFFSET                                                               (15)
  #define RTL8380_HSM1_DATA14_REASON_TRAP_MASK                                                                 (0x1FFFF << RTL8380_HSM1_DATA14_REASON_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_L2_DA_LKMISS_TRAP_OFFSET                                                         (14)
  #define RTL8380_HSM1_DATA14_L2_DA_LKMISS_TRAP_MASK                                                           (0x1 << RTL8380_HSM1_DATA14_L2_DA_LKMISS_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_OFFSET                                                  (13)
  #define RTL8380_HSM1_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_MASK                                                    (0x1 << RTL8380_HSM1_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_L2_PORT_MAC_CONSTRT_TRAP_OFFSET                                                  (12)
  #define RTL8380_HSM1_DATA14_L2_PORT_MAC_CONSTRT_TRAP_MASK                                                    (0x1 << RTL8380_HSM1_DATA14_L2_PORT_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_L2_SYS_MAC_CONSTRT_TRAP_OFFSET                                                   (11)
  #define RTL8380_HSM1_DATA14_L2_SYS_MAC_CONSTRT_TRAP_MASK                                                     (0x1 << RTL8380_HSM1_DATA14_L2_SYS_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_L2_NEW_SA_TRAP_OFFSET                                                            (10)
  #define RTL8380_HSM1_DATA14_L2_NEW_SA_TRAP_MASK                                                              (0x1 << RTL8380_HSM1_DATA14_L2_NEW_SA_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_L2_PORT_MV_TRAP_OFFSET                                                           (9)
  #define RTL8380_HSM1_DATA14_L2_PORT_MV_TRAP_MASK                                                             (0x1 << RTL8380_HSM1_DATA14_L2_PORT_MV_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_SELFMAC_TRAP_OFFSET                                                              (8)
  #define RTL8380_HSM1_DATA14_SELFMAC_TRAP_MASK                                                                (0x1 << RTL8380_HSM1_DATA14_SELFMAC_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_VLAN_IFILTER_TRAP_OFFSET                                                         (7)
  #define RTL8380_HSM1_DATA14_VLAN_IFILTER_TRAP_MASK                                                           (0x1 << RTL8380_HSM1_DATA14_VLAN_IFILTER_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_VLAN_CFI_TRAP_OFFSET                                                             (6)
  #define RTL8380_HSM1_DATA14_VLAN_CFI_TRAP_MASK                                                               (0x1 << RTL8380_HSM1_DATA14_VLAN_CFI_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_ROUT_TRAP_OFFSET                                                                 (5)
  #define RTL8380_HSM1_DATA14_ROUT_TRAP_MASK                                                                   (0x1 << RTL8380_HSM1_DATA14_ROUT_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_ACL_TRAP_OFFSET                                                                  (4)
  #define RTL8380_HSM1_DATA14_ACL_TRAP_MASK                                                                    (0x1 << RTL8380_HSM1_DATA14_ACL_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_SPECIAL_TRAP_OFFSET                                                              (3)
  #define RTL8380_HSM1_DATA14_SPECIAL_TRAP_MASK                                                                (0x1 << RTL8380_HSM1_DATA14_SPECIAL_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_RLDP_RLPP_TRAP_OFFSET                                                            (2)
  #define RTL8380_HSM1_DATA14_RLDP_RLPP_TRAP_MASK                                                              (0x1 << RTL8380_HSM1_DATA14_RLDP_RLPP_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_ATK_TRAP_OFFSET                                                                  (1)
  #define RTL8380_HSM1_DATA14_ATK_TRAP_MASK                                                                    (0x1 << RTL8380_HSM1_DATA14_ATK_TRAP_OFFSET)
  #define RTL8380_HSM1_DATA14_RMA_TRAP_OFFSET                                                                  (0)
  #define RTL8380_HSM1_DATA14_RMA_TRAP_MASK                                                                    (0x1 << RTL8380_HSM1_DATA14_RMA_TRAP_OFFSET)

#define RTL8380_HSM1_DATA15_ADDR                                                                               (0x6C8C)
  #define RTL8380_HSM1_DATA15_ACL_IDX11_OFFSET                                                                 (24)
  #define RTL8380_HSM1_DATA15_ACL_IDX11_MASK                                                                   (0xFF << RTL8380_HSM1_DATA15_ACL_IDX11_OFFSET)
  #define RTL8380_HSM1_DATA15_ACL_IDX10_OFFSET                                                                 (16)
  #define RTL8380_HSM1_DATA15_ACL_IDX10_MASK                                                                   (0xFF << RTL8380_HSM1_DATA15_ACL_IDX10_OFFSET)
  #define RTL8380_HSM1_DATA15_ACL_IDX9_OFFSET                                                                  (8)
  #define RTL8380_HSM1_DATA15_ACL_IDX9_MASK                                                                    (0xFF << RTL8380_HSM1_DATA15_ACL_IDX9_OFFSET)
  #define RTL8380_HSM1_DATA15_ACL_IDX8_OFFSET                                                                  (0)
  #define RTL8380_HSM1_DATA15_ACL_IDX8_MASK                                                                    (0xFF << RTL8380_HSM1_DATA15_ACL_IDX8_OFFSET)

#define RTL8380_HSM1_DATA16_ADDR                                                                               (0x6C90)
  #define RTL8380_HSM1_DATA16_HSM1_RSV_OFFSET                                                                  (1)
  #define RTL8380_HSM1_DATA16_HSM1_RSV_MASK                                                                    (0x7FFFFFFF << RTL8380_HSM1_DATA16_HSM1_RSV_OFFSET)
  #define RTL8380_HSM1_DATA16_ACL_IDX_10_OFFSET                                                                (0)
  #define RTL8380_HSM1_DATA16_ACL_IDX_10_MASK                                                                  (0x1 << RTL8380_HSM1_DATA16_ACL_IDX_10_OFFSET)

#define RTL8380_HSM2_DATA0_ADDR                                                                                (0x6C94)
  #define RTL8380_HSM2_DATA0_ACL_IDX3_OFFSET                                                                   (24)
  #define RTL8380_HSM2_DATA0_ACL_IDX3_MASK                                                                     (0xFF << RTL8380_HSM2_DATA0_ACL_IDX3_OFFSET)
  #define RTL8380_HSM2_DATA0_ACL_IDX2_OFFSET                                                                   (16)
  #define RTL8380_HSM2_DATA0_ACL_IDX2_MASK                                                                     (0xFF << RTL8380_HSM2_DATA0_ACL_IDX2_OFFSET)
  #define RTL8380_HSM2_DATA0_ACL_IDX1_OFFSET                                                                   (8)
  #define RTL8380_HSM2_DATA0_ACL_IDX1_MASK                                                                     (0xFF << RTL8380_HSM2_DATA0_ACL_IDX1_OFFSET)
  #define RTL8380_HSM2_DATA0_ACL_IDX0_OFFSET                                                                   (0)
  #define RTL8380_HSM2_DATA0_ACL_IDX0_MASK                                                                     (0xFF << RTL8380_HSM2_DATA0_ACL_IDX0_OFFSET)

#define RTL8380_HSM2_DATA1_ADDR                                                                                (0x6C98)
  #define RTL8380_HSM2_DATA1_ACL_IDX7_OFFSET                                                                   (24)
  #define RTL8380_HSM2_DATA1_ACL_IDX7_MASK                                                                     (0xFF << RTL8380_HSM2_DATA1_ACL_IDX7_OFFSET)
  #define RTL8380_HSM2_DATA1_ACL_IDX6_OFFSET                                                                   (16)
  #define RTL8380_HSM2_DATA1_ACL_IDX6_MASK                                                                     (0xFF << RTL8380_HSM2_DATA1_ACL_IDX6_OFFSET)
  #define RTL8380_HSM2_DATA1_ACL_IDX5_OFFSET                                                                   (8)
  #define RTL8380_HSM2_DATA1_ACL_IDX5_MASK                                                                     (0xFF << RTL8380_HSM2_DATA1_ACL_IDX5_OFFSET)
  #define RTL8380_HSM2_DATA1_ACL_IDX4_OFFSET                                                                   (0)
  #define RTL8380_HSM2_DATA1_ACL_IDX4_MASK                                                                     (0xFF << RTL8380_HSM2_DATA1_ACL_IDX4_OFFSET)

#define RTL8380_HSM2_DATA2_ADDR                                                                                (0x6C9C)
  #define RTL8380_HSM2_DATA2_ACL_ROUT_OFFSET                                                                   (31)
  #define RTL8380_HSM2_DATA2_ACL_ROUT_MASK                                                                     (0x1 << RTL8380_HSM2_DATA2_ACL_ROUT_OFFSET)
  #define RTL8380_HSM2_DATA2_ACL_REDIR_OFFSET                                                                  (30)
  #define RTL8380_HSM2_DATA2_ACL_REDIR_MASK                                                                    (0x1 << RTL8380_HSM2_DATA2_ACL_REDIR_OFFSET)
  #define RTL8380_HSM2_DATA2_ACL_COPY_HIT_OFFSET                                                               (29)
  #define RTL8380_HSM2_DATA2_ACL_COPY_HIT_MASK                                                                 (0x1 << RTL8380_HSM2_DATA2_ACL_COPY_HIT_OFFSET)
  #define RTL8380_HSM2_DATA2_ACL_DPM_OFFSET                                                                    (0)
  #define RTL8380_HSM2_DATA2_ACL_DPM_MASK                                                                      (0x1FFFFFFF << RTL8380_HSM2_DATA2_ACL_DPM_OFFSET)

#define RTL8380_HSM2_DATA3_ADDR                                                                                (0x6CA0)
  #define RTL8380_HSM2_DATA3_ACL_MIR_ACT_OFFSET                                                                (31)
  #define RTL8380_HSM2_DATA3_ACL_MIR_ACT_MASK                                                                  (0x1 << RTL8380_HSM2_DATA3_ACL_MIR_ACT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_MIR_HIT_OFFSET                                                                (30)
  #define RTL8380_HSM2_DATA3_ACL_MIR_HIT_MASK                                                                  (0x1 << RTL8380_HSM2_DATA3_ACL_MIR_HIT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_CPU_PRI_OFFSET                                                                (27)
  #define RTL8380_HSM2_DATA3_ACL_CPU_PRI_MASK                                                                  (0x7 << RTL8380_HSM2_DATA3_ACL_CPU_PRI_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_CPUPRI_HIT_OFFSET                                                             (26)
  #define RTL8380_HSM2_DATA3_ACL_CPUPRI_HIT_MASK                                                               (0x1 << RTL8380_HSM2_DATA3_ACL_CPUPRI_HIT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_NORMALPRI_HIT_OFFSET                                                          (25)
  #define RTL8380_HSM2_DATA3_ACL_NORMALPRI_HIT_MASK                                                            (0x1 << RTL8380_HSM2_DATA3_ACL_NORMALPRI_HIT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_EGRTAGSTS_HIT_OFFSET                                                          (24)
  #define RTL8380_HSM2_DATA3_ACL_EGRTAGSTS_HIT_MASK                                                            (0x1 << RTL8380_HSM2_DATA3_ACL_EGRTAGSTS_HIT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_RMK_VAL_OFFSET                                                                (18)
  #define RTL8380_HSM2_DATA3_ACL_RMK_VAL_MASK                                                                  (0x3F << RTL8380_HSM2_DATA3_ACL_RMK_VAL_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_RMK_ACT_OFFSET                                                                (15)
  #define RTL8380_HSM2_DATA3_ACL_RMK_ACT_MASK                                                                  (0x7 << RTL8380_HSM2_DATA3_ACL_RMK_ACT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_RMK_HIT_OFFSET                                                                (14)
  #define RTL8380_HSM2_DATA3_ACL_RMK_HIT_MASK                                                                  (0x1 << RTL8380_HSM2_DATA3_ACL_RMK_HIT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_LOG_HIT_OFFSET                                                                (13)
  #define RTL8380_HSM2_DATA3_ACL_LOG_HIT_MASK                                                                  (0x1 << RTL8380_HSM2_DATA3_ACL_LOG_HIT_OFFSET)
  #define RTL8380_HSM2_DATA3_ACL_FWD_INFO_OFFSET                                                               (0)
  #define RTL8380_HSM2_DATA3_ACL_FWD_INFO_MASK                                                                 (0x1FFF << RTL8380_HSM2_DATA3_ACL_FWD_INFO_OFFSET)

#define RTL8380_HSM2_DATA4_ADDR                                                                                (0x6CA4)
  #define RTL8380_HSM2_DATA4_ACL_OVID_HIT_OFFSET                                                               (31)
  #define RTL8380_HSM2_DATA4_ACL_OVID_HIT_MASK                                                                 (0x1 << RTL8380_HSM2_DATA4_ACL_OVID_HIT_OFFSET)
  #define RTL8380_HSM2_DATA4_ACL_IVID_HIT_OFFSET                                                               (30)
  #define RTL8380_HSM2_DATA4_ACL_IVID_HIT_MASK                                                                 (0x1 << RTL8380_HSM2_DATA4_ACL_IVID_HIT_OFFSET)
  #define RTL8380_HSM2_DATA4_ACL_FLT_HIT_OFFSET                                                                (29)
  #define RTL8380_HSM2_DATA4_ACL_FLT_HIT_MASK                                                                  (0x1 << RTL8380_HSM2_DATA4_ACL_FLT_HIT_OFFSET)
  #define RTL8380_HSM2_DATA4_ACL_FLT_DPM_OFFSET                                                                (0)
  #define RTL8380_HSM2_DATA4_ACL_FLT_DPM_MASK                                                                  (0x1FFFFFFF << RTL8380_HSM2_DATA4_ACL_FLT_DPM_OFFSET)

#define RTL8380_HSM2_DATA5_ADDR                                                                                (0x6CA8)
  #define RTL8380_HSM2_DATA5_COPY_TO_CPU_OFFSET                                                                (31)
  #define RTL8380_HSM2_DATA5_COPY_TO_CPU_MASK                                                                  (0x1 << RTL8380_HSM2_DATA5_COPY_TO_CPU_OFFSET)
  #define RTL8380_HSM2_DATA5_ALE_TRAP_OFFSET                                                                   (30)
  #define RTL8380_HSM2_DATA5_ALE_TRAP_MASK                                                                     (0x1 << RTL8380_HSM2_DATA5_ALE_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA5_ALE_DROP_OFFSET                                                                   (29)
  #define RTL8380_HSM2_DATA5_ALE_DROP_MASK                                                                     (0x1 << RTL8380_HSM2_DATA5_ALE_DROP_OFFSET)
  #define RTL8380_HSM2_DATA5_RNG_CHK_IP_OFFSET                                                                 (21)
  #define RTL8380_HSM2_DATA5_RNG_CHK_IP_MASK                                                                   (0xFF << RTL8380_HSM2_DATA5_RNG_CHK_IP_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_METER_HIT_OFFSET                                                              (20)
  #define RTL8380_HSM2_DATA5_ACL_METER_HIT_MASK                                                                (0x1 << RTL8380_HSM2_DATA5_ACL_METER_HIT_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_ITPID_IDX_OFFSET                                                              (18)
  #define RTL8380_HSM2_DATA5_ACL_ITPID_IDX_MASK                                                                (0x3 << RTL8380_HSM2_DATA5_ACL_ITPID_IDX_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_ITPID_HIT_OFFSET                                                              (17)
  #define RTL8380_HSM2_DATA5_ACL_ITPID_HIT_MASK                                                                (0x1 << RTL8380_HSM2_DATA5_ACL_ITPID_HIT_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_OTPID_IDX_OFFSET                                                              (15)
  #define RTL8380_HSM2_DATA5_ACL_OTPID_IDX_MASK                                                                (0x3 << RTL8380_HSM2_DATA5_ACL_OTPID_IDX_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_OTPID_HIT_OFFSET                                                              (14)
  #define RTL8380_HSM2_DATA5_ACL_OTPID_HIT_MASK                                                                (0x1 << RTL8380_HSM2_DATA5_ACL_OTPID_HIT_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_MIR_IDX_OFFSET                                                                (12)
  #define RTL8380_HSM2_DATA5_ACL_MIR_IDX_MASK                                                                  (0x3 << RTL8380_HSM2_DATA5_ACL_MIR_IDX_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_CPUTAG_OFFSET                                                                 (11)
  #define RTL8380_HSM2_DATA5_ACL_CPUTAG_MASK                                                                   (0x1 << RTL8380_HSM2_DATA5_ACL_CPUTAG_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_FORCE_OFFSET                                                                  (10)
  #define RTL8380_HSM2_DATA5_ACL_FORCE_MASK                                                                    (0x1 << RTL8380_HSM2_DATA5_ACL_FORCE_OFFSET)
  #define RTL8380_HSM2_DATA5_ACL_IDX_9_0_OFFSET                                                                (0)
  #define RTL8380_HSM2_DATA5_ACL_IDX_9_0_MASK                                                                  (0x3FF << RTL8380_HSM2_DATA5_ACL_IDX_9_0_OFFSET)

#define RTL8380_HSM2_DATA6_ADDR                                                                                (0x6CAC)
  #define RTL8380_HSM2_DATA6_RNG_CHK_SPM_OFFSET                                                                (16)
  #define RTL8380_HSM2_DATA6_RNG_CHK_SPM_MASK                                                                  (0xFFFF << RTL8380_HSM2_DATA6_RNG_CHK_SPM_OFFSET)
  #define RTL8380_HSM2_DATA6_RNG_CHK_COMM_OFFSET                                                               (0)
  #define RTL8380_HSM2_DATA6_RNG_CHK_COMM_MASK                                                                 (0xFFFF << RTL8380_HSM2_DATA6_RNG_CHK_COMM_OFFSET)

#define RTL8380_HSM2_DATA7_ADDR                                                                                (0x6CB0)
  #define RTL8380_HSM2_DATA7_RMA_FLOOD_OFFSET                                                                  (31)
  #define RTL8380_HSM2_DATA7_RMA_FLOOD_MASK                                                                    (0x1 << RTL8380_HSM2_DATA7_RMA_FLOOD_OFFSET)
  #define RTL8380_HSM2_DATA7_L2_DA_IDX_OFFSET                                                                  (17)
  #define RTL8380_HSM2_DATA7_L2_DA_IDX_MASK                                                                    (0x3FFF << RTL8380_HSM2_DATA7_L2_DA_IDX_OFFSET)
  #define RTL8380_HSM2_DATA7_L2_DA_HIT_OFFSET                                                                  (16)
  #define RTL8380_HSM2_DATA7_L2_DA_HIT_MASK                                                                    (0x1 << RTL8380_HSM2_DATA7_L2_DA_HIT_OFFSET)
  #define RTL8380_HSM2_DATA7_L2_DA_LKMISS_OFFSET                                                               (15)
  #define RTL8380_HSM2_DATA7_L2_DA_LKMISS_MASK                                                                 (0x1 << RTL8380_HSM2_DATA7_L2_DA_LKMISS_OFFSET)
  #define RTL8380_HSM2_DATA7_L2_SA_IDX_OFFSET                                                                  (1)
  #define RTL8380_HSM2_DATA7_L2_SA_IDX_MASK                                                                    (0x3FFF << RTL8380_HSM2_DATA7_L2_SA_IDX_OFFSET)
  #define RTL8380_HSM2_DATA7_L2_SA_HIT_OFFSET                                                                  (0)
  #define RTL8380_HSM2_DATA7_L2_SA_HIT_MASK                                                                    (0x1 << RTL8380_HSM2_DATA7_L2_SA_HIT_OFFSET)

#define RTL8380_HSM2_DATA8_ADDR                                                                                (0x6CB4)
  #define RTL8380_HSM2_DATA8_INT_PRI_OFFSET                                                                    (29)
  #define RTL8380_HSM2_DATA8_INT_PRI_MASK                                                                      (0x7 << RTL8380_HSM2_DATA8_INT_PRI_OFFSET)
  #define RTL8380_HSM2_DATA8_DPM_OFFSET                                                                        (0)
  #define RTL8380_HSM2_DATA8_DPM_MASK                                                                          (0x1FFFFFFF << RTL8380_HSM2_DATA8_DPM_OFFSET)

#define RTL8380_HSM2_DATA9_ADDR                                                                                (0x6CB8)
  #define RTL8380_HSM2_DATA9_FID_OFFSET                                                                        (20)
  #define RTL8380_HSM2_DATA9_FID_MASK                                                                          (0xFFF << RTL8380_HSM2_DATA9_FID_OFFSET)
  #define RTL8380_HSM2_DATA9_VLAN_FWD_BASE_OFFSET                                                              (19)
  #define RTL8380_HSM2_DATA9_VLAN_FWD_BASE_MASK                                                                (0x1 << RTL8380_HSM2_DATA9_VLAN_FWD_BASE_OFFSET)
  #define RTL8380_HSM2_DATA9_COPY_BYP_VLAN_IFILTER_OFFSET                                                      (18)
  #define RTL8380_HSM2_DATA9_COPY_BYP_VLAN_IFILTER_MASK                                                        (0x1 << RTL8380_HSM2_DATA9_COPY_BYP_VLAN_IFILTER_OFFSET)
  #define RTL8380_HSM2_DATA9_BYP_STP_OFFSET                                                                    (17)
  #define RTL8380_HSM2_DATA9_BYP_STP_MASK                                                                      (0x1 << RTL8380_HSM2_DATA9_BYP_STP_OFFSET)
  #define RTL8380_HSM2_DATA9_BYP_STORM_OFFSET                                                                  (16)
  #define RTL8380_HSM2_DATA9_BYP_STORM_MASK                                                                    (0x1 << RTL8380_HSM2_DATA9_BYP_STORM_OFFSET)
  #define RTL8380_HSM2_DATA9_CPU_PRI_OFFSET                                                                    (13)
  #define RTL8380_HSM2_DATA9_CPU_PRI_MASK                                                                      (0x7 << RTL8380_HSM2_DATA9_CPU_PRI_OFFSET)
  #define RTL8380_HSM2_DATA9_SRC_LOGIC_PORT_OFFSET                                                             (8)
  #define RTL8380_HSM2_DATA9_SRC_LOGIC_PORT_MASK                                                               (0x1F << RTL8380_HSM2_DATA9_SRC_LOGIC_PORT_OFFSET)
  #define RTL8380_HSM2_DATA9_EGR_VLAN_LKY_OFFSET                                                               (7)
  #define RTL8380_HSM2_DATA9_EGR_VLAN_LKY_MASK                                                                 (0x1 << RTL8380_HSM2_DATA9_EGR_VLAN_LKY_OFFSET)
  #define RTL8380_HSM2_DATA9_EAV_CLASS_B_OFFSET                                                                (6)
  #define RTL8380_HSM2_DATA9_EAV_CLASS_B_MASK                                                                  (0x1 << RTL8380_HSM2_DATA9_EAV_CLASS_B_OFFSET)
  #define RTL8380_HSM2_DATA9_EAV_CLASS_A_OFFSET                                                                (5)
  #define RTL8380_HSM2_DATA9_EAV_CLASS_A_MASK                                                                  (0x1 << RTL8380_HSM2_DATA9_EAV_CLASS_A_OFFSET)
  #define RTL8380_HSM2_DATA9_ATK_TYPE_OFFSET                                                                   (0)
  #define RTL8380_HSM2_DATA9_ATK_TYPE_MASK                                                                     (0x1F << RTL8380_HSM2_DATA9_ATK_TYPE_OFFSET)

#define RTL8380_HSM2_DATA10_ADDR                                                                               (0x6CBC)
  #define RTL8380_HSM2_DATA10_L2_DIS_SA_LRN_OFFSET                                                             (31)
  #define RTL8380_HSM2_DATA10_L2_DIS_SA_LRN_MASK                                                               (0x1 << RTL8380_HSM2_DATA10_L2_DIS_SA_LRN_OFFSET)
  #define RTL8380_HSM2_DATA10_IGR_VLAN_LKY_OFFSET                                                              (30)
  #define RTL8380_HSM2_DATA10_IGR_VLAN_LKY_MASK                                                                (0x1 << RTL8380_HSM2_DATA10_IGR_VLAN_LKY_OFFSET)
  #define RTL8380_HSM2_DATA10_INPUT_QID_OFFSET                                                                 (28)
  #define RTL8380_HSM2_DATA10_INPUT_QID_MASK                                                                   (0x3 << RTL8380_HSM2_DATA10_INPUT_QID_OFFSET)
  #define RTL8380_HSM2_DATA10_OTAG_STS_OFFSET                                                                  (26)
  #define RTL8380_HSM2_DATA10_OTAG_STS_MASK                                                                    (0x3 << RTL8380_HSM2_DATA10_OTAG_STS_OFFSET)
  #define RTL8380_HSM2_DATA10_ITAG_STS_OFFSET                                                                  (24)
  #define RTL8380_HSM2_DATA10_ITAG_STS_MASK                                                                    (0x3 << RTL8380_HSM2_DATA10_ITAG_STS_OFFSET)
  #define RTL8380_HSM2_DATA10_ALE_IVID_OFFSET                                                                  (12)
  #define RTL8380_HSM2_DATA10_ALE_IVID_MASK                                                                    (0xFFF << RTL8380_HSM2_DATA10_ALE_IVID_OFFSET)
  #define RTL8380_HSM2_DATA10_ALE_OVID_OFFSET                                                                  (0)
  #define RTL8380_HSM2_DATA10_ALE_OVID_MASK                                                                    (0xFFF << RTL8380_HSM2_DATA10_ALE_OVID_OFFSET)

#define RTL8380_HSM2_DATA11_ADDR                                                                               (0x6CC0)
  #define RTL8380_HSM2_DATA11_COPY_BYP_STP_OFFSET                                                              (31)
  #define RTL8380_HSM2_DATA11_COPY_BYP_STP_MASK                                                                (0x1 << RTL8380_HSM2_DATA11_COPY_BYP_STP_OFFSET)
  #define RTL8380_HSM2_DATA11_BYP_EGR_STP_OFFSET                                                               (2)
  #define RTL8380_HSM2_DATA11_BYP_EGR_STP_MASK                                                                 (0x1FFFFFFF << RTL8380_HSM2_DATA11_BYP_EGR_STP_OFFSET)
  #define RTL8380_HSM2_DATA11_BYP_IGR_BWCTRL_OFFSET                                                            (1)
  #define RTL8380_HSM2_DATA11_BYP_IGR_BWCTRL_MASK                                                              (0x1 << RTL8380_HSM2_DATA11_BYP_IGR_BWCTRL_OFFSET)
  #define RTL8380_HSM2_DATA11_KNMC_BYP_VLAN_EFILTER_OFFSET                                                     (0)
  #define RTL8380_HSM2_DATA11_KNMC_BYP_VLAN_EFILTER_MASK                                                       (0x1 << RTL8380_HSM2_DATA11_KNMC_BYP_VLAN_EFILTER_OFFSET)

#define RTL8380_HSM2_DATA12_ADDR                                                                               (0x6CC4)
  #define RTL8380_HSM2_DATA12_MIR_FLTR_DROP_OFFSET                                                             (31)
  #define RTL8380_HSM2_DATA12_MIR_FLTR_DROP_MASK                                                               (0x1 << RTL8380_HSM2_DATA12_MIR_FLTR_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_TRUNK_DROP_OFFSET                                                                (30)
  #define RTL8380_HSM2_DATA12_TRUNK_DROP_MASK                                                                  (0x1 << RTL8380_HSM2_DATA12_TRUNK_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_ISOLATION_DROP_OFFSET                                                            (29)
  #define RTL8380_HSM2_DATA12_ISOLATION_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA12_ISOLATION_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_SELF_FLTR_DROP_OFFSET                                                            (28)
  #define RTL8380_HSM2_DATA12_SELF_FLTR_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA12_SELF_FLTR_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_STORM_DROP_OFFSET                                                                (27)
  #define RTL8380_HSM2_DATA12_STORM_DROP_MASK                                                                  (0x1 << RTL8380_HSM2_DATA12_STORM_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_STP_EFILTER_DROP_OFFSET                                                          (26)
  #define RTL8380_HSM2_DATA12_STP_EFILTER_DROP_MASK                                                            (0x1 << RTL8380_HSM2_DATA12_STP_EFILTER_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_VLAN_EFILTER_DROP_OFFSET                                                         (25)
  #define RTL8380_HSM2_DATA12_VLAN_EFILTER_DROP_MASK                                                           (0x1 << RTL8380_HSM2_DATA12_VLAN_EFILTER_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_INVLD_MCASTDPM_DROP_OFFSET                                                    (24)
  #define RTL8380_HSM2_DATA12_L2_INVLD_MCASTDPM_DROP_MASK                                                      (0x1 << RTL8380_HSM2_DATA12_L2_INVLD_MCASTDPM_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_INVLD_DPM_DROP_OFFSET                                                         (23)
  #define RTL8380_HSM2_DATA12_L2_INVLD_DPM_DROP_MASK                                                           (0x1 << RTL8380_HSM2_DATA12_L2_INVLD_DPM_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_DA_LKMISS_DROP_OFFSET                                                         (22)
  #define RTL8380_HSM2_DATA12_L2_DA_LKMISS_DROP_MASK                                                           (0x1 << RTL8380_HSM2_DATA12_L2_DA_LKMISS_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_DA_BLK_DROP_OFFSET                                                            (21)
  #define RTL8380_HSM2_DATA12_L2_DA_BLK_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA12_L2_DA_BLK_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_VLAN_MAC_CONSTRT_DROP_OFFSET                                                  (20)
  #define RTL8380_HSM2_DATA12_L2_VLAN_MAC_CONSTRT_DROP_MASK                                                    (0x1 << RTL8380_HSM2_DATA12_L2_VLAN_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_PORT_MAC_CONSTRT_DROP_OFFSET                                                  (19)
  #define RTL8380_HSM2_DATA12_L2_PORT_MAC_CONSTRT_DROP_MASK                                                    (0x1 << RTL8380_HSM2_DATA12_L2_PORT_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_SYS_MAC_CONSTRT_DROP_OFFSET                                                   (18)
  #define RTL8380_HSM2_DATA12_L2_SYS_MAC_CONSTRT_DROP_MASK                                                     (0x1 << RTL8380_HSM2_DATA12_L2_SYS_MAC_CONSTRT_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_NEW_SA_DROP_OFFSET                                                            (17)
  #define RTL8380_HSM2_DATA12_L2_NEW_SA_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA12_L2_NEW_SA_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_PORT_MV_DROP_OFFSET                                                           (16)
  #define RTL8380_HSM2_DATA12_L2_PORT_MV_DROP_MASK                                                             (0x1 << RTL8380_HSM2_DATA12_L2_PORT_MV_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_SA_BLK_DROP_OFFSET                                                            (15)
  #define RTL8380_HSM2_DATA12_L2_SA_BLK_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA12_L2_SA_BLK_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_SELFMAC_DROP_OFFSET                                                              (14)
  #define RTL8380_HSM2_DATA12_SELFMAC_DROP_MASK                                                                (0x1 << RTL8380_HSM2_DATA12_SELFMAC_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_L2_INVLD_SA_DROP_OFFSET                                                          (13)
  #define RTL8380_HSM2_DATA12_L2_INVLD_SA_DROP_MASK                                                            (0x1 << RTL8380_HSM2_DATA12_L2_INVLD_SA_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_STP_IFILTER_DROP_OFFSET                                                          (12)
  #define RTL8380_HSM2_DATA12_STP_IFILTER_DROP_MASK                                                            (0x1 << RTL8380_HSM2_DATA12_STP_IFILTER_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_VLAN_IFILTER_DROP_OFFSET                                                         (11)
  #define RTL8380_HSM2_DATA12_VLAN_IFILTER_DROP_MASK                                                           (0x1 << RTL8380_HSM2_DATA12_VLAN_IFILTER_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_VLAN_CFI_DROP_OFFSET                                                             (10)
  #define RTL8380_HSM2_DATA12_VLAN_CFI_DROP_MASK                                                               (0x1 << RTL8380_HSM2_DATA12_VLAN_CFI_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_VLAN_AFT_DROP_OFFSET                                                             (9)
  #define RTL8380_HSM2_DATA12_VLAN_AFT_DROP_MASK                                                               (0x1 << RTL8380_HSM2_DATA12_VLAN_AFT_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_ACL_METER_DROP_OFFSET                                                            (8)
  #define RTL8380_HSM2_DATA12_ACL_METER_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA12_ACL_METER_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_ACL_REDIR_DROP_OFFSET                                                            (7)
  #define RTL8380_HSM2_DATA12_ACL_REDIR_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA12_ACL_REDIR_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_INPUT_Q_DROP_OFFSET                                                              (6)
  #define RTL8380_HSM2_DATA12_INPUT_Q_DROP_MASK                                                                (0x1 << RTL8380_HSM2_DATA12_INPUT_Q_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_ROUT_DROP_OFFSET                                                                 (5)
  #define RTL8380_HSM2_DATA12_ROUT_DROP_MASK                                                                   (0x1 << RTL8380_HSM2_DATA12_ROUT_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_ACL_DROP_OFFSET                                                                  (4)
  #define RTL8380_HSM2_DATA12_ACL_DROP_MASK                                                                    (0x1 << RTL8380_HSM2_DATA12_ACL_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_ACL_LKMISS_DROP_OFFSET                                                           (3)
  #define RTL8380_HSM2_DATA12_ACL_LKMISS_DROP_MASK                                                             (0x1 << RTL8380_HSM2_DATA12_ACL_LKMISS_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_ATK_DROP_OFFSET                                                                  (2)
  #define RTL8380_HSM2_DATA12_ATK_DROP_MASK                                                                    (0x1 << RTL8380_HSM2_DATA12_ATK_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_RMA_DROP_OFFSET                                                                  (1)
  #define RTL8380_HSM2_DATA12_RMA_DROP_MASK                                                                    (0x1 << RTL8380_HSM2_DATA12_RMA_DROP_OFFSET)
  #define RTL8380_HSM2_DATA12_RSPAN_DROP_OFFSET                                                                (0)
  #define RTL8380_HSM2_DATA12_RSPAN_DROP_MASK                                                                  (0x1 << RTL8380_HSM2_DATA12_RSPAN_DROP_OFFSET)

#define RTL8380_HSM2_DATA13_ADDR                                                                               (0x6CC8)
  #define RTL8380_HSM2_DATA13_REASON_COPY_OFFSET                                                               (24)
  #define RTL8380_HSM2_DATA13_REASON_COPY_MASK                                                                 (0xFF << RTL8380_HSM2_DATA13_REASON_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_ACL_COPY_OFFSET                                                                  (23)
  #define RTL8380_HSM2_DATA13_ACL_COPY_MASK                                                                    (0x1 << RTL8380_HSM2_DATA13_ACL_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_L2_DA_LKMISS_COPY_OFFSET                                                         (22)
  #define RTL8380_HSM2_DATA13_L2_DA_LKMISS_COPY_MASK                                                           (0x1 << RTL8380_HSM2_DATA13_L2_DA_LKMISS_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_L2_PORT_MV_COPY_OFFSET                                                           (21)
  #define RTL8380_HSM2_DATA13_L2_PORT_MV_COPY_MASK                                                             (0x1 << RTL8380_HSM2_DATA13_L2_PORT_MV_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_L2_NEW_SA_COPY_OFFSET                                                            (20)
  #define RTL8380_HSM2_DATA13_L2_NEW_SA_COPY_MASK                                                              (0x1 << RTL8380_HSM2_DATA13_L2_NEW_SA_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_L2_VLAN_MAC_CONSTRT_COPY_OFFSET                                                  (19)
  #define RTL8380_HSM2_DATA13_L2_VLAN_MAC_CONSTRT_COPY_MASK                                                    (0x1 << RTL8380_HSM2_DATA13_L2_VLAN_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_L2_PORT_MAC_CONSTRT_COPY_OFFSET                                                  (18)
  #define RTL8380_HSM2_DATA13_L2_PORT_MAC_CONSTRT_COPY_MASK                                                    (0x1 << RTL8380_HSM2_DATA13_L2_PORT_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_L2_SYS_MAC_CONSTRT_COPY_OFFSET                                                   (17)
  #define RTL8380_HSM2_DATA13_L2_SYS_MAC_CONSTRT_COPY_MASK                                                     (0x1 << RTL8380_HSM2_DATA13_L2_SYS_MAC_CONSTRT_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_SPECIAL_COPY_OFFSET                                                              (16)
  #define RTL8380_HSM2_DATA13_SPECIAL_COPY_MASK                                                                (0x1 << RTL8380_HSM2_DATA13_SPECIAL_COPY_OFFSET)
  #define RTL8380_HSM2_DATA13_REASON_DROP_OFFSET                                                               (4)
  #define RTL8380_HSM2_DATA13_REASON_DROP_MASK                                                                 (0xFFF << RTL8380_HSM2_DATA13_REASON_DROP_OFFSET)
  #define RTL8380_HSM2_DATA13_MAX_LEN_DROP_OFFSET                                                              (3)
  #define RTL8380_HSM2_DATA13_MAX_LEN_DROP_MASK                                                                (0x1 << RTL8380_HSM2_DATA13_MAX_LEN_DROP_OFFSET)
  #define RTL8380_HSM2_DATA13_FLOWCTRL_DROP_OFFSET                                                             (2)
  #define RTL8380_HSM2_DATA13_FLOWCTRL_DROP_MASK                                                               (0x1 << RTL8380_HSM2_DATA13_FLOWCTRL_DROP_OFFSET)
  #define RTL8380_HSM2_DATA13_LINK_DOWN_DROP_OFFSET                                                            (1)
  #define RTL8380_HSM2_DATA13_LINK_DOWN_DROP_MASK                                                              (0x1 << RTL8380_HSM2_DATA13_LINK_DOWN_DROP_OFFSET)
  #define RTL8380_HSM2_DATA13_ACL_FLTR_DROP_OFFSET                                                             (0)
  #define RTL8380_HSM2_DATA13_ACL_FLTR_DROP_MASK                                                               (0x1 << RTL8380_HSM2_DATA13_ACL_FLTR_DROP_OFFSET)

#define RTL8380_HSM2_DATA14_ADDR                                                                               (0x6CCC)
  #define RTL8380_HSM2_DATA14_REASON_TRAP_OFFSET                                                               (15)
  #define RTL8380_HSM2_DATA14_REASON_TRAP_MASK                                                                 (0x1FFFF << RTL8380_HSM2_DATA14_REASON_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_L2_DA_LKMISS_TRAP_OFFSET                                                         (14)
  #define RTL8380_HSM2_DATA14_L2_DA_LKMISS_TRAP_MASK                                                           (0x1 << RTL8380_HSM2_DATA14_L2_DA_LKMISS_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_OFFSET                                                  (13)
  #define RTL8380_HSM2_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_MASK                                                    (0x1 << RTL8380_HSM2_DATA14_L2_VLAN_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_L2_PORT_MAC_CONSTRT_TRAP_OFFSET                                                  (12)
  #define RTL8380_HSM2_DATA14_L2_PORT_MAC_CONSTRT_TRAP_MASK                                                    (0x1 << RTL8380_HSM2_DATA14_L2_PORT_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_L2_SYS_MAC_CONSTRT_TRAP_OFFSET                                                   (11)
  #define RTL8380_HSM2_DATA14_L2_SYS_MAC_CONSTRT_TRAP_MASK                                                     (0x1 << RTL8380_HSM2_DATA14_L2_SYS_MAC_CONSTRT_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_L2_NEW_SA_TRAP_OFFSET                                                            (10)
  #define RTL8380_HSM2_DATA14_L2_NEW_SA_TRAP_MASK                                                              (0x1 << RTL8380_HSM2_DATA14_L2_NEW_SA_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_L2_PORT_MV_TRAP_OFFSET                                                           (9)
  #define RTL8380_HSM2_DATA14_L2_PORT_MV_TRAP_MASK                                                             (0x1 << RTL8380_HSM2_DATA14_L2_PORT_MV_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_SELFMAC_TRAP_OFFSET                                                              (8)
  #define RTL8380_HSM2_DATA14_SELFMAC_TRAP_MASK                                                                (0x1 << RTL8380_HSM2_DATA14_SELFMAC_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_VLAN_IFILTER_TRAP_OFFSET                                                         (7)
  #define RTL8380_HSM2_DATA14_VLAN_IFILTER_TRAP_MASK                                                           (0x1 << RTL8380_HSM2_DATA14_VLAN_IFILTER_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_VLAN_CFI_TRAP_OFFSET                                                             (6)
  #define RTL8380_HSM2_DATA14_VLAN_CFI_TRAP_MASK                                                               (0x1 << RTL8380_HSM2_DATA14_VLAN_CFI_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_ROUT_TRAP_OFFSET                                                                 (5)
  #define RTL8380_HSM2_DATA14_ROUT_TRAP_MASK                                                                   (0x1 << RTL8380_HSM2_DATA14_ROUT_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_ACL_TRAP_OFFSET                                                                  (4)
  #define RTL8380_HSM2_DATA14_ACL_TRAP_MASK                                                                    (0x1 << RTL8380_HSM2_DATA14_ACL_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_SPECIAL_TRAP_OFFSET                                                              (3)
  #define RTL8380_HSM2_DATA14_SPECIAL_TRAP_MASK                                                                (0x1 << RTL8380_HSM2_DATA14_SPECIAL_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_RLDP_RLPP_TRAP_OFFSET                                                            (2)
  #define RTL8380_HSM2_DATA14_RLDP_RLPP_TRAP_MASK                                                              (0x1 << RTL8380_HSM2_DATA14_RLDP_RLPP_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_ATK_TRAP_OFFSET                                                                  (1)
  #define RTL8380_HSM2_DATA14_ATK_TRAP_MASK                                                                    (0x1 << RTL8380_HSM2_DATA14_ATK_TRAP_OFFSET)
  #define RTL8380_HSM2_DATA14_RMA_TRAP_OFFSET                                                                  (0)
  #define RTL8380_HSM2_DATA14_RMA_TRAP_MASK                                                                    (0x1 << RTL8380_HSM2_DATA14_RMA_TRAP_OFFSET)

#define RTL8380_HSM2_DATA15_ADDR                                                                               (0x6CD0)
  #define RTL8380_HSM2_DATA15_ACL_IDX11_OFFSET                                                                 (24)
  #define RTL8380_HSM2_DATA15_ACL_IDX11_MASK                                                                   (0xFF << RTL8380_HSM2_DATA15_ACL_IDX11_OFFSET)
  #define RTL8380_HSM2_DATA15_ACL_IDX10_OFFSET                                                                 (16)
  #define RTL8380_HSM2_DATA15_ACL_IDX10_MASK                                                                   (0xFF << RTL8380_HSM2_DATA15_ACL_IDX10_OFFSET)
  #define RTL8380_HSM2_DATA15_ACL_IDX9_OFFSET                                                                  (8)
  #define RTL8380_HSM2_DATA15_ACL_IDX9_MASK                                                                    (0xFF << RTL8380_HSM2_DATA15_ACL_IDX9_OFFSET)
  #define RTL8380_HSM2_DATA15_ACL_IDX8_OFFSET                                                                  (0)
  #define RTL8380_HSM2_DATA15_ACL_IDX8_MASK                                                                    (0xFF << RTL8380_HSM2_DATA15_ACL_IDX8_OFFSET)

#define RTL8380_HSM2_DATA16_ADDR                                                                               (0x6CD4)
  #define RTL8380_HSM2_DATA16_HSM2_RSV_OFFSET                                                                  (1)
  #define RTL8380_HSM2_DATA16_HSM2_RSV_MASK                                                                    (0x7FFFFFFF << RTL8380_HSM2_DATA16_HSM2_RSV_OFFSET)
  #define RTL8380_HSM2_DATA16_ACL_IDX_10_OFFSET                                                                (0)
  #define RTL8380_HSM2_DATA16_ACL_IDX_10_MASK                                                                  (0x1 << RTL8380_HSM2_DATA16_ACL_IDX_10_OFFSET)

/*
 * Feature: Modifier HSA 
 */
#define RTL8380_HSA_DATA0_ADDR                                                                                 (0x6CD8)
  #define RTL8380_HSA_DATA0_ORG_ITPID_IDX_OFFSET                                                               (28)
  #define RTL8380_HSA_DATA0_ORG_ITPID_IDX_MASK                                                                 (0x3 << RTL8380_HSA_DATA0_ORG_ITPID_IDX_OFFSET)
  #define RTL8380_HSA_DATA0_ORG_OTPID_IDX_OFFSET                                                               (26)
  #define RTL8380_HSA_DATA0_ORG_OTPID_IDX_MASK                                                                 (0x3 << RTL8380_HSA_DATA0_ORG_OTPID_IDX_OFFSET)
  #define RTL8380_HSA_DATA0_HSA_ORG_OCFI_OFFSET                                                                (25)
  #define RTL8380_HSA_DATA0_HSA_ORG_OCFI_MASK                                                                  (0x1 << RTL8380_HSA_DATA0_HSA_ORG_OCFI_OFFSET)
  #define RTL8380_HSA_DATA0_ORG_OPRI_OFFSET                                                                    (22)
  #define RTL8380_HSA_DATA0_ORG_OPRI_MASK                                                                      (0x7 << RTL8380_HSA_DATA0_ORG_OPRI_OFFSET)
  #define RTL8380_HSA_DATA0_ORG_OVID_OFFSET                                                                    (10)
  #define RTL8380_HSA_DATA0_ORG_OVID_MASK                                                                      (0xFFF << RTL8380_HSA_DATA0_ORG_OVID_OFFSET)
  #define RTL8380_HSA_DATA0_ORG_ITAG_IF_OFFSET                                                                 (9)
  #define RTL8380_HSA_DATA0_ORG_ITAG_IF_MASK                                                                   (0x1 << RTL8380_HSA_DATA0_ORG_ITAG_IF_OFFSET)
  #define RTL8380_HSA_DATA0_ORG_OTAG_IF_OFFSET                                                                 (8)
  #define RTL8380_HSA_DATA0_ORG_OTAG_IF_MASK                                                                   (0x1 << RTL8380_HSA_DATA0_ORG_OTAG_IF_OFFSET)
  #define RTL8380_HSA_DATA0_ALE_ITAG_STS_OFFSET                                                                (6)
  #define RTL8380_HSA_DATA0_ALE_ITAG_STS_MASK                                                                  (0x3 << RTL8380_HSA_DATA0_ALE_ITAG_STS_OFFSET)
  #define RTL8380_HSA_DATA0_ALE_OTAG_STS_OFFSET                                                                (4)
  #define RTL8380_HSA_DATA0_ALE_OTAG_STS_MASK                                                                  (0x3 << RTL8380_HSA_DATA0_ALE_OTAG_STS_OFFSET)
  #define RTL8380_HSA_DATA0_ALE_ITAG_HIT_OFFSET                                                                (3)
  #define RTL8380_HSA_DATA0_ALE_ITAG_HIT_MASK                                                                  (0x1 << RTL8380_HSA_DATA0_ALE_ITAG_HIT_OFFSET)
  #define RTL8380_HSA_DATA0_ALE_OTAG_HIT_OFFSET                                                                (2)
  #define RTL8380_HSA_DATA0_ALE_OTAG_HIT_MASK                                                                  (0x1 << RTL8380_HSA_DATA0_ALE_OTAG_HIT_OFFSET)
  #define RTL8380_HSA_DATA0_ASTAGSTS_OFFSET                                                                    (1)
  #define RTL8380_HSA_DATA0_ASTAGSTS_MASK                                                                      (0x1 << RTL8380_HSA_DATA0_ASTAGSTS_OFFSET)
  #define RTL8380_HSA_DATA0_CPU_TAG_IF_OFFSET                                                                  (0)
  #define RTL8380_HSA_DATA0_CPU_TAG_IF_MASK                                                                    (0x1 << RTL8380_HSA_DATA0_CPU_TAG_IF_OFFSET)

#define RTL8380_HSA_DATA1_ADDR                                                                                 (0x6CDC)
  #define RTL8380_HSA_DATA1_ALE_INT_PRI_OFFSET                                                                 (29)
  #define RTL8380_HSA_DATA1_ALE_INT_PRI_MASK                                                                   (0x7 << RTL8380_HSA_DATA1_ALE_INT_PRI_OFFSET)
  #define RTL8380_HSA_DATA1_FWD_VID_OFFSET                                                                     (17)
  #define RTL8380_HSA_DATA1_FWD_VID_MASK                                                                       (0xFFF << RTL8380_HSA_DATA1_FWD_VID_OFFSET)
  #define RTL8380_HSA_DATA1_FWD_BASE_OFFSET                                                                    (16)
  #define RTL8380_HSA_DATA1_FWD_BASE_MASK                                                                      (0x1 << RTL8380_HSA_DATA1_FWD_BASE_OFFSET)
  #define RTL8380_HSA_DATA1_ORG_ICFI_OFFSET                                                                    (15)
  #define RTL8380_HSA_DATA1_ORG_ICFI_MASK                                                                      (0x1 << RTL8380_HSA_DATA1_ORG_ICFI_OFFSET)
  #define RTL8380_HSA_DATA1_ORG_IPRI_OFFSET                                                                    (12)
  #define RTL8380_HSA_DATA1_ORG_IPRI_MASK                                                                      (0x7 << RTL8380_HSA_DATA1_ORG_IPRI_OFFSET)
  #define RTL8380_HSA_DATA1_ORG_IVID_OFFSET                                                                    (0)
  #define RTL8380_HSA_DATA1_ORG_IVID_MASK                                                                      (0xFFF << RTL8380_HSA_DATA1_ORG_IVID_OFFSET)

#define RTL8380_HSA_DATA2_ADDR                                                                                 (0x6CE0)
  #define RTL8380_HSA_DATA2_ALE_IVID_HIT_OFFSET                                                                (31)
  #define RTL8380_HSA_DATA2_ALE_IVID_HIT_MASK                                                                  (0x1 << RTL8380_HSA_DATA2_ALE_IVID_HIT_OFFSET)
  #define RTL8380_HSA_DATA2_ALE_OVID_HIT_OFFSET                                                                (30)
  #define RTL8380_HSA_DATA2_ALE_OVID_HIT_MASK                                                                  (0x1 << RTL8380_HSA_DATA2_ALE_OVID_HIT_OFFSET)
  #define RTL8380_HSA_DATA2_ACL_ITPID_IDX_OFFSET                                                               (28)
  #define RTL8380_HSA_DATA2_ACL_ITPID_IDX_MASK                                                                 (0x3 << RTL8380_HSA_DATA2_ACL_ITPID_IDX_OFFSET)
  #define RTL8380_HSA_DATA2_ACL_ITPID_HIT_OFFSET                                                               (27)
  #define RTL8380_HSA_DATA2_ACL_ITPID_HIT_MASK                                                                 (0x1 << RTL8380_HSA_DATA2_ACL_ITPID_HIT_OFFSET)
  #define RTL8380_HSA_DATA2_ACL_OTPID_IDX_OFFSET                                                               (25)
  #define RTL8380_HSA_DATA2_ACL_OTPID_IDX_MASK                                                                 (0x3 << RTL8380_HSA_DATA2_ACL_OTPID_IDX_OFFSET)
  #define RTL8380_HSA_DATA2_ACL_OTPID_HIT_OFFSET                                                               (24)
  #define RTL8380_HSA_DATA2_ACL_OTPID_HIT_MASK                                                                 (0x1 << RTL8380_HSA_DATA2_ACL_OTPID_HIT_OFFSET)
  #define RTL8380_HSA_DATA2_ALE_IVID_OFFSET                                                                    (12)
  #define RTL8380_HSA_DATA2_ALE_IVID_MASK                                                                      (0xFFF << RTL8380_HSA_DATA2_ALE_IVID_OFFSET)
  #define RTL8380_HSA_DATA2_ALE_OVID_OFFSET                                                                    (0)
  #define RTL8380_HSA_DATA2_ALE_OVID_MASK                                                                      (0xFFF << RTL8380_HSA_DATA2_ALE_OVID_OFFSET)

#define RTL8380_HSA_DATA3_ADDR                                                                                 (0x6CE4)
  #define RTL8380_HSA_DATA3_ACL_IDX_10_OFFSET                                                                  (31)
  #define RTL8380_HSA_DATA3_ACL_IDX_10_MASK                                                                    (0x1 << RTL8380_HSA_DATA3_ACL_IDX_10_OFFSET)
  #define RTL8380_HSA_DATA3_IPV6_OFFSET                                                                        (30)
  #define RTL8380_HSA_DATA3_IPV6_MASK                                                                          (0x1 << RTL8380_HSA_DATA3_IPV6_OFFSET)
  #define RTL8380_HSA_DATA3_IPV4_OFFSET                                                                        (29)
  #define RTL8380_HSA_DATA3_IPV4_MASK                                                                          (0x1 << RTL8380_HSA_DATA3_IPV4_OFFSET)
  #define RTL8380_HSA_DATA3_PPPOE_OFFSET                                                                       (28)
  #define RTL8380_HSA_DATA3_PPPOE_MASK                                                                         (0x1 << RTL8380_HSA_DATA3_PPPOE_OFFSET)
  #define RTL8380_HSA_DATA3_RFC1042_OFFSET                                                                     (27)
  #define RTL8380_HSA_DATA3_RFC1042_MASK                                                                       (0x1 << RTL8380_HSA_DATA3_RFC1042_OFFSET)
  #define RTL8380_HSA_DATA3_ETAG_OFFSET                                                                        (26)
  #define RTL8380_HSA_DATA3_ETAG_MASK                                                                          (0x1 << RTL8380_HSA_DATA3_ETAG_OFFSET)
  #define RTL8380_HSA_DATA3_ACL_HIT_OFFSET                                                                     (25)
  #define RTL8380_HSA_DATA3_ACL_HIT_MASK                                                                       (0x1 << RTL8380_HSA_DATA3_ACL_HIT_OFFSET)
  #define RTL8380_HSA_DATA3_ACL_IDX_9_0_OFFSET                                                                 (15)
  #define RTL8380_HSA_DATA3_ACL_IDX_9_0_MASK                                                                   (0x3FF << RTL8380_HSA_DATA3_ACL_IDX_9_0_OFFSET)
  #define RTL8380_HSA_DATA3_MAC_CST_OFFSET                                                                     (14)
  #define RTL8380_HSA_DATA3_MAC_CST_MASK                                                                       (0x1 << RTL8380_HSA_DATA3_MAC_CST_OFFSET)
  #define RTL8380_HSA_DATA3_ATK_HIT_OFFSET                                                                     (13)
  #define RTL8380_HSA_DATA3_ATK_HIT_MASK                                                                       (0x1 << RTL8380_HSA_DATA3_ATK_HIT_OFFSET)
  #define RTL8380_HSA_DATA3_ATK_TYPE_OFFSET                                                                    (8)
  #define RTL8380_HSA_DATA3_ATK_TYPE_MASK                                                                      (0x1F << RTL8380_HSA_DATA3_ATK_TYPE_OFFSET)
  #define RTL8380_HSA_DATA3_NEW_SA_OFFSET                                                                      (7)
  #define RTL8380_HSA_DATA3_NEW_SA_MASK                                                                        (0x1 << RTL8380_HSA_DATA3_NEW_SA_OFFSET)
  #define RTL8380_HSA_DATA3_STC_L2_PMV_OFFSET                                                                  (6)
  #define RTL8380_HSA_DATA3_STC_L2_PMV_MASK                                                                    (0x1 << RTL8380_HSA_DATA3_STC_L2_PMV_OFFSET)
  #define RTL8380_HSA_DATA3_REASON_OFFSET                                                                      (0)
  #define RTL8380_HSA_DATA3_REASON_MASK                                                                        (0x3F << RTL8380_HSA_DATA3_REASON_OFFSET)

#define RTL8380_HSA_DATA4_ADDR                                                                                 (0x6CE8)
  #define RTL8380_HSA_DATA4_CPU_AS_PRI_OFFSET                                                                  (31)
  #define RTL8380_HSA_DATA4_CPU_AS_PRI_MASK                                                                    (0x1 << RTL8380_HSA_DATA4_CPU_AS_PRI_OFFSET)
  #define RTL8380_HSA_DATA4_ACL_AS_PRI_OFFSET                                                                  (30)
  #define RTL8380_HSA_DATA4_ACL_AS_PRI_MASK                                                                    (0x1 << RTL8380_HSA_DATA4_ACL_AS_PRI_OFFSET)
  #define RTL8380_HSA_DATA4_DA_LK_HIT_OFFSET                                                                   (29)
  #define RTL8380_HSA_DATA4_DA_LK_HIT_MASK                                                                     (0x1 << RTL8380_HSA_DATA4_DA_LK_HIT_OFFSET)
  #define RTL8380_HSA_DATA4_IS_EAV_B_OFFSET                                                                    (28)
  #define RTL8380_HSA_DATA4_IS_EAV_B_MASK                                                                      (0x1 << RTL8380_HSA_DATA4_IS_EAV_B_OFFSET)
  #define RTL8380_HSA_DATA4_IS_EAV_A_OFFSET                                                                    (27)
  #define RTL8380_HSA_DATA4_IS_EAV_A_MASK                                                                      (0x1 << RTL8380_HSA_DATA4_IS_EAV_A_OFFSET)
  #define RTL8380_HSA_DATA4_DPC_OFFSET                                                                         (22)
  #define RTL8380_HSA_DATA4_DPC_MASK                                                                           (0x1F << RTL8380_HSA_DATA4_DPC_OFFSET)
  #define RTL8380_HSA_DATA4_SP_OFFSET                                                                          (17)
  #define RTL8380_HSA_DATA4_SP_MASK                                                                            (0x1F << RTL8380_HSA_DATA4_SP_OFFSET)
  #define RTL8380_HSA_DATA4_L3_ROUTING_OFFSET                                                                  (16)
  #define RTL8380_HSA_DATA4_L3_ROUTING_MASK                                                                    (0x1 << RTL8380_HSA_DATA4_L3_ROUTING_OFFSET)
  #define RTL8380_HSA_DATA4_L3_ROUTING_IDX_OFFSET                                                              (7)
  #define RTL8380_HSA_DATA4_L3_ROUTING_IDX_MASK                                                                (0x1FF << RTL8380_HSA_DATA4_L3_ROUTING_IDX_OFFSET)
  #define RTL8380_HSA_DATA4_ACL_RMK_OFFSET                                                                     (0)
  #define RTL8380_HSA_DATA4_ACL_RMK_MASK                                                                       (0x7F << RTL8380_HSA_DATA4_ACL_RMK_OFFSET)

#define RTL8380_HSA_DATA5_ADDR                                                                                 (0x6CEC)
  #define RTL8380_HSA_DATA5_RSPAN_RM_OFFSET                                                                    (24)
  #define RTL8380_HSA_DATA5_RSPAN_RM_MASK                                                                      (0x1 << RTL8380_HSA_DATA5_RSPAN_RM_OFFSET)
  #define RTL8380_HSA_DATA5_MIR_NOR_FWD_OFFSET                                                                 (20)
  #define RTL8380_HSA_DATA5_MIR_NOR_FWD_MASK                                                                   (0xF << RTL8380_HSA_DATA5_MIR_NOR_FWD_OFFSET)
  #define RTL8380_HSA_DATA5_MIR4_INFO_OFFSET                                                                   (15)
  #define RTL8380_HSA_DATA5_MIR4_INFO_MASK                                                                     (0x1F << RTL8380_HSA_DATA5_MIR4_INFO_OFFSET)
  #define RTL8380_HSA_DATA5_MIR3_INFO_OFFSET                                                                   (10)
  #define RTL8380_HSA_DATA5_MIR3_INFO_MASK                                                                     (0x1F << RTL8380_HSA_DATA5_MIR3_INFO_OFFSET)
  #define RTL8380_HSA_DATA5_MIR2_INFO_OFFSET                                                                   (5)
  #define RTL8380_HSA_DATA5_MIR2_INFO_MASK                                                                     (0x1F << RTL8380_HSA_DATA5_MIR2_INFO_OFFSET)
  #define RTL8380_HSA_DATA5_MIR1_INFO_OFFSET                                                                   (0)
  #define RTL8380_HSA_DATA5_MIR1_INFO_MASK                                                                     (0x1F << RTL8380_HSA_DATA5_MIR1_INFO_OFFSET)

#define RTL8380_HSA_DATA6_ADDR                                                                                 (0x6CF0)
  #define RTL8380_HSA_DATA6_INBW_PKTLEN_OFFSET                                                                 (14)
  #define RTL8380_HSA_DATA6_INBW_PKTLEN_MASK                                                                   (0x3FFF << RTL8380_HSA_DATA6_INBW_PKTLEN_OFFSET)
  #define RTL8380_HSA_DATA6_PKTLEN_OFFSET                                                                      (0)
  #define RTL8380_HSA_DATA6_PKTLEN_MASK                                                                        (0x3FFF << RTL8380_HSA_DATA6_PKTLEN_OFFSET)

#define RTL8380_HSA_DATA7_ADDR                                                                                 (0x6CF4)
  #define RTL8380_HSA_DATA7_CTAG_HIT_OFFSET                                                                    (31)
  #define RTL8380_HSA_DATA7_CTAG_HIT_MASK                                                                      (0x1 << RTL8380_HSA_DATA7_CTAG_HIT_OFFSET)
  #define RTL8380_HSA_DATA7_RXQID_OFFSET                                                                       (29)
  #define RTL8380_HSA_DATA7_RXQID_MASK                                                                         (0x3 << RTL8380_HSA_DATA7_RXQID_OFFSET)
  #define RTL8380_HSA_DATA7_TXQID_CPU_OFFSET                                                                   (26)
  #define RTL8380_HSA_DATA7_TXQID_CPU_MASK                                                                     (0x7 << RTL8380_HSA_DATA7_TXQID_CPU_OFFSET)
  #define RTL8380_HSA_DATA7_TXQID_NRM_OFFSET                                                                   (23)
  #define RTL8380_HSA_DATA7_TXQID_NRM_MASK                                                                     (0x7 << RTL8380_HSA_DATA7_TXQID_NRM_OFFSET)
  #define RTL8380_HSA_DATA7_DP_BF_RXQ_OFFSET                                                                   (22)
  #define RTL8380_HSA_DATA7_DP_BF_RXQ_MASK                                                                     (0x1 << RTL8380_HSA_DATA7_DP_BF_RXQ_OFFSET)
  #define RTL8380_HSA_DATA7_LST_DSC_OFFSET                                                                     (11)
  #define RTL8380_HSA_DATA7_LST_DSC_MASK                                                                       (0x7FF << RTL8380_HSA_DATA7_LST_DSC_OFFSET)
  #define RTL8380_HSA_DATA7_FST_DSC_OFFSET                                                                     (0)
  #define RTL8380_HSA_DATA7_FST_DSC_MASK                                                                       (0x7FF << RTL8380_HSA_DATA7_FST_DSC_OFFSET)

#define RTL8380_HSA_DATA8_ADDR                                                                                 (0x6CF8)
  #define RTL8380_HSA_DATA8_DPM_OFFSET                                                                         (0)
  #define RTL8380_HSA_DATA8_DPM_MASK                                                                           (0x1FFFFFFF << RTL8380_HSA_DATA8_DPM_OFFSET)

/*
 * Feature: Debugging (ALE, Loopback, Drop Mechanism, FC and QM) 
 */
/*
 * Feature: Smart Packet Generator 
 */
#define RTL8380_SPG_GLB_CTRL_ADDR                                                                              (0xCE60)
  #define RTL8380_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET                                                               (2)
  #define RTL8380_SPG_GLB_CTRL_GRP_TX_CMD_MASK                                                                 (0x3 << RTL8380_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET)
  #define RTL8380_SPG_GLB_CTRL_SPG_MODE_OFFSET                                                                 (0)
  #define RTL8380_SPG_GLB_CTRL_SPG_MODE_MASK                                                                   (0x3 << RTL8380_SPG_GLB_CTRL_SPG_MODE_OFFSET)

#define RTL8380_SPG_PORT_TX_GRP_CTRL_ADDR                                                                      (0xCE64)
  #define RTL8380_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET                                                      (0)
  #define RTL8380_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_MASK                                                        (0xFFFFFFF << RTL8380_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET)

#define RTL8380_SPG_PORT_STS_ADDR                                                                              (0xCE68)
  #define RTL8380_SPG_PORT_STS_TX_DONE_PORT_OFFSET                                                             (0)
  #define RTL8380_SPG_PORT_STS_TX_DONE_PORT_MASK                                                               (0xFFFFFFF << RTL8380_SPG_PORT_STS_TX_DONE_PORT_OFFSET)

#define RTL8380_SPG_PKT_CTRL_0_ADDR                                                                            (0xCE6C)
  #define RTL8380_SPG_PKT_CTRL_0_OTAG_EN_OFFSET                                                                (12)
  #define RTL8380_SPG_PKT_CTRL_0_OTAG_EN_MASK                                                                  (0x1 << RTL8380_SPG_PKT_CTRL_0_OTAG_EN_OFFSET)
  #define RTL8380_SPG_PKT_CTRL_0_ITAG_EN_OFFSET                                                                (11)
  #define RTL8380_SPG_PKT_CTRL_0_ITAG_EN_MASK                                                                  (0x1 << RTL8380_SPG_PKT_CTRL_0_ITAG_EN_OFFSET)
  #define RTL8380_SPG_PKT_CTRL_0_PAYLOAD_TYP_OFFSET                                                            (9)
  #define RTL8380_SPG_PKT_CTRL_0_PAYLOAD_TYP_MASK                                                              (0x3 << RTL8380_SPG_PKT_CTRL_0_PAYLOAD_TYP_OFFSET)
  #define RTL8380_SPG_PKT_CTRL_0_PAYLOAD_OFFSET                                                                (1)
  #define RTL8380_SPG_PKT_CTRL_0_PAYLOAD_MASK                                                                  (0xFF << RTL8380_SPG_PKT_CTRL_0_PAYLOAD_OFFSET)
  #define RTL8380_SPG_PKT_CTRL_0_FORCE_BAD_CRC_OFFSET                                                          (0)
  #define RTL8380_SPG_PKT_CTRL_0_FORCE_BAD_CRC_MASK                                                            (0x1 << RTL8380_SPG_PKT_CTRL_0_FORCE_BAD_CRC_OFFSET)

#define RTL8380_SPG_PKT_CTRL_1_ADDR                                                                            (0xCE70)
  #define RTL8380_SPG_PKT_CTRL_1_PKT_CNT_OFFSET                                                                (0)
  #define RTL8380_SPG_PKT_CTRL_1_PKT_CNT_MASK                                                                  (0xFFFFFFFF << RTL8380_SPG_PKT_CTRL_1_PKT_CNT_OFFSET)

#define RTL8380_SPG_PKT_CTRL_2_ADDR                                                                            (0xCE74)
  #define RTL8380_SPG_PKT_CTRL_2_DA_47_16_OFFSET                                                               (0)
  #define RTL8380_SPG_PKT_CTRL_2_DA_47_16_MASK                                                                 (0xFFFFFFFF << RTL8380_SPG_PKT_CTRL_2_DA_47_16_OFFSET)

#define RTL8380_SPG_PKT_CTRL_3_ADDR                                                                            (0xCE78)
  #define RTL8380_SPG_PKT_CTRL_3_DA_15_0_OFFSET                                                                (16)
  #define RTL8380_SPG_PKT_CTRL_3_DA_15_0_MASK                                                                  (0xFFFF << RTL8380_SPG_PKT_CTRL_3_DA_15_0_OFFSET)
  #define RTL8380_SPG_PKT_CTRL_3_SA_47_32_OFFSET                                                               (0)
  #define RTL8380_SPG_PKT_CTRL_3_SA_47_32_MASK                                                                 (0xFFFF << RTL8380_SPG_PKT_CTRL_3_SA_47_32_OFFSET)

#define RTL8380_SPG_PKT_CTRL_4_ADDR                                                                            (0xCE7C)
  #define RTL8380_SPG_PKT_CTRL_4_SA_31_0_OFFSET                                                                (0)
  #define RTL8380_SPG_PKT_CTRL_4_SA_31_0_MASK                                                                  (0xFFFFFFFF << RTL8380_SPG_PKT_CTRL_4_SA_31_0_OFFSET)

#define RTL8380_SPG_PKT_CTRL_5_ADDR                                                                            (0xCE80)
  #define RTL8380_SPG_PKT_CTRL_5_OTAG_INFO_OFFSET                                                              (0)
  #define RTL8380_SPG_PKT_CTRL_5_OTAG_INFO_MASK                                                                (0xFFFFFFFF << RTL8380_SPG_PKT_CTRL_5_OTAG_INFO_OFFSET)

#define RTL8380_SPG_PKT_CTRL_6_ADDR                                                                            (0xCE84)
  #define RTL8380_SPG_PKT_CTRL_6_ITAG_INFO_OFFSET                                                              (0)
  #define RTL8380_SPG_PKT_CTRL_6_ITAG_INFO_MASK                                                                (0xFFFFFFFF << RTL8380_SPG_PKT_CTRL_6_ITAG_INFO_OFFSET)

#define RTL8380_SPG_PKT_CTRL_7_ADDR                                                                            (0xCE88)
  #define RTL8380_SPG_PKT_CTRL_7_LEN_TYPE_OFFSET                                                               (28)
  #define RTL8380_SPG_PKT_CTRL_7_LEN_TYPE_MASK                                                                 (0x1 << RTL8380_SPG_PKT_CTRL_7_LEN_TYPE_OFFSET)
  #define RTL8380_SPG_PKT_CTRL_7_LEN_RNG_MIN_OFFSET                                                            (14)
  #define RTL8380_SPG_PKT_CTRL_7_LEN_RNG_MIN_MASK                                                              (0x3FFF << RTL8380_SPG_PKT_CTRL_7_LEN_RNG_MIN_OFFSET)
  #define RTL8380_SPG_PKT_CTRL_7_LEN_RNG_MAX_OFFSET                                                            (0)
  #define RTL8380_SPG_PKT_CTRL_7_LEN_RNG_MAX_MASK                                                              (0x3FFF << RTL8380_SPG_PKT_CTRL_7_LEN_RNG_MAX_OFFSET)

#define RTL8380_SPG_RLDP_RLPP_GLB_CTRL_ADDR                                                                    (0xCE8C)
  #define RTL8380_SPG_RLDP_RLPP_GLB_CTRL_TX_TIMER_OFFSET                                                       (8)
  #define RTL8380_SPG_RLDP_RLPP_GLB_CTRL_TX_TIMER_MASK                                                         (0xFF << RTL8380_SPG_RLDP_RLPP_GLB_CTRL_TX_TIMER_OFFSET)
  #define RTL8380_SPG_RLDP_RLPP_GLB_CTRL_TAG_SET_OFFSET                                                        (0)
  #define RTL8380_SPG_RLDP_RLPP_GLB_CTRL_TAG_SET_MASK                                                          (0x1 << RTL8380_SPG_RLDP_RLPP_GLB_CTRL_TAG_SET_OFFSET)

#define RTL8380_SPG_RLDP_RLPP_TAG_CTRL_ADDR                                                                    (0xCE90)
  #define RTL8380_SPG_RLDP_RLPP_TAG_CTRL_RLDP_RLPP_TAG_OFFSET                                                  (0)
  #define RTL8380_SPG_RLDP_RLPP_TAG_CTRL_RLDP_RLPP_TAG_MASK                                                    (0xFFFFFFFF << RTL8380_SPG_RLDP_RLPP_TAG_CTRL_RLDP_RLPP_TAG_OFFSET)

#define RTL8380_SPG_RLDP_SEED_CTRL_0_ADDR                                                                      (0xCE94)
  #define RTL8380_SPG_RLDP_SEED_CTRL_0_RLDP_RNDM_SEED_31_0_OFFSET                                              (0)
  #define RTL8380_SPG_RLDP_SEED_CTRL_0_RLDP_RNDM_SEED_31_0_MASK                                                (0xFFFFFFFF << RTL8380_SPG_RLDP_SEED_CTRL_0_RLDP_RNDM_SEED_31_0_OFFSET)

#define RTL8380_SPG_RLDP_SEED_CTRL_1_ADDR                                                                      (0xCE98)
  #define RTL8380_SPG_RLDP_SEED_CTRL_1_RLDP_SEED_GEN_ID_OFFSET                                                 (31)
  #define RTL8380_SPG_RLDP_SEED_CTRL_1_RLDP_SEED_GEN_ID_MASK                                                   (0x1 << RTL8380_SPG_RLDP_SEED_CTRL_1_RLDP_SEED_GEN_ID_OFFSET)
  #define RTL8380_SPG_RLDP_SEED_CTRL_1_RLDP_RNDM_SEED_47_32_OFFSET                                             (0)
  #define RTL8380_SPG_RLDP_SEED_CTRL_1_RLDP_RNDM_SEED_47_32_MASK                                               (0xFFFF << RTL8380_SPG_RLDP_SEED_CTRL_1_RLDP_RNDM_SEED_47_32_OFFSET)

#define RTL8380_SPG_RLDP_ID_CTRL_0_ADDR                                                                        (0xCE9C)
  #define RTL8380_SPG_RLDP_ID_CTRL_0_RLDP_ID_31_0_OFFSET                                                       (0)
  #define RTL8380_SPG_RLDP_ID_CTRL_0_RLDP_ID_31_0_MASK                                                         (0xFFFFFFFF << RTL8380_SPG_RLDP_ID_CTRL_0_RLDP_ID_31_0_OFFSET)

#define RTL8380_SPG_RLDP_ID_CTRL_1_ADDR                                                                        (0xCEA0)
  #define RTL8380_SPG_RLDP_ID_CTRL_1_RLDP_ID_47_32_OFFSET                                                      (0)
  #define RTL8380_SPG_RLDP_ID_CTRL_1_RLDP_ID_47_32_MASK                                                        (0xFFFF << RTL8380_SPG_RLDP_ID_CTRL_1_RLDP_ID_47_32_OFFSET)

#define RTL8380_SPG_RLPP_RS_PRI_CTRL_ADDR                                                                      (0xCEA4)
  #define RTL8380_SPG_RLPP_RS_PRI_CTRL_RLPP_RS_PRI_OFFSET                                                      (0)
  #define RTL8380_SPG_RLPP_RS_PRI_CTRL_RLPP_RS_PRI_MASK                                                        (0xFFFFFF << RTL8380_SPG_RLPP_RS_PRI_CTRL_RLPP_RS_PRI_OFFSET)

#define RTL8380_SPG_RLPP_P0_PRI_CTRL_ADDR(port)                                                                (0xCEA8 + (((port) << 2))) /* port: 0-27 */
  #define RTL8380_SPG_RLPP_P0_PRI_CTRL_RLPP_PORT0_PRI_OFFSET                                                   (0)
  #define RTL8380_SPG_RLPP_P0_PRI_CTRL_RLPP_PORT0_PRI_MASK                                                     (0x1F << RTL8380_SPG_RLPP_P0_PRI_CTRL_RLPP_PORT0_PRI_OFFSET)

/*
 * Feature: Test Mode 
 */
#define RTL8380_TEST_MODE_ALE_CTRL_ADDR                                                                        (0x6CFC)
  #define RTL8380_TEST_MODE_ALE_CTRL_ALE_LATCH_OFFSET                                                          (1)
  #define RTL8380_TEST_MODE_ALE_CTRL_ALE_LATCH_MASK                                                            (0x1 << RTL8380_TEST_MODE_ALE_CTRL_ALE_LATCH_OFFSET)
  #define RTL8380_TEST_MODE_ALE_CTRL_ALE_EN_OFFSET                                                             (0)
  #define RTL8380_TEST_MODE_ALE_CTRL_ALE_EN_MASK                                                               (0x1 << RTL8380_TEST_MODE_ALE_CTRL_ALE_EN_OFFSET)

#define RTL8380_TEST_MODE_MII_PORT_TX_ADDR(port)                                                               (0x188 + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_TEST_MODE_MII_PORT_TX_TX_EN_OFFSET(port)                                                     (port % 0x1D)
  #define RTL8380_TEST_MODE_MII_PORT_TX_TX_EN_MASK(port)                                                       (0x1 << RTL8380_TEST_MODE_MII_PORT_TX_TX_EN_OFFSET(port))

#define RTL8380_TEST_MODE_MII_PORT_RX_ADDR(port)                                                               (0x18C + (((port / 29) << 2))) /* port: 0-28 */
  #define RTL8380_TEST_MODE_MII_PORT_RX_RX_EN_OFFSET(port)                                                     (port % 0x1D)
  #define RTL8380_TEST_MODE_MII_PORT_RX_RX_EN_MASK(port)                                                       (0x1 << RTL8380_TEST_MODE_MII_PORT_RX_RX_EN_OFFSET(port))

#define RTL8380_TEST_MODE_MII_RX_CTRL_ADDR                                                                     (0x190)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_DATA_OFFSET                                                     (7)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_DATA_MASK                                                       (0xFF << RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_DATA_OFFSET)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_P_OFFSET                                                        (2)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_P_MASK                                                          (0x1F << RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_P_OFFSET)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_CLK_OFFSET                                                      (1)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_CLK_MASK                                                        (0x1 << RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_CLK_OFFSET)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_EN_OFFSET                                                       (0)
  #define RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_EN_MASK                                                         (0x1 << RTL8380_TEST_MODE_MII_RX_CTRL_MII_RX_EN_OFFSET)

#define RTL8380_TEST_MODE_MII_TX_CTRL_ADDR                                                                     (0x194)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_DATA_OFFSET                                                     (7)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_DATA_MASK                                                       (0xFF << RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_DATA_OFFSET)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_P_OFFSET                                                        (2)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_P_MASK                                                          (0x1F << RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_P_OFFSET)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_LATCH_OFFSET                                                    (1)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_LATCH_MASK                                                      (0x1 << RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_LATCH_OFFSET)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_EN_OFFSET                                                       (0)
  #define RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_EN_MASK                                                         (0x1 << RTL8380_TEST_MODE_MII_TX_CTRL_MII_TX_EN_OFFSET)

/*
 * Feature: L3 Routing 
 */
#define RTL8380_ROUTING_EXCPT_CTRL_ADDR                                                                        (0x3374)
  #define RTL8380_ROUTING_EXCPT_CTRL_ROUTING_AGE_OFFSET                                                        (14)
  #define RTL8380_ROUTING_EXCPT_CTRL_ROUTING_AGE_MASK                                                          (0x3 << RTL8380_ROUTING_EXCPT_CTRL_ROUTING_AGE_OFFSET)
  #define RTL8380_ROUTING_EXCPT_CTRL_GW_MAC_ERR_OFFSET                                                         (12)
  #define RTL8380_ROUTING_EXCPT_CTRL_GW_MAC_ERR_MASK                                                           (0x3 << RTL8380_ROUTING_EXCPT_CTRL_GW_MAC_ERR_OFFSET)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP6_HOPBYHOP_OFFSET                                                       (10)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP6_HOPBYHOP_MASK                                                         (0x3 << RTL8380_ROUTING_EXCPT_CTRL_IP6_HOPBYHOP_OFFSET)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP6_HL_EXCEED_OFFSET                                                      (8)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP6_HL_EXCEED_MASK                                                        (0x3 << RTL8380_ROUTING_EXCPT_CTRL_IP6_HL_EXCEED_OFFSET)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP6_HDR_ERR_OFFSET                                                        (6)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP6_HDR_ERR_MASK                                                          (0x3 << RTL8380_ROUTING_EXCPT_CTRL_IP6_HDR_ERR_OFFSET)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP4_OPT_OFFSET                                                            (4)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP4_OPT_MASK                                                              (0x3 << RTL8380_ROUTING_EXCPT_CTRL_IP4_OPT_OFFSET)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP4_TTL_EXECEED_OFFSET                                                    (2)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP4_TTL_EXECEED_MASK                                                      (0x3 << RTL8380_ROUTING_EXCPT_CTRL_IP4_TTL_EXECEED_OFFSET)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP4_HDR_ERR_OFFSET                                                        (0)
  #define RTL8380_ROUTING_EXCPT_CTRL_IP4_HDR_ERR_MASK                                                          (0x3 << RTL8380_ROUTING_EXCPT_CTRL_IP4_HDR_ERR_OFFSET)

/*
 * Feature: L3 VPN MPLS 
 */
/*
 * Feature: L3 Misc 
 */
/*
 * Feature: Table Access 
 */
#define RTL8380_TBL_ACCESS_L2_CTRL_ADDR                                                                        (0x6900)
  #define RTL8380_TBL_ACCESS_L2_CTRL_EXEC_OFFSET                                                               (16)
  #define RTL8380_TBL_ACCESS_L2_CTRL_EXEC_MASK                                                                 (0x1 << RTL8380_TBL_ACCESS_L2_CTRL_EXEC_OFFSET)
  #define RTL8380_TBL_ACCESS_L2_CTRL_CMD_OFFSET                                                                (15)
  #define RTL8380_TBL_ACCESS_L2_CTRL_CMD_MASK                                                                  (0x1 << RTL8380_TBL_ACCESS_L2_CTRL_CMD_OFFSET)
  #define RTL8380_TBL_ACCESS_L2_CTRL_TBL_OFFSET                                                                (13)
  #define RTL8380_TBL_ACCESS_L2_CTRL_TBL_MASK                                                                  (0x3 << RTL8380_TBL_ACCESS_L2_CTRL_TBL_OFFSET)
  #define RTL8380_TBL_ACCESS_L2_CTRL_ADDR_OFFSET                                                               (0)
  #define RTL8380_TBL_ACCESS_L2_CTRL_ADDR_MASK                                                                 (0x1FFF << RTL8380_TBL_ACCESS_L2_CTRL_ADDR_OFFSET)

#define RTL8380_TBL_ACCESS_L2_METHOD_CTRL_ADDR                                                                 (0x6904)
  #define RTL8380_TBL_ACCESS_L2_METHOD_CTRL_METHOD_OFFSET                                                      (14)
  #define RTL8380_TBL_ACCESS_L2_METHOD_CTRL_METHOD_MASK                                                        (0x3 << RTL8380_TBL_ACCESS_L2_METHOD_CTRL_METHOD_OFFSET)
  #define RTL8380_TBL_ACCESS_L2_METHOD_CTRL_HIT_OFFSET                                                         (13)
  #define RTL8380_TBL_ACCESS_L2_METHOD_CTRL_HIT_MASK                                                           (0x1 << RTL8380_TBL_ACCESS_L2_METHOD_CTRL_HIT_OFFSET)
  #define RTL8380_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_OFFSET                                                    (0)
  #define RTL8380_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_MASK                                                      (0x1FFF << RTL8380_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_OFFSET)

#define RTL8380_TBL_ACCESS_L2_DATA_ADDR(index)                                                                 (0x6908 + (((index) << 2))) /* index: 0-2 */
  #define RTL8380_TBL_ACCESS_L2_DATA_DATA_OFFSET                                                               (0)
  #define RTL8380_TBL_ACCESS_L2_DATA_DATA_MASK                                                                 (0xFFFFFFFF << RTL8380_TBL_ACCESS_L2_DATA_DATA_OFFSET)

#define RTL8380_TBL_ACCESS_CTRL_0_ADDR                                                                         (0x6914)
  #define RTL8380_TBL_ACCESS_CTRL_0_EXEC_OFFSET                                                                (15)
  #define RTL8380_TBL_ACCESS_CTRL_0_EXEC_MASK                                                                  (0x1 << RTL8380_TBL_ACCESS_CTRL_0_EXEC_OFFSET)
  #define RTL8380_TBL_ACCESS_CTRL_0_CMD_OFFSET                                                                 (14)
  #define RTL8380_TBL_ACCESS_CTRL_0_CMD_MASK                                                                   (0x1 << RTL8380_TBL_ACCESS_CTRL_0_CMD_OFFSET)
  #define RTL8380_TBL_ACCESS_CTRL_0_TBL_OFFSET                                                                 (12)
  #define RTL8380_TBL_ACCESS_CTRL_0_TBL_MASK                                                                   (0x3 << RTL8380_TBL_ACCESS_CTRL_0_TBL_OFFSET)
  #define RTL8380_TBL_ACCESS_CTRL_0_ADDR_OFFSET                                                                (0)
  #define RTL8380_TBL_ACCESS_CTRL_0_ADDR_MASK                                                                  (0xFFF << RTL8380_TBL_ACCESS_CTRL_0_ADDR_OFFSET)

#define RTL8380_TBL_ACCESS_DATA_0_ADDR(index)                                                                  (0x6918 + (((index) << 2))) /* index: 0-17 */
  #define RTL8380_TBL_ACCESS_DATA_0_DATA_OFFSET                                                                (0)
  #define RTL8380_TBL_ACCESS_DATA_0_DATA_MASK                                                                  (0xFFFFFFFF << RTL8380_TBL_ACCESS_DATA_0_DATA_OFFSET)

#define RTL8380_TBL_ACCESS_CTRL_1_ADDR                                                                         (0xA4C8)
  #define RTL8380_TBL_ACCESS_CTRL_1_EXEC_OFFSET                                                                (15)
  #define RTL8380_TBL_ACCESS_CTRL_1_EXEC_MASK                                                                  (0x1 << RTL8380_TBL_ACCESS_CTRL_1_EXEC_OFFSET)
  #define RTL8380_TBL_ACCESS_CTRL_1_CMD_OFFSET                                                                 (14)
  #define RTL8380_TBL_ACCESS_CTRL_1_CMD_MASK                                                                   (0x1 << RTL8380_TBL_ACCESS_CTRL_1_CMD_OFFSET)
  #define RTL8380_TBL_ACCESS_CTRL_1_TBL_OFFSET                                                                 (12)
  #define RTL8380_TBL_ACCESS_CTRL_1_TBL_MASK                                                                   (0x3 << RTL8380_TBL_ACCESS_CTRL_1_TBL_OFFSET)
  #define RTL8380_TBL_ACCESS_CTRL_1_ADDR_OFFSET                                                                (0)
  #define RTL8380_TBL_ACCESS_CTRL_1_ADDR_MASK                                                                  (0xFFF << RTL8380_TBL_ACCESS_CTRL_1_ADDR_OFFSET)

#define RTL8380_TBL_ACCESS_DATA_1_ADDR(index)                                                                  (0xA4CC + (((index) << 2))) /* index: 0-5 */
  #define RTL8380_TBL_ACCESS_DATA_1_DATA_OFFSET                                                                (0)
  #define RTL8380_TBL_ACCESS_DATA_1_DATA_MASK                                                                  (0xFFFFFFFF << RTL8380_TBL_ACCESS_DATA_1_DATA_OFFSET)

#define RTL8380_TBL_ACCESS_MULTEX_CTRL_0_ADDR                                                                  (0xA4E4)
  #define RTL8380_TBL_ACCESS_MULTEX_CTRL_0_MULTEX0_OFFSET                                                      (0)
  #define RTL8380_TBL_ACCESS_MULTEX_CTRL_0_MULTEX0_MASK                                                        (0x1 << RTL8380_TBL_ACCESS_MULTEX_CTRL_0_MULTEX0_OFFSET)

#define RTL8380_TBL_ACCESS_MULTEX_CTRL_1_ADDR                                                                  (0xA4E8)
  #define RTL8380_TBL_ACCESS_MULTEX_CTRL_1_MULTEX1_OFFSET                                                      (0)
  #define RTL8380_TBL_ACCESS_MULTEX_CTRL_1_MULTEX1_MASK                                                        (0x1 << RTL8380_TBL_ACCESS_MULTEX_CTRL_1_MULTEX1_OFFSET)

/*
 * Feature: Special Trap 
 */
#define RTL8380_SPCL_TRAP_CTRL_ADDR                                                                            (0x6980)
  #define RTL8380_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET                                                         (2)
  #define RTL8380_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_MASK                                                           (0x1 << RTL8380_SPCL_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET)
  #define RTL8380_SPCL_TRAP_CTRL_IP_CMP_OFFSET                                                                 (1)
  #define RTL8380_SPCL_TRAP_CTRL_IP_CMP_MASK                                                                   (0x1 << RTL8380_SPCL_TRAP_CTRL_IP_CMP_OFFSET)
  #define RTL8380_SPCL_TRAP_CTRL_VID_CMP_OFFSET                                                                (0)
  #define RTL8380_SPCL_TRAP_CTRL_VID_CMP_MASK                                                                  (0x1 << RTL8380_SPCL_TRAP_CTRL_VID_CMP_OFFSET)

#define RTL8380_SPCL_TRAP_IGMP_CTRL_ADDR                                                                       (0x6984)
  #define RTL8380_SPCL_TRAP_IGMP_CTRL_MLD_ACT_OFFSET                                                           (1)
  #define RTL8380_SPCL_TRAP_IGMP_CTRL_MLD_ACT_MASK                                                             (0x1 << RTL8380_SPCL_TRAP_IGMP_CTRL_MLD_ACT_OFFSET)
  #define RTL8380_SPCL_TRAP_IGMP_CTRL_IGMP_ACT_OFFSET                                                          (0)
  #define RTL8380_SPCL_TRAP_IGMP_CTRL_IGMP_ACT_MASK                                                            (0x1 << RTL8380_SPCL_TRAP_IGMP_CTRL_IGMP_ACT_OFFSET)

#define RTL8380_SPCL_TRAP_EAPOL_CTRL_ADDR                                                                      (0x6988)
  #define RTL8380_SPCL_TRAP_EAPOL_CTRL_BYPASS_VLAN_OFFSET                                                      (2)
  #define RTL8380_SPCL_TRAP_EAPOL_CTRL_BYPASS_VLAN_MASK                                                        (0x1 << RTL8380_SPCL_TRAP_EAPOL_CTRL_BYPASS_VLAN_OFFSET)
  #define RTL8380_SPCL_TRAP_EAPOL_CTRL_BYPASS_STP_OFFSET                                                       (1)
  #define RTL8380_SPCL_TRAP_EAPOL_CTRL_BYPASS_STP_MASK                                                         (0x1 << RTL8380_SPCL_TRAP_EAPOL_CTRL_BYPASS_STP_OFFSET)
  #define RTL8380_SPCL_TRAP_EAPOL_CTRL_ACT_OFFSET                                                              (0)
  #define RTL8380_SPCL_TRAP_EAPOL_CTRL_ACT_MASK                                                                (0x1 << RTL8380_SPCL_TRAP_EAPOL_CTRL_ACT_OFFSET)

#define RTL8380_SPCL_TRAP_ARP_CTRL_ADDR                                                                        (0x698C)
  #define RTL8380_SPCL_TRAP_ARP_CTRL_REQ_ACT_OFFSET                                                            (0)
  #define RTL8380_SPCL_TRAP_ARP_CTRL_REQ_ACT_MASK                                                              (0x1 << RTL8380_SPCL_TRAP_ARP_CTRL_REQ_ACT_OFFSET)

#define RTL8380_SPCL_SWITCH_IPV4_ADDR_CTRL_ADDR                                                                (0x6990)
  #define RTL8380_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IP_OFFSET                                                  (0)
  #define RTL8380_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IP_MASK                                                    (0xFFFFFFFF << RTL8380_SPCL_SWITCH_IPV4_ADDR_CTRL_SWITCH_IP_OFFSET)

#define RTL8380_SPCL_TRAP_IPV6_CTRL_ADDR                                                                       (0x6994)
  #define RTL8380_SPCL_TRAP_IPV6_CTRL_UNKNOWNEXTHDR_ACT_OFFSET                                                 (2)
  #define RTL8380_SPCL_TRAP_IPV6_CTRL_UNKNOWNEXTHDR_ACT_MASK                                                   (0x1 << RTL8380_SPCL_TRAP_IPV6_CTRL_UNKNOWNEXTHDR_ACT_OFFSET)
  #define RTL8380_SPCL_TRAP_IPV6_CTRL_HBHEXTHDRERR_ACT_OFFSET                                                  (1)
  #define RTL8380_SPCL_TRAP_IPV6_CTRL_HBHEXTHDRERR_ACT_MASK                                                    (0x1 << RTL8380_SPCL_TRAP_IPV6_CTRL_HBHEXTHDRERR_ACT_OFFSET)
  #define RTL8380_SPCL_TRAP_IPV6_CTRL_ND_ACT_OFFSET                                                            (0)
  #define RTL8380_SPCL_TRAP_IPV6_CTRL_ND_ACT_MASK                                                              (0x1 << RTL8380_SPCL_TRAP_IPV6_CTRL_ND_ACT_OFFSET)

#define RTL8380_SPCL_TRAP_SWITCH_MAC_CTRL_ADDR                                                                 (0x6998)
  #define RTL8380_SPCL_TRAP_SWITCH_MAC_CTRL_ACT_OFFSET                                                         (0)
  #define RTL8380_SPCL_TRAP_SWITCH_MAC_CTRL_ACT_MASK                                                           (0x3 << RTL8380_SPCL_TRAP_SWITCH_MAC_CTRL_ACT_OFFSET)

#define RTL8380_DMY_REG26_ADDR                                                                                 (0x699C)
  #define RTL8380_DMY_REG26_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG26_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG26_DUMMY_OFFSET)

/*
 * Feature: Parser 
 */
#define RTL8380_PARSER_FIELD_SELTOR_CTRL_ADDR(port, index)                                                     (0xD580 + (port << 7) + (((index) << 2))) /* port: 0-28, index: 0-3 */
  #define RTL8380_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET                                                       (3)
  #define RTL8380_PARSER_FIELD_SELTOR_CTRL_OFFSET_MASK                                                         (0xFF << RTL8380_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET)
  #define RTL8380_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET                                                          (0)
  #define RTL8380_PARSER_FIELD_SELTOR_CTRL_FMT_MASK                                                            (0x7 << RTL8380_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET)

#define RTL8380_PARSER_CTRL_ADDR                                                                               (0xAA8C)
  #define RTL8380_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET                                                            (1)
  #define RTL8380_PARSER_CTRL_PPPOE_PARSE_EN_MASK                                                              (0x1 << RTL8380_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET)
  #define RTL8380_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET                                                        (0)
  #define RTL8380_PARSER_CTRL_RFC1042_OUI_IGNORE_MASK                                                          (0x1 << RTL8380_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET)

#define RTL8380_PARSER_DROP_REASON_ADDR(port)                                                                  (0xD590 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_PARSER_DROP_REASON_REASON_OFFSET                                                             (0)
  #define RTL8380_PARSER_DROP_REASON_REASON_MASK                                                               (0xF << RTL8380_PARSER_DROP_REASON_REASON_OFFSET)

#define RTL8380_DMY_REG44_ADDR                                                                                 (0xAA90)
  #define RTL8380_DMY_REG44_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG44_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG44_DUMMY_OFFSET)

/*
 * Feature: Misc 
 */
#define RTL8380_EFUSE_DBG_0_ADDR                                                                               (0x198)
  #define RTL8380_EFUSE_DBG_0_EFUSE_ENTRY1_OFFSET                                                              (16)
  #define RTL8380_EFUSE_DBG_0_EFUSE_ENTRY1_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_0_EFUSE_ENTRY1_OFFSET)
  #define RTL8380_EFUSE_DBG_0_EFUSE_ENTRY0_OFFSET                                                              (0)
  #define RTL8380_EFUSE_DBG_0_EFUSE_ENTRY0_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_0_EFUSE_ENTRY0_OFFSET)

#define RTL8380_EFUSE_DBG_1_ADDR                                                                               (0x19C)
  #define RTL8380_EFUSE_DBG_1_EFUSE_ENTRY3_OFFSET                                                              (16)
  #define RTL8380_EFUSE_DBG_1_EFUSE_ENTRY3_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_1_EFUSE_ENTRY3_OFFSET)
  #define RTL8380_EFUSE_DBG_1_EFUSE_ENTRY2_OFFSET                                                              (0)
  #define RTL8380_EFUSE_DBG_1_EFUSE_ENTRY2_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_1_EFUSE_ENTRY2_OFFSET)

#define RTL8380_EFUSE_DBG_2_ADDR                                                                               (0x1A0)
  #define RTL8380_EFUSE_DBG_2_EFUSE_ENTRY5_OFFSET                                                              (16)
  #define RTL8380_EFUSE_DBG_2_EFUSE_ENTRY5_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_2_EFUSE_ENTRY5_OFFSET)
  #define RTL8380_EFUSE_DBG_2_EFUSE_ENTRY4_OFFSET                                                              (0)
  #define RTL8380_EFUSE_DBG_2_EFUSE_ENTRY4_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_2_EFUSE_ENTRY4_OFFSET)

#define RTL8380_EFUSE_DBG_3_ADDR                                                                               (0x1A4)
  #define RTL8380_EFUSE_DBG_3_EFUSE_ENTRY7_OFFSET                                                              (16)
  #define RTL8380_EFUSE_DBG_3_EFUSE_ENTRY7_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_3_EFUSE_ENTRY7_OFFSET)
  #define RTL8380_EFUSE_DBG_3_EFUSE_ENTRY6_OFFSET                                                              (0)
  #define RTL8380_EFUSE_DBG_3_EFUSE_ENTRY6_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_3_EFUSE_ENTRY6_OFFSET)

#define RTL8380_EFUSE_DBG_4_ADDR                                                                               (0x1A8)
  #define RTL8380_EFUSE_DBG_4_EFUSE_ENTRY9_OFFSET                                                              (16)
  #define RTL8380_EFUSE_DBG_4_EFUSE_ENTRY9_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_4_EFUSE_ENTRY9_OFFSET)
  #define RTL8380_EFUSE_DBG_4_EFUSE_ENTRY8_OFFSET                                                              (0)
  #define RTL8380_EFUSE_DBG_4_EFUSE_ENTRY8_MASK                                                                (0xFFFF << RTL8380_EFUSE_DBG_4_EFUSE_ENTRY8_OFFSET)

#define RTL8380_EFUSE_DBG_5_ADDR                                                                               (0x1AC)
  #define RTL8380_EFUSE_DBG_5_EFUSE_ENTRY11_OFFSET                                                             (16)
  #define RTL8380_EFUSE_DBG_5_EFUSE_ENTRY11_MASK                                                               (0xFFFF << RTL8380_EFUSE_DBG_5_EFUSE_ENTRY11_OFFSET)
  #define RTL8380_EFUSE_DBG_5_EFUSE_ENTRY10_OFFSET                                                             (0)
  #define RTL8380_EFUSE_DBG_5_EFUSE_ENTRY10_MASK                                                               (0xFFFF << RTL8380_EFUSE_DBG_5_EFUSE_ENTRY10_OFFSET)

#define RTL8380_EFUSE_DBG_6_ADDR                                                                               (0x1B0)
  #define RTL8380_EFUSE_DBG_6_EFUSE_RELOAD_TRIG_OFFSET                                                         (0)
  #define RTL8380_EFUSE_DBG_6_EFUSE_RELOAD_TRIG_MASK                                                           (0x1 << RTL8380_EFUSE_DBG_6_EFUSE_RELOAD_TRIG_OFFSET)

#define RTL8380_DMY_PORT_REG2_ADDR(port)                                                                       (0xD594 + (((port) << 7))) /* port: 0-28 */
  #define RTL8380_DMY_PORT_REG2_DUMMY_OFFSET                                                                   (0)
  #define RTL8380_DMY_PORT_REG2_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL8380_DMY_PORT_REG2_DUMMY_OFFSET)

#define RTL8380_DMY_REG39_ADDR                                                                                 (0x6960)
  #define RTL8380_DMY_REG39_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG39_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG39_DUMMY_OFFSET)

#define RTL8380_INGR_DBG_REG0_ADDR                                                                             (0xD058)
  #define RTL8380_INGR_DBG_REG0_STATE_ERROR_OFFSET                                                             (0)
  #define RTL8380_INGR_DBG_REG0_STATE_ERROR_MASK                                                               (0x1FFFFFFF << RTL8380_INGR_DBG_REG0_STATE_ERROR_OFFSET)

#define RTL8380_INGR_DBG_REG1_ADDR                                                                             (0xD05C)
  #define RTL8380_INGR_DBG_REG1_TKN_ERROR_OFFSET                                                               (0)
  #define RTL8380_INGR_DBG_REG1_TKN_ERROR_MASK                                                                 (0x1FFFFFFF << RTL8380_INGR_DBG_REG1_TKN_ERROR_OFFSET)

#define RTL8380_INGR_DBG_REG2_ADDR                                                                             (0xD060)
  #define RTL8380_INGR_DBG_REG2_PKTLEN_MISMATCH_OFFSET                                                         (0)
  #define RTL8380_INGR_DBG_REG2_PKTLEN_MISMATCH_MASK                                                           (0x1FFFFFFF << RTL8380_INGR_DBG_REG2_PKTLEN_MISMATCH_OFFSET)

#define RTL8380_INGR_DBG_REG3_ADDR                                                                             (0xD064)
  #define RTL8380_INGR_DBG_REG3_FIFO_ERROR_OFFSET                                                              (0)
  #define RTL8380_INGR_DBG_REG3_FIFO_ERROR_MASK                                                                (0xF << RTL8380_INGR_DBG_REG3_FIFO_ERROR_OFFSET)

#define RTL8380_DMY_REG27_ADDR                                                                                 (0x3378)
  #define RTL8380_DMY_REG27_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG27_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG27_DUMMY_OFFSET)

#define RTL8380_DEBUG_STATUS0_ADDR                                                                             (0x1B4)
  #define RTL8380_DEBUG_STATUS0_DEBUG_STS_OFFSET                                                               (0)
  #define RTL8380_DEBUG_STATUS0_DEBUG_STS_MASK                                                                 (0xFFFFFFFF << RTL8380_DEBUG_STATUS0_DEBUG_STS_OFFSET)

#define RTL8380_DEBUG_STATUS1_ADDR                                                                             (0x1B8)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_31_OFFSET                                                         (31)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_31_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_31_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_30_OFFSET                                                         (30)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_30_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_30_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_29_OFFSET                                                         (29)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_29_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_29_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_28_OFFSET                                                         (28)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_28_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_28_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_27_OFFSET                                                         (27)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_27_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_27_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_26_OFFSET                                                         (26)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_26_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_26_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_25_OFFSET                                                         (25)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_25_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_25_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_24_OFFSET                                                         (24)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_24_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_24_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_23_OFFSET                                                         (23)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_23_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_23_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_22_OFFSET                                                         (22)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_22_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_22_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_21_OFFSET                                                         (21)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_21_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_21_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_20_OFFSET                                                         (20)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_20_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_20_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_19_OFFSET                                                         (19)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_19_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_19_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_18_OFFSET                                                         (18)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_18_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_18_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_17_OFFSET                                                         (17)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_17_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_17_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_16_OFFSET                                                         (16)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_16_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_16_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_15_OFFSET                                                         (15)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_15_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_15_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_14_OFFSET                                                         (14)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_14_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_14_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_13_OFFSET                                                         (13)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_13_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_13_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_12_OFFSET                                                         (12)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_12_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_12_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_11_OFFSET                                                         (11)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_11_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_11_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_10_OFFSET                                                         (10)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_10_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_10_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_9_OFFSET                                                          (9)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_9_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_9_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_8_OFFSET                                                          (8)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_8_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_8_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_7_OFFSET                                                          (7)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_7_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_7_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_6_OFFSET                                                          (6)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_6_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_6_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_5_OFFSET                                                          (5)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_5_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_5_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_4_OFFSET                                                          (4)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_4_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_4_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_3_OFFSET                                                          (3)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_3_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_3_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_2_OFFSET                                                          (2)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_2_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_2_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_1_OFFSET                                                          (1)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_1_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_1_OFFSET)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_0_OFFSET                                                          (0)
  #define RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_0_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS1_DEBUG_STS_LH_0_OFFSET)

#define RTL8380_DEBUG_STATUS2_ADDR                                                                             (0x1BC)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_31_OFFSET                                                         (31)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_31_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_31_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_30_OFFSET                                                         (30)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_30_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_30_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_29_OFFSET                                                         (29)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_29_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_29_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_28_OFFSET                                                         (28)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_28_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_28_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_27_OFFSET                                                         (27)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_27_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_27_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_26_OFFSET                                                         (26)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_26_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_26_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_25_OFFSET                                                         (25)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_25_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_25_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_24_OFFSET                                                         (24)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_24_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_24_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_23_OFFSET                                                         (23)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_23_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_23_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_22_OFFSET                                                         (22)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_22_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_22_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_21_OFFSET                                                         (21)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_21_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_21_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_20_OFFSET                                                         (20)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_20_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_20_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_19_OFFSET                                                         (19)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_19_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_19_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_18_OFFSET                                                         (18)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_18_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_18_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_17_OFFSET                                                         (17)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_17_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_17_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_16_OFFSET                                                         (16)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_16_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_16_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_15_OFFSET                                                         (15)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_15_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_15_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_14_OFFSET                                                         (14)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_14_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_14_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_13_OFFSET                                                         (13)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_13_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_13_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_12_OFFSET                                                         (12)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_12_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_12_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_11_OFFSET                                                         (11)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_11_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_11_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_10_OFFSET                                                         (10)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_10_MASK                                                           (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_10_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_9_OFFSET                                                          (9)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_9_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_9_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_8_OFFSET                                                          (8)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_8_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_8_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_7_OFFSET                                                          (7)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_7_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_7_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_6_OFFSET                                                          (6)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_6_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_6_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_5_OFFSET                                                          (5)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_5_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_5_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_4_OFFSET                                                          (4)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_4_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_4_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_3_OFFSET                                                          (3)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_3_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_3_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_2_OFFSET                                                          (2)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_2_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_2_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_1_OFFSET                                                          (1)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_1_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_1_OFFSET)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_0_OFFSET                                                          (0)
  #define RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_0_MASK                                                            (0x1 << RTL8380_DEBUG_STATUS2_DEBUG_STS_LL_0_OFFSET)

#define RTL8380_DMY_REG21_ADDR                                                                                 (0x434C)
  #define RTL8380_DMY_REG21_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG21_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG21_DUMMY_OFFSET)

#define RTL8380_DMY_REG35_ADDR                                                                                 (0x6D00)
  #define RTL8380_DMY_REG35_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG35_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG35_DUMMY_OFFSET)

#define RTL8380_DMY_REG37_ADDR                                                                                 (0x6D04)
  #define RTL8380_DMY_REG37_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG37_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG37_DUMMY_OFFSET)

#define RTL8380_REF_TIME_EN_ADDR                                                                               (0x1C0)
  #define RTL8380_REF_TIME_EN_OUTPUT_1588_SEL_OFFSET                                                           (2)
  #define RTL8380_REF_TIME_EN_OUTPUT_1588_SEL_MASK                                                             (0x1 << RTL8380_REF_TIME_EN_OUTPUT_1588_SEL_OFFSET)
  #define RTL8380_REF_TIME_EN_EXT_EN_OFFSET                                                                    (1)
  #define RTL8380_REF_TIME_EN_EXT_EN_MASK                                                                      (0x1 << RTL8380_REF_TIME_EN_EXT_EN_OFFSET)
  #define RTL8380_REF_TIME_EN_EN_OFFSET                                                                        (0)
  #define RTL8380_REF_TIME_EN_EN_MASK                                                                          (0x1 << RTL8380_REF_TIME_EN_EN_OFFSET)

#define RTL8380_REF_CLK_SEL_ADDR                                                                               (0x1C4)
  #define RTL8380_REF_CLK_SEL_CLK_SEL_OFFSET                                                                   (0)
  #define RTL8380_REF_CLK_SEL_CLK_SEL_MASK                                                                     (0x7 << RTL8380_REF_CLK_SEL_CLK_SEL_OFFSET)

#define RTL8380_DMY_REG29_ADDR                                                                                 (0x3B28)
  #define RTL8380_DMY_REG29_DUMMY_OFFSET                                                                       (0)
  #define RTL8380_DMY_REG29_DUMMY_MASK                                                                         (0xFFFFFFFF << RTL8380_DMY_REG29_DUMMY_OFFSET)

#define RTL8380_MODE_DEFINE_CTL_ADDR                                                                           (0x1024)
  #define RTL8380_MODE_DEFINE_CTL_EN_MODE_DEFINE_OFFSET                                                        (31)
  #define RTL8380_MODE_DEFINE_CTL_EN_MODE_DEFINE_MASK                                                          (0x1 << RTL8380_MODE_DEFINE_CTL_EN_MODE_DEFINE_OFFSET)
  #define RTL8380_MODE_DEFINE_CTL_DEFINE_MODE_23_0_OFFSET                                                      (0)
  #define RTL8380_MODE_DEFINE_CTL_DEFINE_MODE_23_0_MASK                                                        (0xFFFFFF << RTL8380_MODE_DEFINE_CTL_DEFINE_MODE_23_0_OFFSET)


#endif    /* __RTL8380_REG_DEFINITION_H__ */


