Floating Point Multiplier

ğŸ“Œ Overview

This repository contains a hardware implementation of a single-precision (32-bit) IEEE-754 Floating Point Multiplier in SystemVerilog.
The design includes a pipelined architecture, normalization, rounding, and exception handling units, along with a complete verification environment.

âš™ï¸ Design Features

IEEE-754 single precision (32-bit) multiplier

Pipeline stage after normalization for improved throughput

Four modular components:

fp_mult â€“ main datapath (sign, exponent, mantissa calculation, bias subtraction, pipeline, rounding, exception handling)

normalize_mult â€“ normalization of mantissa, guard and sticky bits

round_mult â€“ rounding logic with support for six rounding modes

exception_mult â€“ exception handling (NaN, Â±Inf, Â±0, underflow, overflow)

Top-level wrapper: fp_mult_top

8-bit status output indicating zero, infinity, NaN, overflow, underflow, inexact, etc.

ğŸ§ª Verification

Testbench:

Randomized operand testing ($urandom())

Deterministic corner-case coverage (NaN, Â±Inf, Â±0, normals, denormals)

SystemVerilog Assertions (SVA):

Immediate and concurrent properties to validate results and status flags consistency

Bound assertion modules integrated into the testbench

ğŸ“‚ Repository Structure
â”œâ”€â”€ src/         # Design modules (fp_mult, normalize_mult, round_mult, exception_mult)
â”œâ”€â”€ tb/          # Testbench
â”œâ”€â”€ assertions/  # SystemVerilog Assertions
â””â”€â”€ docs/        # Documentation, design description, simulation results
