
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009658                       # Number of seconds simulated
sim_ticks                                  9658192000                       # Number of ticks simulated
final_tick                                 9658192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86739                       # Simulator instruction rate (inst/s)
host_op_rate                                   133728                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58178807                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   166.01                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51904                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5369                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5374091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30203583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35577673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5374091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5374091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5374091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         30203583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35577673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9658080000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    445.336801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.616928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.211954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          178     23.15%     23.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          122     15.86%     39.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           65      8.45%     47.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      6.76%     54.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          134     17.43%     71.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      4.42%     76.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      4.03%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      3.51%     83.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          126     16.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          769                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5374090.720085084438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 30203582.616705074906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28327750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    257265500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34929.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56442.63                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    184924500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               285593250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34443.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53193.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        35.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1798860.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2955960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1559745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21869820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         155503920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62621910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13763040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       513702810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       268895520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1888229640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2929102365                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            303.276469                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9484834500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29504000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      65780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7658228750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    700237250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      77865000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1126577000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2598960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1358610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16464840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         77444640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42650250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5275680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       291047700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        95155200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2098894800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2630890680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            272.399915                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           9550879750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     10355000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      32760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8664860500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    247796750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      64133000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    638286750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325457                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325457                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2937                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289751                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1398                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                331                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289751                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270526                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19225                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1758                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4850796                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110527                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           494                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            77                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625525                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9658193                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646551                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14497488                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325457                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271924                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7972374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        111                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           321                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625480                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1178                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9622536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.325220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.290042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5869898     61.00%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   373638      3.88%     64.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   182999      1.90%     66.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   205228      2.13%     68.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   294761      3.06%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   193684      2.01%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   363521      3.78%     77.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   419851      4.36%     82.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1718956     17.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9622536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.033698                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.501056                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   707694                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6052554                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1211517                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1647641                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3130                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22344802                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3130                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1312102                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  312840                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2032                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2253169                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5739263                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22331291                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2389                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 343243                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5168421                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16590                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21662281                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48506326                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24896179                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14699877                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   149141                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8498104                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4525932                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113970                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098432                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2059419                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22307793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22340777                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               797                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          107785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       147085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9622536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.321714                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.002947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1936874     20.13%     20.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2108750     21.91%     42.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1825390     18.97%     61.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1240887     12.90%     73.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1053357     10.95%     84.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              725167      7.54%     92.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              309877      3.22%     95.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              217811      2.26%     97.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              204423      2.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9622536                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   56206     39.72%     39.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2348      1.66%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     41.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            81656     57.71%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    645      0.46%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   422      0.30%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               178      0.13%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35543      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208537     32.27%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1173      0.01%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196757     18.79%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  376      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  786      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  929      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 590      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                196      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097285      9.39%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097398      9.39%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62432      0.28%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13420      0.06%     70.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4527676     20.27%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097649      9.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22340777                       # Type of FU issued
system.cpu.iq.rate                           2.313143                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      141500                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006334                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24322617                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7450108                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7312259                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30123770                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14965744                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949168                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7342798                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15103936                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2461                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        15861                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7022                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        65223                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3130                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   49040                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                247390                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22307870                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               176                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4525932                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113970                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    772                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                241314                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            204                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            953                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2705                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3658                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22334004                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4588566                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6773                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6699091                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313600                       # Number of branches executed
system.cpu.iew.exec_stores                    2110525                       # Number of stores executed
system.cpu.iew.exec_rate                     2.312441                       # Inst execution rate
system.cpu.iew.wb_sent                       22262873                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22261427                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13183784                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18793218                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.304927                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.701518                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          107904                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2956                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9606485                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.310948                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.143273                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3903206     40.63%     40.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3028243     31.52%     72.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        57441      0.60%     72.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9123      0.09%     72.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       263928      2.75%     75.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        22338      0.23%     75.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       103087      1.07%     76.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       509286      5.30%     82.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1709833     17.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9606485                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1709833                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30204640                       # The number of ROB reads
system.cpu.rob.rob_writes                    44632205                       # The number of ROB writes
system.cpu.timesIdled                             490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.670734                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.670734                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.490905                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.490905                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24921224                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6954670                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688239                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851251                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1576930                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1773964                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7330822                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.304983                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6764709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            153048                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.199918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.304983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13925110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13925110                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4526287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4526287                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2085374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2085374                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6611661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6611661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6611661                       # number of overall hits
system.cpu.dcache.overall_hits::total         6611661                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252796                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        21574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21574                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       274370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         274370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       274370                       # number of overall misses
system.cpu.dcache.overall_misses::total        274370                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6553846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6553846000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    645716931                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    645716931                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   7199562931                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7199562931                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7199562931                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7199562931                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886031                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052896                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010239                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010239                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039844                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039844                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039844                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039844                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25925.433947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25925.433947                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29930.329610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29930.329610                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26240.343081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26240.343081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26240.343081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26240.343081                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.706600                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56952                       # number of writebacks
system.cpu.dcache.writebacks::total             56952                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       110073                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       110073                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11249                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       121322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       121322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       121322                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       121322                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       142723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       142723                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10325                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       153048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       153048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       153048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       153048                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3929212000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3929212000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    307505945                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    307505945                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4236717945                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4236717945                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4236717945                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4236717945                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022226                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022226                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27530.334985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27530.334985                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29782.658111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29782.658111                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27682.282323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27682.282323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27682.282323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27682.282323                       # average overall mshr miss latency
system.cpu.dcache.replacements                 152024                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           702.659285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625189                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1972.316748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   702.659285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.686191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          731                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          681                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.713867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251784                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251784                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624365                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624365                       # number of overall hits
system.cpu.icache.overall_hits::total         1624365                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1115                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1115                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1115                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1115                       # number of overall misses
system.cpu.icache.overall_misses::total          1115                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111268999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111268999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    111268999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111268999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111268999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111268999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625480                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625480                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000686                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000686                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99792.824215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99792.824215                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99792.824215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99792.824215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99792.824215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99792.824215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   112.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           93                       # number of writebacks
system.cpu.icache.writebacks::total                93                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88919999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88919999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88919999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88919999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88919999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88919999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000507                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000507                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000507                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000507                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107912.620146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107912.620146                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107912.620146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107912.620146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107912.620146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107912.620146                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4449.592122                       # Cycle average of tags in use
system.l2.tags.total_refs                      305985                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.991060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       756.062056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3693.530066                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135791                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5311                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163849                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2453249                       # Number of tag accesses
system.l2.tags.data_accesses                  2453249                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        56952                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56952                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           92                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               92                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             20467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20467                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        128023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            128023                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               148490                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148503                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data              148490                       # number of overall hits
system.l2.overall_hits::total                  148503                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              811                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4146                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4558                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               811                       # number of overall misses
system.l2.overall_misses::.cpu.data              4558                       # number of overall misses
system.l2.overall_misses::total                  5369                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     41831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41831000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86159000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    540398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    540398000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     86159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    582229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        668388000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    582229000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       668388000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        56952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           92                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           92                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         20879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       132169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        132169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           153048                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               153872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          153048                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              153872                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.019733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019733                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984223                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031369                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.029782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034893                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.029782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034893                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101531.553398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101531.553398                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106237.977805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106237.977805                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130342.016401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130342.016401                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 106237.977805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127737.823607                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124490.221643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106237.977805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127737.823607                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124490.221643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            412                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          811                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4146                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5369                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    457478000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    457478000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     69939000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    491069000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    561008000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69939000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    491069000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    561008000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.019733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031369                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.029782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.034893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.029782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.034893                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81531.553398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81531.553398                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86237.977805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86237.977805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110342.016401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110342.016401                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86237.977805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107737.823607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104490.221643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86237.977805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107737.823607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104490.221643                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4957                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5369                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5369000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28328000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       305989                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       152119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   9658192000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            132993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56952                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           93                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20879                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           824                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       132169                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       458120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                459861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13440000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13498688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           153872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 153866    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             153872                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          420079000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2472000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         459144000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
