
---------- Begin Simulation Statistics ----------
final_tick                                24250836500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45886                       # Simulator instruction rate (inst/s)
host_mem_usage                                 951392                       # Number of bytes of host memory used
host_op_rate                                    91655                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   653.80                       # Real time elapsed on the host
host_tick_rate                               37092410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024251                       # Number of seconds simulated
sim_ticks                                 24250836500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33230706                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20072934                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.616722                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.616722                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1854648                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   921660                       # number of floating regfile writes
system.cpu.idleCycles                         2657750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               872521                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7362952                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.553984                       # Inst execution rate
system.cpu.iew.exec_refs                     15811257                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5782026                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3275904                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11059127                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1296                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             56947                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6489739                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            83408850                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10029231                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1329693                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              75370808                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17199                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1088160                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 757548                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1110003                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6292                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       655566                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         216955                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  83864017                       # num instructions consuming a value
system.cpu.iew.wb_count                      74613105                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.626397                       # average fanout of values written-back
system.cpu.iew.wb_producers                  52532172                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.538361                       # insts written-back per cycle
system.cpu.iew.wb_sent                       74961261                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                112490467                       # number of integer regfile reads
system.cpu.int_regfile_writes                59995943                       # number of integer regfile writes
system.cpu.ipc                               0.618535                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.618535                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1317554      1.72%      1.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58292297     76.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               121850      0.16%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 84038      0.11%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               56201      0.07%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                21960      0.03%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               258769      0.34%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               104761      0.14%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              177417      0.23%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              16116      0.02%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             110      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9927904     12.94%     91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5290469      6.90%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          390839      0.51%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         639986      0.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               76700501                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1807287                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3524699                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1592163                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2697633                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1218418                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015885                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1006926     82.64%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20851      1.71%     84.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    407      0.03%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   916      0.08%     84.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  400      0.03%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  60788      4.99%     89.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 46805      3.84%     93.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             37893      3.11%     96.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            43424      3.56%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               74794078                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          197084354                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     73020942                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         104202710                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   83396193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  76700501                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12657                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        23485565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            145709                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9480                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     28201517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      45843924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.673079                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.304950                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            25498954     55.62%     55.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3209617      7.00%     62.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3435047      7.49%     70.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3273366      7.14%     77.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3061393      6.68%     83.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2567967      5.60%     89.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2614482      5.70%     95.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1436391      3.13%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              746707      1.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        45843924                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.581399                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            342017                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           558775                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11059127                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6489739                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                31882604                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         48501674                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          334782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4025                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1121176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2243525                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1517                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 9969040                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7049231                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            856209                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4430247                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3705984                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             83.651860                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  820431                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5814                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          503900                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             193189                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           310711                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        94465                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        23166333                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            742880                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     42446086                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.411750                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.378097                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        26176422     61.67%     61.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3910511      9.21%     70.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2604843      6.14%     77.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3726544      8.78%     85.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1216050      2.86%     88.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          686676      1.62%     90.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          632981      1.49%     91.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          408505      0.96%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3083554      7.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     42446086                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3083554                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13418883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13418883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13452133                       # number of overall hits
system.cpu.dcache.overall_hits::total        13452133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       421981                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         421981                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       423640                       # number of overall misses
system.cpu.dcache.overall_misses::total        423640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15279146488                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15279146488                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15279146488                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15279146488                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13840864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13840864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13875773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13875773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030488                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030531                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36208.138490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36208.138490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36066.345218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36066.345218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       162272                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3927                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.322129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   108.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       144562                       # number of writebacks
system.cpu.dcache.writebacks::total            144562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       176734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       176734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       176734                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       176734                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       245247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       245247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       246196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       246196                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8169221989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8169221989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8196111989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8196111989                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017719                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33310.181119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33310.181119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33291.003871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33291.003871                       # average overall mshr miss latency
system.cpu.dcache.replacements                 245583                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8762859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8762859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       344894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        344894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11070958000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11070958000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9107753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9107753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32099.595818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32099.595818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       176207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       176207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       168687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       168687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4054752500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4054752500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24037.136827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24037.136827                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4656024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4656024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        77087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        77087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4208188488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4208188488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54590.118801                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54590.118801                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          527                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4114469489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4114469489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53741.764485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53741.764485                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        33250                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         33250                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1659                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1659                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        34909                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        34909                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.047524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.047524                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          949                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          949                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     26890000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     26890000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28335.089568                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28335.089568                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.333044                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13698371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            246095                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.662939                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.333044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27997641                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27997641                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 21425917                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10024017                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  12824756                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                811686                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 757548                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3617881                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                118528                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               90092609                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                568721                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10033399                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5786448                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         78580                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         17071                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           23114157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47505431                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9969040                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4719604                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      21834315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1745632                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        239                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2677                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         19325                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          369                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7216846                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                460926                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           45843924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.065887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.251454                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 30973177     67.56%     67.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   764662      1.67%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   827483      1.81%     71.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   742262      1.62%     72.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1024832      2.24%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1061055      2.31%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1001448      2.18%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   943362      2.06%     81.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8505643     18.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             45843924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205540                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.979460                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6254647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6254647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6254647                       # number of overall hits
system.cpu.icache.overall_hits::total         6254647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       962195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         962195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       962195                       # number of overall misses
system.cpu.icache.overall_misses::total        962195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13303679991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13303679991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13303679991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13303679991                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7216842                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7216842                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7216842                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7216842                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133326                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13826.386534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13826.386534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13826.386534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13826.386534                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7244                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               286                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.328671                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       875568                       # number of writebacks
system.cpu.icache.writebacks::total            875568                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        86017                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        86017                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        86017                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        86017                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       876178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       876178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       876178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       876178                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11687549996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11687549996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11687549996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11687549996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.121407                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.121407                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.121407                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.121407                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13339.241565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13339.241565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13339.241565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13339.241565                       # average overall mshr miss latency
system.cpu.icache.replacements                 875568                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6254647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6254647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       962195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        962195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13303679991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13303679991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7216842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7216842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13826.386534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13826.386534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        86017                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        86017                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       876178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       876178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11687549996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11687549996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.121407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.121407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13339.241565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13339.241565                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.847789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7130825                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            876178                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.138557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.847789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15309862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15309862                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7219970                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         88564                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      867352                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3191250                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8330                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                6292                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1760811                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                13703                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2970                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  24250836500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 757548                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21984075                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5111438                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3273                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  12999574                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4988016                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               87793403                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 40223                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 353560                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  87668                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4421926                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             555                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            95942558                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   217393564                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                135280503                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2330739                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 30421160                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      86                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2495007                       # count of insts added to the skid buffer
system.cpu.rob.reads                        122324272                       # The number of ROB reads
system.cpu.rob.writes                       169602344                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               859709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               165646                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1025355                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              859709                       # number of overall hits
system.l2.overall_hits::.cpu.data              165646                       # number of overall hits
system.l2.overall_hits::total                 1025355                       # number of overall hits
system.l2.demand_misses::.cpu.inst              16284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80449                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96733                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             16284                       # number of overall misses
system.l2.overall_misses::.cpu.data             80449                       # number of overall misses
system.l2.overall_misses::total                 96733                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1270624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6055744000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7326368500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1270624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6055744000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7326368500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           875993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           246095                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1122088                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          875993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          246095                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1122088                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.018589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086208                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.018589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086208                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78029.016212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75274.322863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75738.046995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78029.016212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75274.322863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75738.046995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53878                       # number of writebacks
system.l2.writebacks::total                     53878                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         16273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        16273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96722                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1103716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5235564750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6339281250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1103716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5235564750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6339281250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.018577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086198                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.018577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086198                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67825.016899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65079.301794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65541.254833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67825.016899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65079.301794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65541.254833                       # average overall mshr miss latency
system.l2.replacements                          89922                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       144562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           144562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       144562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       144562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       874715                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           874715                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       874715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       874715                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           87                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            87                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   99                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.019802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.019802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.019802                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.019802                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             25486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3723533500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3723533500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.667228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.667228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72866.157218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72866.157218                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3202039750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3202039750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.667228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.667228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62660.999785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62660.999785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         859709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             859709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        16284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1270624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1270624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       875993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         875993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.018589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78029.016212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78029.016212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        16273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1103716500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1103716500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.018577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67825.016899                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67825.016899                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        140160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            140160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2332210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2332210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       169508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        169508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.173136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.173136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79467.442415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79467.442415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2033525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2033525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.173136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.173136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69290.070874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69290.070874                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.166502                       # Cycle average of tags in use
system.l2.tags.total_refs                     2241881                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.849756                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     223.746413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2427.276707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5478.143381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.296298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.668719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992330                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1325                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18033962                       # Number of tag accesses
system.l2.tags.data_accesses                 18033962                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     16273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000676807750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50670                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53878                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96722                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53878                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.914578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.934871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.152324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3228     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.668214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.639049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2197     68.00%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.21%     69.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              882     27.30%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      3.00%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.46%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6190208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3448192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    255.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   24249693000                       # Total gap between requests
system.mem_ctrls.avgGap                     161020.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1041472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5145472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3446720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 42945817.559736542404                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 212177093.355109632015                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 142127880.825884073973                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        16273                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        80449                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53878                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    566679000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2581179750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 573259615000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34823.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32084.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10639957.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1041472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5148736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6190208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1041472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1041472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3448192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3448192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        16273                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        80449                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          96722                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53878                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53878                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     42945818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    212311687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        255257504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     42945818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     42945818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    142188580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       142188580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    142188580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     42945818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    212311687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       397446084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                96671                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53855                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3522                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1335277500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             483355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3147858750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13812.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32562.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66020                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31769                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           58.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        52734                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   182.679258                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.960794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.299846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        27062     51.32%     51.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14763     28.00%     79.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4681      8.88%     88.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1922      3.64%     91.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          957      1.81%     93.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          617      1.17%     94.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          419      0.79%     95.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          273      0.52%     96.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2040      3.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        52734                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6186944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3446720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              255.122911                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              142.127881                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       193922400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       103068405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      352758840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     142359840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1913988960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8322669750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2303757600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   13332525795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.775914                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5905936500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    809640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17535260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       182619780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        97057125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      337472100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138763260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1913988960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8197873380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2408849280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   13276623885                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   547.470760                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6176642250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    809640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17264554250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45621                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53878                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34644                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51101                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45621                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       281968                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       281968                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 281968                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9638400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9638400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9638400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96724                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           100189500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120902500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1045686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       198440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       875568                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137065                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        876178                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       169508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2627739                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       737975                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3365714                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    112099904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25002048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              137101952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           90107                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3460032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1212296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067604                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1206739     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5554      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1212296                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24250836500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2141892500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1314549434                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         369389107                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
