{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653835998480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653835998481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 16:53:03 2022 " "Processing started: Sun May 29 16:53:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653835998481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653835998481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653835998481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653835999489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653835999489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de2115.v 1 1 " "Found 1 design units, including 1 entities, in source file top_de2115.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_DE2115 " "Found entity 1: top_DE2115" {  } { { "top_DE2115.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/top_DE2115.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836011417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836011417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file regs_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_CONF " "Found entity 1: REGS_CONF" {  } { { "REGS_CONF.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/REGS_CONF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836011454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836011454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_control.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL " "Found entity 1: CONF_CONTROL" {  } { { "CONF_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836011497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836011497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comm_rs232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comm_rs232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comm_rs232-rtl " "Found design unit 1: comm_rs232-rtl" {  } { { "comm_rs232.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/comm_rs232.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836012747 ""} { "Info" "ISGN_ENTITY_NAME" "1 comm_rs232 " "Found entity 1: comm_rs232" {  } { { "comm_rs232.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/comm_rs232.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836012747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836012747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_CONTROL " "Found entity 1: MAIN_CONTROL" {  } { { "MAIN_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/MAIN_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836012772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836012772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_CONTROL " "Found entity 1: WR_CONTROL" {  } { { "WR_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/WR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836012824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836012824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RD_CONTROL " "Found entity 1: RD_CONTROL" {  } { { "RD_CONTROL.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/RD_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836012926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836012926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232com.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232com.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232COM " "Found entity 1: RS232COM" {  } { { "RS232COM.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/RS232COM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836012937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836012937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_control_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_control_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL_WRAP " "Found entity 1: CONF_CONTROL_WRAP" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL_WRAP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836012967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836012967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONF_CONTROL " "Elaborating entity \"CONF_CONTROL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653836013358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232COM RS232COM:C1 " "Elaborating entity \"RS232COM\" for hierarchy \"RS232COM:C1\"" {  } { { "CONF_CONTROL.v" "C1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836013452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_rs232 RS232COM:C1\|comm_rs232:U1 " "Elaborating entity \"comm_rs232\" for hierarchy \"RS232COM:C1\|comm_rs232:U1\"" {  } { { "RS232COM.v" "U1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/RS232COM.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836013506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_CONF REGS_CONF:C2 " "Elaborating entity \"REGS_CONF\" for hierarchy \"REGS_CONF:C2\"" {  } { { "CONF_CONTROL.v" "C2" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836013600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836013730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653836013730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:C3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:C3\"" {  } { { "CONF_CONTROL.v" "C3" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836013733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_CONTROL CONTROL:C3\|MAIN_CONTROL:C1 " "Elaborating entity \"MAIN_CONTROL\" for hierarchy \"CONTROL:C3\|MAIN_CONTROL:C1\"" {  } { { "control.v" "C1" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836013780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_CONTROL CONTROL:C3\|WR_CONTROL:C2 " "Elaborating entity \"WR_CONTROL\" for hierarchy \"CONTROL:C3\|WR_CONTROL:C2\"" {  } { { "control.v" "C2" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836013827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_CONTROL CONTROL:C3\|RD_CONTROL:C3 " "Elaborating entity \"RD_CONTROL\" for hierarchy \"CONTROL:C3\|RD_CONTROL:C3\"" {  } { { "control.v" "C3" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836013897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_b7p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_b7p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_b7p " "Found entity 1: sld_ela_trigger_b7p" {  } { { "sld_ela_trigger_b7p.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_ela_trigger_b7p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836015672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836015672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_conf_control_auto_signaltap_0_1_e7b7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_conf_control_auto_signaltap_0_1_e7b7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Conf_Control_auto_signaltap_0_1_e7b7 " "Found entity 1: sld_reserved_Conf_Control_auto_signaltap_0_1_e7b7" {  } { { "sld_reserved_conf_control_auto_signaltap_0_1_e7b7.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_reserved_conf_control_auto_signaltap_0_1_e7b7.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836015876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836015876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_ehp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ehp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_ehp " "Found entity 1: sld_ela_trigger_ehp" {  } { { "sld_ela_trigger_ehp.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_ela_trigger_ehp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836016734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836016734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sq_conf_control_auto_signaltap_0_1_e7b7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sq_conf_control_auto_signaltap_0_1_e7b7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_sq_Conf_Control_auto_signaltap_0_1_e7b7 " "Found entity 1: sld_reserved_sq_Conf_Control_auto_signaltap_0_1_e7b7" {  } { { "sld_reserved_sq_conf_control_auto_signaltap_0_1_e7b7.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_reserved_sq_conf_control_auto_signaltap_0_1_e7b7.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836016932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836016932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6f24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6f24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6f24 " "Found entity 1: altsyncram_6f24" {  } { { "altsyncram_6f24.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/altsyncram_6f24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836018692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836018692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "decode_rsa.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836018980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836018980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tob " "Found entity 1: mux_tob" {  } { { "mux_tob.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/mux_tob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836019218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836019218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "mux_tsc.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836019849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836019849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "decode_dvf.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836020287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836020287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "cntr_kgi.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836020827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836020827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "cmpr_rgc.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836021021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836021021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "cntr_gbj.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_gbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836021284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836021284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "cntr_ggi.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836021623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836021623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "cmpr_sgc.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836021736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836021736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "cntr_23j.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836022004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836022004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "cmpr_ngc.tdf" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836022194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836022194 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653836023311 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653836023578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.29.16:53:48 Progress: Loading sld855f42d8/alt_sld_fab_wrapper_hw.tcl " "2022.05.29.16:53:48 Progress: Loading sld855f42d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836028897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836032637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836032925 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836034394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836034644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836034904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836035185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836035199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836035212 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653836036109 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/sld_hub.vhd " "Can't analyze file -- file //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/sld_hub.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1653836036170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld855f42d8/alt_sld_fab.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836036300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836036300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836036492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836036492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836036533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836036533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836036674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836036674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836036883 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836036883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836036883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653836037015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836037015 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "sld_hub_pack altera_sld alt_sld_fab_alt_sld_fab_sldfabric.vhd(7) " "VHDL Use Clause error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(7): design library \"altera_sld\" does not contain primary unit \"sld_hub_pack\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 7 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1653836037016 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "alt_sld_fab_alt_sld_fab_sldfabric.vhd(7) " "VHDL error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(7): selected name in use clause is not an expanded name" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 7 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1653836037017 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "sld_jtag_hub_pack altera_sld alt_sld_fab_alt_sld_fab_sldfabric.vhd(8) " "VHDL Use Clause error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(8): design library \"altera_sld\" does not contain primary unit \"sld_jtag_hub_pack\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 8 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1653836037017 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "alt_sld_fab_alt_sld_fab_sldfabric.vhd(8) " "VHDL error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(8): selected name in use clause is not an expanded name" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 8 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1653836037018 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "jtag_pack altera_sld alt_sld_fab_alt_sld_fab_sldfabric.vhd(9) " "VHDL Use Clause error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(9): design library \"altera_sld\" does not contain primary unit \"jtag_pack\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 9 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1653836037018 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "alt_sld_fab_alt_sld_fab_sldfabric.vhd(9) " "VHDL error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(9): selected name in use clause is not an expanded name" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 9 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1653836037023 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653836039026 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 29 16:53:59 2022 " "Processing ended: Sun May 29 16:53:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653836039026 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653836039026 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653836039026 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653836039026 ""}
