INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/final_project/final_project.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Vivado/final_project/final_project.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
