<p align="center">
  <img src="./doc/puch-logo-1.png">
</p>

<br>
<br>
<br>


***puch*** is the glue logic between Analog Devices ADALM-Pluto SDR Evaluation board and the PYNQ Z1 FPGA development board with support from GNU Radio to provide a FPGA IP core development platform in wireless communications utilizing Xilinx Vivado HLS </> VHDL </> Verilog register transfer language (RTL).

<br>
<br>

<img align="center" src="./doc/puch-detailed-level-diagram.png">

<br>
<br>
<br>

## References
<a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug902-vivado-high-level-synthesis.pdf" target="_blank">Xilinx Vivado HLS 2019.1</a>

[Xilinx Vivado 2019.1 HSL](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug902-vivado-high-level-synthesis.pdf) 

[Analog Devices ADALM-Pluto SDR](https://wiki.analog.com/university/tools/pluto/users)

[PYNQ v2.5](https://pynq.readthedocs.io/en/v2.5/)

[PYNQ Z1 FPGA Development Board](https://reference.digilentinc.com/programmable-logic/pynq-z1/reference-manual?redirect=1)

[ZeroMQ Python](https://zeromq.org/languages/python/)

[GNU Radio](https://www.gnuradio.org/)

[Pybombs](https://github.com/gnuradio/pybombs)

