INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier JT is used before its declaration [E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:24]
WARNING: [VRFC 10-756] identifier J is used before its declaration [E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:25]
WARNING: [VRFC 10-756] identifier BT is used before its declaration [E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:26]
WARNING: [VRFC 10-756] identifier ReadData1 is used before its declaration [E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:34]
WARNING: [VRFC 10-756] identifier signImm is used before its declaration [E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:42]
WARNING: [VRFC 10-756] identifier alu_result is used before its declaration [E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/datapath.sv:58]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter Nloc is omitted [E:/Lab8/Lab8.srcs/sources_1/new/dmem.sv:5]
WARNING: [VRFC 10-937] initial value of parameter Dbits is omitted [E:/Lab8/Lab8.srcs/sources_1/new/dmem.sv:6]
WARNING: [VRFC 10-937] initial value of parameter initfile is omitted [E:/Lab8/Lab8.srcs/sources_1/new/dmem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter Nloc is omitted [E:/Lab8/Lab8.srcs/sources_1/new/imem.sv:6]
WARNING: [VRFC 10-937] initial value of parameter Dbits is omitted [E:/Lab8/Lab8.srcs/sources_1/new/imem.sv:7]
WARNING: [VRFC 10-937] initial value of parameter initfile is omitted [E:/Lab8/Lab8.srcs/sources_1/new/imem.sv:8]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/new/programcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Lab8/Lab8.srcs/sim_1/new/mips_tester_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tester_full
INFO: [VRFC 10-311] analyzing module selfcheck
