# cache_2stage

Verilog HDL for a two-stage cache pipeline and testbench. Currently supports fully associative and 'n'-set associative cache configurations. Implemented with default fifo replacement - to add more policies update the policy_controller module.
