//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Sep 14 06:20:51 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n1195_7,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n185_5,
  ff_v_active_8,
  w_sprite_collision,
  w_status_border_detect,
  w_status_transfer_ready,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n964_35,
  n1061_20,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n1195_7;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n185_5;
input ff_v_active_8;
input w_sprite_collision;
input w_status_border_detect;
input w_status_transfer_ready;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n964_35;
output n1061_20;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n1515_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n1636_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n1664_3;
wire n1672_3;
wire n1686_3;
wire n1694_3;
wire n1701_3;
wire n1709_3;
wire n1717_3;
wire n1737_3;
wire n879_3;
wire n881_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n96_4;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n879_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n960_37;
wire n961_39;
wire n962_36;
wire n963_40;
wire n964_36;
wire n965_42;
wire n966_42;
wire ff_vram_valid_7;
wire ff_vram_valid_8;
wire ff_vram_address_13_7;
wire n1061_11;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1064_14;
wire n391_6;
wire n959_40;
wire n959_41;
wire n960_38;
wire n960_39;
wire n961_40;
wire n962_37;
wire n962_38;
wire n963_41;
wire n964_37;
wire n965_43;
wire n1061_13;
wire n1061_14;
wire n1064_15;
wire n1064_16;
wire n959_42;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1061_18;
wire n1795_5;
wire n959_44;
wire n202_6;
wire n201_6;
wire n381_6;
wire n380_6;
wire ff_vram_address_16_9;
wire n1680_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1515_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_6),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[13]),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT4 n378_s0 (
    .F(n378_3),
    .I0(ff_bus_wdata[4]),
    .I1(n378_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n378_s0.INIT=16'h3CAA;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(n380_6),
    .I2(w_cpu_vram_address[10]),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[1]),
    .I1(n381_6),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[3]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1636_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n1664_s0 (
    .F(n1664_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1664_s0.INIT=16'h1000;
  LUT4 n1672_s0 (
    .F(n1672_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1672_s0.INIT=16'h4000;
  LUT4 n1686_s0 (
    .F(n1686_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1686_s0.INIT=16'h8000;
  LUT4 n1694_s0 (
    .F(n1694_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s0.INIT=16'h0100;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1701_s0.INIT=16'h1000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1709_s0.INIT=16'h4000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1717_s0.INIT=16'h8000;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s0.INIT=16'h8000;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(w_register_write),
    .I1(n881_3),
    .I2(w_palette_valid),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n881_s0.INIT=16'h4000;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(n919_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(n920_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_4),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(w_status_border_position[7]),
    .I1(n959_44),
    .I2(n959_39),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s23.INIT=16'hBBB0;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(w_status_border_position[6]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n960_37) 
);
defparam n960_s22.INIT=16'hBBB0;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(w_status_border_position[5]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n961_39) 
);
defparam n961_s22.INIT=16'hBBB0;
  LUT4 n962_s21 (
    .F(n962_35),
    .I0(w_status_border_position[4]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n962_36) 
);
defparam n962_s21.INIT=16'hBBB0;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(w_status_border_position[3]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n963_40) 
);
defparam n963_s23.INIT=16'hBBB0;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hBBB0;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(ff_status_register_pointer[1]),
    .I1(n966_42),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hBBF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1639_4),
    .I1(n1721_4),
    .I2(ff_not_increment),
    .I3(n96_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1653_4),
    .I1(n1680_4),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[4]),
    .I2(n1061_11),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h80FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(n1061_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1195_7) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT3 n1064_s4 (
    .F(n1064_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1064_14),
    .I2(n1061_20) 
);
defparam n1064_s4.INIT=8'h3A;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n203_4) 
);
defparam n200_s1.INIT=16'h8000;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT3 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4) 
);
defparam n377_s1.INIT=8'h80;
  LUT2 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n379_4) 
);
defparam n378_s1.INIT=4'h8;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(n382_4) 
);
defparam n379_s1.INIT=16'h8000;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT3 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4) 
);
defparam n384_s1.INIT=8'h80;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4) 
);
defparam n385_s1.INIT=4'h8;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT3 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n387_s1.INIT=8'h80;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(n379_4),
    .I3(n391_6) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[14]),
    .I1(n379_4),
    .I2(n391_6),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(n379_4),
    .I1(n391_6),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s1.INIT=16'h0100;
  LUT3 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n919_s1.INIT=8'h80;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n959_40),
    .I1(ff_status_register_pointer[0]),
    .I2(n959_41),
    .I3(ff_status_register_pointer[2]) 
);
defparam n959_s25.INIT=16'h770F;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_38),
    .I1(n960_39),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s23.INIT=16'h53FC;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[2]),
    .I2(n961_40),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s23.INIT=16'h0ECC;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(n962_37),
    .I1(n962_38),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s22.INIT=16'h53FC;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(n963_41),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s24.INIT=16'h32F3;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(n964_37),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n964_s23.INIT=16'hC53F;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(n965_43) 
);
defparam n965_s24.INIT=16'h00E3;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=16'h0305;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1680_4),
    .I1(n1653_4),
    .I2(n1515_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT3 n1061_s5 (
    .F(n1061_11),
    .I0(n1061_20),
    .I1(n1061_13),
    .I2(n1061_14) 
);
defparam n1061_s5.INIT=8'h40;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[4]),
    .I1(reg_interrupt_line[4]),
    .I2(n1064_15),
    .I3(ff_v_active_8) 
);
defparam n1064_s5.INIT=16'h9000;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s6.INIT=16'h9009;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(n1061_20),
    .I1(w_screen_pos_y[1]),
    .I2(reg_interrupt_line[1]),
    .I3(n1064_16) 
);
defparam n1064_s7.INIT=16'h4100;
  LUT4 n1064_s8 (
    .F(n1064_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1064_s8.INIT=16'h0100;
  LUT3 n391_s3 (
    .F(n391_6),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]) 
);
defparam n391_s3.INIT=8'h80;
  LUT3 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n959_s26.INIT=8'h35;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_frame_interrupt),
    .I2(n959_42),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=16'hF0BB;
  LUT3 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n960_s24.INIT=8'h35;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_x[6]),
    .I1(w_sprite_collision),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n960_s25.INIT=16'h50FC;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n961_s24.INIT=16'h305F;
  LUT3 n962_s23 (
    .F(n962_37),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n962_s23.INIT=8'h35;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_x[4]),
    .I1(w_status_border_detect),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s24.INIT=16'h5FC0;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n963_s25.INIT=16'h305F;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'h3A;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s25.INIT=16'h305F;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(n1061_15),
    .I3(ff_v_active_8) 
);
defparam n1061_s7.INIT=16'h1000;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(n1061_16),
    .I3(n1061_17) 
);
defparam n1061_s8.INIT=16'h4000;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT3 n959_s28 (
    .F(n959_42),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s28.INIT=8'h35;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s9.INIT=16'h0100;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1061_s10.INIT=16'h0001;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(n1061_18),
    .I3(w_screen_pos_y[6]) 
);
defparam n1061_s11.INIT=16'h1000;
  LUT4 n1061_s12 (
    .F(n1061_18),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s12.INIT=16'h1000;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s29.INIT=16'h0004;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s2.INIT=8'h80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT3 n381_s2 (
    .F(n381_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4) 
);
defparam n381_s2.INIT=8'h80;
  LUT4 n380_s2 (
    .F(n380_6),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n383_4) 
);
defparam n380_s2.INIT=16'h8000;
  LUT3 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_16_s5.INIT=8'hE0;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1061_s13 (
    .F(n1061_20),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam n1061_s13.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(n879_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n443_7;
wire w_h_count_end_12;
wire n138_4;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_8;
wire n423_9;
wire n422_8;
wire n421_8;
wire n420_8;
wire n420_9;
wire n162_8;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n94_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n138_5;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n421_9;
wire n379_7;
wire n379_8;
wire n379_9;
wire n379_10;
wire ff_v_active_9;
wire ff_interleaving_page_11;
wire ff_v_active_11;
wire n160_10;
wire n162_10;
wire n54_10;
wire n95_10;
wire n97_10;
wire n58_10;
wire n59_9;
wire ff_blink_counter_3_14;
wire n94_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(n138_4) 
);
defparam n138_s0.INIT=8'h10;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_11),
    .I1(n379_4),
    .I2(n264_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n379_12),
    .I1(ff_blink_counter_3_9),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'hFF80;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_8),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h0007;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n422_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[0]) 
);
defparam n422_s2.INIT=16'h1001;
  LUT2 n421_s2 (
    .F(n421_7),
    .I0(ff_blink_counter_3_10),
    .I1(n421_8) 
);
defparam n421_s2.INIT=4'h1;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0130;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n443_s2 (
    .F(n443_7),
    .I0(ff_blink_counter_3_10),
    .I1(ff_interleaving_page) 
);
defparam n443_s2.INIT=4'hB;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_v_count[0]),
    .I2(n138_5),
    .I3(w_h_count_end_12) 
);
defparam n138_s1.INIT=16'h4000;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y[0]),
    .I3(w_screen_pos_y[1]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=16'h1000;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n420_8),
    .I1(ff_interleaving_page_10),
    .I2(n423_9),
    .I3(n423_8) 
);
defparam ff_interleaving_page_s4.INIT=16'hDF00;
  LUT4 n423_s3 (
    .F(n423_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n423_s3.INIT=16'h0001;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'h35;
  LUT4 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n423_8) 
);
defparam n422_s3.INIT=16'h3500;
  LUT4 n421_s3 (
    .F(n421_8),
    .I0(n421_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n421_s3.INIT=16'h03FE;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'h53;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n97_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_h_count[4]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(n379_7),
    .I2(w_v_count[3]),
    .I3(n379_8) 
);
defparam n379_s2.INIT=16'h1000;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n379_9),
    .I3(n379_10) 
);
defparam n379_s3.INIT=16'h1000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'hDFFB;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT2 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=4'h1;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[1]),
    .I2(ff_interleaving_page_11),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h0FEE;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n421_s4.INIT=16'h0305;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n379_s5.INIT=16'h0001;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[5]) 
);
defparam n379_s6.INIT=16'h1000;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[4]) 
);
defparam n379_s7.INIT=16'hF800;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h2B;
  LUT2 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[6]),
    .I1(reg_blink_period[5]) 
);
defparam ff_interleaving_page_s6.INIT=4'h1;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s7.INIT=16'h0004;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n379_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'hFF80;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n95_10),
    .I3(ff_half_count[10]) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s8.INIT=4'h8;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_7),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  n122_4,
  reg_display_on,
  w_screen_v_active,
  ff_screen_h_active_9,
  reg_left_mask,
  n1836_99,
  w_next_1_8,
  n426_5,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_sprite_mode2_4,
  n1333_19,
  reg_scroll_planes,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n553_30,
  w_screen_mode_3_3,
  n2017_4,
  n2017_5,
  n835_23,
  ff_next_vram1_7_9,
  n2017_6,
  n1753_5,
  n1484_11,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input n122_4;
input reg_display_on;
input w_screen_v_active;
input ff_screen_h_active_9;
input reg_left_mask;
input n1836_99;
input w_next_1_8;
input n426_5;
input ff_interleaving_page;
input reg_interleaving_mode;
input w_sprite_mode2_4;
input n1333_19;
input reg_scroll_planes;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n553_30;
output w_screen_mode_3_3;
output n2017_4;
output n2017_5;
output n835_23;
output ff_next_vram1_7_9;
output n2017_6;
output n1753_5;
output n1484_11;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n825_2;
wire n826_2;
wire n827_2;
wire n828_2;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n811_6;
wire n811_7;
wire n812_6;
wire n812_7;
wire n841_28;
wire n842_28;
wire n843_28;
wire n844_28;
wire n1754_2;
wire n1500_4;
wire n1501_4;
wire n1502_4;
wire n1503_4;
wire n1753_3;
wire n1802_5;
wire n1803_4;
wire n1804_4;
wire n1805_4;
wire n829_29;
wire n830_29;
wire n831_29;
wire n832_29;
wire n833_22;
wire n834_22;
wire n835_22;
wire n836_22;
wire n837_30;
wire n838_29;
wire n839_29;
wire n840_29;
wire n853_25;
wire n854_25;
wire n855_25;
wire n856_25;
wire n857_26;
wire n858_24;
wire n859_24;
wire n860_24;
wire n1099_17;
wire n1100_16;
wire n1101_16;
wire n1102_16;
wire n1103_18;
wire n1104_18;
wire n1105_18;
wire n1106_18;
wire n1107_17;
wire n1108_17;
wire n1109_17;
wire n1110_17;
wire n1111_18;
wire n1112_17;
wire n1113_17;
wire n1114_17;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1119_13;
wire n1120_13;
wire n1121_13;
wire n1122_13;
wire n1123_14;
wire n1124_14;
wire n1125_14;
wire n1126_14;
wire n1127_17;
wire n1128_15;
wire n1129_15;
wire n1130_15;
wire n1131_14;
wire n1132_14;
wire n1133_14;
wire n1134_14;
wire n1472_29;
wire n1473_29;
wire n1474_29;
wire n1475_29;
wire n1476_23;
wire n1477_23;
wire n1478_23;
wire n1479_23;
wire ff_next_vram6_7_7;
wire ff_next_vram6_3_8;
wire ff_screen_h_in_active_9;
wire n730_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire n745_10;
wire n746_10;
wire ff_next_vram7_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram5_3_8;
wire ff_next_vram7_7_8;
wire n183_7;
wire n182_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n547_6;
wire n140_8;
wire n139_7;
wire n138_7;
wire n258_9;
wire n1480_5;
wire n1480_6;
wire n1480_7;
wire n1481_5;
wire n1481_6;
wire n1482_5;
wire n1482_6;
wire n1483_5;
wire n1483_6;
wire n1484_6;
wire n1485_6;
wire n1486_5;
wire n1487_5;
wire n1488_5;
wire n1489_5;
wire n1490_5;
wire n1491_5;
wire n1492_5;
wire n1493_5;
wire n1494_5;
wire n1495_5;
wire n1496_5;
wire n1497_5;
wire n1498_5;
wire n1499_5;
wire n1500_6;
wire n1501_6;
wire n1502_6;
wire n1503_6;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1509_5;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1753_4;
wire n829_30;
wire n830_30;
wire n831_30;
wire n832_30;
wire n833_23;
wire n833_24;
wire n834_23;
wire n834_24;
wire n835_24;
wire n836_23;
wire n836_24;
wire n837_31;
wire n838_30;
wire n839_30;
wire n840_30;
wire n853_26;
wire n1099_18;
wire n1099_19;
wire n1099_20;
wire n1099_21;
wire n1100_17;
wire n1100_18;
wire n1100_19;
wire n1101_17;
wire n1101_18;
wire n1102_17;
wire n1102_18;
wire n1102_19;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1104_21;
wire n1105_19;
wire n1105_20;
wire n1105_21;
wire n1106_19;
wire n1106_20;
wire n1106_21;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_18;
wire n1109_19;
wire n1110_18;
wire n1110_19;
wire n1111_19;
wire n1112_18;
wire n1113_18;
wire n1114_18;
wire n1115_14;
wire n1115_15;
wire n1116_14;
wire n1117_14;
wire n1118_14;
wire n1119_14;
wire n1120_14;
wire n1121_14;
wire n1122_14;
wire n1123_15;
wire n1124_15;
wire n1125_15;
wire n1126_15;
wire n1472_30;
wire n1473_30;
wire n1474_30;
wire n1475_30;
wire n1476_24;
wire n1476_25;
wire n1477_24;
wire n1477_25;
wire n1478_24;
wire n1478_25;
wire n1479_24;
wire n1479_25;
wire ff_pos_x_5_9;
wire ff_screen_h_in_active_10;
wire ff_screen_h_in_active_11;
wire ff_screen_h_in_active_12;
wire n730_11;
wire n730_12;
wire n730_13;
wire n731_11;
wire n731_12;
wire n732_11;
wire n732_12;
wire n733_11;
wire n733_12;
wire n734_11;
wire n734_13;
wire n734_14;
wire n735_11;
wire n735_12;
wire n735_13;
wire n736_11;
wire n736_12;
wire n736_13;
wire n737_11;
wire n737_12;
wire n737_13;
wire n737_14;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n740_13;
wire n741_12;
wire n741_13;
wire n742_11;
wire n742_12;
wire n742_13;
wire n743_11;
wire n743_12;
wire n743_13;
wire n744_11;
wire n744_12;
wire n744_13;
wire n745_11;
wire n745_12;
wire n746_11;
wire n746_12;
wire ff_next_vram1_7_10;
wire ff_next_vram1_7_11;
wire ff_next_vram2_7_9;
wire ff_next_vram3_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram5_7_10;
wire ff_next_vram4_3_9;
wire n181_8;
wire n180_8;
wire n547_7;
wire n547_8;
wire n547_9;
wire n140_9;
wire n258_10;
wire w_screen_mode_3_5;
wire w_screen_mode_3_6;
wire n1480_8;
wire n1480_9;
wire n1481_7;
wire n1482_7;
wire n1483_7;
wire n1484_7;
wire n1484_8;
wire n1485_7;
wire n1485_8;
wire n1486_6;
wire n1486_7;
wire n1487_6;
wire n1487_7;
wire n1488_6;
wire n1489_6;
wire n1490_6;
wire n1491_6;
wire n1492_6;
wire n1492_7;
wire n1493_6;
wire n1493_7;
wire n1494_6;
wire n1494_7;
wire n1495_6;
wire n1495_7;
wire n1496_6;
wire n1497_6;
wire n1498_6;
wire n1498_7;
wire n1499_6;
wire n1500_7;
wire n1504_6;
wire n1505_6;
wire n1506_6;
wire n1507_6;
wire n1508_6;
wire n1508_7;
wire n1509_6;
wire n1509_7;
wire n1510_6;
wire n1510_7;
wire n1511_6;
wire n1511_7;
wire n1512_6;
wire n1513_6;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1516_7;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n1520_6;
wire n1521_6;
wire n1522_6;
wire n1523_6;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1525_7;
wire n1526_6;
wire n1526_7;
wire n1527_6;
wire n1527_7;
wire n1528_6;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1532_7;
wire n1533_6;
wire n1534_6;
wire n1534_7;
wire n1535_6;
wire n1535_7;
wire n829_31;
wire n831_31;
wire n835_25;
wire n837_32;
wire n838_31;
wire n839_31;
wire n840_31;
wire n1099_22;
wire n1099_23;
wire n1099_24;
wire n1100_20;
wire n1101_19;
wire n1101_20;
wire n1102_20;
wire n1103_22;
wire n1104_22;
wire n1105_22;
wire n1106_22;
wire n1107_20;
wire n1476_27;
wire n1476_28;
wire n1477_26;
wire n1478_26;
wire n1479_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_13;
wire ff_screen_h_in_active_14;
wire n730_14;
wire n730_15;
wire n730_16;
wire n730_17;
wire n731_13;
wire n731_14;
wire n732_13;
wire n732_14;
wire n732_15;
wire n733_13;
wire n733_14;
wire n733_15;
wire n734_16;
wire n734_17;
wire n734_18;
wire n734_20;
wire n734_21;
wire n735_14;
wire n735_15;
wire n735_16;
wire n735_17;
wire n735_18;
wire n736_14;
wire n736_15;
wire n736_16;
wire n737_15;
wire n737_16;
wire n737_17;
wire n737_18;
wire n737_19;
wire n737_21;
wire n738_14;
wire n738_15;
wire n739_14;
wire n739_15;
wire n739_16;
wire n739_17;
wire n740_14;
wire n740_15;
wire n740_17;
wire n740_18;
wire n741_14;
wire n741_15;
wire n741_16;
wire n741_17;
wire n741_18;
wire n741_19;
wire n742_15;
wire n743_14;
wire n743_15;
wire n743_16;
wire n744_14;
wire n745_13;
wire n745_14;
wire n746_13;
wire n746_14;
wire ff_next_vram1_7_12;
wire ff_next_vram1_7_13;
wire n547_10;
wire n258_11;
wire n258_12;
wire n1480_11;
wire n1481_9;
wire n1482_9;
wire n1483_9;
wire n1484_9;
wire n1485_9;
wire n1488_7;
wire n1489_7;
wire n1490_7;
wire n1491_7;
wire n1492_8;
wire n1492_9;
wire n1493_8;
wire n1494_8;
wire n1494_9;
wire n1495_8;
wire n1495_9;
wire n1496_7;
wire n1497_7;
wire n1499_7;
wire n1500_8;
wire n1504_7;
wire n1505_7;
wire n1506_7;
wire n1507_7;
wire n1508_8;
wire n1509_8;
wire n1510_8;
wire n1511_8;
wire n1512_7;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_8;
wire n1517_8;
wire n1518_8;
wire n1518_9;
wire n1519_8;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_8;
wire n1524_9;
wire n1525_8;
wire n1525_9;
wire n1526_8;
wire n1526_9;
wire n1527_8;
wire n1527_9;
wire n1532_8;
wire n1533_7;
wire n1534_8;
wire n1535_8;
wire n1099_25;
wire n1476_29;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire n731_15;
wire n732_16;
wire n733_16;
wire n733_17;
wire n734_23;
wire n735_20;
wire n736_17;
wire n737_22;
wire n737_23;
wire n738_16;
wire n738_17;
wire n739_18;
wire n740_19;
wire n740_20;
wire n741_20;
wire n742_16;
wire n742_17;
wire n744_15;
wire n746_15;
wire n738_18;
wire ff_next_vram1_3_10;
wire ff_next_vram2_3_12;
wire ff_next_vram0_7_9;
wire n1801_10;
wire ff_pattern7_7_7;
wire w_screen_mode_3_8;
wire n735_22;
wire n734_25;
wire n745_17;
wire n734_27;
wire n1802_8;
wire n1798_9;
wire n1799_9;
wire n1800_9;
wire n1801_12;
wire ff_next_vram4_3_11;
wire n742_19;
wire n734_29;
wire ff_next_vram2_3_14;
wire ff_next_vram2_7_12;
wire n740_22;
wire n1485_11;
wire n1483_11;
wire n1482_11;
wire n1481_11;
wire n1480_13;
wire n547_13;
wire n1476_31;
wire n1535_10;
wire n1534_10;
wire n1533_9;
wire n1532_10;
wire n1531_8;
wire n1530_8;
wire n1529_8;
wire n1528_8;
wire n1527_11;
wire n1526_11;
wire n1525_11;
wire n1524_11;
wire n1523_9;
wire n1522_9;
wire n1521_9;
wire n1520_9;
wire n1519_10;
wire n1518_11;
wire n1517_10;
wire n1516_10;
wire n1515_9;
wire n1514_9;
wire n1513_9;
wire n1512_9;
wire n1511_10;
wire n1510_10;
wire n1509_10;
wire n1508_10;
wire n1507_9;
wire n1506_9;
wire n1505_9;
wire n1504_9;
wire n1499_9;
wire n1498_9;
wire n1497_9;
wire n1496_9;
wire n1495_11;
wire n1494_11;
wire n1493_10;
wire n1492_11;
wire n1491_9;
wire n1490_9;
wire n1489_9;
wire n1488_9;
wire n1487_9;
wire n1486_9;
wire n1485_13;
wire n1484_13;
wire n1483_13;
wire n1482_13;
wire n1481_13;
wire n1480_15;
wire n1503_8;
wire n1502_8;
wire n1501_8;
wire n1500_10;
wire ff_next_vram2_7_14;
wire n737_25;
wire n734_31;
wire ff_next_vram5_7_12;
wire n741_22;
wire n184_10;
wire ff_pos_x_5_14;
wire n730_20;
wire ff_next_vram0_7_11;
wire n736_20;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n314_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n811_9;
wire n812_9;
wire n841_30;
wire n842_30;
wire n843_30;
wire n844_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n843_s28 (
    .F(n827_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n843_s28.INIT=8'hCA;
  LUT3 n844_s28 (
    .F(n828_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n844_s28.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n811_s6 (
    .F(n811_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s6.INIT=8'hCA;
  LUT3 n811_s7 (
    .F(n811_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s7.INIT=8'hCA;
  LUT3 n812_s6 (
    .F(n812_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s6.INIT=8'hCA;
  LUT3 n812_s7 (
    .F(n812_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s7.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n553_30) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30) 
);
defparam n842_s27.INIT=8'hCA;
  LUT3 n843_s27 (
    .F(n843_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n553_30) 
);
defparam n843_s27.INIT=8'hCA;
  LUT3 n844_s27 (
    .F(n844_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30) 
);
defparam n844_s27.INIT=8'hCA;
  LUT2 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_8) 
);
defparam w_screen_mode_3_s.INIT=4'hE;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n2017_s0 (
    .F(n1754_2),
    .I0(n2017_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2017_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2017_s0.INIT=16'hD000;
  LUT4 n1500_s1 (
    .F(n1500_4),
    .I0(n1500_10),
    .I1(n1500_6),
    .I2(n1484_11),
    .I3(n1480_6) 
);
defparam n1500_s1.INIT=16'hEEF0;
  LUT4 n1501_s1 (
    .F(n1501_4),
    .I0(n1501_8),
    .I1(n1501_6),
    .I2(n1485_11),
    .I3(n1480_6) 
);
defparam n1501_s1.INIT=16'hEEF0;
  LUT4 n1502_s1 (
    .F(n1502_4),
    .I0(n1502_8),
    .I1(n1502_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1480_6) 
);
defparam n1502_s1.INIT=16'hEEF0;
  LUT4 n1503_s1 (
    .F(n1503_4),
    .I0(n1503_8),
    .I1(n1503_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1480_6) 
);
defparam n1503_s1.INIT=16'hEEF0;
  LUT4 n1753_s0 (
    .F(n1753_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1753_4),
    .I3(reg_display_on) 
);
defparam n1753_s0.INIT=16'hEF00;
  LUT3 n1802_s2 (
    .F(n1802_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1802_8) 
);
defparam n1802_s2.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1802_8) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1802_8) 
);
defparam n1804_s1.INIT=8'hCA;
  LUT3 n1805_s1 (
    .F(n1805_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1802_8) 
);
defparam n1805_s1.INIT=8'hCA;
  LUT4 n829_s21 (
    .F(n829_29),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_screen_mode_3_3),
    .I3(n829_30) 
);
defparam n829_s21.INIT=16'h80FF;
  LUT4 n830_s21 (
    .F(n830_29),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_3_3),
    .I3(n830_30) 
);
defparam n830_s21.INIT=16'h80FF;
  LUT3 n831_s21 (
    .F(n831_29),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n831_30) 
);
defparam n831_s21.INIT=8'h8F;
  LUT4 n832_s21 (
    .F(n832_29),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_3_3),
    .I3(n832_30) 
);
defparam n832_s21.INIT=16'h80FF;
  LUT4 n833_s18 (
    .F(n833_22),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n833_23),
    .I3(n833_24) 
);
defparam n833_s18.INIT=16'hC100;
  LUT4 n834_s18 (
    .F(n834_22),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n834_23),
    .I3(n834_24) 
);
defparam n834_s18.INIT=16'hC100;
  LUT3 n835_s18 (
    .F(n835_22),
    .I0(n835_23),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n835_24) 
);
defparam n835_s18.INIT=8'hD0;
  LUT4 n836_s18 (
    .F(n836_22),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n836_23),
    .I3(n836_24) 
);
defparam n836_s18.INIT=16'hC100;
  LUT3 n837_s24 (
    .F(n837_30),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n837_31) 
);
defparam n837_s24.INIT=8'h8F;
  LUT3 n838_s23 (
    .F(n838_29),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n838_30) 
);
defparam n838_s23.INIT=8'h8F;
  LUT3 n839_s23 (
    .F(n839_29),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n839_30) 
);
defparam n839_s23.INIT=8'h8F;
  LUT3 n840_s23 (
    .F(n840_29),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n840_30) 
);
defparam n840_s23.INIT=8'h8F;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(n853_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n553_30) 
);
defparam n853_s19.INIT=16'hF444;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(n853_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n553_30) 
);
defparam n854_s19.INIT=16'hF444;
  LUT4 n855_s19 (
    .F(n855_25),
    .I0(n853_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n553_30) 
);
defparam n855_s19.INIT=16'hF444;
  LUT4 n856_s19 (
    .F(n856_25),
    .I0(n853_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n553_30) 
);
defparam n856_s19.INIT=16'hF444;
  LUT3 n857_s22 (
    .F(n857_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n553_30) 
);
defparam n857_s22.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n553_30) 
);
defparam n858_s20.INIT=8'hAC;
  LUT3 n859_s20 (
    .F(n859_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n553_30) 
);
defparam n859_s20.INIT=8'hAC;
  LUT3 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n553_30) 
);
defparam n860_s20.INIT=8'hAC;
  LUT4 n1099_s13 (
    .F(n1099_17),
    .I0(n1099_18),
    .I1(n1099_19),
    .I2(n1099_20),
    .I3(n1099_21) 
);
defparam n1099_s13.INIT=16'h0007;
  LUT4 n1100_s12 (
    .F(n1100_16),
    .I0(n1099_18),
    .I1(n1100_17),
    .I2(n1100_18),
    .I3(n1100_19) 
);
defparam n1100_s12.INIT=16'h0007;
  LUT3 n1101_s12 (
    .F(n1101_16),
    .I0(n1101_17),
    .I1(n1101_18),
    .I2(ff_phase[2]) 
);
defparam n1101_s12.INIT=8'hCA;
  LUT4 n1102_s12 (
    .F(n1102_16),
    .I0(n1099_18),
    .I1(n1102_17),
    .I2(n1102_18),
    .I3(n1102_19) 
);
defparam n1102_s12.INIT=16'h0007;
  LUT4 n1103_s14 (
    .F(n1103_18),
    .I0(ff_phase[2]),
    .I1(n1103_19),
    .I2(n1103_20),
    .I3(n1103_21) 
);
defparam n1103_s14.INIT=16'h000D;
  LUT4 n1104_s14 (
    .F(n1104_18),
    .I0(ff_phase[2]),
    .I1(n1104_19),
    .I2(n1104_20),
    .I3(n1104_21) 
);
defparam n1104_s14.INIT=16'h000D;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(ff_phase[2]),
    .I1(n1105_19),
    .I2(n1105_20),
    .I3(n1105_21) 
);
defparam n1105_s14.INIT=16'h000D;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(ff_phase[2]),
    .I1(n1106_19),
    .I2(n1106_20),
    .I3(n1106_21) 
);
defparam n1106_s14.INIT=16'hFFF8;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'hC5;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'hC5;
  LUT3 n1109_s13 (
    .F(n1109_17),
    .I0(n1109_18),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s13.INIT=8'hC5;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(n1110_18),
    .I1(n1110_19),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'hC5;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1111_19),
    .I2(ff_phase[2]) 
);
defparam n1111_s14.INIT=8'hCA;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'hCA;
  LUT3 n1113_s13 (
    .F(n1113_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1113_18),
    .I2(ff_phase[2]) 
);
defparam n1113_s13.INIT=8'hCA;
  LUT3 n1114_s13 (
    .F(n1114_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1114_18),
    .I2(ff_phase[2]) 
);
defparam n1114_s13.INIT=8'hCA;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[7]),
    .I2(n1115_15),
    .I3(ff_phase[1]) 
);
defparam n1115_s9.INIT=16'h4F44;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[6]),
    .I2(n1116_14),
    .I3(ff_phase[1]) 
);
defparam n1116_s9.INIT=16'h4F44;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[5]),
    .I2(n1117_14),
    .I3(ff_phase[1]) 
);
defparam n1117_s9.INIT=16'h4F44;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[4]),
    .I2(n1118_14),
    .I3(ff_phase[1]) 
);
defparam n1118_s9.INIT=16'h4F44;
  LUT4 n1119_s9 (
    .F(n1119_13),
    .I0(n553_30),
    .I1(n1119_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1119_s9.INIT=16'hBF30;
  LUT4 n1120_s9 (
    .F(n1120_13),
    .I0(n1120_14),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1120_s9.INIT=16'hCACC;
  LUT4 n1121_s9 (
    .F(n1121_13),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(n553_30),
    .I2(n1121_14),
    .I3(ff_phase[1]) 
);
defparam n1121_s9.INIT=16'hBCAA;
  LUT4 n1122_s9 (
    .F(n1122_13),
    .I0(n1122_14),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1122_s9.INIT=16'hC5CC;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n1123_15),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hA3;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n1124_15),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hA3;
  LUT3 n1125_s10 (
    .F(n1125_14),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n1125_15),
    .I2(ff_phase[1]) 
);
defparam n1125_s10.INIT=8'hA3;
  LUT3 n1126_s10 (
    .F(n1126_14),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n1126_15),
    .I2(ff_phase[1]) 
);
defparam n1126_s10.INIT=8'hA3;
  LUT4 n1127_s13 (
    .F(n1127_17),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s13.INIT=16'hCACC;
  LUT4 n1128_s11 (
    .F(n1128_15),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s11.INIT=16'hCACC;
  LUT4 n1129_s11 (
    .F(n1129_15),
    .I0(n811_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1129_s11.INIT=16'hCACC;
  LUT4 n1130_s11 (
    .F(n1130_15),
    .I0(n812_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1130_s11.INIT=16'hCACC;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(n853_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF044;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(n853_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF044;
  LUT4 n1133_s10 (
    .F(n1133_14),
    .I0(n853_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1133_s10.INIT=16'hF044;
  LUT4 n1134_s10 (
    .F(n1134_14),
    .I0(n853_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1134_s10.INIT=16'hF044;
  LUT3 n1472_s21 (
    .F(n1472_29),
    .I0(reg_backdrop_color[3]),
    .I1(w_screen_mode_3_3),
    .I2(n1472_30) 
);
defparam n1472_s21.INIT=8'h8F;
  LUT3 n1473_s21 (
    .F(n1473_29),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_3_3),
    .I2(n1473_30) 
);
defparam n1473_s21.INIT=8'h8F;
  LUT3 n1474_s21 (
    .F(n1474_29),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_3_3),
    .I2(n1474_30) 
);
defparam n1474_s21.INIT=8'h8F;
  LUT3 n1475_s21 (
    .F(n1475_29),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_3_3),
    .I2(n1475_30) 
);
defparam n1475_s21.INIT=8'h8F;
  LUT4 n1476_s19 (
    .F(n1476_23),
    .I0(n1476_24),
    .I1(n1476_25),
    .I2(w_screen_mode[3]),
    .I3(n1476_31) 
);
defparam n1476_s19.INIT=16'h35CC;
  LUT4 n1477_s19 (
    .F(n1477_23),
    .I0(n1477_24),
    .I1(n1477_25),
    .I2(n1485_11),
    .I3(n1476_31) 
);
defparam n1477_s19.INIT=16'hBBF0;
  LUT4 n1478_s19 (
    .F(n1478_23),
    .I0(n1478_24),
    .I1(n1478_25),
    .I2(w_screen_mode[3]),
    .I3(n1476_31) 
);
defparam n1478_s19.INIT=16'h3533;
  LUT4 n1479_s19 (
    .F(n1479_23),
    .I0(n1479_24),
    .I1(n1479_25),
    .I2(w_screen_mode[3]),
    .I3(n1476_31) 
);
defparam n1479_s19.INIT=16'h3533;
  LUT2 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_7),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s3.INIT=4'h4;
  LUT2 ff_next_vram6_3_s4 (
    .F(ff_next_vram6_3_8),
    .I0(n853_26),
    .I1(ff_next_vram6_7_7) 
);
defparam ff_next_vram6_3_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_screen_h_in_active_11),
    .I2(ff_screen_h_in_active_12),
    .I3(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hCAFF;
  LUT4 n730_s6 (
    .F(n730_10),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n730_12),
    .I3(n730_13) 
);
defparam n730_s6.INIT=16'hFFF4;
  LUT4 n731_s6 (
    .F(n731_10),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n731_11),
    .I3(n731_12) 
);
defparam n731_s6.INIT=16'hF4FF;
  LUT2 n732_s6 (
    .F(n732_10),
    .I0(n732_11),
    .I1(n732_12) 
);
defparam n732_s6.INIT=4'hB;
  LUT4 n733_s6 (
    .F(n733_10),
    .I0(n733_11),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n733_12) 
);
defparam n733_s6.INIT=16'h40FF;
  LUT4 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(n734_27),
    .I2(n734_13),
    .I3(n734_14) 
);
defparam n734_s6.INIT=16'hF4FF;
  LUT4 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(n734_27),
    .I2(n735_12),
    .I3(n735_13) 
);
defparam n735_s6.INIT=16'hF4FF;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_11),
    .I1(n736_12),
    .I2(n734_27),
    .I3(n736_13) 
);
defparam n736_s6.INIT=16'hB0FF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(n737_12),
    .I2(n737_13),
    .I3(n737_14) 
);
defparam n737_s6.INIT=16'hF2FF;
  LUT4 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(n738_12),
    .I2(n734_27),
    .I3(n738_13) 
);
defparam n738_s6.INIT=16'hB0FF;
  LUT4 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(ff_next_vram0_7_9),
    .I2(n739_12),
    .I3(n739_13) 
);
defparam n739_s6.INIT=16'hF4FF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n740_11),
    .I1(ff_next_vram0_7_9),
    .I2(n740_12),
    .I3(n740_13) 
);
defparam n740_s6.INIT=16'hF4FF;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n741_22),
    .I1(n741_12),
    .I2(ff_next_vram0_7_9),
    .I3(n741_13) 
);
defparam n741_s6.INIT=16'hB0FF;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n742_11),
    .I1(n734_27),
    .I2(n742_12),
    .I3(n742_13) 
);
defparam n742_s6.INIT=16'h4FFF;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n743_11),
    .I1(ff_next_vram0_7_9),
    .I2(n743_12),
    .I3(n743_13) 
);
defparam n743_s6.INIT=16'h4FFF;
  LUT4 n744_s6 (
    .F(n744_10),
    .I0(n744_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n744_12),
    .I3(n744_13) 
);
defparam n744_s6.INIT=16'hFFF4;
  LUT4 n745_s6 (
    .F(n745_10),
    .I0(n744_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n745_11),
    .I3(n745_12) 
);
defparam n745_s6.INIT=16'hFFF4;
  LUT4 n746_s6 (
    .F(n746_10),
    .I0(n744_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n746_11),
    .I3(n746_12) 
);
defparam n746_s6.INIT=16'hF4FF;
  LUT4 n553_s22 (
    .F(n553_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n553_s22.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(n553_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'hB0;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(n553_30),
    .I2(ff_next_vram1_7_10),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1F00;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=16'hF100;
  LUT3 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram7_3_7),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=8'hE0;
  LUT3 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(w_screen_mode_3_8),
    .I1(ff_next_vram1_7_9),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=8'h10;
  LUT3 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(ff_phase[1]),
    .I1(ff_next_vram5_7_12),
    .I2(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_7_s3.INIT=8'hE0;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(n835_23),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT3 ff_next_vram7_7_s3 (
    .F(ff_next_vram7_7_8),
    .I0(n553_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_8) 
);
defparam ff_next_vram7_7_s3.INIT=8'hB0;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n183_s2.INIT=8'h14;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(ff_screen_h_in_active_10),
    .I1(n181_8),
    .I2(ff_pos_x[3]) 
);
defparam n181_s2.INIT=8'h14;
  LUT3 n180_s2 (
    .F(n180_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[4]),
    .I2(n180_8) 
);
defparam n180_s2.INIT=8'h14;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_8),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n547_s1 (
    .F(n547_6),
    .I0(n547_7),
    .I1(n547_8),
    .I2(w_screen_mode_3_3),
    .I3(n547_9) 
);
defparam n547_s1.INIT=16'hF100;
  LUT2 n140_s3 (
    .F(n140_8),
    .I0(ff_phase[0]),
    .I1(n140_9) 
);
defparam n140_s3.INIT=4'h4;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n140_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n139_s2.INIT=8'h28;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9),
    .I3(ff_phase[2]) 
);
defparam n138_s2.INIT=16'h7080;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram1_7_9),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n258_10) 
);
defparam n258_s4.INIT=16'hE1FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_5) 
);
defparam w_screen_mode_3_s0.INIT=16'h1000;
  LUT2 n2017_s1 (
    .F(n2017_4),
    .I0(w_screen_mode_3_3),
    .I1(n2017_6) 
);
defparam n2017_s1.INIT=4'h1;
  LUT2 n2017_s2 (
    .F(n2017_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2017_s2.INIT=4'h8;
  LUT3 n1480_s2 (
    .F(n1480_5),
    .I0(ff_pattern1[7]),
    .I1(n1480_8),
    .I2(n1480_9) 
);
defparam n1480_s2.INIT=8'h3A;
  LUT2 n1480_s3 (
    .F(n1480_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1480_s3.INIT=4'h8;
  LUT4 n1480_s4 (
    .F(n1480_7),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[3]),
    .I2(n1480_13),
    .I3(n1480_6) 
);
defparam n1480_s4.INIT=16'h00F8;
  LUT3 n1481_s2 (
    .F(n1481_5),
    .I0(ff_pattern1[6]),
    .I1(n1481_7),
    .I2(n1480_9) 
);
defparam n1481_s2.INIT=8'h3A;
  LUT4 n1481_s3 (
    .F(n1481_6),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[2]),
    .I2(n1481_11),
    .I3(n1480_6) 
);
defparam n1481_s3.INIT=16'h00F8;
  LUT3 n1482_s2 (
    .F(n1482_5),
    .I0(ff_pattern1[5]),
    .I1(n1482_7),
    .I2(n1480_9) 
);
defparam n1482_s2.INIT=8'h3A;
  LUT4 n1482_s3 (
    .F(n1482_6),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[1]),
    .I2(n1482_11),
    .I3(n1480_6) 
);
defparam n1482_s3.INIT=16'h00F8;
  LUT3 n1483_s2 (
    .F(n1483_5),
    .I0(ff_pattern1[4]),
    .I1(n1483_7),
    .I2(n1480_9) 
);
defparam n1483_s2.INIT=8'h3A;
  LUT4 n1483_s3 (
    .F(n1483_6),
    .I0(w_screen_mode_3_3),
    .I1(reg_backdrop_color[0]),
    .I2(n1483_11),
    .I3(n1480_6) 
);
defparam n1483_s3.INIT=16'h00F8;
  LUT4 n1484_s3 (
    .F(n1484_6),
    .I0(n1484_7),
    .I1(n1484_8),
    .I2(ff_pattern1[3]),
    .I3(n1480_9) 
);
defparam n1484_s3.INIT=16'hBB0F;
  LUT4 n1485_s3 (
    .F(n1485_6),
    .I0(n1485_7),
    .I1(n1485_8),
    .I2(ff_pattern1[2]),
    .I3(n1480_9) 
);
defparam n1485_s3.INIT=16'hEEF0;
  LUT4 n1486_s2 (
    .F(n1486_5),
    .I0(n1486_6),
    .I1(n1486_7),
    .I2(ff_pattern1[1]),
    .I3(n1480_9) 
);
defparam n1486_s2.INIT=16'hBB0F;
  LUT4 n1487_s2 (
    .F(n1487_5),
    .I0(n1487_6),
    .I1(n1487_7),
    .I2(ff_pattern1[0]),
    .I3(n1480_9) 
);
defparam n1487_s2.INIT=16'hBB0F;
  LUT3 n1488_s2 (
    .F(n1488_5),
    .I0(n1488_6),
    .I1(ff_pattern2[7]),
    .I2(n1480_9) 
);
defparam n1488_s2.INIT=8'hA3;
  LUT3 n1489_s2 (
    .F(n1489_5),
    .I0(n1489_6),
    .I1(ff_pattern2[6]),
    .I2(n1480_9) 
);
defparam n1489_s2.INIT=8'hA3;
  LUT3 n1490_s2 (
    .F(n1490_5),
    .I0(n1490_6),
    .I1(ff_pattern2[5]),
    .I2(n1480_9) 
);
defparam n1490_s2.INIT=8'hA3;
  LUT3 n1491_s2 (
    .F(n1491_5),
    .I0(n1491_6),
    .I1(ff_pattern2[4]),
    .I2(n1480_9) 
);
defparam n1491_s2.INIT=8'h5C;
  LUT4 n1492_s2 (
    .F(n1492_5),
    .I0(n1492_6),
    .I1(n1492_7),
    .I2(ff_pattern2[3]),
    .I3(n1480_9) 
);
defparam n1492_s2.INIT=16'hBB0F;
  LUT4 n1493_s2 (
    .F(n1493_5),
    .I0(n1493_6),
    .I1(n1493_7),
    .I2(ff_pattern2[2]),
    .I3(n1480_9) 
);
defparam n1493_s2.INIT=16'hBB0F;
  LUT4 n1494_s2 (
    .F(n1494_5),
    .I0(n1494_6),
    .I1(n1494_7),
    .I2(ff_pattern2[1]),
    .I3(n1480_9) 
);
defparam n1494_s2.INIT=16'hBB0F;
  LUT4 n1495_s2 (
    .F(n1495_5),
    .I0(n1495_6),
    .I1(n1495_7),
    .I2(ff_pattern2[0]),
    .I3(n1480_9) 
);
defparam n1495_s2.INIT=16'hBB0F;
  LUT3 n1496_s2 (
    .F(n1496_5),
    .I0(ff_pattern3[7]),
    .I1(n1496_6),
    .I2(n1480_9) 
);
defparam n1496_s2.INIT=8'h3A;
  LUT3 n1497_s2 (
    .F(n1497_5),
    .I0(ff_pattern3[6]),
    .I1(n1497_6),
    .I2(n1480_9) 
);
defparam n1497_s2.INIT=8'h3A;
  LUT4 n1498_s2 (
    .F(n1498_5),
    .I0(n1498_6),
    .I1(n1498_7),
    .I2(ff_pattern3[5]),
    .I3(n1480_9) 
);
defparam n1498_s2.INIT=16'hEEF0;
  LUT3 n1499_s2 (
    .F(n1499_5),
    .I0(ff_pattern3[4]),
    .I1(n1499_6),
    .I2(n1480_9) 
);
defparam n1499_s2.INIT=8'h3A;
  LUT4 n1500_s3 (
    .F(n1500_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1500_7),
    .I3(n1480_9) 
);
defparam n1500_s3.INIT=16'hCA00;
  LUT4 n1501_s3 (
    .F(n1501_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1500_7),
    .I3(n1480_9) 
);
defparam n1501_s3.INIT=16'hCA00;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1500_7),
    .I3(n1480_9) 
);
defparam n1502_s3.INIT=16'hAC00;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1500_7),
    .I3(n1480_9) 
);
defparam n1503_s3.INIT=16'hAC00;
  LUT3 n1504_s2 (
    .F(n1504_5),
    .I0(n1504_6),
    .I1(ff_pattern4[7]),
    .I2(n1480_9) 
);
defparam n1504_s2.INIT=8'h5C;
  LUT3 n1505_s2 (
    .F(n1505_5),
    .I0(n1505_6),
    .I1(ff_pattern4[6]),
    .I2(n1480_9) 
);
defparam n1505_s2.INIT=8'h5C;
  LUT3 n1506_s2 (
    .F(n1506_5),
    .I0(n1506_6),
    .I1(ff_pattern4[5]),
    .I2(n1480_9) 
);
defparam n1506_s2.INIT=8'h5C;
  LUT3 n1507_s2 (
    .F(n1507_5),
    .I0(n1507_6),
    .I1(ff_pattern4[4]),
    .I2(n1480_9) 
);
defparam n1507_s2.INIT=8'h5C;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_6),
    .I1(n1508_7),
    .I2(ff_pattern4[3]),
    .I3(n1480_9) 
);
defparam n1508_s2.INIT=16'hEEF0;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_6),
    .I1(n1509_7),
    .I2(ff_pattern4[2]),
    .I3(n1480_9) 
);
defparam n1509_s2.INIT=16'hEEF0;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_6),
    .I1(n1510_7),
    .I2(ff_pattern4[1]),
    .I3(n1480_9) 
);
defparam n1510_s2.INIT=16'hEEF0;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(n1511_7),
    .I2(ff_pattern4[0]),
    .I3(n1480_9) 
);
defparam n1511_s2.INIT=16'hEEF0;
  LUT3 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(ff_pattern5[7]),
    .I2(n1480_9) 
);
defparam n1512_s2.INIT=8'hA3;
  LUT3 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern5[6]),
    .I2(n1480_9) 
);
defparam n1513_s2.INIT=8'h5C;
  LUT3 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(ff_pattern5[5]),
    .I2(n1480_9) 
);
defparam n1514_s2.INIT=8'hA3;
  LUT3 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(ff_pattern5[4]),
    .I2(n1480_9) 
);
defparam n1515_s2.INIT=8'h5C;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(n1516_7),
    .I2(ff_pattern5[3]),
    .I3(n1480_9) 
);
defparam n1516_s2.INIT=16'hEEF0;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern5[2]),
    .I3(n1480_9) 
);
defparam n1517_s2.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1518_7),
    .I2(ff_pattern5[1]),
    .I3(n1480_9) 
);
defparam n1518_s2.INIT=16'hEEF0;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1519_7),
    .I2(ff_pattern5[0]),
    .I3(n1480_9) 
);
defparam n1519_s2.INIT=16'hEEF0;
  LUT3 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(ff_pattern6[7]),
    .I2(n1480_9) 
);
defparam n1520_s2.INIT=8'h5C;
  LUT3 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(ff_pattern6[6]),
    .I2(n1480_9) 
);
defparam n1521_s2.INIT=8'hA3;
  LUT3 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(ff_pattern6[5]),
    .I2(n1480_9) 
);
defparam n1522_s2.INIT=8'h5C;
  LUT3 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(ff_pattern6[4]),
    .I2(n1480_9) 
);
defparam n1523_s2.INIT=8'hA3;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n1524_7),
    .I2(ff_pattern6[3]),
    .I3(n1480_9) 
);
defparam n1524_s2.INIT=16'hEEF0;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_6),
    .I1(n1525_7),
    .I2(ff_pattern6[2]),
    .I3(n1480_9) 
);
defparam n1525_s2.INIT=16'hEE0F;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_6),
    .I1(n1526_7),
    .I2(ff_pattern6[1]),
    .I3(n1480_9) 
);
defparam n1526_s2.INIT=16'hEEF0;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_6),
    .I1(n1527_7),
    .I2(ff_pattern6[0]),
    .I3(n1480_9) 
);
defparam n1527_s2.INIT=16'hEEF0;
  LUT3 n1528_s2 (
    .F(n1528_5),
    .I0(ff_pattern7[7]),
    .I1(n1528_6),
    .I2(n1480_9) 
);
defparam n1528_s2.INIT=8'h3A;
  LUT3 n1529_s2 (
    .F(n1529_5),
    .I0(ff_pattern7[6]),
    .I1(n1529_6),
    .I2(n1480_9) 
);
defparam n1529_s2.INIT=8'h3A;
  LUT3 n1530_s2 (
    .F(n1530_5),
    .I0(ff_pattern7[5]),
    .I1(n1530_6),
    .I2(n1480_9) 
);
defparam n1530_s2.INIT=8'h3A;
  LUT3 n1531_s2 (
    .F(n1531_5),
    .I0(ff_pattern7[4]),
    .I1(n1531_6),
    .I2(n1480_9) 
);
defparam n1531_s2.INIT=8'h3A;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(n1532_7),
    .I2(ff_pattern7[3]),
    .I3(n1480_9) 
);
defparam n1532_s2.INIT=16'hEEF0;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1477_25),
    .I2(ff_pattern7[2]),
    .I3(n1480_9) 
);
defparam n1533_s2.INIT=16'hBBF0;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_6),
    .I1(n1534_7),
    .I2(ff_pattern7[1]),
    .I3(n1480_9) 
);
defparam n1534_s2.INIT=16'hEEF0;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1535_7),
    .I2(ff_pattern7[0]),
    .I3(n1480_9) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT4 n1753_s1 (
    .F(n1753_4),
    .I0(ff_screen_h_active_9),
    .I1(w_screen_pos_x_Z[7]),
    .I2(reg_left_mask),
    .I3(n1753_5) 
);
defparam n1753_s1.INIT=16'h7000;
  LUT4 n829_s22 (
    .F(n829_30),
    .I0(ff_next_vram4_3_9),
    .I1(n805_9),
    .I2(n829_31),
    .I3(w_screen_mode_vram_rdata[7]) 
);
defparam n829_s22.INIT=16'h7077;
  LUT4 n830_s22 (
    .F(n830_30),
    .I0(ff_next_vram4_3_9),
    .I1(n806_9),
    .I2(n829_31),
    .I3(w_screen_mode_vram_rdata[6]) 
);
defparam n830_s22.INIT=16'h7077;
  LUT4 n831_s22 (
    .F(n831_30),
    .I0(ff_next_vram2_3_12),
    .I1(n807_9),
    .I2(n831_31),
    .I3(w_screen_mode_3_3) 
);
defparam n831_s22.INIT=16'hF0BB;
  LUT4 n832_s22 (
    .F(n832_30),
    .I0(ff_next_vram4_3_9),
    .I1(n808_9),
    .I2(n829_31),
    .I3(w_screen_mode_vram_rdata[4]) 
);
defparam n832_s22.INIT=16'h7077;
  LUT4 n833_s19 (
    .F(n833_23),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_vram_rdata[3]) 
);
defparam n833_s19.INIT=16'hBF4C;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(n809_9),
    .I1(ff_next_vram4_3_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n835_23) 
);
defparam n833_s20.INIT=16'hB0BB;
  LUT4 n834_s19 (
    .F(n834_23),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_vram_rdata[2]) 
);
defparam n834_s19.INIT=16'hBF4C;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(n810_9),
    .I1(ff_next_vram4_3_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n835_23) 
);
defparam n834_s20.INIT=16'hB0BB;
  LUT3 n835_s19 (
    .F(n835_23),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram2_3_12) 
);
defparam n835_s19.INIT=8'h70;
  LUT4 n835_s20 (
    .F(n835_24),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_screen_mode_3_3),
    .I3(n835_25) 
);
defparam n835_s20.INIT=16'hBF00;
  LUT4 n836_s19 (
    .F(n836_23),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_vram_rdata[0]) 
);
defparam n836_s19.INIT=16'hBF4C;
  LUT4 n836_s20 (
    .F(n836_24),
    .I0(n812_9),
    .I1(ff_next_vram4_3_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n835_23) 
);
defparam n836_s20.INIT=16'hB0BB;
  LUT4 n837_s25 (
    .F(n837_31),
    .I0(n853_26),
    .I1(ff_next_vram4[7]),
    .I2(n837_32),
    .I3(w_screen_mode[3]) 
);
defparam n837_s25.INIT=16'hF0BB;
  LUT4 n838_s24 (
    .F(n838_30),
    .I0(n853_26),
    .I1(ff_next_vram4[6]),
    .I2(n838_31),
    .I3(w_screen_mode[3]) 
);
defparam n838_s24.INIT=16'hF0BB;
  LUT4 n839_s24 (
    .F(n839_30),
    .I0(n853_26),
    .I1(ff_next_vram4[5]),
    .I2(n839_31),
    .I3(w_screen_mode[3]) 
);
defparam n839_s24.INIT=16'hF0BB;
  LUT4 n840_s24 (
    .F(n840_30),
    .I0(n853_26),
    .I1(ff_next_vram4[4]),
    .I2(n840_31),
    .I3(w_screen_mode[3]) 
);
defparam n840_s24.INIT=16'hF0BB;
  LUT4 n853_s20 (
    .F(n853_26),
    .I0(w_screen_mode_3_5),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_6) 
);
defparam n853_s20.INIT=16'h3001;
  LUT2 n1099_s14 (
    .F(n1099_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n1099_s14.INIT=4'h1;
  LUT4 n1099_s15 (
    .F(n1099_19),
    .I0(n853_26),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n553_30) 
);
defparam n1099_s15.INIT=16'h0BBB;
  LUT4 n1099_s16 (
    .F(n1099_20),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[7]),
    .I2(n1099_22),
    .I3(n1099_23) 
);
defparam n1099_s16.INIT=16'h7000;
  LUT4 n1099_s17 (
    .F(n1099_21),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1099_24),
    .I3(ff_phase[2]) 
);
defparam n1099_s17.INIT=16'h5300;
  LUT4 n1100_s13 (
    .F(n1100_17),
    .I0(n853_26),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n553_30) 
);
defparam n1100_s13.INIT=16'h0BBB;
  LUT4 n1100_s14 (
    .F(n1100_18),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[6]),
    .I2(n1100_20),
    .I3(n1099_23) 
);
defparam n1100_s14.INIT=16'h7000;
  LUT4 n1100_s15 (
    .F(n1100_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1099_24),
    .I3(ff_phase[2]) 
);
defparam n1100_s15.INIT=16'h5300;
  LUT4 n1101_s13 (
    .F(n1101_17),
    .I0(n1498_7),
    .I1(n1101_19),
    .I2(n1101_20),
    .I3(ff_phase[1]) 
);
defparam n1101_s13.INIT=16'hBB0F;
  LUT3 n1101_s14 (
    .F(n1101_18),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1099_24) 
);
defparam n1101_s14.INIT=8'hAC;
  LUT4 n1102_s13 (
    .F(n1102_17),
    .I0(n853_26),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n553_30) 
);
defparam n1102_s13.INIT=16'h0BBB;
  LUT4 n1102_s14 (
    .F(n1102_18),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[4]),
    .I2(n1102_20),
    .I3(n1099_23) 
);
defparam n1102_s14.INIT=16'h7000;
  LUT4 n1102_s15 (
    .F(n1102_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1099_24),
    .I3(ff_phase[2]) 
);
defparam n1102_s15.INIT=16'h5300;
  LUT3 n1103_s15 (
    .F(n1103_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1099_24) 
);
defparam n1103_s15.INIT=8'hAC;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n553_30),
    .I3(n1099_18) 
);
defparam n1103_s16.INIT=16'h5300;
  LUT4 n1103_s17 (
    .F(n1103_21),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[3]),
    .I2(n1103_22),
    .I3(n1099_23) 
);
defparam n1103_s17.INIT=16'h7000;
  LUT3 n1104_s15 (
    .F(n1104_19),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1099_24) 
);
defparam n1104_s15.INIT=8'hAC;
  LUT4 n1104_s16 (
    .F(n1104_20),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n553_30),
    .I3(n1099_18) 
);
defparam n1104_s16.INIT=16'h5300;
  LUT4 n1104_s17 (
    .F(n1104_21),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[2]),
    .I2(n1104_22),
    .I3(n1099_23) 
);
defparam n1104_s17.INIT=16'h7000;
  LUT3 n1105_s15 (
    .F(n1105_19),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1099_24) 
);
defparam n1105_s15.INIT=8'hAC;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(n553_30),
    .I3(n1099_18) 
);
defparam n1105_s16.INIT=16'h5300;
  LUT4 n1105_s17 (
    .F(n1105_21),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[1]),
    .I2(n1105_22),
    .I3(n1099_23) 
);
defparam n1105_s17.INIT=16'h7000;
  LUT3 n1106_s15 (
    .F(n1106_19),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1099_24) 
);
defparam n1106_s15.INIT=8'hAC;
  LUT4 n1106_s16 (
    .F(n1106_20),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n553_30),
    .I3(n1099_18) 
);
defparam n1106_s16.INIT=16'hAC00;
  LUT4 n1106_s17 (
    .F(n1106_21),
    .I0(reg_backdrop_color[0]),
    .I1(ff_next_vram1_7_9),
    .I2(n1106_22),
    .I3(n1099_23) 
);
defparam n1106_s17.INIT=16'h8F00;
  LUT4 n1107_s14 (
    .F(n1107_18),
    .I0(n853_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1107_s14.INIT=16'h0FBB;
  LUT3 n1107_s15 (
    .F(n1107_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1107_20) 
);
defparam n1107_s15.INIT=8'hAC;
  LUT4 n1108_s14 (
    .F(n1108_18),
    .I0(n853_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1108_s14.INIT=16'h0FBB;
  LUT3 n1108_s15 (
    .F(n1108_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1107_20) 
);
defparam n1108_s15.INIT=8'hAC;
  LUT4 n1109_s14 (
    .F(n1109_18),
    .I0(n853_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1109_s14.INIT=16'h0FBB;
  LUT3 n1109_s15 (
    .F(n1109_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1107_20) 
);
defparam n1109_s15.INIT=8'hAC;
  LUT4 n1110_s14 (
    .F(n1110_18),
    .I0(n853_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1110_s14.INIT=16'h0FBB;
  LUT3 n1110_s15 (
    .F(n1110_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1107_20) 
);
defparam n1110_s15.INIT=8'hAC;
  LUT3 n1111_s15 (
    .F(n1111_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1107_20) 
);
defparam n1111_s15.INIT=8'hAC;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1107_20) 
);
defparam n1112_s14.INIT=8'hAC;
  LUT3 n1113_s14 (
    .F(n1113_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1107_20) 
);
defparam n1113_s14.INIT=8'hAC;
  LUT3 n1114_s14 (
    .F(n1114_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1107_20) 
);
defparam n1114_s14.INIT=8'hAC;
  LUT4 n1115_s10 (
    .F(n1115_14),
    .I0(w_screen_mode_3_3),
    .I1(n553_30),
    .I2(n853_26),
    .I3(ff_phase[1]) 
);
defparam n1115_s10.INIT=16'hEEF0;
  LUT4 n1115_s11 (
    .F(n1115_15),
    .I0(w_screen_mode_3_3),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n553_30) 
);
defparam n1115_s11.INIT=16'h0777;
  LUT4 n1116_s10 (
    .F(n1116_14),
    .I0(w_screen_mode_3_3),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n553_30) 
);
defparam n1116_s10.INIT=16'h0777;
  LUT4 n1117_s10 (
    .F(n1117_14),
    .I0(w_screen_mode_3_3),
    .I1(n807_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n553_30) 
);
defparam n1117_s10.INIT=16'h0777;
  LUT4 n1118_s10 (
    .F(n1118_14),
    .I0(w_screen_mode_3_3),
    .I1(n808_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n553_30) 
);
defparam n1118_s10.INIT=16'h0777;
  LUT4 n1119_s10 (
    .F(n1119_14),
    .I0(n553_30),
    .I1(ff_next_vram5[3]),
    .I2(n809_9),
    .I3(w_screen_mode_3_3) 
);
defparam n1119_s10.INIT=16'h0FBB;
  LUT3 n1120_s10 (
    .F(n1120_14),
    .I0(n810_9),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1120_s10.INIT=8'hAC;
  LUT4 n1121_s10 (
    .F(n1121_14),
    .I0(ff_next_vram5[1]),
    .I1(n811_9),
    .I2(n553_30),
    .I3(w_screen_mode_3_3) 
);
defparam n1121_s10.INIT=16'h3CFA;
  LUT3 n1122_s10 (
    .F(n1122_14),
    .I0(ff_next_vram5[0]),
    .I1(n812_9),
    .I2(w_screen_mode_3_3) 
);
defparam n1122_s10.INIT=8'h35;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(n853_26),
    .I1(ff_next_vram1[7]),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0FBB;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(n853_26),
    .I1(ff_next_vram1[6]),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0FBB;
  LUT4 n1125_s11 (
    .F(n1125_15),
    .I0(n853_26),
    .I1(ff_next_vram1[5]),
    .I2(n807_9),
    .I3(ff_phase[0]) 
);
defparam n1125_s11.INIT=16'h0FBB;
  LUT4 n1126_s11 (
    .F(n1126_15),
    .I0(n853_26),
    .I1(ff_next_vram1[4]),
    .I2(n808_9),
    .I3(ff_phase[0]) 
);
defparam n1126_s11.INIT=16'h0FBB;
  LUT4 n1472_s22 (
    .F(n1472_30),
    .I0(ff_next_vram2_3_12),
    .I1(ff_next_vram7[7]),
    .I2(n1480_13),
    .I3(n1476_31) 
);
defparam n1472_s22.INIT=16'h770F;
  LUT4 n1473_s22 (
    .F(n1473_30),
    .I0(ff_next_vram2_3_12),
    .I1(ff_next_vram7[6]),
    .I2(n1481_11),
    .I3(n1476_31) 
);
defparam n1473_s22.INIT=16'h770F;
  LUT4 n1474_s22 (
    .F(n1474_30),
    .I0(ff_next_vram2_3_12),
    .I1(ff_next_vram7[5]),
    .I2(n1482_11),
    .I3(n1476_31) 
);
defparam n1474_s22.INIT=16'h770F;
  LUT4 n1475_s22 (
    .F(n1475_30),
    .I0(ff_next_vram2_3_12),
    .I1(ff_next_vram7[4]),
    .I2(n1483_11),
    .I3(n1476_31) 
);
defparam n1475_s22.INIT=16'h770F;
  LUT3 n1476_s20 (
    .F(n1476_24),
    .I0(ff_next_vram7[3]),
    .I1(n1476_27),
    .I2(ff_next_vram2_3_12) 
);
defparam n1476_s20.INIT=8'h5C;
  LUT4 n1476_s21 (
    .F(n1476_25),
    .I0(n1476_28),
    .I1(ff_next_vram2[3]),
    .I2(n1476_31),
    .I3(n1484_11) 
);
defparam n1476_s21.INIT=16'h1FB0;
  LUT4 n1477_s20 (
    .F(n1477_24),
    .I0(ff_next_vram7[2]),
    .I1(n1477_26),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1477_s20.INIT=16'h0A03;
  LUT4 n1477_s21 (
    .F(n1477_25),
    .I0(ff_next_vram2[2]),
    .I1(w_screen_mode_3_8),
    .I2(reg_backdrop_color[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1477_s21.INIT=16'h0777;
  LUT3 n1478_s20 (
    .F(n1478_24),
    .I0(ff_next_vram7[1]),
    .I1(n1478_26),
    .I2(ff_next_vram2_3_12) 
);
defparam n1478_s20.INIT=8'h53;
  LUT4 n1478_s21 (
    .F(n1478_25),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1476_28),
    .I3(n1476_31) 
);
defparam n1478_s21.INIT=16'h3533;
  LUT3 n1479_s20 (
    .F(n1479_24),
    .I0(ff_next_vram7[0]),
    .I1(n1479_26),
    .I2(ff_next_vram2_3_12) 
);
defparam n1479_s20.INIT=8'h53;
  LUT4 n1479_s21 (
    .F(n1479_25),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1476_28),
    .I3(n1476_31) 
);
defparam n1479_s21.INIT=16'h3533;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(w_pixel_phase_x[1]),
    .I1(w_pixel_phase_x[0]),
    .I2(ff_pos_x_5_10),
    .I3(n1480_9) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(ff_state_1_7),
    .I3(ff_pos_x_5_10) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_13),
    .I1(w_pixel_phase_x[0]),
    .I2(w_pixel_phase_x[1]),
    .I3(ff_screen_h_in_active_14) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(ff_state_1_7),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram1_7_9) 
);
defparam ff_screen_h_in_active_s7.INIT=8'h02;
  LUT4 n730_s7 (
    .F(n730_11),
    .I0(n734_27),
    .I1(w_screen_mode_3_8),
    .I2(n730_14),
    .I3(n730_15) 
);
defparam n730_s7.INIT=16'h0007;
  LUT4 n730_s8 (
    .F(n730_12),
    .I0(w_screen_mode[3]),
    .I1(n853_26),
    .I2(reg_color_table_base[16]),
    .I3(n734_27) 
);
defparam n730_s8.INIT=16'h1000;
  LUT4 n730_s9 (
    .F(n730_13),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n730_16),
    .I2(n553_30),
    .I3(n730_17) 
);
defparam n730_s9.INIT=16'h008F;
  LUT4 n731_s7 (
    .F(n731_11),
    .I0(w_screen_mode[3]),
    .I1(n853_26),
    .I2(reg_color_table_base[15]),
    .I3(n734_27) 
);
defparam n731_s7.INIT=16'h1000;
  LUT4 n731_s8 (
    .F(n731_12),
    .I0(n553_30),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n731_13),
    .I3(n731_14) 
);
defparam n731_s8.INIT=16'hBF00;
  LUT4 n732_s7 (
    .F(n732_11),
    .I0(n553_30),
    .I1(n732_13),
    .I2(ff_next_vram0_7_9),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n732_s7.INIT=16'h1000;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n732_14),
    .I3(n732_15) 
);
defparam n732_s8.INIT=16'h0B00;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n1476_28),
    .I2(n733_13),
    .I3(ff_next_vram2_3_12) 
);
defparam n733_s7.INIT=16'hD700;
  LUT4 n733_s8 (
    .F(n733_12),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n733_14),
    .I3(n733_15) 
);
defparam n733_s8.INIT=16'h0B00;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n734_31),
    .I1(n734_16),
    .I2(reg_color_table_base[12]),
    .I3(n734_17) 
);
defparam n734_s7.INIT=16'h1F00;
  LUT4 n734_s9 (
    .F(n734_13),
    .I0(n734_18),
    .I1(n734_29),
    .I2(n730_15),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n734_s9.INIT=16'hF400;
  LUT4 n734_s10 (
    .F(n734_14),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n734_20),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n734_21) 
);
defparam n734_s10.INIT=16'h007F;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(w_screen_mode[3]),
    .I1(reg_color_table_base[11]),
    .I2(n735_14),
    .I3(n735_15) 
);
defparam n735_s7.INIT=16'hBF00;
  LUT4 n735_s8 (
    .F(n735_12),
    .I0(n735_16),
    .I1(n734_29),
    .I2(n730_15),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n735_s8.INIT=16'hF400;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n735_17),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n735_18) 
);
defparam n735_s9.INIT=16'h00BF;
  LUT4 n736_s7 (
    .F(n736_11),
    .I0(ff_next_vram0[7]),
    .I1(n736_14),
    .I2(n734_16),
    .I3(reg_color_table_base[10]) 
);
defparam n736_s7.INIT=16'hF800;
  LUT4 n736_s8 (
    .F(n736_12),
    .I0(ff_next_vram0[7]),
    .I1(w_screen_mode_3_8),
    .I2(reg_color_table_base[11]),
    .I3(w_screen_mode_3_3) 
);
defparam n736_s8.INIT=16'h0777;
  LUT4 n736_s9 (
    .F(n736_13),
    .I0(n730_15),
    .I1(ff_next_vram4[7]),
    .I2(n736_15),
    .I3(n736_16) 
);
defparam n736_s9.INIT=16'h0700;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(n1836_99),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(w_screen_mode[3]),
    .I3(n737_15) 
);
defparam n737_s7.INIT=16'h0D00;
  LUT4 n737_s8 (
    .F(n737_12),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(n737_16),
    .I2(n737_17),
    .I3(n737_18) 
);
defparam n737_s8.INIT=16'h1003;
  LUT4 n737_s9 (
    .F(n737_13),
    .I0(n734_16),
    .I1(reg_color_table_base[9]),
    .I2(n737_19),
    .I3(n734_27) 
);
defparam n737_s9.INIT=16'h8F00;
  LUT4 n737_s10 (
    .F(n737_14),
    .I0(n730_15),
    .I1(ff_next_vram4[6]),
    .I2(n737_25),
    .I3(n737_21) 
);
defparam n737_s10.INIT=16'h0700;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(ff_next_vram0[5]),
    .I1(n736_14),
    .I2(n734_16),
    .I3(reg_color_table_base[8]) 
);
defparam n738_s7.INIT=16'hF800;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(w_screen_mode_3_3),
    .I1(reg_color_table_base[9]),
    .I2(ff_next_vram0[5]),
    .I3(w_screen_mode_3_8) 
);
defparam n738_s8.INIT=16'h0777;
  LUT4 n738_s9 (
    .F(n738_13),
    .I0(n730_15),
    .I1(ff_next_vram4[5]),
    .I2(n738_14),
    .I3(n738_15) 
);
defparam n738_s9.INIT=16'h0700;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(n835_23),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n739_14),
    .I3(n739_15) 
);
defparam n739_s7.INIT=16'h7000;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(n734_16),
    .I1(reg_color_table_base[7]),
    .I2(n739_16),
    .I3(n734_27) 
);
defparam n739_s8.INIT=16'h8F00;
  LUT3 n739_s9 (
    .F(n739_13),
    .I0(n730_15),
    .I1(ff_next_vram4[4]),
    .I2(n739_17) 
);
defparam n739_s9.INIT=8'h70;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(w_screen_mode[3]),
    .I1(n740_14),
    .I2(n740_15),
    .I3(n740_22) 
);
defparam n740_s7.INIT=16'h0B00;
  LUT4 n740_s8 (
    .F(n740_12),
    .I0(n734_16),
    .I1(reg_color_table_base[6]),
    .I2(n740_17),
    .I3(n734_27) 
);
defparam n740_s8.INIT=16'h8F00;
  LUT3 n740_s9 (
    .F(n740_13),
    .I0(n730_15),
    .I1(ff_next_vram4[3]),
    .I2(n740_18) 
);
defparam n740_s9.INIT=8'h70;
  LUT4 n741_s8 (
    .F(n741_12),
    .I0(w_next_1_8),
    .I1(w_pos_x[6]),
    .I2(n741_15),
    .I3(n741_16) 
);
defparam n741_s8.INIT=16'h0700;
  LUT4 n741_s9 (
    .F(n741_13),
    .I0(n741_17),
    .I1(ff_next_vram0[2]),
    .I2(n741_18),
    .I3(n741_19) 
);
defparam n741_s9.INIT=16'h0B00;
  LUT4 n742_s7 (
    .F(n742_11),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(ff_next_vram0[7]),
    .I3(n734_16) 
);
defparam n742_s7.INIT=16'h0777;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(w_pos_x[4]),
    .I1(n742_19),
    .I2(ff_next_vram4[1]),
    .I3(n730_15) 
);
defparam n742_s8.INIT=16'h0777;
  LUT4 n742_s9 (
    .F(n742_13),
    .I0(n742_15),
    .I1(ff_next_vram0_7_9),
    .I2(n741_17),
    .I3(ff_next_vram0[1]) 
);
defparam n742_s9.INIT=16'hB0BB;
  LUT4 n743_s7 (
    .F(n743_11),
    .I0(n835_23),
    .I1(w_pos_x[4]),
    .I2(n743_14),
    .I3(n743_15) 
);
defparam n743_s7.INIT=16'h7000;
  LUT4 n743_s8 (
    .F(n743_12),
    .I0(n743_16),
    .I1(n734_27),
    .I2(n741_17),
    .I3(ff_next_vram0[0]) 
);
defparam n743_s8.INIT=16'hB0BB;
  LUT4 n743_s9 (
    .F(n743_13),
    .I0(w_pos_x[3]),
    .I1(n742_19),
    .I2(ff_next_vram4[0]),
    .I3(n730_15) 
);
defparam n743_s9.INIT=16'h0777;
  LUT4 n744_s7 (
    .F(n744_11),
    .I0(n736_14),
    .I1(n734_27),
    .I2(n730_15),
    .I3(n730_14) 
);
defparam n744_s7.INIT=16'h0007;
  LUT4 n744_s8 (
    .F(n744_12),
    .I0(n835_23),
    .I1(w_pos_x[3]),
    .I2(n744_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n744_s8.INIT=16'h8F00;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(n734_16),
    .I1(ff_next_vram0[5]),
    .I2(n740_15),
    .I3(n734_27) 
);
defparam n744_s9.INIT=16'hF800;
  LUT4 n745_s7 (
    .F(n745_11),
    .I0(n734_16),
    .I1(ff_next_vram0[4]),
    .I2(n741_15),
    .I3(n734_27) 
);
defparam n745_s7.INIT=16'hF800;
  LUT4 n745_s8 (
    .F(n745_12),
    .I0(n745_13),
    .I1(n745_14),
    .I2(w_screen_mode[3]),
    .I3(n745_17) 
);
defparam n745_s8.INIT=16'h5300;
  LUT4 n746_s7 (
    .F(n746_11),
    .I0(ff_next_vram0[3]),
    .I1(n734_16),
    .I2(n746_13),
    .I3(n734_27) 
);
defparam n746_s7.INIT=16'h8F00;
  LUT3 n746_s8 (
    .F(n746_12),
    .I0(n746_14),
    .I1(n745_17),
    .I2(n742_19) 
);
defparam n746_s8.INIT=8'h0B;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0100;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT2 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_next_vram1_7_12),
    .I1(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_7_s6.INIT=4'h8;
  LUT3 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[2]),
    .I1(ff_next_vram2_7_14),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=8'hB0;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram1_7_9),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0FFE;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram1_7_10),
    .I2(ff_phase[2]),
    .I3(n426_5) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n426_5) 
);
defparam ff_next_vram5_7_s5.INIT=8'h10;
  LUT2 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_9),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_12) 
);
defparam ff_next_vram4_3_s5.INIT=4'h1;
  LUT3 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s3.INIT=8'h80;
  LUT4 n180_s3 (
    .F(n180_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n180_s3.INIT=16'h8000;
  LUT4 n547_s2 (
    .F(n547_7),
    .I0(n553_30),
    .I1(n853_26),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n547_s2.INIT=16'hC500;
  LUT4 n547_s3 (
    .F(n547_8),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(n547_10) 
);
defparam n547_s3.INIT=16'hEEF8;
  LUT4 n547_s4 (
    .F(n547_9),
    .I0(ff_next_vram2_3_12),
    .I1(ff_phase[0]),
    .I2(n122_4),
    .I3(n547_13) 
);
defparam n547_s4.INIT=16'h7000;
  LUT4 n140_s4 (
    .F(n140_9),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_9),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram1_7_9) 
);
defparam n140_s4.INIT=16'hCCC5;
  LUT4 n258_s5 (
    .F(n258_10),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n258_11),
    .I3(n258_12) 
);
defparam n258_s5.INIT=16'h0100;
  LUT2 w_screen_mode_3_s2 (
    .F(w_screen_mode_3_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s2.INIT=4'h4;
  LUT2 w_screen_mode_3_s3 (
    .F(w_screen_mode_3_6),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_screen_mode_3_s3.INIT=4'h1;
  LUT4 n2017_s3 (
    .F(n2017_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2017_s3.INIT=16'h0100;
  LUT4 n1480_s5 (
    .F(n1480_8),
    .I0(w_screen_mode_3_3),
    .I1(n1480_11),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1480_s5.INIT=16'h0DDD;
  LUT3 n1480_s6 (
    .F(n1480_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1480_s6.INIT=8'h40;
  LUT4 n1481_s4 (
    .F(n1481_7),
    .I0(w_screen_mode_3_3),
    .I1(n1481_9),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1481_s4.INIT=16'h0DDD;
  LUT4 n1482_s4 (
    .F(n1482_7),
    .I0(w_screen_mode_3_3),
    .I1(n1482_9),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1482_s4.INIT=16'h0DDD;
  LUT4 n1483_s4 (
    .F(n1483_7),
    .I0(w_screen_mode_3_3),
    .I1(n1483_9),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1483_s4.INIT=16'h0DDD;
  LUT4 n1484_s4 (
    .F(n1484_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1484_9),
    .I3(w_screen_mode[3]) 
);
defparam n1484_s4.INIT=16'h5300;
  LUT4 n1484_s5 (
    .F(n1484_8),
    .I0(w_screen_mode[3]),
    .I1(n1480_11),
    .I2(ff_next_vram0[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1484_s5.INIT=16'hF0BB;
  LUT4 n1485_s4 (
    .F(n1485_7),
    .I0(n1481_9),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1485_s4.INIT=16'h0C05;
  LUT4 n1485_s5 (
    .F(n1485_8),
    .I0(n1485_9),
    .I1(ff_next_vram2[6]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1485_s5.INIT=16'h5C00;
  LUT4 n1486_s3 (
    .F(n1486_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1484_9),
    .I3(w_screen_mode[3]) 
);
defparam n1486_s3.INIT=16'h3500;
  LUT4 n1486_s4 (
    .F(n1486_7),
    .I0(w_screen_mode[3]),
    .I1(n1482_9),
    .I2(ff_next_vram0[1]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1486_s4.INIT=16'hF0BB;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1484_9),
    .I3(w_screen_mode[3]) 
);
defparam n1487_s3.INIT=16'h3500;
  LUT4 n1487_s4 (
    .F(n1487_7),
    .I0(w_screen_mode[3]),
    .I1(n1483_9),
    .I2(ff_next_vram0[0]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1487_s4.INIT=16'hF0BB;
  LUT4 n1488_s3 (
    .F(n1488_6),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram2_3_12),
    .I2(n1488_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1488_s3.INIT=16'h7077;
  LUT4 n1489_s3 (
    .F(n1489_6),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram2_3_12),
    .I2(n1489_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1489_s3.INIT=16'h7077;
  LUT4 n1490_s3 (
    .F(n1490_6),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram2_3_12),
    .I2(n1490_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1490_s3.INIT=16'h7077;
  LUT4 n1491_s3 (
    .F(n1491_6),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram2_3_12),
    .I2(n1491_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1491_s3.INIT=16'h7077;
  LUT4 n1492_s3 (
    .F(n1492_6),
    .I0(n1492_8),
    .I1(ff_next_vram2[7]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1492_s3.INIT=16'hA300;
  LUT4 n1492_s4 (
    .F(n1492_7),
    .I0(w_screen_mode[3]),
    .I1(n1492_9),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1492_s4.INIT=16'hF0EE;
  LUT4 n1493_s3 (
    .F(n1493_6),
    .I0(n1493_8),
    .I1(ff_next_vram2[6]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1493_s3.INIT=16'hA300;
  LUT4 n1493_s4 (
    .F(n1493_7),
    .I0(w_screen_mode[3]),
    .I1(n1485_9),
    .I2(ff_next_vram1[2]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1493_s4.INIT=16'hF0BB;
  LUT4 n1494_s3 (
    .F(n1494_6),
    .I0(n1494_8),
    .I1(ff_next_vram2[5]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1494_s3.INIT=16'hA300;
  LUT4 n1494_s4 (
    .F(n1494_7),
    .I0(n1494_9),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram1[1]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1494_s4.INIT=16'hF0DD;
  LUT4 n1495_s3 (
    .F(n1495_6),
    .I0(n1495_8),
    .I1(ff_next_vram2[4]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1495_s3.INIT=16'hA300;
  LUT4 n1495_s4 (
    .F(n1495_7),
    .I0(n1495_9),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram1[0]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1495_s4.INIT=16'hF0DD;
  LUT4 n1496_s3 (
    .F(n1496_6),
    .I0(w_screen_mode_3_3),
    .I1(n1496_7),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1496_s3.INIT=16'h0DDD;
  LUT4 n1497_s3 (
    .F(n1497_6),
    .I0(w_screen_mode_3_3),
    .I1(n1497_7),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1497_s3.INIT=16'h0DDD;
  LUT4 n1498_s3 (
    .F(n1498_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n1498_s3.INIT=16'hAC00;
  LUT2 n1498_s4 (
    .F(n1498_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2_3_12) 
);
defparam n1498_s4.INIT=4'h8;
  LUT4 n1499_s3 (
    .F(n1499_6),
    .I0(w_screen_mode_3_3),
    .I1(n1499_7),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1499_s3.INIT=16'h0DDD;
  LUT4 n1500_s4 (
    .F(n1500_7),
    .I0(ff_next_vram2_3_12),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode[3]),
    .I3(n1500_8) 
);
defparam n1500_s4.INIT=16'h00F4;
  LUT4 n1504_s3 (
    .F(n1504_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram2_3_12),
    .I2(n1504_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1504_s3.INIT=16'h0777;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(ff_next_vram2_3_12),
    .I1(n1505_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[6]) 
);
defparam n1505_s3.INIT=16'h453F;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(ff_next_vram2_3_12),
    .I1(n1506_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[5]) 
);
defparam n1506_s3.INIT=16'h453F;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(ff_next_vram2_3_12),
    .I1(n1507_7),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram3[4]) 
);
defparam n1507_s3.INIT=16'h453F;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(ff_next_vram2[7]),
    .I1(n1508_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1508_s3.INIT=16'hCA00;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(n1492_8),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1508_s4.INIT=16'h0C05;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(ff_next_vram2[6]),
    .I1(n1509_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s3.INIT=16'hCA00;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(n1493_8),
    .I1(ff_next_vram3[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1509_s4.INIT=16'h0C05;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(ff_next_vram2[5]),
    .I1(n1510_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s3.INIT=16'hCA00;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(n1494_8),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1510_s4.INIT=16'h0C05;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(ff_next_vram2[4]),
    .I1(n1511_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s3.INIT=16'hCA00;
  LUT4 n1511_s4 (
    .F(n1511_7),
    .I0(n1495_8),
    .I1(ff_next_vram3[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1511_s4.INIT=16'h0C05;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram2_3_12),
    .I2(n1512_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1512_s3.INIT=16'h0777;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram2_3_12),
    .I2(n1513_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1513_s3.INIT=16'h7077;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram2_3_12),
    .I2(n1514_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1514_s3.INIT=16'h0777;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram2_3_12),
    .I2(n1515_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1515_s3.INIT=16'h7077;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(ff_next_vram2[3]),
    .I1(n1516_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1516_s3.INIT=16'hCA00;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(n1496_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1516_s4.INIT=16'h0C05;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(ff_next_vram2[2]),
    .I1(n1517_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s3.INIT=16'hCA00;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(n1497_7),
    .I1(ff_next_vram4[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1517_s4.INIT=16'h0C05;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(ff_next_vram2[1]),
    .I1(n1518_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s3.INIT=16'hCA00;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram4[1]),
    .I1(n1518_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1518_s4.INIT=16'h0A0C;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(ff_next_vram2[0]),
    .I1(n1519_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s3.INIT=16'hCA00;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(n1499_7),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1519_s4.INIT=16'h0C05;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram2_3_12),
    .I2(n1520_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1520_s3.INIT=16'h0777;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram2_3_12),
    .I2(n1521_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1521_s3.INIT=16'h7077;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(ff_next_vram5[5]),
    .I1(ff_next_vram2_3_12),
    .I2(n1522_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1522_s3.INIT=16'h0777;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram2_3_12),
    .I2(n1523_7),
    .I3(w_screen_mode_3_3) 
);
defparam n1523_s3.INIT=16'h7077;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(ff_next_vram2[3]),
    .I1(n1524_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1524_s3.INIT=16'hCA00;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram5[3]),
    .I1(n1524_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1524_s4.INIT=16'h0A0C;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram5[2]),
    .I1(n1525_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1525_s3.INIT=16'h050C;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram2[2]),
    .I1(n1525_9),
    .I2(w_screen_mode_3_8),
    .I3(w_screen_mode_3_3) 
);
defparam n1525_s4.INIT=16'hF350;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram2[1]),
    .I1(n1526_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1526_s3.INIT=16'h3A00;
  LUT4 n1526_s4 (
    .F(n1526_7),
    .I0(ff_next_vram5[1]),
    .I1(n1526_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1526_s4.INIT=16'h0A03;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram2[0]),
    .I1(n1527_8),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1527_s3.INIT=16'h3A00;
  LUT4 n1527_s4 (
    .F(n1527_7),
    .I0(ff_next_vram5[0]),
    .I1(n1527_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1527_s4.INIT=16'h0A03;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram2_3_12),
    .I2(reg_backdrop_color[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n1528_s3.INIT=16'h0777;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram2_3_12),
    .I2(reg_backdrop_color[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1529_s3.INIT=16'h0777;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram2_3_12),
    .I2(reg_backdrop_color[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n1530_s3.INIT=16'h0777;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram2_3_12),
    .I2(reg_backdrop_color[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1531_s3.INIT=16'h0777;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(ff_next_vram6[3]),
    .I1(n1532_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1532_s3.INIT=16'h0A0C;
  LUT4 n1532_s4 (
    .F(n1532_7),
    .I0(n1484_11),
    .I1(ff_next_vram2[3]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1532_s4.INIT=16'hAC00;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(ff_next_vram6[2]),
    .I1(n1533_7),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1533_s3.INIT=16'h0A03;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(ff_next_vram6[1]),
    .I1(n1534_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1534_s3.INIT=16'h0A0C;
  LUT4 n1534_s4 (
    .F(n1534_7),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1534_s4.INIT=16'hCA00;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(ff_next_vram6[0]),
    .I1(n1535_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1535_s3.INIT=16'h0A0C;
  LUT4 n1535_s4 (
    .F(n1535_7),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n1535_s4.INIT=16'hCA00;
  LUT4 n1753_s2 (
    .F(n1753_5),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1753_s2.INIT=16'h0001;
  LUT3 n829_s23 (
    .F(n829_31),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n553_30) 
);
defparam n829_s23.INIT=8'h0D;
  LUT3 n831_s23 (
    .F(n831_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n831_s23.INIT=8'h35;
  LUT4 n835_s21 (
    .F(n835_25),
    .I0(n811_9),
    .I1(ff_next_vram4_3_9),
    .I2(w_screen_mode_vram_rdata[1]),
    .I3(n829_31) 
);
defparam n835_s21.INIT=16'hBBB0;
  LUT3 n837_s26 (
    .F(n837_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n837_s26.INIT=8'h35;
  LUT3 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n838_s25.INIT=8'h35;
  LUT3 n839_s25 (
    .F(n839_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n839_s25.INIT=8'h35;
  LUT3 n840_s25 (
    .F(n840_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n840_s25.INIT=8'h35;
  LUT4 n1099_s18 (
    .F(n1099_22),
    .I0(n853_26),
    .I1(n805_9),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1099_s18.INIT=16'h0BBB;
  LUT2 n1099_s19 (
    .F(n1099_23),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1099_s19.INIT=4'h4;
  LUT4 n1099_s20 (
    .F(n1099_24),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1099_25) 
);
defparam n1099_s20.INIT=16'h0C0A;
  LUT4 n1100_s16 (
    .F(n1100_20),
    .I0(n853_26),
    .I1(n806_9),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1100_s16.INIT=16'h0BBB;
  LUT4 n1101_s15 (
    .F(n1101_19),
    .I0(n853_26),
    .I1(n807_9),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1101_s15.INIT=16'h0BBB;
  LUT4 n1101_s16 (
    .F(n1101_20),
    .I0(n853_26),
    .I1(ff_next_vram2[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n553_30) 
);
defparam n1101_s16.INIT=16'h0BBB;
  LUT4 n1102_s16 (
    .F(n1102_20),
    .I0(n853_26),
    .I1(n808_9),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1102_s16.INIT=16'h0BBB;
  LUT4 n1103_s18 (
    .F(n1103_22),
    .I0(n853_26),
    .I1(n809_9),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1103_s18.INIT=16'h0BBB;
  LUT4 n1104_s18 (
    .F(n1104_22),
    .I0(n853_26),
    .I1(n810_9),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1104_s18.INIT=16'h0BBB;
  LUT4 n1105_s18 (
    .F(n1105_22),
    .I0(n853_26),
    .I1(n811_9),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1105_s18.INIT=16'h0BBB;
  LUT4 n1106_s18 (
    .F(n1106_22),
    .I0(n853_26),
    .I1(n812_9),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram2_3_12) 
);
defparam n1106_s18.INIT=16'h0BBB;
  LUT4 n1107_s16 (
    .F(n1107_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1099_25) 
);
defparam n1107_s16.INIT=16'h0C0A;
  LUT3 n1476_s23 (
    .F(n1476_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1476_s23.INIT=8'h35;
  LUT4 n1476_s24 (
    .F(n1476_28),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n1476_29) 
);
defparam n1476_s24.INIT=16'hFDC3;
  LUT3 n1477_s22 (
    .F(n1477_26),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1477_s22.INIT=8'h35;
  LUT3 n1478_s22 (
    .F(n1478_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1478_s22.INIT=8'hAC;
  LUT3 n1479_s22 (
    .F(n1479_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1479_s22.INIT=8'hAC;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h1000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_14),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h8000;
  LUT3 n730_s10 (
    .F(n730_14),
    .I0(w_screen_mode_3_8),
    .I1(ff_next_vram2_3_12),
    .I2(n734_29) 
);
defparam n730_s10.INIT=8'h10;
  LUT4 n730_s11 (
    .F(n730_15),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n730_s11.INIT=16'h1000;
  LUT4 n730_s12 (
    .F(n730_16),
    .I0(ff_interleaving_page),
    .I1(ff_blink_base[0]),
    .I2(reg_interleaving_mode),
    .I3(n730_20) 
);
defparam n730_s12.INIT=16'h008F;
  LUT3 n730_s13 (
    .F(n730_17),
    .I0(ff_next_vram0_7_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n734_20) 
);
defparam n730_s13.INIT=8'h07;
  LUT3 n731_s9 (
    .F(n731_13),
    .I0(n730_16),
    .I1(ff_next_vram2_3_12),
    .I2(ff_next_vram0_7_9) 
);
defparam n731_s9.INIT=8'hB0;
  LUT4 n731_s10 (
    .F(n731_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n734_20),
    .I3(n731_15) 
);
defparam n731_s10.INIT=16'h007F;
  LUT4 n732_s9 (
    .F(n732_13),
    .I0(n737_16),
    .I1(n1476_28),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n853_26) 
);
defparam n732_s9.INIT=16'h0E00;
  LUT4 n732_s10 (
    .F(n732_14),
    .I0(w_screen_mode[3]),
    .I1(n853_26),
    .I2(reg_color_table_base[14]),
    .I3(n734_27) 
);
defparam n732_s10.INIT=16'h1000;
  LUT4 n732_s11 (
    .F(n732_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n734_20),
    .I3(n732_16) 
);
defparam n732_s11.INIT=16'h007F;
  LUT2 n733_s9 (
    .F(n733_13),
    .I0(n733_16),
    .I1(reg_screen_mode[1]) 
);
defparam n733_s9.INIT=4'h1;
  LUT4 n733_s10 (
    .F(n733_14),
    .I0(w_screen_mode[3]),
    .I1(n853_26),
    .I2(reg_color_table_base[13]),
    .I3(n734_27) 
);
defparam n733_s10.INIT=16'h1000;
  LUT4 n733_s11 (
    .F(n733_15),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n734_20),
    .I3(n733_17) 
);
defparam n733_s11.INIT=16'h007F;
  LUT4 n734_s12 (
    .F(n734_16),
    .I0(w_screen_mode[3]),
    .I1(n733_13),
    .I2(n737_16),
    .I3(n1476_28) 
);
defparam n734_s12.INIT=16'h1000;
  LUT4 n734_s13 (
    .F(n734_17),
    .I0(w_screen_mode_3_3),
    .I1(reg_color_table_base[13]),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(w_screen_mode_3_8) 
);
defparam n734_s13.INIT=16'h0777;
  LUT4 n734_s14 (
    .F(n734_18),
    .I0(n736_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram1_7_9),
    .I3(n734_25) 
);
defparam n734_s14.INIT=16'h0007;
  LUT3 n734_s16 (
    .F(n734_20),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n553_30) 
);
defparam n734_s16.INIT=8'h10;
  LUT4 n734_s17 (
    .F(n734_21),
    .I0(n734_23),
    .I1(n553_30),
    .I2(reg_pattern_name_table_base[12]),
    .I3(ff_next_vram0_7_9) 
);
defparam n734_s17.INIT=16'h1000;
  LUT3 n735_s10 (
    .F(n735_14),
    .I0(n735_22),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n853_26) 
);
defparam n735_s10.INIT=8'h0E;
  LUT4 n735_s11 (
    .F(n735_15),
    .I0(w_screen_mode_3_3),
    .I1(reg_color_table_base[12]),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(w_screen_mode_3_8) 
);
defparam n735_s11.INIT=16'h0777;
  LUT4 n735_s12 (
    .F(n735_16),
    .I0(n736_14),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(ff_next_vram1_7_9),
    .I3(n734_25) 
);
defparam n735_s12.INIT=16'h0007;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(n735_20),
    .I2(ff_next_vram4_3_9),
    .I3(w_screen_mode[3]) 
);
defparam n735_s13.INIT=16'h0503;
  LUT3 n735_s14 (
    .F(n735_18),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n734_20) 
);
defparam n735_s14.INIT=8'h80;
  LUT4 n736_s10 (
    .F(n736_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n736_s10.INIT=16'h1400;
  LUT4 n736_s11 (
    .F(n736_15),
    .I0(n736_17),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(w_screen_mode_3_3),
    .I3(n736_20) 
);
defparam n736_s11.INIT=16'hC500;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n734_20),
    .I2(ff_next_vram0[7]),
    .I3(n730_14) 
);
defparam n736_s12.INIT=16'h0777;
  LUT3 n737_s11 (
    .F(n737_15),
    .I0(n853_26),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram0_7_9) 
);
defparam n737_s11.INIT=8'hE0;
  LUT3 n737_s12 (
    .F(n737_16),
    .I0(n2017_6),
    .I1(n553_30),
    .I2(ff_next_vram1_7_9) 
);
defparam n737_s12.INIT=8'h01;
  LUT4 n737_s13 (
    .F(n737_17),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n737_18),
    .I3(n735_22) 
);
defparam n737_s13.INIT=16'h3CFA;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(n1476_29),
    .I3(n733_13) 
);
defparam n737_s14.INIT=16'h2C00;
  LUT4 n737_s15 (
    .F(n737_19),
    .I0(reg_color_table_base[10]),
    .I1(w_screen_mode_3_3),
    .I2(n737_22),
    .I3(ff_next_vram0[6]) 
);
defparam n737_s15.INIT=16'h7077;
  LUT4 n737_s17 (
    .F(n737_21),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n742_19),
    .I2(ff_next_vram0[6]),
    .I3(n730_14) 
);
defparam n737_s17.INIT=16'h0777;
  LUT3 n738_s10 (
    .F(n738_14),
    .I0(n738_16),
    .I1(n738_17),
    .I2(ff_next_vram0_7_9) 
);
defparam n738_s10.INIT=8'h70;
  LUT4 n738_s11 (
    .F(n738_15),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n734_20),
    .I2(ff_next_vram0[5]),
    .I3(n730_14) 
);
defparam n738_s11.INIT=16'h0777;
  LUT4 n739_s10 (
    .F(n739_14),
    .I0(n853_26),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(w_screen_mode_3_3) 
);
defparam n739_s10.INIT=16'h0FBB;
  LUT4 n739_s11 (
    .F(n739_15),
    .I0(n553_30),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(ff_next_vram1_7_9) 
);
defparam n739_s11.INIT=16'h0777;
  LUT4 n739_s12 (
    .F(n739_16),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(w_screen_mode_3_3),
    .I3(n739_18) 
);
defparam n739_s12.INIT=16'h007F;
  LUT4 n739_s13 (
    .F(n739_17),
    .I0(w_pos_x[7]),
    .I1(n742_19),
    .I2(ff_next_vram0[4]),
    .I3(n730_14) 
);
defparam n739_s13.INIT=16'h0777;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n737_18),
    .I3(n737_16) 
);
defparam n740_s10.INIT=16'hAC00;
  LUT4 n740_s11 (
    .F(n740_15),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n740_s11.INIT=16'hAC00;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(w_screen_mode_3_3),
    .I3(n740_20) 
);
defparam n740_s13.INIT=16'h007F;
  LUT4 n740_s14 (
    .F(n740_18),
    .I0(w_pos_x[6]),
    .I1(n742_19),
    .I2(ff_next_vram0[3]),
    .I3(n730_14) 
);
defparam n740_s14.INIT=16'h0777;
  LUT3 n741_s10 (
    .F(n741_14),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n737_18) 
);
defparam n741_s10.INIT=8'hAC;
  LUT4 n741_s11 (
    .F(n741_15),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n1476_28),
    .I3(w_screen_mode[3]) 
);
defparam n741_s11.INIT=16'hAC00;
  LUT4 n741_s12 (
    .F(n741_16),
    .I0(n553_30),
    .I1(w_pos_x[5]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(ff_next_vram1_7_9) 
);
defparam n741_s12.INIT=16'h0777;
  LUT4 n741_s13 (
    .F(n741_17),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n741_20),
    .I3(n730_14) 
);
defparam n741_s13.INIT=16'h00EF;
  LUT4 n741_s14 (
    .F(n741_18),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(w_screen_mode_3_3),
    .I3(n734_27) 
);
defparam n741_s14.INIT=16'h8000;
  LUT4 n741_s15 (
    .F(n741_19),
    .I0(w_pos_x[5]),
    .I1(n742_19),
    .I2(ff_next_vram4[2]),
    .I3(n730_15) 
);
defparam n741_s15.INIT=16'h0777;
  LUT4 n742_s11 (
    .F(n742_15),
    .I0(n835_23),
    .I1(w_pos_x[5]),
    .I2(n742_16),
    .I3(n742_17) 
);
defparam n742_s11.INIT=16'h7000;
  LUT4 n743_s10 (
    .F(n743_14),
    .I0(n553_30),
    .I1(w_pos_x[3]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram1_7_9) 
);
defparam n743_s10.INIT=16'h0777;
  LUT4 n743_s11 (
    .F(n743_15),
    .I0(n853_26),
    .I1(w_pos_x[6]),
    .I2(ff_pos_x[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n743_s11.INIT=16'h0FBB;
  LUT4 n743_s12 (
    .F(n743_16),
    .I0(ff_next_vram0[6]),
    .I1(n734_25),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(w_screen_mode_3_3) 
);
defparam n743_s12.INIT=16'h0F77;
  LUT3 n744_s10 (
    .F(n744_14),
    .I0(ff_next_vram1_7_9),
    .I1(ff_pos_x[2]),
    .I2(n744_15) 
);
defparam n744_s10.INIT=8'h70;
  LUT3 n745_s9 (
    .F(n745_13),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1476_28) 
);
defparam n745_s9.INIT=8'h53;
  LUT4 n745_s10 (
    .F(n745_14),
    .I0(n1476_28),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n737_16) 
);
defparam n745_s10.INIT=16'h0FBB;
  LUT4 n746_s9 (
    .F(n746_13),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(w_screen_mode_3_8) 
);
defparam n746_s9.INIT=16'h0777;
  LUT4 n746_s10 (
    .F(n746_14),
    .I0(n1476_28),
    .I1(ff_pos_x[0]),
    .I2(n746_15),
    .I3(n737_16) 
);
defparam n746_s10.INIT=16'h0FBB;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(ff_next_vram2_3_12),
    .I1(ff_phase[0]),
    .I2(w_screen_mode_3_8),
    .I3(w_screen_mode_3_3) 
);
defparam ff_next_vram1_7_s7.INIT=16'hCC07;
  LUT4 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_13),
    .I0(n553_30),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n426_5) 
);
defparam ff_next_vram1_7_s8.INIT=16'h0B00;
  LUT3 n547_s5 (
    .F(n547_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]) 
);
defparam n547_s5.INIT=8'hBC;
  LUT4 n258_s6 (
    .F(n258_11),
    .I0(n1753_5),
    .I1(n1333_19),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[12]) 
);
defparam n258_s6.INIT=16'hF53F;
  LUT3 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_state_1_7) 
);
defparam n258_s7.INIT=8'h40;
  LUT3 n1480_s8 (
    .F(n1480_11),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1480_s8.INIT=8'h35;
  LUT3 n1481_s6 (
    .F(n1481_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1481_s6.INIT=8'h35;
  LUT3 n1482_s6 (
    .F(n1482_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1482_s6.INIT=8'h53;
  LUT3 n1483_s6 (
    .F(n1483_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1483_s6.INIT=8'h53;
  LUT2 n1484_s6 (
    .F(n1484_9),
    .I0(ff_next_vram1[6]),
    .I1(n1476_28) 
);
defparam n1484_s6.INIT=4'h4;
  LUT3 n1485_s6 (
    .F(n1485_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1485_s6.INIT=8'h35;
  LUT3 n1488_s4 (
    .F(n1488_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1488_s4.INIT=8'h35;
  LUT3 n1489_s4 (
    .F(n1489_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1489_s4.INIT=8'h35;
  LUT3 n1490_s4 (
    .F(n1490_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1490_s4.INIT=8'h35;
  LUT3 n1491_s4 (
    .F(n1491_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1491_s4.INIT=8'h53;
  LUT3 n1492_s5 (
    .F(n1492_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1492_s5.INIT=8'h35;
  LUT3 n1492_s6 (
    .F(n1492_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1492_s6.INIT=8'hCA;
  LUT3 n1493_s5 (
    .F(n1493_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1493_s5.INIT=8'h35;
  LUT3 n1494_s5 (
    .F(n1494_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1494_s5.INIT=8'h53;
  LUT3 n1494_s6 (
    .F(n1494_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1494_s6.INIT=8'h53;
  LUT3 n1495_s5 (
    .F(n1495_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1495_s5.INIT=8'h53;
  LUT3 n1495_s6 (
    .F(n1495_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1495_s6.INIT=8'h53;
  LUT3 n1496_s4 (
    .F(n1496_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1496_s4.INIT=8'h35;
  LUT3 n1497_s4 (
    .F(n1497_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1497_s4.INIT=8'h35;
  LUT3 n1499_s4 (
    .F(n1499_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1499_s4.INIT=8'h53;
  LUT2 n1500_s5 (
    .F(n1500_8),
    .I0(ff_next_vram1[2]),
    .I1(w_screen_mode_3_3) 
);
defparam n1500_s5.INIT=4'h4;
  LUT3 n1504_s4 (
    .F(n1504_7),
    .I0(ff_next_vram3[3]),
    .I1(ff_next_vram3[7]),
    .I2(ff_next_vram5[7]) 
);
defparam n1504_s4.INIT=8'hCA;
  LUT3 n1505_s4 (
    .F(n1505_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram3[2]) 
);
defparam n1505_s4.INIT=8'h14;
  LUT3 n1506_s4 (
    .F(n1506_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram3[1]) 
);
defparam n1506_s4.INIT=8'h14;
  LUT3 n1507_s4 (
    .F(n1507_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram3[0]) 
);
defparam n1507_s4.INIT=8'h14;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s5.INIT=8'hAC;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s5.INIT=8'hAC;
  LUT3 n1510_s5 (
    .F(n1510_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1510_s5.INIT=8'hAC;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1511_s5.INIT=8'hAC;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1512_s4.INIT=8'hAC;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1513_s4.INIT=8'h53;
  LUT3 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1514_s4.INIT=8'hAC;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1515_s4.INIT=8'h53;
  LUT3 n1516_s5 (
    .F(n1516_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1516_s5.INIT=8'hAC;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1517_s5.INIT=8'hAC;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1518_s5.INIT=8'hAC;
  LUT3 n1518_s6 (
    .F(n1518_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1518_s6.INIT=8'hAC;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1519_s5.INIT=8'hAC;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1520_s4.INIT=8'hAC;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1521_s4.INIT=8'h53;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1522_s4.INIT=8'hAC;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1523_s4.INIT=8'h53;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1524_s5.INIT=8'hAC;
  LUT3 n1524_s6 (
    .F(n1524_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s6.INIT=8'hCA;
  LUT3 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1525_s5.INIT=8'h35;
  LUT3 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1525_s6.INIT=8'hAC;
  LUT3 n1526_s5 (
    .F(n1526_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1526_s5.INIT=8'h53;
  LUT3 n1526_s6 (
    .F(n1526_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1526_s6.INIT=8'h53;
  LUT3 n1527_s5 (
    .F(n1527_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1527_s5.INIT=8'h53;
  LUT3 n1527_s6 (
    .F(n1527_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1527_s6.INIT=8'h53;
  LUT3 n1532_s5 (
    .F(n1532_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s5.INIT=8'hCA;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s4.INIT=8'h35;
  LUT3 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1534_s5.INIT=8'hAC;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1535_s5.INIT=8'hAC;
  LUT2 n1099_s21 (
    .F(n1099_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1099_s21.INIT=4'h1;
  LUT4 n1476_s25 (
    .F(n1476_29),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1476_s25.INIT=16'h6771;
  LUT2 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[8]),
    .I1(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=4'h1;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0100;
  LUT3 n731_s11 (
    .F(n731_15),
    .I0(reg_color_table_base[16]),
    .I1(w_screen_mode_3_3),
    .I2(n734_27) 
);
defparam n731_s11.INIT=8'h80;
  LUT3 n732_s12 (
    .F(n732_16),
    .I0(reg_color_table_base[15]),
    .I1(w_screen_mode_3_3),
    .I2(n734_27) 
);
defparam n732_s12.INIT=8'h80;
  LUT4 n733_s12 (
    .F(n733_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n733_s12.INIT=16'hF4CF;
  LUT3 n733_s13 (
    .F(n733_17),
    .I0(reg_color_table_base[14]),
    .I1(w_screen_mode_3_3),
    .I2(n734_27) 
);
defparam n733_s13.INIT=8'h80;
  LUT4 n734_s19 (
    .F(n734_23),
    .I0(n737_16),
    .I1(n1476_28),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(n853_26) 
);
defparam n734_s19.INIT=16'h0E00;
  LUT2 n735_s16 (
    .F(n735_20),
    .I0(n553_30),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n735_s16.INIT=4'h4;
  LUT3 n736_s13 (
    .F(n736_17),
    .I0(n553_30),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram2_3_12) 
);
defparam n736_s13.INIT=8'hB0;
  LUT3 n737_s18 (
    .F(n737_22),
    .I0(n736_14),
    .I1(reg_color_table_base[9]),
    .I2(w_screen_mode_3_8) 
);
defparam n737_s18.INIT=8'h07;
  LUT3 n737_s19 (
    .F(n737_23),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1476_28) 
);
defparam n737_s19.INIT=8'hAC;
  LUT4 n738_s12 (
    .F(n738_16),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(ff_next_vram1_7_9),
    .I2(n738_18),
    .I3(w_sprite_mode2_4) 
);
defparam n738_s12.INIT=16'h0777;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(n853_26),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(w_screen_mode_3_3) 
);
defparam n738_s13.INIT=16'h0FBB;
  LUT4 n739_s14 (
    .F(n739_18),
    .I0(reg_color_table_base[7]),
    .I1(n736_14),
    .I2(w_screen_mode_3_8),
    .I3(ff_next_vram0[4]) 
);
defparam n739_s14.INIT=16'hF800;
  LUT4 n740_s15 (
    .F(n740_19),
    .I0(n553_30),
    .I1(w_pos_x[6]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram1_7_9) 
);
defparam n740_s15.INIT=16'h0777;
  LUT4 n740_s16 (
    .F(n740_20),
    .I0(reg_color_table_base[6]),
    .I1(n736_14),
    .I2(w_screen_mode_3_8),
    .I3(ff_next_vram0[3]) 
);
defparam n740_s16.INIT=16'hF800;
  LUT4 n741_s16 (
    .F(n741_20),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n734_27) 
);
defparam n741_s16.INIT=16'h1E00;
  LUT4 n742_s12 (
    .F(n742_16),
    .I0(n853_26),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n742_s12.INIT=16'h0FBB;
  LUT4 n742_s13 (
    .F(n742_17),
    .I0(n553_30),
    .I1(w_pos_x[4]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram1_7_9) 
);
defparam n742_s13.INIT=16'h0777;
  LUT4 n744_s11 (
    .F(n744_15),
    .I0(n853_26),
    .I1(w_pos_x[5]),
    .I2(ff_pos_x[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n744_s11.INIT=16'h0FBB;
  LUT2 n746_s11 (
    .F(n746_15),
    .I0(w_screen_mode_3_3),
    .I1(w_pos_x[3]) 
);
defparam n746_s11.INIT=4'h4;
  LUT4 n738_s14 (
    .F(n738_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n738_s14.INIT=16'h1800;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_10),
    .I0(ff_next_vram1_7_10),
    .I1(n835_23),
    .I2(ff_next_vram1_7_12),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_3_s4.INIT=16'hD000;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_6),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram2_3_s6.INIT=16'h0B00;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 n1801_s4 (
    .F(n1801_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1801_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 w_screen_mode_3_s4 (
    .F(w_screen_mode_3_8),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_screen_mode_3_s4.INIT=16'h0004;
  LUT3 n735_s17 (
    .F(n735_22),
    .I0(n733_16),
    .I1(reg_screen_mode[1]),
    .I2(n1476_28) 
);
defparam n735_s17.INIT=8'hE0;
  LUT4 n734_s20 (
    .F(n734_25),
    .I0(n733_16),
    .I1(reg_screen_mode[1]),
    .I2(n737_16),
    .I3(n1476_28) 
);
defparam n734_s20.INIT=16'hE000;
  LUT3 n745_s12 (
    .F(n745_17),
    .I0(n2017_6),
    .I1(n1836_99),
    .I2(ff_next_vram0_7_9) 
);
defparam n745_s12.INIT=8'h10;
  LUT3 n734_s21 (
    .F(n734_27),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n734_s21.INIT=8'h20;
  LUT3 n1802_s4 (
    .F(n1802_8),
    .I0(w_screen_mode_3_3),
    .I1(n2017_6),
    .I2(n1801_10) 
);
defparam n1802_s4.INIT=8'h0E;
  LUT4 n1798_s3 (
    .F(n1798_9),
    .I0(n1801_10),
    .I1(w_screen_mode_3_3),
    .I2(n2017_6),
    .I3(ff_pattern0[7]) 
);
defparam n1798_s3.INIT=16'h0100;
  LUT4 n1799_s3 (
    .F(n1799_9),
    .I0(n1801_10),
    .I1(w_screen_mode_3_3),
    .I2(n2017_6),
    .I3(ff_pattern0[6]) 
);
defparam n1799_s3.INIT=16'h0100;
  LUT4 n1800_s3 (
    .F(n1800_9),
    .I0(n1801_10),
    .I1(w_screen_mode_3_3),
    .I2(n2017_6),
    .I3(ff_pattern0[5]) 
);
defparam n1800_s3.INIT=16'h0100;
  LUT4 n1801_s5 (
    .F(n1801_12),
    .I0(n1801_10),
    .I1(w_screen_mode_3_3),
    .I2(n2017_6),
    .I3(ff_pattern0[4]) 
);
defparam n1801_s5.INIT=16'h0100;
  LUT3 ff_next_vram4_3_s6 (
    .F(ff_next_vram4_3_11),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_12),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s6.INIT=8'hE0;
  LUT4 n742_s14 (
    .F(n742_19),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n553_30) 
);
defparam n742_s14.INIT=16'h0200;
  LUT3 n734_s22 (
    .F(n734_29),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n734_s22.INIT=8'h02;
  LUT4 ff_next_vram2_3_s7 (
    .F(ff_next_vram2_3_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_3_12),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s7.INIT=16'hFE00;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s6.INIT=16'hEF00;
  LUT4 n740_s17 (
    .F(n740_22),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(w_pos_x[7]),
    .I3(n740_19) 
);
defparam n740_s17.INIT=16'hBF00;
  LUT3 n1485_s7 (
    .F(n1485_11),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(reg_backdrop_color[2]) 
);
defparam n1485_s7.INIT=8'hB0;
  LUT3 n1484_s7 (
    .F(n1484_11),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(reg_backdrop_color[3]) 
);
defparam n1484_s7.INIT=8'hB0;
  LUT3 n1483_s7 (
    .F(n1483_11),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1483_s7.INIT=8'h80;
  LUT3 n1482_s7 (
    .F(n1482_11),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1482_s7.INIT=8'h80;
  LUT3 n1481_s7 (
    .F(n1481_11),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1481_s7.INIT=8'h80;
  LUT3 n1480_s9 (
    .F(n1480_13),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1480_s9.INIT=8'h80;
  LUT4 n547_s7 (
    .F(n547_13),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n547_s7.INIT=16'h4000;
  LUT3 n1476_s26 (
    .F(n1476_31),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1480_9) 
);
defparam n1476_s26.INIT=8'h80;
  LUT4 n1535_s6 (
    .F(n1535_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1535_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s6.INIT=16'hCAAA;
  LUT4 n1534_s6 (
    .F(n1534_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1534_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1534_s6.INIT=16'hCAAA;
  LUT4 n1533_s5 (
    .F(n1533_9),
    .I0(n1485_11),
    .I1(n1533_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s5.INIT=16'hCAAA;
  LUT4 n1532_s6 (
    .F(n1532_10),
    .I0(n1484_11),
    .I1(n1532_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1532_s6.INIT=16'hCAAA;
  LUT4 n1531_s4 (
    .F(n1531_8),
    .I0(n1531_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_6) 
);
defparam n1531_s4.INIT=16'hFF80;
  LUT4 n1530_s4 (
    .F(n1530_8),
    .I0(n1530_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_6) 
);
defparam n1530_s4.INIT=16'hFF80;
  LUT4 n1529_s4 (
    .F(n1529_8),
    .I0(n1529_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1529_s4.INIT=16'hFF80;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(n1528_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_7) 
);
defparam n1528_s4.INIT=16'hFF80;
  LUT4 n1527_s7 (
    .F(n1527_11),
    .I0(reg_backdrop_color[0]),
    .I1(n1527_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1527_s7.INIT=16'hCAAA;
  LUT4 n1526_s7 (
    .F(n1526_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1526_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1526_s7.INIT=16'hCAAA;
  LUT4 n1525_s7 (
    .F(n1525_11),
    .I0(n1485_11),
    .I1(n1525_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1525_s7.INIT=16'h3AAA;
  LUT4 n1524_s7 (
    .F(n1524_11),
    .I0(n1484_11),
    .I1(n1524_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1524_s7.INIT=16'hCAAA;
  LUT4 n1523_s5 (
    .F(n1523_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1523_5),
    .I3(n1483_6) 
);
defparam n1523_s5.INIT=16'hFF08;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(n1522_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_6) 
);
defparam n1522_s5.INIT=16'hFF80;
  LUT4 n1521_s5 (
    .F(n1521_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1521_5),
    .I3(n1481_6) 
);
defparam n1521_s5.INIT=16'hFF08;
  LUT4 n1520_s5 (
    .F(n1520_9),
    .I0(n1520_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_7) 
);
defparam n1520_s5.INIT=16'hFF80;
  LUT4 n1519_s6 (
    .F(n1519_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1519_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1519_s6.INIT=16'hCAAA;
  LUT4 n1518_s7 (
    .F(n1518_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1518_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1518_s7.INIT=16'hCAAA;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1485_11),
    .I1(n1517_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1517_s6.INIT=16'hCAAA;
  LUT4 n1516_s6 (
    .F(n1516_10),
    .I0(n1484_11),
    .I1(n1516_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1516_s6.INIT=16'hCAAA;
  LUT4 n1515_s5 (
    .F(n1515_9),
    .I0(n1515_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_6) 
);
defparam n1515_s5.INIT=16'hFF80;
  LUT4 n1514_s5 (
    .F(n1514_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1514_5),
    .I3(n1482_6) 
);
defparam n1514_s5.INIT=16'hFF08;
  LUT4 n1513_s5 (
    .F(n1513_9),
    .I0(n1513_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1513_s5.INIT=16'hFF80;
  LUT4 n1512_s5 (
    .F(n1512_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1512_5),
    .I3(n1480_7) 
);
defparam n1512_s5.INIT=16'hFF08;
  LUT4 n1511_s6 (
    .F(n1511_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1511_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1511_s6.INIT=16'hCAAA;
  LUT4 n1510_s6 (
    .F(n1510_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1510_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1510_s6.INIT=16'hCAAA;
  LUT4 n1509_s6 (
    .F(n1509_10),
    .I0(n1485_11),
    .I1(n1509_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1509_s6.INIT=16'hCAAA;
  LUT4 n1508_s6 (
    .F(n1508_10),
    .I0(n1484_11),
    .I1(n1508_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1508_s6.INIT=16'hCAAA;
  LUT4 n1507_s5 (
    .F(n1507_9),
    .I0(n1507_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_6) 
);
defparam n1507_s5.INIT=16'hFF80;
  LUT4 n1506_s5 (
    .F(n1506_9),
    .I0(n1506_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_6) 
);
defparam n1506_s5.INIT=16'hFF80;
  LUT4 n1505_s5 (
    .F(n1505_9),
    .I0(n1505_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1505_s5.INIT=16'hFF80;
  LUT4 n1504_s5 (
    .F(n1504_9),
    .I0(n1504_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_7) 
);
defparam n1504_s5.INIT=16'hFF80;
  LUT4 n1499_s5 (
    .F(n1499_9),
    .I0(n1499_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_6) 
);
defparam n1499_s5.INIT=16'hFF80;
  LUT4 n1498_s5 (
    .F(n1498_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1498_5),
    .I3(n1482_6) 
);
defparam n1498_s5.INIT=16'hFF80;
  LUT4 n1497_s5 (
    .F(n1497_9),
    .I0(n1497_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1497_s5.INIT=16'hFF80;
  LUT4 n1496_s5 (
    .F(n1496_9),
    .I0(n1496_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_7) 
);
defparam n1496_s5.INIT=16'hFF80;
  LUT4 n1495_s7 (
    .F(n1495_11),
    .I0(reg_backdrop_color[0]),
    .I1(n1495_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1495_s7.INIT=16'h3AAA;
  LUT4 n1494_s7 (
    .F(n1494_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1494_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1494_s7.INIT=16'h3AAA;
  LUT4 n1493_s6 (
    .F(n1493_10),
    .I0(n1485_11),
    .I1(n1493_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1493_s6.INIT=16'h3AAA;
  LUT4 n1492_s7 (
    .F(n1492_11),
    .I0(n1484_11),
    .I1(n1492_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1492_s7.INIT=16'h3AAA;
  LUT4 n1491_s5 (
    .F(n1491_9),
    .I0(n1491_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_6) 
);
defparam n1491_s5.INIT=16'hFF80;
  LUT4 n1490_s5 (
    .F(n1490_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1490_5),
    .I3(n1482_6) 
);
defparam n1490_s5.INIT=16'hFF08;
  LUT4 n1489_s5 (
    .F(n1489_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1489_5),
    .I3(n1481_6) 
);
defparam n1489_s5.INIT=16'hFF08;
  LUT4 n1488_s5 (
    .F(n1488_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1488_5),
    .I3(n1480_7) 
);
defparam n1488_s5.INIT=16'hFF08;
  LUT4 n1487_s5 (
    .F(n1487_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1487_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1487_s5.INIT=16'h3AAA;
  LUT4 n1486_s5 (
    .F(n1486_9),
    .I0(reg_backdrop_color[1]),
    .I1(n1486_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1486_s5.INIT=16'h3AAA;
  LUT4 n1485_s8 (
    .F(n1485_13),
    .I0(n1485_11),
    .I1(n1485_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1485_s8.INIT=16'hCAAA;
  LUT4 n1484_s8 (
    .F(n1484_13),
    .I0(n1484_11),
    .I1(n1484_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1484_s8.INIT=16'h3AAA;
  LUT4 n1483_s8 (
    .F(n1483_13),
    .I0(n1483_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_6) 
);
defparam n1483_s8.INIT=16'hFF80;
  LUT4 n1482_s8 (
    .F(n1482_13),
    .I0(n1482_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_6) 
);
defparam n1482_s8.INIT=16'hFF80;
  LUT4 n1481_s8 (
    .F(n1481_13),
    .I0(n1481_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_6) 
);
defparam n1481_s8.INIT=16'hFF80;
  LUT4 n1480_s10 (
    .F(n1480_15),
    .I0(n1480_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_7) 
);
defparam n1480_s10.INIT=16'hFF80;
  LUT4 n1503_s4 (
    .F(n1503_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1503_s4.INIT=16'hBF00;
  LUT4 n1502_s4 (
    .F(n1502_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1502_s4.INIT=16'hBF00;
  LUT4 n1501_s4 (
    .F(n1501_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1501_s4.INIT=16'hBF00;
  LUT4 n1500_s6 (
    .F(n1500_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1500_s6.INIT=16'hBF00;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_14),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_8),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s7.INIT=16'h0FFE;
  LUT4 n737_s20 (
    .F(n737_25),
    .I0(n737_23),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_8),
    .I3(ff_next_vram0_7_9) 
);
defparam n737_s20.INIT=16'hA800;
  LUT4 n734_s23 (
    .F(n734_31),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_8),
    .I2(n853_26),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n734_s23.INIT=16'h0100;
  LUT4 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_12),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_8),
    .I2(n553_30),
    .I3(ff_next_vram1_7_9) 
);
defparam ff_next_vram5_7_s6.INIT=16'h0001;
  LUT4 n741_s17 (
    .F(n741_22),
    .I0(n741_14),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_8),
    .I3(n737_16) 
);
defparam n741_s17.INIT=16'h0200;
  LUT4 n184_s4 (
    .F(n184_10),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n184_s4.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 n730_s15 (
    .F(n730_20),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n730_s15.INIT=16'h9600;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n426_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n736_s15 (
    .F(n736_20),
    .I0(reg_pattern_name_table_base[10]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n736_s15.INIT=16'h0002;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n547_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n745_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n746_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n831_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n832_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n835_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n836_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1125_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1126_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1127_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1128_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1129_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1130_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1099_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1101_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1102_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1105_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1106_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1109_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1111_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1113_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1114_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n837_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n839_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n840_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n843_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n844_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1119_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1120_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1121_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1122_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n855_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n856_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n857_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n859_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n860_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1133_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1134_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1480_15),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1481_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1482_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1483_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1484_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1485_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1486_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1487_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1488_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1489_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1490_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1491_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1492_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1493_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1494_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1495_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1496_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1497_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1498_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1499_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1500_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1501_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1502_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1503_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1504_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1505_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1506_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1507_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1508_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1509_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1510_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1512_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1513_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1514_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1515_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1516_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1517_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1518_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1519_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1520_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1521_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1522_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1523_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1524_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1525_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1526_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1527_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1528_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1529_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1530_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1531_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1532_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1533_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1534_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1535_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1474_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1475_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1478_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1479_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1753_3),
    .CLK(clk85m),
    .CE(n1754_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1798_9),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1799_9),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1800_9),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1801_12),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1802_5),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1804_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1805_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n319_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n314_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n314_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n811_s5 (
    .O(n811_9),
    .I0(n811_6),
    .I1(n811_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n812_s5 (
    .O(n812_9),
    .I0(n812_6),
    .I1(n812_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n843_s26 (
    .O(n843_30),
    .I0(n843_28),
    .I1(n827_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n844_s26 (
    .O(n844_30),
    .I0(n844_28),
    .I1(n828_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n122_4,
  reg_sprite_magify,
  n1267_4,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_mode_3_3,
  n878_16,
  ff_next_vram1_7_9,
  reg_212lines_mode,
  n1753_5,
  w_sprite_mode2,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  ff_vram_valid,
  w_selected_en,
  n426_5,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n122_4;
input reg_sprite_magify;
input n1267_4;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_mode_3_3;
input n878_16;
input ff_next_vram1_7_9;
input reg_212lines_mode;
input n1753_5;
input w_sprite_mode2;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output ff_vram_valid;
output w_selected_en;
output n426_5;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n426_4;
wire n424_3;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n308_7;
wire n307_7;
wire n306_7;
wire n305_7;
wire n110_7;
wire n109_7;
wire n81_6;
wire n74_7;
wire n73_7;
wire n72_7;
wire n71_7;
wire n70_7;
wire n303_7;
wire n426_6;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n305_8;
wire n313_10;
wire n81_7;
wire n81_8;
wire n71_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_select_finish_11;
wire n313_12;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n215_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n426_s1 (
    .F(n426_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n426_5),
    .I3(n426_6) 
);
defparam n426_s1.INIT=16'h8000;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(n122_4),
    .I1(n426_6),
    .I2(ff_vram_valid_6) 
);
defparam n424_s0.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(w_selected_en),
    .I3(n303_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(ff_select_finish_9),
    .I3(n303_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT3 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n1267_4),
    .I2(n303_7) 
);
defparam ff_selected_en_s3.INIT=8'h4F;
  LUT2 n308_s2 (
    .F(n308_7),
    .I0(w_selected_count[0]),
    .I1(n303_7) 
);
defparam n308_s2.INIT=4'h4;
  LUT3 n307_s2 (
    .F(n307_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n303_7) 
);
defparam n307_s2.INIT=8'h60;
  LUT4 n306_s2 (
    .F(n306_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n303_7) 
);
defparam n306_s2.INIT=16'h7800;
  LUT3 n305_s2 (
    .F(n305_7),
    .I0(n305_8),
    .I1(w_selected_count[3]),
    .I2(n303_7) 
);
defparam n305_s2.INIT=8'h60;
  LUT2 n110_s2 (
    .F(n110_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n110_s2.INIT=4'h4;
  LUT2 n109_s2 (
    .F(n109_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n109_s2.INIT=4'h4;
  LUT4 n81_s1 (
    .F(n81_6),
    .I0(n81_7),
    .I1(n81_8),
    .I2(n122_4),
    .I3(n426_6) 
);
defparam n81_s1.INIT=16'hE000;
  LUT2 n74_s2 (
    .F(n74_7),
    .I0(ff_current_plane_num[0]),
    .I1(n81_7) 
);
defparam n74_s2.INIT=4'h1;
  LUT3 n73_s2 (
    .F(n73_7),
    .I0(n81_7),
    .I1(ff_current_plane_num[1]),
    .I2(ff_current_plane_num[0]) 
);
defparam n73_s2.INIT=8'h14;
  LUT4 n72_s2 (
    .F(n72_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n81_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n72_s2.INIT=16'h0708;
  LUT3 n71_s2 (
    .F(n71_7),
    .I0(n81_7),
    .I1(ff_current_plane_num[3]),
    .I2(n71_8) 
);
defparam n71_s2.INIT=8'h14;
  LUT4 n70_s2 (
    .F(n70_7),
    .I0(ff_current_plane_num[3]),
    .I1(n71_8),
    .I2(n81_7),
    .I3(ff_current_plane_num[4]) 
);
defparam n70_s2.INIT=16'h0708;
  LUT4 n303_s2 (
    .F(n303_7),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(n878_16),
    .I3(ff_next_vram1_7_9) 
);
defparam n303_s2.INIT=16'h0001;
  LUT4 n426_s2 (
    .F(n426_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n426_s2.INIT=16'h1000;
  LUT3 n426_s3 (
    .F(n426_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n426_s3.INIT=8'h40;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[7]),
    .I3(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=16'h9000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n81_8),
    .I1(ff_selected_en_8),
    .I2(ff_selected_en_9),
    .I3(n313_10) 
);
defparam ff_selected_en_s4.INIT=16'h7F00;
  LUT3 n305_s3 (
    .F(n305_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n305_s3.INIT=8'h80;
  LUT2 n313_s5 (
    .F(n313_10),
    .I0(ff_select_finish_9),
    .I1(ff_selected_count_3_7) 
);
defparam n313_s5.INIT=4'h4;
  LUT4 n81_s2 (
    .F(n81_7),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(w_screen_pos_x_Z_13),
    .I3(n1753_5) 
);
defparam n81_s2.INIT=16'h0100;
  LUT4 n81_s3 (
    .F(n81_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n81_s3.INIT=16'h000B;
  LUT3 n71_s3 (
    .F(n71_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n71_s3.INIT=8'h80;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s5.INIT=16'hF331;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n215_9) 
);
defparam ff_selected_en_s6.INIT=16'h0100;
  LUT3 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]) 
);
defparam ff_select_finish_s6.INIT=8'h40;
  LUT3 n313_s6 (
    .F(n313_12),
    .I0(n303_7),
    .I1(ff_select_finish_9),
    .I2(ff_selected_count_3_7) 
);
defparam n313_s6.INIT=8'h20;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n71_7),
    .CLK(clk85m),
    .CE(n424_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n72_7),
    .CLK(clk85m),
    .CE(n424_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n73_7),
    .CLK(clk85m),
    .CE(n424_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n74_7),
    .CLK(clk85m),
    .CE(n424_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n81_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n109_7),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n110_7),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n426_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n70_7),
    .CLK(clk85m),
    .CE(n424_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n305_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n307_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n308_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n303_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n313_12),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n215_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  w_screen_v_active,
  reg_display_on,
  w_selected_en,
  n223_6,
  reg_sprite_16x16,
  n1753_5,
  n538_6,
  n122_4,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_ic_vram_valid,
  ff_active,
  n878_16,
  n1333_18,
  n1333_19,
  n1267_4,
  ff_screen_h_active_9,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input w_screen_v_active;
input reg_display_on;
input w_selected_en;
input n223_6;
input reg_sprite_16x16;
input n1753_5;
input n538_6;
input n122_4;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active;
output n878_16;
output n1333_18;
output n1333_19;
output n1267_4;
output ff_screen_h_active_9;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_selected_q_31_6;
wire ff_screen_h_active_8;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire ff_vram_address_16_6;
wire n1447_8;
wire n1496_7;
wire n1302_8;
wire n1301_7;
wire n1517_9;
wire n1516_9;
wire n1515_9;
wire n1514_9;
wire n1513_9;
wire n1512_9;
wire n1511_9;
wire n1510_9;
wire n1509_9;
wire n1508_9;
wire n1507_9;
wire n1506_9;
wire n1505_9;
wire n1504_9;
wire n1503_9;
wire n1502_9;
wire n1501_9;
wire n1267_5;
wire ff_current_plane_2_7;
wire ff_current_plane_2_8;
wire ff_current_plane_2_9;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire ff_vram_address_16_7;
wire n1496_8;
wire n1445_8;
wire n1267_6;
wire ff_active_12;
wire ff_active_13;
wire n1517_11;
wire ff_active_14;
wire n1267_8;
wire n1517_13;
wire n1445_10;
wire ff_vram_valid_8;
wire n1448_10;
wire n1449_10;
wire n1450_11;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n878_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_selected_q_31_s2 (
    .F(ff_selected_q_31_6),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s2.INIT=16'h7F00;
  LUT4 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_screen_h_active_9),
    .I1(w_screen_v_active),
    .I2(n1267_5),
    .I3(n878_16) 
);
defparam ff_screen_h_active_s3.INIT=16'hFF80;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_7),
    .I2(ff_current_plane_2_8),
    .I3(ff_current_plane_2_9) 
);
defparam ff_current_plane_2_s3.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_16),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_current_plane_2_8) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_active),
    .I1(ff_vram_address_16_7),
    .I2(ff_current_plane_2_8),
    .I3(ff_current_plane_2_9) 
);
defparam ff_vram_address_16_s3.INIT=16'hF2FF;
  LUT4 n1447_s3 (
    .F(n1447_8),
    .I0(w_makeup_plane[2]),
    .I1(n223_6),
    .I2(ff_current_plane[3]),
    .I3(ff_current_plane_2_9) 
);
defparam n1447_s3.INIT=16'h7800;
  LUT2 n1496_s2 (
    .F(n1496_7),
    .I0(n1496_8),
    .I1(n1267_8) 
);
defparam n1496_s2.INIT=4'h4;
  LUT3 n1302_s3 (
    .F(n1302_8),
    .I0(ff_state[0]),
    .I1(n878_16),
    .I2(n1267_8) 
);
defparam n1302_s3.INIT=8'h01;
  LUT4 n1301_s2 (
    .F(n1301_7),
    .I0(n878_16),
    .I1(n1267_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1301_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT2 n1517_s4 (
    .F(n1517_9),
    .I0(ff_selected_q[0]),
    .I1(n1517_13) 
);
defparam n1517_s4.INIT=4'h8;
  LUT2 n1516_s4 (
    .F(n1516_9),
    .I0(ff_selected_q[1]),
    .I1(n1517_13) 
);
defparam n1516_s4.INIT=4'h8;
  LUT2 n1515_s4 (
    .F(n1515_9),
    .I0(ff_selected_q[2]),
    .I1(n1517_13) 
);
defparam n1515_s4.INIT=4'h8;
  LUT4 n1514_s4 (
    .F(n1514_9),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1517_13) 
);
defparam n1514_s4.INIT=16'hF400;
  LUT3 n1513_s4 (
    .F(n1513_9),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1517_13) 
);
defparam n1513_s4.INIT=8'hE0;
  LUT2 n1512_s4 (
    .F(n1512_9),
    .I0(ff_selected_q[14]),
    .I1(n1517_13) 
);
defparam n1512_s4.INIT=4'h8;
  LUT2 n1511_s4 (
    .F(n1511_9),
    .I0(ff_selected_q[15]),
    .I1(n1517_13) 
);
defparam n1511_s4.INIT=4'h8;
  LUT2 n1510_s4 (
    .F(n1510_9),
    .I0(ff_selected_q[16]),
    .I1(n1517_13) 
);
defparam n1510_s4.INIT=4'h8;
  LUT2 n1509_s4 (
    .F(n1509_9),
    .I0(ff_selected_q[17]),
    .I1(n1517_13) 
);
defparam n1509_s4.INIT=4'h8;
  LUT2 n1508_s4 (
    .F(n1508_9),
    .I0(ff_selected_q[18]),
    .I1(n1517_13) 
);
defparam n1508_s4.INIT=4'h8;
  LUT2 n1507_s4 (
    .F(n1507_9),
    .I0(ff_selected_q[19]),
    .I1(n1517_13) 
);
defparam n1507_s4.INIT=4'h8;
  LUT2 n1506_s4 (
    .F(n1506_9),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1517_13) 
);
defparam n1506_s4.INIT=4'h8;
  LUT2 n1505_s4 (
    .F(n1505_9),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1517_13) 
);
defparam n1505_s4.INIT=4'h8;
  LUT2 n1504_s4 (
    .F(n1504_9),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1517_13) 
);
defparam n1504_s4.INIT=4'h8;
  LUT2 n1503_s4 (
    .F(n1503_9),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1517_13) 
);
defparam n1503_s4.INIT=4'h8;
  LUT2 n1502_s4 (
    .F(n1502_9),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1517_13) 
);
defparam n1502_s4.INIT=4'h8;
  LUT2 n1501_s4 (
    .F(n1501_9),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1517_13) 
);
defparam n1501_s4.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_active_9) 
);
defparam n1333_s15.INIT=8'h80;
  LUT4 n1333_s16 (
    .F(n1333_19),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1333_s16.INIT=16'h8000;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active_9) 
);
defparam n1267_s1.INIT=8'h80;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[7]),
    .I1(n1267_6),
    .I2(ff_state_1_7),
    .I3(n1753_5) 
);
defparam n1267_s2.INIT=16'h4000;
  LUT3 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam ff_screen_h_active_s4.INIT=8'h80;
  LUT4 ff_current_plane_2_s4 (
    .F(ff_current_plane_2_7),
    .I0(ff_active_9),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s4.INIT=16'h4000;
  LUT2 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_current_plane_2_s5.INIT=4'h8;
  LUT2 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_9),
    .I0(n878_16),
    .I1(ff_active_11) 
);
defparam ff_current_plane_2_s6.INIT=4'h1;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_active_12),
    .I1(w_makeup_plane[0]),
    .I2(ff_active_13),
    .I3(w_selected_count[0]) 
);
defparam ff_active_s4.INIT=16'h1004;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_current_plane_2_8),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(n1496_8),
    .I1(ff_screen_h_active_9),
    .I2(n1267_5),
    .I3(w_screen_v_active) 
);
defparam ff_active_s6.INIT=16'h4000;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(ff_state[1]),
    .I1(n122_4),
    .I2(ff_state[0]) 
);
defparam ff_vram_address_16_s4.INIT=8'h10;
  LUT4 n1496_s3 (
    .F(n1496_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam n1496_s3.INIT=16'h0001;
  LUT4 n1445_s3 (
    .F(n1445_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1445_s3.INIT=16'hAFC0;
  LUT2 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[12]) 
);
defparam n1267_s3.INIT=4'h4;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(ff_active_14),
    .I1(w_makeup_plane[2]),
    .I2(n223_6),
    .I3(w_selected_count[2]) 
);
defparam ff_active_s7.INIT=16'hD7BD;
  LUT2 ff_active_s8 (
    .F(ff_active_13),
    .I0(w_selected_count[1]),
    .I1(w_makeup_plane[1]) 
);
defparam ff_active_s8.INIT=4'h9;
  LUT3 n1517_s6 (
    .F(n1517_11),
    .I0(n122_4),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1517_s6.INIT=8'hD3;
  LUT2 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]) 
);
defparam ff_active_s9.INIT=4'h9;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active_9),
    .I3(n1267_5) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT4 n1517_s7 (
    .F(n1517_13),
    .I0(n1517_11),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_current_plane_2_9) 
);
defparam n1517_s7.INIT=16'h1500;
  LUT4 n1445_s4 (
    .F(n1445_10),
    .I0(n1445_8),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n122_4) 
);
defparam n1445_s4.INIT=16'h2A00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_8),
    .I0(ff_active),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_current_plane_2_9) 
);
defparam ff_vram_valid_s4.INIT=16'hEAFF;
  LUT4 n1448_s4 (
    .F(n1448_10),
    .I0(w_makeup_plane[2]),
    .I1(n223_6),
    .I2(n878_16),
    .I3(ff_active_11) 
);
defparam n1448_s4.INIT=16'h0006;
  LUT4 n1449_s4 (
    .F(n1449_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n878_16),
    .I3(ff_active_11) 
);
defparam n1449_s4.INIT=16'h0006;
  LUT3 n1450_s5 (
    .F(n1450_11),
    .I0(w_makeup_plane[0]),
    .I1(n878_16),
    .I2(ff_active_11) 
);
defparam n1450_s5.INIT=8'h01;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_6) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n878_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1448_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1449_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1450_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1445_10),
    .CLK(clk85m),
    .CE(ff_vram_valid_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1496_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1447_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1501_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1502_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1503_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1504_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1505_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1506_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1507_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1508_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1509_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1510_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1511_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1512_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1513_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1514_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1515_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1516_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1517_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n878_16,
  ff_state_1_7,
  reg_sprite_magify,
  n1333_18,
  n1333_19,
  reg_display_on,
  n964_35,
  n1061_20,
  w_screen_v_active,
  ff_active,
  n426_5,
  n339_6,
  reg_sprite_16x16,
  reg_color0_opaque,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1195_7,
  n223_6,
  n538_6,
  ff_sprite_collision_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n878_16;
input ff_state_1_7;
input reg_sprite_magify;
input n1333_18;
input n1333_19;
input reg_display_on;
input n964_35;
input n1061_20;
input w_screen_v_active;
input ff_active;
input n426_5;
input n339_6;
input reg_sprite_16x16;
input reg_color0_opaque;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1195_7;
output n223_6;
output n538_6;
output ff_sprite_collision_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1027_3;
wire n239_4;
wire n255_4;
wire n271_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_active_8;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire ff_current_plane_3_8;
wire n1171_7;
wire n1170_7;
wire n1169_7;
wire n1168_7;
wire n1167_7;
wire n1162_7;
wire n1161_7;
wire n1160_7;
wire n1159_7;
wire n1158_7;
wire n1157_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n1060_7;
wire n910_6;
wire n923_9;
wire n922_9;
wire n921_9;
wire n920_10;
wire n1027_4;
wire n1027_5;
wire n1027_6;
wire n1027_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire ff_current_plane_3_9;
wire n1169_8;
wire n1168_8;
wire n1159_8;
wire n920_11;
wire n1027_8;
wire n1027_9;
wire n1027_10;
wire n1027_11;
wire ff_sprite_collision_10;
wire ff_sprite_collision_11;
wire n538_8;
wire n765_6;
wire n733_7;
wire n570_6;
wire n538_10;
wire n279_6;
wire n215_7;
wire n287_6;
wire n223_8;
wire n1163_10;
wire n1164_9;
wire n1165_9;
wire n1172_9;
wire n1173_9;
wire n1174_9;
wire n1175_9;
wire n1059_10;
wire ff_pre_pixel_color_en_12;
wire n1256_10;
wire n1257_10;
wire n1258_10;
wire n1259_10;
wire n1260_10;
wire ff_color_en;
wire ff_active_28;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n983_9;
wire n937_1_SUM;
wire n937_3;
wire n938_1_SUM;
wire n938_3;
wire n939_1_SUM;
wire n939_3;
wire n940_1_SUM;
wire n941_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1027_s0 (
    .F(n1027_3),
    .I0(n1027_4),
    .I1(n1027_5),
    .I2(n1027_6),
    .I3(n1027_7) 
);
defparam n1027_s0.INIT=16'h0E00;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam ff_active_s3.INIT=16'h9000;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1195_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1195_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(n941_2),
    .I1(ff_active_28),
    .I2(ff_state_1_7),
    .I3(ff_current_plane_3_9) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT3 n1171_s2 (
    .F(n1171_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1171_s2.INIT=8'h14;
  LUT4 n1170_s2 (
    .F(n1170_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1170_s2.INIT=16'h0708;
  LUT3 n1169_s2 (
    .F(n1169_7),
    .I0(ff_sprite_collision_7),
    .I1(n1169_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1169_s2.INIT=8'h14;
  LUT3 n1168_s2 (
    .F(n1168_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1168_8) 
);
defparam n1168_s2.INIT=8'h14;
  LUT3 n1167_s2 (
    .F(n1167_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1168_8) 
);
defparam n1167_s2.INIT=8'h40;
  LUT3 n1162_s2 (
    .F(n1162_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1162_s2.INIT=8'h41;
  LUT4 n1161_s2 (
    .F(n1161_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1161_s2.INIT=16'h010E;
  LUT4 n1160_s2 (
    .F(n1160_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1161_7) 
);
defparam n1160_s2.INIT=16'h3012;
  LUT3 n1159_s2 (
    .F(n1159_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1159_8) 
);
defparam n1159_s2.INIT=8'h14;
  LUT4 n1158_s2 (
    .F(n1158_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1159_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1158_s2.INIT=16'h0708;
  LUT4 n1157_s2 (
    .F(n1157_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n1333_19) 
);
defparam n1157_s2.INIT=16'h0E00;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n878_16),
    .I1(ff_color[0]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n878_16),
    .I1(ff_color[1]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n878_16),
    .I1(ff_color[2]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT2 n1060_s2 (
    .F(n1060_7),
    .I0(n878_16),
    .I1(ff_color[3]) 
);
defparam n1060_s2.INIT=4'h4;
  LUT2 n910_s1 (
    .F(n910_6),
    .I0(reg_display_on),
    .I1(n878_16) 
);
defparam n910_s1.INIT=4'h8;
  LUT2 n923_s4 (
    .F(n923_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_7) 
);
defparam n923_s4.INIT=4'h1;
  LUT3 n922_s4 (
    .F(n922_9),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n922_s4.INIT=8'h14;
  LUT4 n921_s4 (
    .F(n921_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n921_s4.INIT=16'h0708;
  LUT3 n920_s5 (
    .F(n920_10),
    .I0(ff_state_1_7),
    .I1(n920_11),
    .I2(ff_current_plane[3]) 
);
defparam n920_s5.INIT=8'h14;
  LUT4 n1195_s2 (
    .F(n1195_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n964_35),
    .I3(n1061_20) 
);
defparam n1195_s2.INIT=16'hEFFF;
  LUT4 n1027_s1 (
    .F(n1027_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1027_8),
    .I3(n1027_9) 
);
defparam n1027_s1.INIT=16'hC0A0;
  LUT4 n1027_s2 (
    .F(n1027_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1027_9),
    .I3(n1027_8) 
);
defparam n1027_s2.INIT=16'h00CA;
  LUT4 n1027_s3 (
    .F(n1027_6),
    .I0(n1027_10),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n983_9) 
);
defparam n1027_s3.INIT=16'hFDBF;
  LUT4 n1027_s4 (
    .F(n1027_7),
    .I0(n1027_11),
    .I1(w_screen_v_active),
    .I2(n941_2),
    .I3(ff_active_28) 
);
defparam n1027_s4.INIT=16'h8000;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n426_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT2 n223_s3 (
    .F(n223_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n223_s3.INIT=4'h8;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n426_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n426_5) 
);
defparam n733_s2.INIT=16'h1000;
  LUT3 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_sprite_collision_9),
    .I2(n1061_20) 
);
defparam ff_sprite_collision_s4.INIT=8'h40;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam ff_current_plane_3_s4.INIT=16'h1000;
  LUT3 n1169_s3 (
    .F(n1169_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1169_s3.INIT=8'h80;
  LUT4 n1168_s3 (
    .F(n1168_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1168_s3.INIT=16'h8000;
  LUT4 n1159_s3 (
    .F(n1159_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1159_s3.INIT=16'hE000;
  LUT3 n920_s6 (
    .F(n920_11),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n920_s6.INIT=8'h80;
  LUT3 n1027_s5 (
    .F(n1027_8),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1027_s5.INIT=8'h35;
  LUT3 n1027_s6 (
    .F(n1027_9),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1027_s6.INIT=8'h35;
  LUT4 n1027_s7 (
    .F(n1027_10),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1027_s7.INIT=16'h7F01;
  LUT4 n1027_s8 (
    .F(n1027_11),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1027_s8.INIT=16'hF331;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]) 
);
defparam ff_sprite_collision_s6.INIT=8'h40;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_11),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s7.INIT=16'h00EF;
  LUT3 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=8'h01;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active),
    .I1(n426_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(w_makeup_plane[2]),
    .I1(n223_5),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n287_s2.INIT=16'h4000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(w_makeup_plane[2]),
    .I1(n223_5),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n1163_s4 (
    .F(n1163_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_sprite_collision_9),
    .I3(n1061_20) 
);
defparam n1163_s4.INIT=16'h4555;
  LUT4 n1164_s3 (
    .F(n1164_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_sprite_collision_9),
    .I2(n1061_20),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n1164_s3.INIT=16'hBF00;
  LUT4 n1165_s3 (
    .F(n1165_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_sprite_collision_9),
    .I2(n1061_20),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n1165_s3.INIT=16'hBF00;
  LUT4 n1172_s3 (
    .F(n1172_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_sprite_collision_9),
    .I3(n1061_20) 
);
defparam n1172_s3.INIT=16'h4555;
  LUT4 n1173_s3 (
    .F(n1173_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_sprite_collision_9),
    .I2(n1061_20),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n1173_s3.INIT=16'hBF00;
  LUT4 n1174_s3 (
    .F(n1174_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_sprite_collision_9),
    .I2(n1061_20),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n1174_s3.INIT=16'hBF00;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_sprite_collision_9),
    .I2(n1061_20),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n1175_s3.INIT=16'hBF00;
  LUT4 n1059_s4 (
    .F(n1059_10),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_16) 
);
defparam n1059_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s5 (
    .F(ff_pre_pixel_color_en_12),
    .I0(n878_16),
    .I1(n339_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s5.INIT=8'hEF;
  LUT4 n1256_s4 (
    .F(n1256_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1256_s4.INIT=16'h0C0A;
  LUT4 n1257_s4 (
    .F(n1257_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1257_s4.INIT=16'h0C0A;
  LUT4 n1258_s4 (
    .F(n1258_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1258_s4.INIT=16'h0C0A;
  LUT4 n1259_s4 (
    .F(n1259_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1259_s4.INIT=16'h0C0A;
  LUT4 n1260_s4 (
    .F(n1260_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1260_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1027_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1158_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1159_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1160_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1161_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1163_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1164_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1165_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1167_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1168_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1169_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1170_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1171_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1172_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1173_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1174_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s1 (
    .Q(ff_active_28),
    .D(n910_6),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1060_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1195_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n920_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n921_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n922_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n923_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_pre_pixel_color_en_s4 (
    .Q(ff_pre_pixel_color_en),
    .D(n1059_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1256_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1257_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1258_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1259_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1260_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n983_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n937_s0 (
    .SUM(n937_1_SUM),
    .COUT(n937_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n937_s0.ALU_MODE=3;
  ALU n938_s0 (
    .SUM(n938_1_SUM),
    .COUT(n938_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n937_3) 
);
defparam n938_s0.ALU_MODE=3;
  ALU n939_s0 (
    .SUM(n939_1_SUM),
    .COUT(n939_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n939_s0.ALU_MODE=3;
  ALU n940_s0 (
    .SUM(n940_1_SUM),
    .COUT(n941_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n940_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n122_4,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  reg_212lines_mode,
  n1753_5,
  ff_state_1_7,
  ff_reset_n2_1,
  n964_35,
  n1061_20,
  n339_6,
  reg_color0_opaque,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_vram_valid,
  n426_5,
  w_ic_vram_valid,
  n1333_19,
  ff_screen_h_active_9,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1195_7,
  ff_sprite_collision_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n122_4;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input reg_212lines_mode;
input n1753_5;
input ff_state_1_7;
input ff_reset_n2_1;
input n964_35;
input n1061_20;
input n339_6;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_vram_valid;
output n426_5;
output w_ic_vram_valid;
output n1333_19;
output ff_screen_h_active_9;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1195_7;
output ff_sprite_collision_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire w_selected_en;
wire ff_active;
wire n878_16;
wire n1333_18;
wire n1267_4;
wire n223_6;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n122_4(n122_4),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_4(n1267_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n878_16(n878_16),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .reg_212lines_mode(reg_212lines_mode),
    .n1753_5(n1753_5),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n426_5(n426_5),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .n223_6(n223_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n1753_5(n1753_5),
    .n538_6(n538_6),
    .n122_4(n122_4),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active(ff_active),
    .n878_16(n878_16),
    .n1333_18(n1333_18),
    .n1333_19(n1333_19),
    .n1267_4(n1267_4),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n878_16(n878_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n1333_18(n1333_18),
    .n1333_19(n1333_19),
    .reg_display_on(reg_display_on),
    .n964_35(n964_35),
    .n1061_20(n1061_20),
    .w_screen_v_active(w_screen_v_active),
    .ff_active(ff_active),
    .n426_5(n426_5),
    .n339_6(n339_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1195_7(n1195_7),
    .n223_6(n223_6),
    .n538_6(n538_6),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  n122_4,
  reg_display_on,
  reg_left_mask,
  n1836_99,
  w_next_1_8,
  reg_interleaving_mode,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n964_35,
  n1061_20,
  n339_6,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n553_30,
  w_screen_mode_3_3,
  n2017_4,
  n2017_5,
  n835_23,
  ff_next_vram1_7_9,
  n2017_6,
  n1484_11,
  ff_vram_valid,
  w_ic_vram_valid,
  n1333_19,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1195_7,
  ff_sprite_collision_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input n122_4;
input reg_display_on;
input reg_left_mask;
input n1836_99;
input w_next_1_8;
input reg_interleaving_mode;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n964_35;
input n1061_20;
input n339_6;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n553_30;
output w_screen_mode_3_3;
output n2017_4;
output n2017_5;
output n835_23;
output ff_next_vram1_7_9;
output n2017_6;
output n1484_11;
output ff_vram_valid;
output w_ic_vram_valid;
output n1333_19;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1195_7;
output ff_sprite_collision_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1753_5;
wire w_sprite_mode2_4;
wire n426_5;
wire ff_screen_h_active_9;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n122_4(n122_4),
    .reg_display_on(reg_display_on),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .reg_left_mask(reg_left_mask),
    .n1836_99(n1836_99),
    .w_next_1_8(w_next_1_8),
    .n426_5(n426_5),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1333_19(n1333_19),
    .reg_scroll_planes(reg_scroll_planes),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n553_30(n553_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2017_4(n2017_4),
    .n2017_5(n2017_5),
    .n835_23(n835_23),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .n2017_6(n2017_6),
    .n1753_5(n1753_5),
    .n1484_11(n1484_11),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n122_4(n122_4),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .reg_212lines_mode(reg_212lines_mode),
    .n1753_5(n1753_5),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n964_35(n964_35),
    .n1061_20(n1061_20),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n426_5(n426_5),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_19(n1333_19),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1195_7(n1195_7),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_vram_write,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  w_command_vram_rdata_en,
  n369_8,
  w_pulse1,
  ff_vram_wdata_mask_3_7,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_vram_write;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input w_command_vram_rdata_en;
input n369_8;
input w_pulse1;
input ff_vram_wdata_mask_3_7;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5643_8;
wire n5642_8;
wire n5641_8;
wire n5640_8;
wire n5638_9;
wire n5637_9;
wire n5636_9;
wire n5635_9;
wire n5633_9;
wire n5632_9;
wire n5631_9;
wire n5630_9;
wire n5625_8;
wire n5624_8;
wire n5623_8;
wire n5622_8;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_11;
wire n5851_12;
wire n5851_13;
wire n5852_10;
wire n5852_11;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5855_12;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5882_7;
wire n5882_8;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5894_7;
wire n5894_8;
wire n5895_5;
wire n5895_6;
wire n5896_6;
wire n5896_7;
wire n5897_5;
wire n5897_7;
wire n5897_8;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_7;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_23_11;
wire ff_cache0_data_15_11;
wire ff_cache0_data_7_11;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_31_13;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_address_16_12;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache_vram_rdata_7_10;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_14;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_3_16;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_15;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5851_18;
wire n5852_12;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5853_16;
wire n5854_12;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5855_16;
wire n5856_12;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_12;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_12;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5860_12;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_12;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_8;
wire n5866_9;
wire n5866_11;
wire n5866_12;
wire n5867_7;
wire n5867_8;
wire n5867_9;
wire n5867_11;
wire n5867_12;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_13;
wire n5868_14;
wire n5868_15;
wire n5869_7;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_12;
wire n5870_13;
wire n5870_14;
wire n5871_7;
wire n5871_8;
wire n5871_9;
wire n5871_11;
wire n5871_12;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5873_9;
wire n5873_10;
wire n5873_12;
wire n5873_13;
wire n5874_7;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5875_7;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_12;
wire n5877_13;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_11;
wire n5879_13;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5882_10;
wire n5882_14;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5884_13;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5886_12;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5888_8;
wire n5888_9;
wire n5888_11;
wire n5888_12;
wire n5889_7;
wire n5889_10;
wire n5889_11;
wire n5890_9;
wire n5890_10;
wire n5890_12;
wire n5890_13;
wire n5891_7;
wire n5891_8;
wire n5891_10;
wire n5892_7;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5893_7;
wire n5893_10;
wire n5893_11;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5894_13;
wire n5895_7;
wire n5895_9;
wire n5895_11;
wire n5895_12;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5896_13;
wire n5897_11;
wire n5897_12;
wire n5897_13;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire n5901_19;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire n6693_16;
wire ff_cache0_address_15_12;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache1_data_31_14;
wire ff_cache2_address_16_15;
wire ff_cache3_address_16_12;
wire ff_cache3_address_16_13;
wire ff_cache_vram_rdata_7_13;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache1_data_mask_3_17;
wire n6695_13;
wire n6695_14;
wire n5850_12;
wire n5850_13;
wire n5851_19;
wire n5851_20;
wire n5852_16;
wire n5852_17;
wire n5853_18;
wire n5854_16;
wire n5855_18;
wire n5855_19;
wire n5856_16;
wire n5857_16;
wire n5858_16;
wire n5859_17;
wire n5859_18;
wire n5860_16;
wire n5861_16;
wire n5862_16;
wire n5863_16;
wire n5864_17;
wire n5864_18;
wire n5865_17;
wire n5865_18;
wire n5866_16;
wire n5866_17;
wire n5867_15;
wire n5867_16;
wire n5868_18;
wire n5870_17;
wire n5871_15;
wire n5872_13;
wire n5872_15;
wire n5873_16;
wire n5874_13;
wire n5875_14;
wire n5875_15;
wire n5875_16;
wire n5876_13;
wire n5876_14;
wire n5876_17;
wire n5877_15;
wire n5878_12;
wire n5880_15;
wire n5880_16;
wire n5881_12;
wire n5883_12;
wire n5883_13;
wire n5883_14;
wire n5883_15;
wire n5883_16;
wire n5883_17;
wire n5885_15;
wire n5886_13;
wire n5887_12;
wire n5887_13;
wire n5887_16;
wire n5888_15;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5889_16;
wire n5890_16;
wire n5891_12;
wire n5891_13;
wire n5891_15;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5893_16;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5895_16;
wire n5896_14;
wire n5896_15;
wire n5896_18;
wire n5898_21;
wire n5898_22;
wire n5899_20;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5900_20;
wire n5901_20;
wire ff_cache0_address_15_14;
wire ff_cache1_address_16_15;
wire ff_cache2_address_16_16;
wire ff_cache_vram_rdata_7_14;
wire n6695_15;
wire n6695_16;
wire n6695_18;
wire n5898_23;
wire n5898_24;
wire ff_cache_vram_rdata_7_15;
wire n5853_20;
wire ff_cache_vram_rdata_en_11;
wire n6188_10;
wire ff_vram_address_16_17;
wire ff_vram_wdata_31_12;
wire ff_cache0_data_mask_2_19;
wire ff_cache0_address_15_16;
wire ff_cache0_already_read_13;
wire ff_cache2_address_16_18;
wire n5888_17;
wire n5882_17;
wire ff_cache2_address_16_20;
wire ff_cache2_already_read_15;
wire n6694_12;
wire ff_cache1_address_16_17;
wire n5022_10;
wire ff_cache0_already_read_15;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache1_data_mask_3_20;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_18;
wire ff_cache3_data_mask_3_20;
wire ff_cache1_already_read_13;
wire n5894_18;
wire n5891_18;
wire n5890_18;
wire n5879_18;
wire n5876_19;
wire n5866_19;
wire ff_cache3_already_read_13;
wire n5887_18;
wire n5881_17;
wire n5873_18;
wire ff_cache1_data_31_16;
wire n6693_20;
wire ff_cache1_data_mask_3_22;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache2_data_mask_3_19;
wire ff_cache3_data_mask_3_22;
wire ff_cache3_data_31_17;
wire n5897_18;
wire n6695_20;
wire n5870_19;
wire ff_cache2_data_en_12;
wire n6411_12;
wire n5851_22;
wire n6693_22;
wire ff_cache_vram_rdata_en_13;
wire n5897_20;
wire n5876_21;
wire n5898_26;
wire n5897_22;
wire n5893_18;
wire n5891_20;
wire n5889_18;
wire n5888_19;
wire n5887_20;
wire n5886_17;
wire n5884_17;
wire n5882_19;
wire n5881_19;
wire n5880_18;
wire n5879_20;
wire n5878_17;
wire n5877_18;
wire n5876_23;
wire n5874_17;
wire n5873_20;
wire n5872_17;
wire n5871_17;
wire n5870_21;
wire n5869_17;
wire n5868_20;
wire n5895_18;
wire n5890_20;
wire n5885_17;
wire n5897_24;
wire n5894_20;
wire n5892_17;
wire n5891_22;
wire n5890_22;
wire n5888_21;
wire n5887_22;
wire n5884_19;
wire n5878_19;
wire n5877_20;
wire n5876_25;
wire n5874_19;
wire n5871_19;
wire n5869_19;
wire n5867_18;
wire n5866_21;
wire n5865_20;
wire n5864_20;
wire n5859_20;
wire n5855_21;
wire n5895_20;
wire n5882_21;
wire n5881_21;
wire n5879_22;
wire n5873_22;
wire n5896_20;
wire n5892_19;
wire n5891_24;
wire n5890_24;
wire n5885_19;
wire n5881_23;
wire n5880_20;
wire n5879_24;
wire n5878_21;
wire n5876_27;
wire n5869_21;
wire n5866_23;
wire n5897_26;
wire n5894_22;
wire n5893_20;
wire n5889_20;
wire n5888_23;
wire n5886_19;
wire n5882_23;
wire n5877_22;
wire n5875_18;
wire n5872_19;
wire n5896_22;
wire n5894_24;
wire n5892_21;
wire n5887_24;
wire n5886_21;
wire n5885_21;
wire n5881_25;
wire n5879_26;
wire n5875_20;
wire n5873_24;
wire n5870_23;
wire n5868_22;
wire n5867_20;
wire n5866_25;
wire n5897_28;
wire n5893_22;
wire n5889_22;
wire n5883_19;
wire n5882_25;
wire n5878_23;
wire n5871_21;
wire ff_cache_vram_rdata_7_17;
wire ff_cache_vram_rdata_7_19;
wire n5868_24;
wire n5870_25;
wire n5873_26;
wire n5877_24;
wire n5890_26;
wire n5896_24;
wire n5023_10;
wire ff_cache3_data_mask_3_24;
wire ff_vram_address_16_19;
wire ff_cache2_already_read_17;
wire ff_vram_wdata_31_14;
wire n5866_27;
wire n5867_22;
wire n5868_26;
wire n6692_11;
wire n6693_24;
wire n5868_28;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n99_9;
wire n101_9;
wire n102_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s3 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s3.INIT=8'hCA;
  LUT3 n98_s4 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s4.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s3 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s3.INIT=8'hCA;
  LUT3 n100_s4 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s4.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s3.INIT=8'hCA;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s4.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s3 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s3.INIT=8'hCA;
  LUT3 n107_s4 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s4.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s3 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s3.INIT=8'hCA;
  LUT3 n120_s4 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s4.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s3 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s3.INIT=8'hCA;
  LUT3 n126_s4 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s4.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_22),
    .I1(n5851_11),
    .I2(n5851_12),
    .I3(n5851_13) 
);
defparam n5851_s6.INIT=16'hCC07;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5851_22),
    .I1(n5852_10),
    .I2(n5852_11),
    .I3(n5851_13) 
);
defparam n5852_s6.INIT=16'hCC07;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n5851_22),
    .I3(n5853_12) 
);
defparam n5853_s6.INIT=16'hC5FC;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5851_22),
    .I1(n5854_10),
    .I2(n5854_11),
    .I3(n5851_13) 
);
defparam n5854_s6.INIT=16'hCC07;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n5855_12),
    .I3(n5851_13) 
);
defparam n5855_s6.INIT=16'hCC07;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5851_22),
    .I1(n5856_10),
    .I2(n5851_13),
    .I3(n5856_11) 
);
defparam n5856_s6.INIT=16'hC0CD;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5851_22),
    .I1(n5857_10),
    .I2(n5857_11),
    .I3(n5851_13) 
);
defparam n5857_s6.INIT=16'hCC07;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5851_13),
    .I1(n5851_22),
    .I2(n5858_10),
    .I3(n5858_11) 
);
defparam n5858_s6.INIT=16'h00F1;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_11),
    .I2(n5851_13),
    .I3(n5859_12) 
);
defparam n5859_s6.INIT=16'h3037;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5851_22),
    .I1(n5860_10),
    .I2(n5851_13),
    .I3(n5860_11) 
);
defparam n5860_s6.INIT=16'hC0CD;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5851_13),
    .I1(n5851_22),
    .I2(n5861_10),
    .I3(n5861_11) 
);
defparam n5861_s6.INIT=16'h00F1;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5851_22),
    .I1(n5862_10),
    .I2(n5851_13),
    .I3(n5862_11) 
);
defparam n5862_s6.INIT=16'hC0CD;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5851_13),
    .I1(n5851_22),
    .I2(n5863_10),
    .I3(n5863_11) 
);
defparam n5863_s6.INIT=16'h00F1;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n5851_13),
    .I3(n5864_12) 
);
defparam n5864_s6.INIT=16'h3037;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n5851_13),
    .I3(n5865_12) 
);
defparam n5865_s6.INIT=16'h3037;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_27),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h000D;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5866_27),
    .I1(n97_9),
    .I2(n5867_5),
    .I3(n5867_6) 
);
defparam n5867_s1.INIT=16'h000D;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n5851_13),
    .I3(n5868_24) 
);
defparam n5868_s1.INIT=16'h00F1;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5866_27),
    .I1(n99_9),
    .I2(n5869_5),
    .I3(n5869_6) 
);
defparam n5869_s1.INIT=16'hFFF8;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n5851_13),
    .I3(n5870_25) 
);
defparam n5870_s1.INIT=16'h00F1;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5866_27),
    .I1(n101_9),
    .I2(n5871_5),
    .I3(n5871_6) 
);
defparam n5871_s1.INIT=16'h000D;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n102_9),
    .I2(n5872_6),
    .I3(n5866_27) 
);
defparam n5872_s1.INIT=16'h0C05;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n5851_13),
    .I3(n5873_26) 
);
defparam n5873_s1.INIT=16'h00F1;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5866_27),
    .I1(n104_9),
    .I2(n5874_5),
    .I3(n5874_6) 
);
defparam n5874_s1.INIT=16'h000D;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5866_27),
    .I1(n105_9),
    .I2(n5875_5),
    .I3(n5875_6) 
);
defparam n5875_s1.INIT=16'h000D;
  LUT3 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n5876_21) 
);
defparam n5876_s1.INIT=8'h53;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n5851_13),
    .I3(n5877_24) 
);
defparam n5877_s1.INIT=16'h00F1;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n108_9),
    .I2(n5878_6),
    .I3(n5866_27) 
);
defparam n5878_s1.INIT=16'h0C05;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5866_27),
    .I1(n109_9),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'hFFF8;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5866_27),
    .I1(n110_9),
    .I2(n5880_5),
    .I3(n5880_6) 
);
defparam n5880_s1.INIT=16'h000D;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n111_9),
    .I2(n5881_6),
    .I3(n5866_27) 
);
defparam n5881_s1.INIT=16'h0C05;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n5882_7),
    .I3(n5882_8) 
);
defparam n5882_s1.INIT=16'h0BBB;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5866_27),
    .I1(n113_9),
    .I2(n5883_5),
    .I3(n5883_6) 
);
defparam n5883_s1.INIT=16'h000D;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5866_27),
    .I1(n114_9),
    .I2(n5884_5),
    .I3(n5884_6) 
);
defparam n5884_s1.INIT=16'h000D;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n115_9),
    .I1(n5885_5),
    .I2(n5885_6),
    .I3(n5866_27) 
);
defparam n5885_s1.INIT=16'h0A03;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_27) 
);
defparam n5886_s1.INIT=16'hF011;
  LUT3 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n5876_21) 
);
defparam n5887_s1.INIT=8'h53;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5866_27),
    .I1(n118_9),
    .I2(n5888_5),
    .I3(n5888_6) 
);
defparam n5888_s1.INIT=16'h000D;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5866_27),
    .I1(n119_9),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'h000D;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n5851_13),
    .I3(n5890_26) 
);
defparam n5890_s1.INIT=16'h00F1;
  LUT3 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n5876_21) 
);
defparam n5891_s1.INIT=8'h53;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5866_27),
    .I1(n122_9),
    .I2(n5892_5),
    .I3(n5892_6) 
);
defparam n5892_s1.INIT=16'hFFF8;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5866_27),
    .I1(n123_9),
    .I2(n5893_5),
    .I3(n5893_6) 
);
defparam n5893_s1.INIT=16'h000D;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n5894_7),
    .I3(n5894_8) 
);
defparam n5894_s1.INIT=16'hB0BB;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5866_27),
    .I1(n125_9),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'h000D;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_24),
    .I1(n5896_6),
    .I2(n5876_21),
    .I3(n5896_7) 
);
defparam n5896_s1.INIT=16'h00F1;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_20),
    .I2(n5897_7),
    .I3(n5897_8) 
);
defparam n5897_s1.INIT=16'h008F;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5851_13),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5851_13),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5851_13),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h00F1;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5851_13),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_13),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_15) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT3 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(n5284_7),
    .I1(ff_cache1_already_read_13),
    .I2(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s4.INIT=8'hE0;
  LUT3 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_13),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache3_already_read_11) 
);
defparam ff_cache3_already_read_s5.INIT=8'h8C;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5851_13),
    .I1(n5851_22),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_24),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_14),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h8F00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_vram_wdata_31_14),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache0_data_31_11),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache0_data_23_11),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache0_data_15_11),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache0_data_7_11),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache1_address_16_17),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache2_address_16_20),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0B00;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_31_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_23_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_15_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_7_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_already_read_13),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache0_already_read_15) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_already_read_13),
    .I2(ff_cache3_data_31_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_already_read_13),
    .I2(ff_cache3_data_23_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_already_read_13),
    .I2(ff_cache3_data_15_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_already_read_13),
    .I2(ff_cache3_data_7_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_7_10),
    .I1(ff_cache_vram_rdata_7_19),
    .I2(ff_cache_vram_rdata_7_17),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_already_read_13),
    .I1(ff_cache0_data_en_9),
    .I2(n6692_11),
    .I3(ff_cache0_data_en_10) 
);
defparam ff_cache0_data_en_s3.INIT=16'h00EF;
  LUT3 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_12),
    .I1(ff_cache2_data_en_10),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_13),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_3_18),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_2_13),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_1_13),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_0_13),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_24) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_20),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0B00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_20),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0B00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_20),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0B00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_20),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0B00;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0700;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n5851_13),
    .I1(n6695_12),
    .I2(w_command_vram_valid),
    .I3(ff_start) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_12),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_19) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_20),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_19) 
);
defparam n6693_s4.INIT=16'h0A03;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(w_command_vram_write),
    .I1(n5850_10),
    .I2(n5850_11),
    .I3(n5851_22) 
);
defparam n5850_s4.INIT=16'h0733;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT4 n5643_s3 (
    .F(n5643_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5643_s3.INIT=16'h0EFF;
  LUT4 n5642_s3 (
    .F(n5642_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5642_s3.INIT=16'h0BFF;
  LUT4 n5641_s3 (
    .F(n5641_8),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5641_s3.INIT=16'h0BFF;
  LUT4 n5640_s3 (
    .F(n5640_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5640_s3.INIT=16'h07FF;
  LUT4 n5638_s4 (
    .F(n5638_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5638_s4.INIT=16'h0EFF;
  LUT4 n5637_s4 (
    .F(n5637_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5637_s4.INIT=16'h0BFF;
  LUT4 n5636_s4 (
    .F(n5636_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5636_s4.INIT=16'h0BFF;
  LUT4 n5635_s4 (
    .F(n5635_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5635_s4.INIT=16'h07FF;
  LUT4 n5633_s4 (
    .F(n5633_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5633_s4.INIT=16'h0EFF;
  LUT4 n5632_s4 (
    .F(n5632_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5632_s4.INIT=16'h0BFF;
  LUT4 n5631_s4 (
    .F(n5631_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5631_s4.INIT=16'h0BFF;
  LUT4 n5630_s4 (
    .F(n5630_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5630_s4.INIT=16'h07FF;
  LUT4 n5625_s3 (
    .F(n5625_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5625_s3.INIT=16'h0EFF;
  LUT4 n5624_s3 (
    .F(n5624_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5624_s3.INIT=16'h0BFF;
  LUT4 n5623_s3 (
    .F(n5623_8),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5623_s3.INIT=16'h0BFF;
  LUT4 n5622_s3 (
    .F(n5622_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5622_s3.INIT=16'h07FF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(ff_cache_vram_address[16]),
    .I1(n5850_11),
    .I2(n81_9),
    .I3(n5851_13) 
);
defparam n5851_s8.INIT=16'hF047;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_15),
    .I1(n5851_16),
    .I2(n5851_17),
    .I3(n5851_18) 
);
defparam n5851_s9.INIT=16'h0100;
  LUT2 n5851_s10 (
    .F(n5851_13),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5851_s10.INIT=4'h8;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache_vram_address[15]),
    .I1(n5850_11),
    .I2(n82_9),
    .I3(n5851_13) 
);
defparam n5852_s7.INIT=16'hF047;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5852_12),
    .I1(n5852_13),
    .I2(n5852_14),
    .I3(n5852_15) 
);
defparam n5852_s8.INIT=16'h0001;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_13),
    .I1(n5853_14),
    .I2(n5853_15),
    .I3(n5853_16) 
);
defparam n5853_s7.INIT=16'h0001;
  LUT3 n5853_s8 (
    .F(n5853_11),
    .I0(n5897_20),
    .I1(n5853_20),
    .I2(n83_9) 
);
defparam n5853_s8.INIT=8'hD0;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(ff_cache_vram_address[14]),
    .I1(n5850_11),
    .I2(n5851_13),
    .I3(n5851_22) 
);
defparam n5853_s9.INIT=16'hF70F;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache_vram_address[13]),
    .I1(n5850_11),
    .I2(n84_9),
    .I3(n5851_13) 
);
defparam n5854_s7.INIT=16'hF047;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_12),
    .I1(n5854_13),
    .I2(n5854_14),
    .I3(n5854_15) 
);
defparam n5854_s8.INIT=16'h0001;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(ff_cache_vram_address[12]),
    .I1(ff_cache_vram_write),
    .I2(n85_9),
    .I3(n5851_22) 
);
defparam n5855_s7.INIT=16'h1F00;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_13),
    .I1(n5851_13),
    .I2(n5853_20),
    .I3(n85_9) 
);
defparam n5855_s8.INIT=16'hCF31;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5855_15),
    .I3(n5855_16) 
);
defparam n5855_s9.INIT=16'h5300;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(ff_cache_vram_address[11]),
    .I1(n86_9),
    .I2(n5851_13),
    .I3(n5850_11) 
);
defparam n5856_s7.INIT=16'hCACC;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_12),
    .I1(n5856_13),
    .I2(n5856_14),
    .I3(n5856_15) 
);
defparam n5856_s8.INIT=16'h0001;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache_vram_address[10]),
    .I1(n5850_11),
    .I2(n87_9),
    .I3(n5851_13) 
);
defparam n5857_s7.INIT=16'hF047;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_12),
    .I1(n5857_13),
    .I2(n5857_14),
    .I3(n5857_15) 
);
defparam n5857_s8.INIT=16'h0001;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache_vram_address[9]),
    .I1(n88_9),
    .I2(n5851_13),
    .I3(n5850_11) 
);
defparam n5858_s7.INIT=16'hCACC;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_12),
    .I1(n5858_13),
    .I2(n5858_14),
    .I3(n5858_15) 
);
defparam n5858_s8.INIT=16'h0100;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache_vram_address[8]),
    .I1(ff_cache_vram_write),
    .I2(n89_9),
    .I3(n5851_22) 
);
defparam n5859_s7.INIT=16'h1F00;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_13),
    .I1(n5851_13),
    .I2(n5853_20),
    .I3(n89_9) 
);
defparam n5859_s8.INIT=16'h03FD;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5859_14),
    .I3(n5859_15) 
);
defparam n5859_s9.INIT=16'h5300;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(ff_cache_vram_address[7]),
    .I1(n90_9),
    .I2(n5851_13),
    .I3(n5850_11) 
);
defparam n5860_s7.INIT=16'hCACC;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_12),
    .I1(n5860_13),
    .I2(n5860_14),
    .I3(n5860_15) 
);
defparam n5860_s8.INIT=16'h0001;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache_vram_address[6]),
    .I1(n91_9),
    .I2(n5851_13),
    .I3(n5850_11) 
);
defparam n5861_s7.INIT=16'hCACC;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_12),
    .I1(n5861_13),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s8.INIT=16'h0100;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache_vram_address[5]),
    .I1(n92_9),
    .I2(n5851_13),
    .I3(n5850_11) 
);
defparam n5862_s7.INIT=16'hCACC;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_12),
    .I1(n5862_13),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s8.INIT=16'h0001;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache_vram_address[4]),
    .I1(n93_9),
    .I2(n5851_13),
    .I3(n5850_11) 
);
defparam n5863_s7.INIT=16'hCACC;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_12),
    .I1(n5863_13),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s8.INIT=16'h0100;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache_vram_address[3]),
    .I1(ff_cache_vram_write),
    .I2(n94_9),
    .I3(n5851_22) 
);
defparam n5864_s7.INIT=16'h1F00;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_13),
    .I1(n5851_13),
    .I2(n5853_20),
    .I3(n94_9) 
);
defparam n5864_s8.INIT=16'h03FD;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5864_14),
    .I3(n5864_15) 
);
defparam n5864_s9.INIT=16'h5300;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(ff_cache_vram_address[2]),
    .I1(ff_cache_vram_write),
    .I2(n95_9),
    .I3(n5851_22) 
);
defparam n5865_s7.INIT=16'h1F00;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_13),
    .I1(n5851_13),
    .I2(n5853_20),
    .I3(n95_9) 
);
defparam n5865_s8.INIT=16'h03FD;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s9.INIT=16'h5300;
  LUT3 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(n5866_19) 
);
defparam n5866_s3.INIT=8'hE0;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_11),
    .I1(ff_flush_state[0]),
    .I2(n5851_13),
    .I3(n5866_12) 
);
defparam n5866_s4.INIT=16'h0E00;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(n5867_9),
    .I3(n5867_22) 
);
defparam n5867_s2.INIT=16'hC500;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(ff_flush_state[1]),
    .I1(n5867_11),
    .I2(n5851_13),
    .I3(n5867_12) 
);
defparam n5867_s3.INIT=16'h0E00;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_8),
    .I1(n5868_9),
    .I2(n5868_10),
    .I3(n5868_28) 
);
defparam n5868_s2.INIT=16'hEF00;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_26),
    .I1(n5868_13),
    .I2(n5868_14),
    .I3(n5868_15) 
);
defparam n5868_s3.INIT=16'h0001;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(n5869_9),
    .I3(n5876_21) 
);
defparam n5869_s2.INIT=16'hBF00;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_10),
    .I1(n5869_11),
    .I2(n5869_12),
    .I3(n5867_22) 
);
defparam n5869_s3.INIT=16'h0B00;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_8),
    .I1(n5870_9),
    .I2(n5870_10),
    .I3(n5868_28) 
);
defparam n5870_s2.INIT=16'hEF00;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_19),
    .I1(n5870_12),
    .I2(n5870_13),
    .I3(n5870_14) 
);
defparam n5870_s3.INIT=16'h0001;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5871_8),
    .I2(n5871_9),
    .I3(n5867_22) 
);
defparam n5871_s2.INIT=16'hF100;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_21),
    .I1(n5851_14),
    .I2(n5871_11),
    .I3(n5871_12) 
);
defparam n5871_s3.INIT=16'hB000;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_19),
    .I1(n6411_10),
    .I2(n5872_8),
    .I3(n5872_9) 
);
defparam n5872_s2.INIT=16'h0B00;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_10),
    .I1(n5872_11),
    .I2(n5872_12),
    .I3(n5867_22) 
);
defparam n5872_s3.INIT=16'hC500;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_18),
    .I1(n5873_9),
    .I2(n5873_10),
    .I3(n5868_28) 
);
defparam n5873_s2.INIT=16'hFE00;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_22),
    .I1(n6409_11),
    .I2(n5873_12),
    .I3(n5873_13) 
);
defparam n5873_s3.INIT=16'hB000;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5851_13),
    .I2(n5874_8),
    .I3(n5874_9) 
);
defparam n5874_s2.INIT=16'h0100;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_10),
    .I1(n5874_11),
    .I2(n5874_12),
    .I3(n5867_22) 
);
defparam n5874_s3.INIT=16'hFE00;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_18),
    .I2(n5875_9),
    .I3(n5867_22) 
);
defparam n5875_s2.INIT=16'hCA00;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_10),
    .I1(n5876_21),
    .I2(n5875_11),
    .I3(n5875_12) 
);
defparam n5875_s3.INIT=16'h0400;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5855_14),
    .I1(n5876_8),
    .I2(w_command_vram_wdata[21]),
    .I3(n5876_9) 
);
defparam n5876_s2.INIT=16'h1C00;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(n5876_19),
    .I2(n106_9),
    .I3(n5897_20) 
);
defparam n5876_s3.INIT=16'hBB0F;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_8),
    .I1(n5877_9),
    .I2(n5877_10),
    .I3(n5868_28) 
);
defparam n5877_s2.INIT=16'h0B00;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_22),
    .I1(n6411_10),
    .I2(n5877_12),
    .I3(n5877_13) 
);
defparam n5877_s3.INIT=16'h0B00;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_23),
    .I1(n6411_12),
    .I2(n5878_8),
    .I3(n5878_9) 
);
defparam n5878_s2.INIT=16'h0B00;
  LUT3 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_10),
    .I1(n5878_11),
    .I2(n5867_22) 
);
defparam n5878_s3.INIT=8'h60;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5879_9),
    .I3(n5876_21) 
);
defparam n5879_s2.INIT=16'hBF00;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_22),
    .I1(n5879_11),
    .I2(n5879_18),
    .I3(n5879_13) 
);
defparam n5879_s3.INIT=16'h7000;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n5880_8),
    .I2(n5880_9),
    .I3(n5867_22) 
);
defparam n5880_s2.INIT=16'hFE00;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5851_13),
    .I1(n5880_10),
    .I2(n5880_11),
    .I3(n5880_12) 
);
defparam n5880_s3.INIT=16'h1000;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_21),
    .I1(n6409_11),
    .I2(n5881_8),
    .I3(n5881_9) 
);
defparam n5881_s2.INIT=16'h0B00;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(ff_priority[1]),
    .I1(n5881_21),
    .I2(n5881_10),
    .I3(n5881_17) 
);
defparam n5881_s3.INIT=16'h4F00;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_21),
    .I1(n5882_10),
    .I2(ff_priority[0]),
    .I3(n5882_17) 
);
defparam n5882_s2.INIT=16'hC700;
  LUT3 n5882_s3 (
    .F(n5882_6),
    .I0(n5897_20),
    .I1(n112_9),
    .I2(n5876_21) 
);
defparam n5882_s3.INIT=8'h0B;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_21),
    .I1(n6409_11),
    .I2(n5851_14),
    .I3(n5882_25) 
);
defparam n5882_s4.INIT=16'hBB0B;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_23),
    .I1(n6411_10),
    .I2(n5876_21),
    .I3(n5882_14) 
);
defparam n5882_s5.INIT=16'hB000;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_19),
    .I1(n6411_12),
    .I2(n5883_8),
    .I3(n5883_9) 
);
defparam n5883_s2.INIT=16'hF800;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_19),
    .I1(n5883_10),
    .I2(n5883_11),
    .I3(n5867_22) 
);
defparam n5883_s3.INIT=16'h8F00;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_8),
    .I2(n5884_9),
    .I3(n5867_22) 
);
defparam n5884_s2.INIT=16'hFE00;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_10),
    .I1(n5884_11),
    .I2(n5884_12),
    .I3(n5884_13) 
);
defparam n5884_s3.INIT=16'h1000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_17),
    .I1(n6188_8),
    .I2(n5885_8),
    .I3(n5885_9) 
);
defparam n5885_s2.INIT=16'hB000;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n5885_11),
    .I2(n5885_12),
    .I3(n5867_22) 
);
defparam n5885_s3.INIT=16'h0E00;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_19),
    .I1(n6411_10),
    .I2(n5886_8),
    .I3(n5886_9) 
);
defparam n5886_s2.INIT=16'h0B00;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_10),
    .I1(n5886_11),
    .I2(n5886_12),
    .I3(n5868_28) 
);
defparam n5886_s3.INIT=16'h0E00;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5855_14),
    .I1(n5887_7),
    .I2(w_command_vram_wdata[10]),
    .I3(n5887_8) 
);
defparam n5887_s2.INIT=16'h1C00;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_9),
    .I1(n5887_18),
    .I2(n117_9),
    .I3(n5897_20) 
);
defparam n5887_s3.INIT=16'hBB0F;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_17),
    .I1(n5888_8),
    .I2(n5888_9),
    .I3(n5867_22) 
);
defparam n5888_s2.INIT=16'hF100;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_23),
    .I1(n6411_10),
    .I2(n5888_11),
    .I3(n5888_12) 
);
defparam n5888_s3.INIT=16'hB000;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_20),
    .I2(n5875_9),
    .I3(n5867_22) 
);
defparam n5889_s2.INIT=16'h3A00;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n6411_12),
    .I1(n5889_22),
    .I2(n5889_10),
    .I3(n5889_11) 
);
defparam n5889_s3.INIT=16'h7000;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_18),
    .I1(n5890_9),
    .I2(n5890_10),
    .I3(n5868_28) 
);
defparam n5890_s2.INIT=16'hFE00;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_20),
    .I1(n6188_8),
    .I2(n5890_12),
    .I3(n5890_13) 
);
defparam n5890_s3.INIT=16'h0B00;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5855_14),
    .I1(n5891_7),
    .I2(w_command_vram_wdata[6]),
    .I3(n5891_8) 
);
defparam n5891_s2.INIT=16'h1C00;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_18),
    .I1(n5891_10),
    .I2(n121_9),
    .I3(n5897_20) 
);
defparam n5891_s3.INIT=16'h770F;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_7),
    .I1(n5892_8),
    .I2(n5892_9),
    .I3(n5876_21) 
);
defparam n5892_s2.INIT=16'hBF00;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_10),
    .I1(n5892_11),
    .I2(n5892_12),
    .I3(n5867_22) 
);
defparam n5892_s3.INIT=16'h0B00;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5893_20),
    .I2(n5875_9),
    .I3(n5867_22) 
);
defparam n5893_s2.INIT=16'h3A00;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n6411_12),
    .I1(n5893_22),
    .I2(n5893_10),
    .I3(n5893_11) 
);
defparam n5893_s3.INIT=16'h7000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(ff_flush_state[2]),
    .I1(n5894_22),
    .I2(ff_flush_state[1]),
    .I3(n5894_10) 
);
defparam n5894_s2.INIT=16'h1F00;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5855_14),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_13),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'h0007;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_12),
    .I1(n5894_13),
    .I2(n5894_18),
    .I3(n5897_20) 
);
defparam n5894_s4.INIT=16'h0E00;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(ff_cache_vram_write),
    .I1(n124_9),
    .I2(n5851_13),
    .I3(n5851_22) 
);
defparam n5894_s5.INIT=16'h3730;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_18),
    .I2(n5895_9),
    .I3(n5867_22) 
);
defparam n5895_s2.INIT=16'hCA00;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_20),
    .I1(n6409_11),
    .I2(n5895_11),
    .I3(n5895_12) 
);
defparam n5895_s3.INIT=16'hB000;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_8),
    .I1(n5896_9),
    .I2(n5896_10),
    .I3(n5897_20) 
);
defparam n5896_s3.INIT=16'h7100;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(ff_flush_state[0]),
    .I1(n5896_11),
    .I2(n5896_12),
    .I3(n5896_13) 
);
defparam n5896_s4.INIT=16'h0E00;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_26),
    .I1(n5897_28),
    .I2(ff_priority[0]),
    .I3(n5897_11) 
);
defparam n5897_s2.INIT=16'h305F;
  LUT3 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_20),
    .I1(n127_9),
    .I2(n5876_21) 
);
defparam n5897_s4.INIT=8'h0B;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_12),
    .I1(ff_flush_state[0]),
    .I2(n5897_13),
    .I3(n5897_18) 
);
defparam n5897_s5.INIT=16'hE000;
  LUT3 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_13),
    .I1(ff_cache1_address_16_17),
    .I2(n5868_28) 
);
defparam n5898_s7.INIT=8'h40;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_14),
    .I1(n5898_15),
    .I2(n5898_16),
    .I3(n5898_17) 
);
defparam n5898_s8.INIT=16'h0001;
  LUT3 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_18),
    .I1(n5898_19),
    .I2(n5866_27) 
);
defparam n5898_s9.INIT=8'hE0;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_13),
    .I1(n5899_14),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s7.INIT=16'h0001;
  LUT3 n5899_s8 (
    .F(n5899_11),
    .I0(n5899_17),
    .I1(ff_cache1_address_16_17),
    .I2(n5868_28) 
);
defparam n5899_s8.INIT=8'h40;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_18),
    .I1(n5899_19),
    .I2(n5866_27) 
);
defparam n5899_s9.INIT=8'hE0;
  LUT3 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_13),
    .I1(ff_cache1_address_16_17),
    .I2(n5868_28) 
);
defparam n5900_s7.INIT=8'h40;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5851_14),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5855_14),
    .I3(n5900_14) 
);
defparam n5900_s8.INIT=16'h1F00;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5866_27) 
);
defparam n5900_s9.INIT=8'hE0;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_13),
    .I1(n5901_14),
    .I2(n5901_15),
    .I3(n5901_16) 
);
defparam n5901_s7.INIT=16'h0001;
  LUT3 n5901_s8 (
    .F(n5901_11),
    .I0(n5901_17),
    .I1(ff_cache1_address_16_17),
    .I2(n5868_28) 
);
defparam n5901_s8.INIT=8'h40;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_18),
    .I1(n5901_19),
    .I2(n5866_27) 
);
defparam n5901_s9.INIT=8'hE0;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_data_mask_3_20) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(w_command_vram_rdata_en),
    .I1(n5883_10),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache1_already_read_s6.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_9),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s6.INIT=16'h0100;
  LUT2 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache2_already_read_13),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache2_already_read_s7.INIT=4'h4;
  LUT4 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache0_data_en_9),
    .I3(n5851_22) 
);
defparam ff_cache3_already_read_s7.INIT=16'h7F00;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_7_10),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h0FBB;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(ff_cache_vram_rdata_7_10),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam n6693_s5.INIT=16'h0FEE;
  LUT3 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_vram_wdata_31_s6.INIT=8'h0B;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_12),
    .I1(n5879_11),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s6.INIT=16'hF077;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_31_s6.INIT=16'h4000;
  LUT4 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_23_s6.INIT=16'h1000;
  LUT4 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_15_s6.INIT=16'h1000;
  LUT4 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5284_7),
    .I3(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_7_s6.INIT=16'h0100;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_13),
    .I1(n5883_10),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_address_16_s6.INIT=16'hF077;
  LUT4 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_14),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s7.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(n5284_7),
    .I2(ff_cache1_data_31_14),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5284_7),
    .I2(ff_cache1_data_31_14),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0100;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5284_7),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0001;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_18),
    .I3(ff_cache1_address_16_17) 
);
defparam ff_cache2_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_16_17),
    .I2(ff_cache2_address_16_15),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s7.INIT=16'h007F;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_14),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s6.INIT=16'h1000;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(n5284_7),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5284_7),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5284_7),
    .I3(ff_cache2_data_31_14) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0001;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_16_13),
    .I3(ff_vram_wdata_31_14) 
);
defparam ff_cache3_address_16_s6.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_15),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s6.INIT=16'h1000;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(n5284_7),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0100;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5284_7),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0100;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5284_7),
    .I3(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0001;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_wdata_31_14),
    .I1(ff_cache_vram_rdata_7_19),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_cache_vram_rdata_en_13) 
);
defparam ff_vram_address_16_s11.INIT=16'h1F00;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_10),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_7_13),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hBBF0;
  LUT3 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_14) 
);
defparam ff_cache0_data_en_s4.INIT=8'h40;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6409_11),
    .I1(n6693_24),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s5.INIT=16'h001F;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_16),
    .I3(n5851_22) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0700;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(n5851_14),
    .I3(n6693_22) 
);
defparam ff_cache1_data_en_s5.INIT=16'hD000;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_15),
    .I3(n5851_22) 
);
defparam ff_cache2_data_en_s5.INIT=16'h0700;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_24),
    .I1(n6411_10),
    .I2(n6693_22) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h1000;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_vram_wdata_31_14),
    .I1(ff_cache0_data_mask_2_19),
    .I2(ff_cache0_already_read_13),
    .I3(n5851_22) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n6693_24),
    .I1(n6409_11),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h1000;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h0100;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_data_mask_3_22),
    .I1(ff_cache3_address_16_13),
    .I2(ff_cache3_already_read_13),
    .I3(n5851_22) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h4000;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(n369_8),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_7) 
);
defparam ff_vram_valid_s5.INIT=16'h3A00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_cache_vram_rdata_7_10),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s6.INIT=16'h0007;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache_vram_address[1]),
    .I1(n1350_4),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h7F00;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(n5022_10),
    .I1(ff_cache1_data_mask_3_17),
    .I2(ff_cache1_data_31_16),
    .I3(n5851_22) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h0D00;
  LUT3 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_cache1_data_mask_3_22),
    .I1(ff_start),
    .I2(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s11.INIT=8'h10;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(n1350_4),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'hBF00;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(n1350_4),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'hBF00;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'hEF00;
  LUT3 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(n5851_22) 
);
defparam ff_cache2_data_mask_3_s8.INIT=8'h40;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h77F0;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_address_16_20),
    .I3(n5851_22) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n6693_24),
    .I1(n6188_8),
    .I2(ff_cache2_data_mask_3_19),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h0E00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'hBBF0;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'hBBF0;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'hEEF0;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(ff_cache_vram_write),
    .I2(n6695_14),
    .I3(n5851_22) 
);
defparam n6695_s7.INIT=16'h770F;
  LUT2 n6693_s9 (
    .F(n6693_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s9.INIT=4'h9;
  LUT3 n5850_s5 (
    .F(n5850_10),
    .I0(n6695_14),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5850_s5.INIT=8'hCA;
  LUT4 n5850_s6 (
    .F(n5850_11),
    .I0(n5850_12),
    .I1(n5850_13),
    .I2(ff_cache1_address_16_17),
    .I3(ff_cache_vram_write) 
);
defparam n5850_s6.INIT=16'h004F;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s4.INIT=4'h4;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT2 n5851_s11 (
    .F(n5851_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5851_s11.INIT=4'h1;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5851_s14.INIT=16'hAC00;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(w_command_vram_address[16]),
    .I1(n5851_14),
    .I2(n5855_14),
    .I3(n5851_20) 
);
defparam n5851_s15.INIT=16'h001F;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(n5852_16),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s9.INIT=16'h0D13;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5852_s12.INIT=16'hAC00;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5853_s11.INIT=16'hAC00;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5853_s12.INIT=16'hAC00;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(n5853_18),
    .I3(n6409_11) 
);
defparam n5853_s13.INIT=16'h00B0;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5854_s9.INIT=16'hAC00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(n5854_16),
    .I1(n5851_14),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5854_s12.INIT=16'hD40D;
  LUT2 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_address[12]) 
);
defparam n5855_s10.INIT=4'h4;
  LUT2 n5855_s11 (
    .F(n5855_14),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5855_s11.INIT=4'h9;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5855_s12.INIT=16'hAC33;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(n6409_11),
    .I1(n5855_21),
    .I2(n5855_18),
    .I3(n5855_19) 
);
defparam n5855_s13.INIT=16'h0007;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5856_s9.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5851_14),
    .I1(ff_flush_state[1]),
    .I2(n5856_16),
    .I3(ff_flush_state[2]) 
);
defparam n5856_s12.INIT=16'hAC23;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5857_s9.INIT=16'hAC00;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n5851_14),
    .I1(ff_flush_state[1]),
    .I2(n5857_16),
    .I3(ff_flush_state[2]) 
);
defparam n5857_s12.INIT=16'hAC23;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5858_s9.INIT=16'hAC00;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5851_13),
    .I3(n5858_16) 
);
defparam n5858_s12.INIT=16'h0503;
  LUT2 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_address[8]) 
);
defparam n5859_s10.INIT=4'h4;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5859_s11.INIT=16'hAC33;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(n6409_11),
    .I1(n5859_20),
    .I2(n5859_17),
    .I3(n5859_18) 
);
defparam n5859_s12.INIT=16'h0007;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5860_s9.INIT=16'hAC00;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(n5851_14),
    .I1(ff_flush_state[1]),
    .I2(n5860_16),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s12.INIT=16'hAC23;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5861_s9.INIT=16'hAC00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5851_13),
    .I3(n5861_16) 
);
defparam n5861_s12.INIT=16'h0503;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5862_s9.INIT=16'hAC00;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(n5851_14),
    .I1(ff_flush_state[1]),
    .I2(n5862_16),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s12.INIT=16'hAC23;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5863_s9.INIT=16'hAC00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5851_13),
    .I3(n5863_16) 
);
defparam n5863_s12.INIT=16'h0503;
  LUT2 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_address[3]) 
);
defparam n5864_s10.INIT=4'h4;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5864_s11.INIT=16'hAC33;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(n6409_11),
    .I1(n5864_20),
    .I2(n5864_17),
    .I3(n5864_18) 
);
defparam n5864_s12.INIT=16'h0007;
  LUT2 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_address[2]) 
);
defparam n5865_s10.INIT=4'h4;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5865_s11.INIT=16'hAC33;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n6409_11),
    .I1(n5865_20),
    .I2(n5865_17),
    .I3(n5865_18) 
);
defparam n5865_s12.INIT=16'h0007;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5852_17),
    .I3(ff_priority[1]) 
);
defparam n5866_s5.INIT=16'h5300;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_25),
    .I1(n5866_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'hFA03;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_23),
    .I1(n5866_25),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s8.INIT=16'hFCA0;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5855_14),
    .I1(n5866_16),
    .I2(n5866_17),
    .I3(w_command_vram_wdata[31]) 
);
defparam n5866_s9.INIT=16'h0130;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5852_17),
    .I3(ff_priority[1]) 
);
defparam n5867_s4.INIT=16'hAC00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_19),
    .I3(ff_priority[1]) 
);
defparam n5867_s5.INIT=16'h5300;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(n5867_20),
    .I1(n5867_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s6.INIT=16'hF503;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_18),
    .I1(n5867_20),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5867_s8.INIT=16'hAFC0;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n5855_14),
    .I1(n5867_15),
    .I2(n5867_16),
    .I3(w_command_vram_wdata[30]) 
);
defparam n5867_s9.INIT=16'h0130;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_address_15_12),
    .I3(n5879_11) 
);
defparam n5868_s5.INIT=16'h5300;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5868_s6.INIT=16'h5300;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_22),
    .I1(n5883_10),
    .I2(n5868_20),
    .I3(n5895_9) 
);
defparam n5868_s7.INIT=16'h7077;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5868_s10.INIT=16'hAC00;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5868_18),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5868_s11.INIT=16'hFC8F;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5868_s12.INIT=16'hAC00;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5869_s4.INIT=16'hAC00;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n6411_10),
    .I1(n5869_21),
    .I2(n5869_19),
    .I3(n6409_11) 
);
defparam n5869_s5.INIT=16'h0DDD;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(n6188_8),
    .I1(n5869_17),
    .I2(n5855_14),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s6.INIT=16'h0DDD;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_13) 
);
defparam n5869_s7.INIT=16'h0A0C;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_21),
    .I1(n5869_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s8.INIT=16'hAFC0;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_12),
    .I3(n5879_11) 
);
defparam n5869_s9.INIT=16'h5300;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_address_15_12),
    .I3(n5879_11) 
);
defparam n5870_s5.INIT=16'h5300;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5870_s6.INIT=16'h5300;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_21),
    .I1(n5895_9),
    .I2(n5870_23),
    .I3(n5883_10) 
);
defparam n5870_s7.INIT=16'h7077;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5870_s9.INIT=16'hAC00;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5870_17),
    .I3(w_command_vram_wdata[27]) 
);
defparam n5870_s10.INIT=16'hFC8F;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5870_s11.INIT=16'hAC00;
  LUT2 n5871_s4 (
    .F(n5871_7),
    .I0(ff_priority[1]),
    .I1(n5871_17) 
);
defparam n5871_s4.INIT=4'h2;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_21),
    .I1(n5871_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s5.INIT=16'hF503;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5871_s6.INIT=16'h5300;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_19),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5871_17) 
);
defparam n5871_s8.INIT=16'hBB0B;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(n5855_14),
    .I1(n5871_15),
    .I2(w_command_vram_wdata[26]),
    .I3(n5876_21) 
);
defparam n5871_s9.INIT=16'h1C00;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5872_13),
    .I3(w_command_vram_wdata[25]) 
);
defparam n5872_s5.INIT=16'hFC8F;
  LUT3 n5872_s6 (
    .F(n5872_9),
    .I0(n5872_17),
    .I1(n6188_8),
    .I2(n5872_15) 
);
defparam n5872_s6.INIT=8'h0B;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_13) 
);
defparam n5872_s7.INIT=16'h0A0C;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_15_12) 
);
defparam n5872_s8.INIT=16'h0503;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(n5872_17),
    .I1(n5872_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s9.INIT=16'h305F;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5873_s6.INIT=16'h5300;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_22),
    .I1(n5873_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s7.INIT=16'h0C0A;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(n6188_8),
    .I1(n5873_20),
    .I2(n6411_12),
    .I3(n5873_24) 
);
defparam n5873_s9.INIT=16'hDD0D;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(w_command_vram_wdata[24]),
    .I1(n5851_14),
    .I2(n5855_14),
    .I3(n5873_16) 
);
defparam n5873_s10.INIT=16'h001F;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5874_s4.INIT=16'hAC00;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_13),
    .I1(n5851_14),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s5.INIT=16'hD40D;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n6409_11),
    .I1(n5874_19),
    .I2(n6188_8),
    .I3(n5874_17) 
);
defparam n5874_s6.INIT=16'hDD0D;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_19),
    .I1(n5874_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s7.INIT=16'h0C0A;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5874_s8.INIT=16'h5300;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5874_s9.INIT=16'h5300;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_20),
    .I1(n5875_14),
    .I2(n5875_15),
    .I3(ff_priority[0]) 
);
defparam n5875_s4.INIT=16'h0A03;
  LUT2 n5875_s6 (
    .F(n5875_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5875_s6.INIT=4'h8;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5875_s7.INIT=16'hAC00;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5852_17),
    .I1(n5875_16),
    .I2(w_command_vram_wdata[22]),
    .I3(n6188_8) 
);
defparam n5875_s8.INIT=16'h7833;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n6411_10),
    .I1(n5875_18),
    .I2(n5851_14),
    .I3(n5875_20) 
);
defparam n5875_s9.INIT=16'hDD0D;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n6411_12),
    .I1(ff_cache1_data[21]),
    .I2(ff_cache1_address_16_13),
    .I3(w_command_vram_wdata[21]) 
);
defparam n5876_s5.INIT=16'h8A7F;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_25),
    .I1(n6409_11),
    .I2(n5876_13),
    .I3(n5876_14) 
);
defparam n5876_s6.INIT=16'h000B;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_25),
    .I1(n5876_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s7.INIT=16'h030A;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5877_s5.INIT=16'h5300;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(n5877_22),
    .I1(n5877_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s6.INIT=16'h50F3;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5852_17),
    .I3(n5895_9) 
);
defparam n5877_s7.INIT=16'hAC00;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(n5877_15),
    .I1(n5851_14),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s9.INIT=16'hD40D;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(n6409_11),
    .I1(n5877_20),
    .I2(n5877_18),
    .I3(n6188_8) 
);
defparam n5877_s10.INIT=16'h0DDD;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5878_12),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5878_s5.INIT=16'hFC8F;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_21),
    .I1(n6411_10),
    .I2(n6188_8),
    .I3(n5878_17) 
);
defparam n5878_s6.INIT=16'hBB0B;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_21),
    .I1(n5878_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s7.INIT=16'h50FC;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_17),
    .I1(n5878_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s8.INIT=16'hF5CF;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5879_s4.INIT=16'hAC00;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n6409_11),
    .I1(n5879_22),
    .I2(n6188_8),
    .I3(n5879_20) 
);
defparam n5879_s5.INIT=16'hDD0D;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n6411_10),
    .I1(n5879_24),
    .I2(n5855_14),
    .I3(w_command_vram_wdata[18]) 
);
defparam n5879_s6.INIT=16'h0DDD;
  LUT2 n5879_s8 (
    .F(n5879_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5879_s8.INIT=4'h1;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(n5879_20),
    .I1(n5895_9),
    .I2(n5879_26),
    .I3(n5883_10) 
);
defparam n5879_s10.INIT=16'h7077;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5880_s4.INIT=16'h5300;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_15_12),
    .I3(n5879_11) 
);
defparam n5880_s5.INIT=16'h5300;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_18),
    .I1(n5880_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s6.INIT=16'h3A00;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5880_s7.INIT=16'hAC00;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_18),
    .I1(n6188_8),
    .I2(n5880_15),
    .I3(n5880_16) 
);
defparam n5880_s8.INIT=16'h000B;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5880_s9.INIT=16'h3FF2;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5881_12),
    .I3(w_command_vram_wdata[16]) 
);
defparam n5881_s5.INIT=16'hFC8F;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_19),
    .I1(n6188_8),
    .I2(n6411_12),
    .I3(n5881_25) 
);
defparam n5881_s6.INIT=16'hBB0B;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_19),
    .I1(n5881_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s7.INIT=16'h305F;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_25),
    .I1(n5882_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s7.INIT=16'h305F;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(n6188_8),
    .I1(n5882_19),
    .I2(n5855_14),
    .I3(w_command_vram_wdata[15]) 
);
defparam n5882_s11.INIT=16'h0DDD;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[14]),
    .I3(ff_flush_state[1]) 
);
defparam n5883_s5.INIT=16'h3F8A;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_12),
    .I1(n5851_13),
    .I2(n5883_13),
    .I3(n5883_14) 
);
defparam n5883_s6.INIT=16'h0001;
  LUT2 n5883_s7 (
    .F(n5883_10),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5883_s7.INIT=4'h4;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(ff_priority[0]),
    .I1(n5883_15),
    .I2(n5883_16),
    .I3(n5883_17) 
);
defparam n5883_s8.INIT=16'h00FE;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_19),
    .I1(n5884_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5884_s4.INIT=16'h0C0A;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5884_s5.INIT=16'h5300;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5884_s6.INIT=16'h5300;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5884_s7.INIT=16'hAC00;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5884_s8.INIT=16'hAC00;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5851_14),
    .I1(w_command_vram_wdata[13]),
    .I2(n5855_14),
    .I3(n5851_13) 
);
defparam n5884_s9.INIT=16'h001F;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(n5884_19),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5884_17) 
);
defparam n5884_s10.INIT=16'hBB0B;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n6411_10),
    .I1(n5885_19),
    .I2(n5885_21),
    .I3(n6411_12) 
);
defparam n5885_s5.INIT=16'h0DDD;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(w_command_vram_wdata[12]),
    .I1(n5851_14),
    .I2(n5855_14),
    .I3(n5885_15) 
);
defparam n5885_s6.INIT=16'h001F;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_15_12) 
);
defparam n5885_s7.INIT=16'h0503;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_19),
    .I1(n5885_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s8.INIT=16'hAFC0;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5885_s9.INIT=16'hAC00;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5886_13),
    .I3(w_command_vram_wdata[11]) 
);
defparam n5886_s5.INIT=16'hFC8F;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(n6188_8),
    .I1(n5886_17),
    .I2(n5886_21),
    .I3(n6411_12) 
);
defparam n5886_s6.INIT=16'h0DDD;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_13) 
);
defparam n5886_s7.INIT=16'h0503;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_17),
    .I1(n5886_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s8.INIT=16'hC0AF;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_address_15_12),
    .I3(n5879_11) 
);
defparam n5886_s9.INIT=16'hAC00;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n6411_10),
    .I1(ff_cache3_data[10]),
    .I2(n5851_19),
    .I3(w_command_vram_wdata[10]) 
);
defparam n5887_s4.INIT=16'h8A7F;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_22),
    .I1(n6409_11),
    .I2(n5887_12),
    .I3(n5887_13) 
);
defparam n5887_s5.INIT=16'h000B;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5887_22),
    .I1(n5887_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s6.INIT=16'h030A;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_23),
    .I1(n5888_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s5.INIT=16'h50F3;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5888_s6.INIT=16'h5300;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_21),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5888_19) 
);
defparam n5888_s8.INIT=16'hBB0B;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(n5855_14),
    .I1(n5888_15),
    .I2(w_command_vram_wdata[9]),
    .I3(n5876_21) 
);
defparam n5888_s9.INIT=16'h1C00;
  LUT4 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_18),
    .I1(n5889_13),
    .I2(n5889_14),
    .I3(ff_priority[1]) 
);
defparam n5889_s4.INIT=16'h0A03;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_18),
    .I1(n6188_8),
    .I2(n5889_15),
    .I3(n5889_16) 
);
defparam n5889_s7.INIT=16'h000B;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5851_14),
    .I1(w_command_vram_wdata[8]),
    .I2(n5855_14),
    .I3(n5851_13) 
);
defparam n5889_s8.INIT=16'h001F;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5890_s6.INIT=16'h5300;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_22),
    .I1(n5890_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s7.INIT=16'h0C0A;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n5851_14),
    .I1(ff_flush_state[1]),
    .I2(n5890_16),
    .I3(ff_flush_state[2]) 
);
defparam n5890_s9.INIT=16'hAC23;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(n5890_22),
    .I1(n6409_11),
    .I2(n6411_10),
    .I3(n5890_24) 
);
defparam n5890_s10.INIT=16'hBB0B;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n6411_12),
    .I1(ff_cache1_data[6]),
    .I2(ff_cache1_address_16_13),
    .I3(w_command_vram_wdata[6]) 
);
defparam n5891_s4.INIT=16'h8A7F;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_20),
    .I1(n6188_8),
    .I2(n5891_12),
    .I3(n5891_13) 
);
defparam n5891_s5.INIT=16'h000B;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_20),
    .I1(n5895_9),
    .I2(n5891_22),
    .I3(n5879_11) 
);
defparam n5891_s7.INIT=16'h7077;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5892_s4.INIT=16'hAC00;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n6411_10),
    .I1(n5892_19),
    .I2(n5892_17),
    .I3(n6409_11) 
);
defparam n5892_s5.INIT=16'h0DDD;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(n6411_12),
    .I1(n5892_21),
    .I2(n5855_14),
    .I3(w_command_vram_wdata[5]) 
);
defparam n5892_s6.INIT=16'h0DDD;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_address_15_12) 
);
defparam n5892_s7.INIT=16'h0A0C;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_21),
    .I1(n5892_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s8.INIT=16'hC0AF;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5852_17),
    .I3(n5895_9) 
);
defparam n5892_s9.INIT=16'h5300;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_18),
    .I1(n5893_13),
    .I2(n5893_14),
    .I3(ff_priority[1]) 
);
defparam n5893_s4.INIT=16'h0A03;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_18),
    .I1(n6188_8),
    .I2(n5893_15),
    .I3(n5893_16) 
);
defparam n5893_s7.INIT=16'h000B;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5851_14),
    .I1(w_command_vram_wdata[4]),
    .I2(n5855_14),
    .I3(n5851_13) 
);
defparam n5893_s8.INIT=16'h001F;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_24),
    .I1(n5894_20),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5894_s7.INIT=16'h305F;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5894_s8.INIT=16'hAC00;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5852_17),
    .I3(ff_priority[1]) 
);
defparam n5894_s9.INIT=16'hAC00;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(n5894_24),
    .I1(n5894_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s10.INIT=16'hF503;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_20),
    .I1(n5895_13),
    .I2(n5895_14),
    .I3(ff_priority[0]) 
);
defparam n5895_s4.INIT=16'h030A;
  LUT2 n5895_s6 (
    .F(n5895_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5895_s6.INIT=4'h4;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5851_14),
    .I1(w_command_vram_wdata[2]),
    .I2(n5855_14),
    .I3(n5851_13) 
);
defparam n5895_s8.INIT=16'h001F;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(n5895_18),
    .I1(n6188_8),
    .I2(n5895_15),
    .I3(n5895_16) 
);
defparam n5895_s9.INIT=16'h000B;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(ff_priority[0]),
    .I1(n5896_14),
    .I2(n5896_15),
    .I3(n5896_9) 
);
defparam n5896_s5.INIT=16'hF5CE;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5852_17),
    .I3(ff_priority[1]) 
);
defparam n5896_s6.INIT=16'hAC00;
  LUT2 n5896_s7 (
    .F(n5896_10),
    .I0(n5896_20),
    .I1(ff_priority[1]) 
);
defparam n5896_s7.INIT=4'h8;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_20),
    .I1(n5896_22),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s8.INIT=16'hFCA0;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5896_s9.INIT=16'hAC00;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(n5855_14),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_13),
    .I3(n5896_18) 
);
defparam n5896_s10.INIT=16'h0007;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_24),
    .I1(n5897_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s8.INIT=16'h0CFA;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5897_26),
    .I1(n5897_28),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5897_s9.INIT=16'hFCA0;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n6409_11),
    .I1(n5897_24),
    .I2(n6188_8),
    .I3(n5897_22) 
);
defparam n5897_s10.INIT=16'hDD0D;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_18),
    .I1(n5898_26),
    .I2(n5898_21),
    .I3(n5898_19) 
);
defparam n5898_s10.INIT=16'hD0DD;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5898_s11.INIT=16'hAC00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5898_s12.INIT=16'hAC00;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5898_s13.INIT=16'hCA00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(n5851_14),
    .I1(n5855_14),
    .I2(n5898_22),
    .I3(w_command_vram_wdata_mask[3]) 
);
defparam n5898_s14.INIT=16'hFC8F;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s15.INIT=16'h5300;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s16.INIT=16'h0503;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5899_s11.INIT=16'hCA00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5899_s12.INIT=16'hAC00;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(n5851_14),
    .I1(ff_flush_state[1]),
    .I2(n5899_20),
    .I3(ff_flush_state[2]) 
);
defparam n5899_s13.INIT=16'hAC23;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(n5898_26),
    .I1(n5899_18),
    .I2(n5898_21),
    .I3(n5899_19) 
);
defparam n5899_s14.INIT=16'hB0BB;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s15.INIT=16'h5300;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s16.INIT=16'h0503;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n5898_26),
    .I1(n5900_15),
    .I2(n5898_21),
    .I3(n5900_16) 
);
defparam n5900_s10.INIT=16'hB0BB;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5900_17),
    .I1(n5900_18),
    .I2(n5900_19),
    .I3(n5900_20) 
);
defparam n5900_s11.INIT=16'h0001;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s12.INIT=16'h5300;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s13.INIT=16'h0503;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5901_s10.INIT=16'hAC00;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5901_s11.INIT=16'hAC00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5901_s12.INIT=16'hCA00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(n5851_14),
    .I1(ff_flush_state[1]),
    .I2(n5901_20),
    .I3(ff_flush_state[2]) 
);
defparam n5901_s13.INIT=16'hAC23;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(n5898_26),
    .I1(n5901_18),
    .I2(n5898_21),
    .I3(n5901_19) 
);
defparam n5901_s14.INIT=16'hB0BB;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s15.INIT=16'h5300;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s16.INIT=16'h0503;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s7.INIT=16'h4000;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT4 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(n1350_4),
    .I1(n5625_9),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache2_already_read_s9.INIT=16'h00EF;
  LUT3 n6693_s10 (
    .F(n6693_16),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache1_address_16_17),
    .I2(ff_cache_vram_write) 
);
defparam n6693_s10.INIT=8'h7C;
  LUT2 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s7.INIT=4'h4;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache1_data_mask_3_20),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=4'h4;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(n5883_10),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=16'h7077;
  LUT4 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_14),
    .I0(w_cache2_hit),
    .I1(n5643_9),
    .I2(ff_cache1_address_16_14),
    .I3(n1350_4) 
);
defparam ff_cache1_data_31_s9.INIT=16'h00FE;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_15),
    .I0(ff_cache3_data_en),
    .I1(n5895_9),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s10.INIT=16'h8F00;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(n5875_9),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache3_address_16_s7.INIT=16'hB000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5851_19),
    .I1(n5875_9),
    .I2(ff_cache1_address_16_17),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_16_s8.INIT=16'h007F;
  LUT4 ff_cache_vram_rdata_7_s10 (
    .F(ff_cache_vram_rdata_7_13),
    .I0(ff_cache1_already_read),
    .I1(n508_9),
    .I2(ff_cache_vram_rdata_7_14),
    .I3(n1350_4) 
);
defparam ff_cache_vram_rdata_7_s10.INIT=16'hBBF0;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n18_3),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache2_data_mask_3_13) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h80;
  LUT2 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_start),
    .I1(n6693_22) 
);
defparam ff_cache0_data_mask_2_s12.INIT=4'h4;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_17),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_mask_3_20),
    .I2(n5883_10),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'h007F;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_15),
    .I1(ff_cache2_address_16_16),
    .I2(ff_priority[1]),
    .I3(n6695_16) 
);
defparam n6695_s8.INIT=16'hAFC0;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n6188_8),
    .I1(n5852_17),
    .I2(n6695_20),
    .I3(n6695_18) 
);
defparam n6695_s9.INIT=16'h0700;
  LUT2 n5850_s7 (
    .F(n5850_12),
    .I0(ff_priority[1]),
    .I1(n5898_21) 
);
defparam n5850_s7.INIT=4'h1;
  LUT4 n5850_s8 (
    .F(n5850_13),
    .I0(n5875_9),
    .I1(n5851_19),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_address_16_18) 
);
defparam n5850_s8.INIT=16'h0777;
  LUT2 n5851_s16 (
    .F(n5851_19),
    .I0(n6695_15),
    .I1(ff_cache3_data_en) 
);
defparam n5851_s16.INIT=4'h4;
  LUT4 n5851_s17 (
    .F(n5851_20),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5851_s17.INIT=16'hAC00;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_14),
    .I3(ff_cache1_address_16_13) 
);
defparam n5852_s13.INIT=16'h5333;
  LUT2 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache2_address_16_16),
    .I1(ff_cache2_data_en) 
);
defparam n5852_s14.INIT=4'h4;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_14),
    .I3(ff_cache1_address_16_13) 
);
defparam n5853_s15.INIT=16'hACCC;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_14),
    .I3(ff_cache1_address_16_13) 
);
defparam n5854_s13.INIT=16'h5333;
  LUT4 n5855_s15 (
    .F(n5855_18),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5855_s15.INIT=16'hAC00;
  LUT4 n5855_s16 (
    .F(n5855_19),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5855_s16.INIT=16'hAC00;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5856_s13.INIT=16'hAC33;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5857_s13.INIT=16'hAC33;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5858_s13.INIT=16'hAC33;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5859_s14.INIT=16'hAC00;
  LUT4 n5859_s15 (
    .F(n5859_18),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5859_s15.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5860_s13.INIT=16'hAC33;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5861_s13.INIT=16'hAC33;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5862_s13.INIT=16'hAC33;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5863_s13.INIT=16'hAC33;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5864_s14.INIT=16'hAC00;
  LUT4 n5864_s15 (
    .F(n5864_18),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5864_s15.INIT=16'hAC00;
  LUT4 n5865_s14 (
    .F(n5865_17),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5865_s14.INIT=16'hAC00;
  LUT4 n5865_s15 (
    .F(n5865_18),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5865_s15.INIT=16'hAC00;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5866_s13.INIT=16'hAC00;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(n6188_8),
    .I1(ff_cache2_data[31]),
    .I2(n5852_17),
    .I3(w_command_vram_wdata[31]) 
);
defparam n5866_s14.INIT=16'h8A7F;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5867_s12.INIT=16'hAC00;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(n6188_8),
    .I1(ff_cache2_data[30]),
    .I2(n5852_17),
    .I3(w_command_vram_wdata[30]) 
);
defparam n5867_s13.INIT=16'h8A7F;
  LUT4 n5868_s15 (
    .F(n5868_18),
    .I0(n6411_10),
    .I1(ff_cache3_data[29]),
    .I2(n5851_19),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5868_s15.INIT=16'h8A7F;
  LUT4 n5870_s14 (
    .F(n5870_17),
    .I0(n6411_10),
    .I1(ff_cache3_data[27]),
    .I2(n5851_19),
    .I3(w_command_vram_wdata[27]) 
);
defparam n5870_s14.INIT=16'h8A7F;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(n6411_10),
    .I1(ff_cache3_data[26]),
    .I2(n5851_19),
    .I3(w_command_vram_wdata[26]) 
);
defparam n5871_s12.INIT=16'h8A7F;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(n6409_11),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache0_address_15_12),
    .I3(w_command_vram_wdata[25]) 
);
defparam n5872_s10.INIT=16'h8A7F;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5872_s12.INIT=16'hAC00;
  LUT4 n5873_s13 (
    .F(n5873_16),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5873_s13.INIT=16'hAC00;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_14),
    .I3(ff_cache1_address_16_13) 
);
defparam n5874_s10.INIT=16'h5333;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_15_12) 
);
defparam n5875_s11.INIT=16'h0A0C;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5852_17),
    .I3(ff_priority[1]) 
);
defparam n5875_s12.INIT=16'hAC00;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(n5855_14),
    .I1(ff_cache2_data[22]),
    .I2(n6188_8),
    .I3(w_command_vram_wdata[22]) 
);
defparam n5875_s13.INIT=16'h15CF;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5876_s10.INIT=16'hAC00;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5876_s11.INIT=16'hAC00;
  LUT4 n5876_s14 (
    .F(n5876_17),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5876_s14.INIT=16'h5300;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_14),
    .I3(ff_cache1_address_16_13) 
);
defparam n5877_s12.INIT=16'h5333;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n6409_11),
    .I1(ff_cache0_data[19]),
    .I2(ff_cache0_address_15_12),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5878_s9.INIT=16'h8A7F;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5880_s12.INIT=16'hAC00;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5880_s13.INIT=16'hAC00;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(n6411_10),
    .I1(ff_cache3_data[16]),
    .I2(n5851_19),
    .I3(w_command_vram_wdata[16]) 
);
defparam n5881_s9.INIT=16'h8A7F;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5883_s9.INIT=16'hAC00;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5883_s10.INIT=16'hAC00;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5883_s11.INIT=16'hAC00;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_15_12) 
);
defparam n5883_s12.INIT=16'h0A0C;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5852_17),
    .I3(ff_priority[1]) 
);
defparam n5883_s13.INIT=16'hAC00;
  LUT4 n5883_s14 (
    .F(n5883_17),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5883_s14.INIT=16'h5300;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5885_s12.INIT=16'hAC00;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(n6409_11),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache0_address_15_12),
    .I3(w_command_vram_wdata[11]) 
);
defparam n5886_s10.INIT=16'h8A7F;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5887_s9.INIT=16'hAC00;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5887_s10.INIT=16'hAC00;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_19),
    .I3(n5875_9) 
);
defparam n5887_s13.INIT=16'h5300;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(n5851_14),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache1_address_16_13),
    .I3(w_command_vram_wdata[9]) 
);
defparam n5888_s12.INIT=16'h8A7F;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_address_15_12) 
);
defparam n5889_s10.INIT=16'h0A0C;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_priority[0]) 
);
defparam n5889_s11.INIT=16'hAC00;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5889_s12.INIT=16'hAC00;
  LUT4 n5889_s13 (
    .F(n5889_16),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5889_s13.INIT=16'hAC00;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5890_s13.INIT=16'hAC33;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5891_s9.INIT=16'hAC00;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5891_s10.INIT=16'hAC00;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_13),
    .I3(n5883_10) 
);
defparam n5891_s12.INIT=16'h5300;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_address_15_12) 
);
defparam n5893_s10.INIT=16'h0A0C;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_priority[0]) 
);
defparam n5893_s11.INIT=16'hAC00;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5893_s12.INIT=16'hAC00;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5893_s13.INIT=16'hAC00;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_13) 
);
defparam n5895_s10.INIT=16'h0A0C;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_19),
    .I3(ff_priority[1]) 
);
defparam n5895_s11.INIT=16'hAC00;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5895_s12.INIT=16'hAC00;
  LUT4 n5895_s13 (
    .F(n5895_16),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5895_s13.INIT=16'hAC00;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_address_15_12),
    .I3(n5879_11) 
);
defparam n5896_s11.INIT=16'hAC00;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_13) 
);
defparam n5896_s12.INIT=16'h0503;
  LUT4 n5896_s15 (
    .F(n5896_18),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5896_s15.INIT=16'hAC00;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache1_address_16_15),
    .I1(n5898_23),
    .I2(ff_cache0_address_15_14),
    .I3(n5898_24) 
);
defparam n5898_s18.INIT=16'hB0BB;
  LUT4 n5898_s19 (
    .F(n5898_22),
    .I0(n6411_10),
    .I1(ff_cache3_data_mask[3]),
    .I2(n5851_19),
    .I3(w_command_vram_wdata_mask[3]) 
);
defparam n5898_s19.INIT=16'h8A7F;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5899_s17.INIT=16'hAC33;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n5900_s15.INIT=16'hCA00;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5852_17),
    .I3(n6188_8) 
);
defparam n5900_s16.INIT=16'hAC00;
  LUT4 n5900_s17 (
    .F(n5900_20),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5900_s17.INIT=16'hAC00;
  LUT4 n5901_s17 (
    .F(n5901_20),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_16_13),
    .I3(n5851_14) 
);
defparam n5901_s17.INIT=16'hAC33;
  LUT4 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_14),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_address_15_s9.INIT=16'h8000;
  LUT4 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s10.INIT=16'h8000;
  LUT4 ff_cache2_address_16_s11 (
    .F(ff_cache2_address_16_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam ff_cache2_address_16_s11.INIT=16'h8000;
  LUT4 ff_cache_vram_rdata_7_s11 (
    .F(ff_cache_vram_rdata_7_14),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(ff_cache_vram_rdata_7_15),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_7_s11.INIT=16'hBBF0;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n6695_s10.INIT=16'h8000;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache0_address_15_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s11.INIT=16'hFA0C;
  LUT4 n6695_s13 (
    .F(n6695_18),
    .I0(n6411_12),
    .I1(ff_cache1_address_16_13),
    .I2(ff_cache0_address_15_12),
    .I3(n6409_11) 
);
defparam n6695_s13.INIT=16'h0777;
  LUT2 n5898_s20 (
    .F(n5898_23),
    .I0(ff_cache1_data_en),
    .I1(ff_priority[0]) 
);
defparam n5898_s20.INIT=4'h8;
  LUT2 n5898_s21 (
    .F(n5898_24),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data_en) 
);
defparam n5898_s21.INIT=4'h4;
  LUT4 ff_cache_vram_rdata_7_s12 (
    .F(ff_cache_vram_rdata_7_15),
    .I0(n592_9),
    .I1(ff_cache3_already_read),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_7_s12.INIT=16'h0D00;
  LUT4 n5853_s16 (
    .F(n5853_20),
    .I0(ff_priority[1]),
    .I1(n5898_21),
    .I2(n5850_13),
    .I3(ff_cache1_address_16_17) 
);
defparam n5853_s16.INIT=16'h1F00;
  LUT3 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=8'h01;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_9) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT4 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_12),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_vram_wdata_31_s8.INIT=16'h8000;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache0_address_15_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h00EF;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_13),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s8.INIT=16'h0008;
  LUT3 ff_cache2_address_16_s12 (
    .F(ff_cache2_address_16_18),
    .I0(ff_cache2_address_16_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam ff_cache2_address_16_s12.INIT=8'h10;
  LUT3 n5888_s13 (
    .F(n5888_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5888_19) 
);
defparam n5888_s13.INIT=8'h04;
  LUT4 n5882_s13 (
    .F(n5882_17),
    .I0(n5882_19),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5897_20) 
);
defparam n5882_s13.INIT=16'hDF00;
  LUT4 ff_cache2_address_16_s13 (
    .F(ff_cache2_address_16_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s13.INIT=16'hBF00;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s10.INIT=16'h0800;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_17),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_mask_3_20) 
);
defparam ff_cache1_address_16_s11.INIT=8'hB0;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(n5851_22),
    .I3(n6693_22) 
);
defparam ff_cache0_already_read_s9.INIT=16'h1000;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_12) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_15),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_20),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h1011;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'h0100;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_18),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h0800;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(ff_cache3_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT4 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_13),
    .I0(w_cache2_hit),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s8.INIT=16'h4500;
  LUT3 n5894_s14 (
    .F(n5894_18),
    .I0(n5894_22),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5894_s14.INIT=8'h80;
  LUT4 n5891_s14 (
    .F(n5891_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5891_24),
    .I3(n5891_15) 
);
defparam n5891_s14.INIT=16'h00F7;
  LUT3 n5890_s14 (
    .F(n5890_18),
    .I0(n5890_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5890_s14.INIT=8'h80;
  LUT4 n5879_s14 (
    .F(n5879_18),
    .I0(n5879_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5867_22) 
);
defparam n5879_s14.INIT=16'h7F00;
  LUT4 n5876_s15 (
    .F(n5876_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5876_27),
    .I3(n5876_17) 
);
defparam n5876_s15.INIT=16'h00F7;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(n5866_23),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5867_22) 
);
defparam n5866_s15.INIT=16'hBF00;
  LUT4 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_13),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_already_read_s8.INIT=16'h8000;
  LUT4 n5887_s14 (
    .F(n5887_18),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5887_24),
    .I3(n5887_16) 
);
defparam n5887_s14.INIT=16'h00FB;
  LUT4 n5881_s13 (
    .F(n5881_17),
    .I0(n5881_25),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5867_22) 
);
defparam n5881_s13.INIT=16'hEF00;
  LUT3 n5873_s14 (
    .F(n5873_18),
    .I0(n5873_24),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5873_s14.INIT=8'h20;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s10.INIT=16'h0800;
  LUT4 n6693_s12 (
    .F(n6693_20),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s12.INIT=16'hB0BB;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_22),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'hB000;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_15),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0B00;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n5284_7),
    .I3(n6693_20) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5284_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 n5897_s14 (
    .F(n5897_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[0]),
    .I3(n5851_13) 
);
defparam n5897_s14.INIT=16'h006F;
  LUT4 n6695_s14 (
    .F(n6695_20),
    .I0(n5851_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n6695_s14.INIT=16'h0200;
  LUT4 n5870_s15 (
    .F(n5870_19),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n5870_21) 
);
defparam n5870_s15.INIT=16'h0040;
  LUT4 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n6693_24) 
);
defparam ff_cache2_data_en_s6.INIT=16'h00BF;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT3 n5851_s18 (
    .F(n5851_22),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5851_s18.INIT=8'h01;
  LUT4 n6693_s13 (
    .F(n6693_22),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s13.INIT=16'h0111;
  LUT3 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5851_22) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=8'h70;
  LUT3 n5897_s15 (
    .F(n5897_20),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5897_s15.INIT=8'h15;
  LUT3 n5876_s16 (
    .F(n5876_21),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5851_22) 
);
defparam n5876_s16.INIT=8'h07;
  LUT4 n5898_s22 (
    .F(n5898_26),
    .I0(ff_cache2_address_16_16),
    .I1(ff_cache2_data_en),
    .I2(n5851_19),
    .I3(ff_priority[0]) 
);
defparam n5898_s22.INIT=16'h0FBB;
  LUT4 n5897_s16 (
    .F(n5897_22),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s16.INIT=16'h3533;
  LUT4 n5893_s14 (
    .F(n5893_18),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s14.INIT=16'h3533;
  LUT4 n5891_s15 (
    .F(n5891_20),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s15.INIT=16'h3533;
  LUT4 n5889_s14 (
    .F(n5889_18),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s14.INIT=16'h3533;
  LUT4 n5888_s14 (
    .F(n5888_19),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s14.INIT=16'h3533;
  LUT4 n5887_s15 (
    .F(n5887_20),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s15.INIT=16'hCACC;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s13.INIT=16'h3533;
  LUT4 n5884_s13 (
    .F(n5884_17),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s13.INIT=16'h3533;
  LUT4 n5882_s14 (
    .F(n5882_19),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s14.INIT=16'h3533;
  LUT4 n5881_s14 (
    .F(n5881_19),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s14.INIT=16'h3533;
  LUT4 n5880_s14 (
    .F(n5880_18),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s14.INIT=16'h3533;
  LUT4 n5879_s15 (
    .F(n5879_20),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s15.INIT=16'h3533;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s13.INIT=16'h3533;
  LUT4 n5877_s14 (
    .F(n5877_18),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s14.INIT=16'hCACC;
  LUT4 n5876_s17 (
    .F(n5876_23),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s17.INIT=16'hCACC;
  LUT4 n5874_s13 (
    .F(n5874_17),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s13.INIT=16'h3533;
  LUT4 n5873_s15 (
    .F(n5873_20),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s15.INIT=16'h3533;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s13.INIT=16'h3533;
  LUT4 n5871_s13 (
    .F(n5871_17),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s13.INIT=16'h3533;
  LUT4 n5870_s16 (
    .F(n5870_21),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s16.INIT=16'h3533;
  LUT4 n5869_s13 (
    .F(n5869_17),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s13.INIT=16'h3533;
  LUT4 n5868_s16 (
    .F(n5868_20),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT4 n5895_s14 (
    .F(n5895_18),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s14.INIT=16'h3533;
  LUT4 n5890_s15 (
    .F(n5890_20),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s15.INIT=16'h3533;
  LUT4 n5885_s13 (
    .F(n5885_17),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s13.INIT=16'h3533;
  LUT4 n5897_s17 (
    .F(n5897_24),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s17.INIT=16'h3533;
  LUT4 n5894_s15 (
    .F(n5894_20),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s15.INIT=16'h3533;
  LUT4 n5892_s13 (
    .F(n5892_17),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n5891_s16 (
    .F(n5891_22),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s16.INIT=16'hCACC;
  LUT4 n5890_s16 (
    .F(n5890_22),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s16.INIT=16'h3533;
  LUT4 n5888_s15 (
    .F(n5888_21),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s15.INIT=16'h3533;
  LUT4 n5887_s16 (
    .F(n5887_22),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s16.INIT=16'h3533;
  LUT4 n5884_s14 (
    .F(n5884_19),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s14.INIT=16'h3533;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s14.INIT=16'hCACC;
  LUT4 n5877_s15 (
    .F(n5877_20),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s15.INIT=16'h3533;
  LUT4 n5876_s18 (
    .F(n5876_25),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s18.INIT=16'h3533;
  LUT4 n5874_s14 (
    .F(n5874_19),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s14.INIT=16'h3533;
  LUT4 n5871_s14 (
    .F(n5871_19),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s14.INIT=16'h3533;
  LUT4 n5869_s14 (
    .F(n5869_19),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s14.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_18),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s14.INIT=16'h3533;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s16.INIT=16'hCACC;
  LUT4 n5865_s16 (
    .F(n5865_20),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s16.INIT=16'hCACC;
  LUT4 n5864_s16 (
    .F(n5864_20),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s16.INIT=16'hCACC;
  LUT4 n5859_s16 (
    .F(n5859_20),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5859_s16.INIT=16'hCACC;
  LUT4 n5855_s17 (
    .F(n5855_21),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5855_s17.INIT=16'hCACC;
  LUT4 n5895_s15 (
    .F(n5895_20),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s15.INIT=16'h3533;
  LUT4 n5882_s15 (
    .F(n5882_21),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s15.INIT=16'h3533;
  LUT4 n5881_s15 (
    .F(n5881_21),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s15.INIT=16'h3533;
  LUT4 n5879_s16 (
    .F(n5879_22),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s16.INIT=16'h3533;
  LUT4 n5873_s16 (
    .F(n5873_22),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s16.INIT=16'h3533;
  LUT4 n5896_s16 (
    .F(n5896_20),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s16.INIT=16'h3533;
  LUT4 n5892_s14 (
    .F(n5892_19),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s14.INIT=16'h3533;
  LUT4 n5891_s17 (
    .F(n5891_24),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s17.INIT=16'hCACC;
  LUT4 n5890_s17 (
    .F(n5890_24),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s17.INIT=16'h3533;
  LUT4 n5885_s14 (
    .F(n5885_19),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s14.INIT=16'h3533;
  LUT4 n5881_s16 (
    .F(n5881_23),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s16.INIT=16'h3533;
  LUT4 n5880_s15 (
    .F(n5880_20),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s15.INIT=16'hCACC;
  LUT4 n5879_s17 (
    .F(n5879_24),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s17.INIT=16'h3533;
  LUT4 n5878_s15 (
    .F(n5878_21),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s15.INIT=16'h3533;
  LUT4 n5876_s19 (
    .F(n5876_27),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s19.INIT=16'hCACC;
  LUT4 n5869_s15 (
    .F(n5869_21),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s15.INIT=16'h3533;
  LUT4 n5866_s17 (
    .F(n5866_23),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s17.INIT=16'h3533;
  LUT4 n5897_s18 (
    .F(n5897_26),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s18.INIT=16'h3533;
  LUT4 n5894_s16 (
    .F(n5894_22),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s16.INIT=16'h3533;
  LUT4 n5893_s15 (
    .F(n5893_20),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s15.INIT=16'hCACC;
  LUT4 n5889_s15 (
    .F(n5889_20),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s15.INIT=16'hCACC;
  LUT4 n5888_s16 (
    .F(n5888_23),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s16.INIT=16'h3533;
  LUT4 n5886_s14 (
    .F(n5886_19),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s14.INIT=16'h3533;
  LUT4 n5882_s16 (
    .F(n5882_23),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s16.INIT=16'h3533;
  LUT4 n5877_s16 (
    .F(n5877_22),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s16.INIT=16'h3533;
  LUT4 n5875_s14 (
    .F(n5875_18),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s14.INIT=16'h3533;
  LUT4 n5872_s14 (
    .F(n5872_19),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6695_15),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s14.INIT=16'h3533;
  LUT4 n5896_s17 (
    .F(n5896_22),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s17.INIT=16'h3533;
  LUT4 n5894_s17 (
    .F(n5894_24),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s17.INIT=16'h3533;
  LUT4 n5892_s15 (
    .F(n5892_21),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s15.INIT=16'h3533;
  LUT4 n5887_s17 (
    .F(n5887_24),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s17.INIT=16'hCACC;
  LUT4 n5886_s15 (
    .F(n5886_21),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s15.INIT=16'hCACC;
  LUT4 n5885_s15 (
    .F(n5885_21),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5881_s17 (
    .F(n5881_25),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s17.INIT=16'h3533;
  LUT4 n5879_s18 (
    .F(n5879_26),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s18.INIT=16'hCACC;
  LUT4 n5875_s15 (
    .F(n5875_20),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s15.INIT=16'h3533;
  LUT4 n5873_s17 (
    .F(n5873_24),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s17.INIT=16'h3533;
  LUT4 n5870_s17 (
    .F(n5870_23),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s17.INIT=16'hCACC;
  LUT4 n5868_s17 (
    .F(n5868_22),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s17.INIT=16'h3533;
  LUT4 n5867_s15 (
    .F(n5867_20),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s15.INIT=16'h3533;
  LUT4 n5866_s18 (
    .F(n5866_25),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s18.INIT=16'h3533;
  LUT4 n5897_s19 (
    .F(n5897_28),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s19.INIT=16'h3533;
  LUT4 n5893_s16 (
    .F(n5893_22),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s16.INIT=16'hCACC;
  LUT4 n5889_s16 (
    .F(n5889_22),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s16.INIT=16'hCACC;
  LUT4 n5883_s15 (
    .F(n5883_19),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s15.INIT=16'h3533;
  LUT4 n5882_s17 (
    .F(n5882_25),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s17.INIT=16'h3533;
  LUT4 n5878_s16 (
    .F(n5878_23),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s16.INIT=16'h3533;
  LUT4 n5871_s15 (
    .F(n5871_21),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s15.INIT=16'h3533;
  LUT4 ff_cache_vram_rdata_7_s13 (
    .F(ff_cache_vram_rdata_7_17),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_7_s13.INIT=16'hA8AA;
  LUT4 ff_cache_vram_rdata_7_s14 (
    .F(ff_cache_vram_rdata_7_19),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_7_s14.INIT=16'h0100;
  LUT4 n5868_s18 (
    .F(n5868_24),
    .I0(n98_6),
    .I1(n98_7),
    .I2(ff_priority[1]),
    .I3(n5866_27) 
);
defparam n5868_s18.INIT=16'h3500;
  LUT4 n5870_s18 (
    .F(n5870_25),
    .I0(n100_6),
    .I1(n100_7),
    .I2(ff_priority[1]),
    .I3(n5866_27) 
);
defparam n5870_s18.INIT=16'h3500;
  LUT4 n5873_s18 (
    .F(n5873_26),
    .I0(n103_6),
    .I1(n103_7),
    .I2(ff_priority[1]),
    .I3(n5866_27) 
);
defparam n5873_s18.INIT=16'h3500;
  LUT4 n5877_s17 (
    .F(n5877_24),
    .I0(n107_6),
    .I1(n107_7),
    .I2(ff_priority[1]),
    .I3(n5866_27) 
);
defparam n5877_s17.INIT=16'h3500;
  LUT4 n5890_s18 (
    .F(n5890_26),
    .I0(n120_6),
    .I1(n120_7),
    .I2(ff_priority[1]),
    .I3(n5866_27) 
);
defparam n5890_s18.INIT=16'h3500;
  LUT4 n5896_s18 (
    .F(n5896_24),
    .I0(n126_6),
    .I1(n126_7),
    .I2(ff_priority[1]),
    .I3(n5897_20) 
);
defparam n5896_s18.INIT=16'h0035;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache_vram_rdata_en_11),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5023_s4.INIT=16'h3F40;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_24),
    .I0(n6693_24),
    .I1(n6411_10),
    .I2(ff_start),
    .I3(n6693_22) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h0E00;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(ff_vram_address_16_15),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_17),
    .I0(ff_cache2_already_read_15),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_13),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache2_already_read_s11.INIT=16'h0E00;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_14),
    .I0(ff_cache1_data_mask_3_20),
    .I1(n5284_7),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h2022;
  LUT4 n5866_s19 (
    .F(n5866_27),
    .I0(n5876_21),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s19.INIT=16'h5444;
  LUT4 n5867_s16 (
    .F(n5867_22),
    .I0(n5851_22),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5867_s16.INIT=16'h0222;
  LUT4 n5868_s19 (
    .F(n5868_26),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5868_22) 
);
defparam n5868_s19.INIT=16'h0002;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n6693_s14 (
    .F(n6693_24),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6693_s14.INIT=16'h0001;
  LUT4 n5868_s20 (
    .F(n5868_28),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5868_s20.INIT=16'h0001;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s9 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1656_4,
  n1646_4,
  w_register_write,
  n1680_4,
  n553_30,
  ff_reset_n2_1,
  n1061_20,
  n2017_6,
  n835_23,
  ff_sprite_collision_9,
  w_command_vram_rdata_en,
  n369_8,
  w_pulse1,
  ff_vram_wdata_mask_3_7,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_next_0_4,
  w_next_1_8,
  n1836_99,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1656_4;
input n1646_4;
input w_register_write;
input n1680_4;
input n553_30;
input ff_reset_n2_1;
input n1061_20;
input n2017_6;
input n835_23;
input ff_sprite_collision_9;
input w_command_vram_rdata_en;
input n369_8;
input w_pulse1;
input ff_vram_wdata_mask_3_7;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_next_0_4;
output w_next_1_8;
output n1836_99;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1462_6;
wire n1462_7;
wire n1463_6;
wire n1463_7;
wire n2491_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n359_3;
wire n367_3;
wire n403_3;
wire n404_3;
wire n405_3;
wire n406_3;
wire n407_3;
wire n408_3;
wire n409_3;
wire n410_3;
wire n411_3;
wire n412_3;
wire n2575_3;
wire n2576_3;
wire n604_6;
wire n605_6;
wire n606_6;
wire n607_6;
wire n608_6;
wire n609_6;
wire n610_6;
wire n611_6;
wire n612_6;
wire n647_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n2708_3;
wire n1036_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1077_4;
wire n1079_4;
wire n1162_3;
wire n1163_3;
wire n1164_3;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n2815_3;
wire n1297_3;
wire n1315_3;
wire n1316_3;
wire n1317_3;
wire n1318_3;
wire n1319_3;
wire n1320_3;
wire n1321_3;
wire n1322_3;
wire n1921_6;
wire n1922_5;
wire n1923_5;
wire n1924_5;
wire n1925_5;
wire n1926_5;
wire n1927_5;
wire n1928_5;
wire n1935_8;
wire n1936_9;
wire n1937_8;
wire n1938_9;
wire n1836_94;
wire n1837_91;
wire n1838_91;
wire n1839_91;
wire n1840_91;
wire n1841_91;
wire n1842_91;
wire n1843_91;
wire n1844_91;
wire n1845_91;
wire n1846_91;
wire n1847_91;
wire n1848_91;
wire n1849_91;
wire n1850_91;
wire n1851_91;
wire n1852_91;
wire n1867_95;
wire n1868_93;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1930_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1866_105;
wire n1863_117;
wire n1861_112;
wire n1818_151;
wire n1479_7;
wire n1478_7;
wire n1477_7;
wire n1476_7;
wire n1383_8;
wire n1219_7;
wire n1218_7;
wire n316_7;
wire n1826_93;
wire n1825_92;
wire n1824_90;
wire n1823_90;
wire n1822_90;
wire n1821_90;
wire n1820_90;
wire n1819_92;
wire n1934_12;
wire n1933_13;
wire n1932_13;
wire n1931_12;
wire n1930_10;
wire n1929_13;
wire n1864_114;
wire n1862_106;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1865_126;
wire n2490_4;
wire n317_4;
wire n317_5;
wire n317_6;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n359_4;
wire n604_7;
wire n639_4;
wire n639_5;
wire n2707_4;
wire n1036_4;
wire n1036_5;
wire n1037_4;
wire n1037_5;
wire n1037_6;
wire n1038_4;
wire n1038_5;
wire n1038_6;
wire n1039_4;
wire n1040_4;
wire n1041_4;
wire n1041_5;
wire n1041_6;
wire n1042_4;
wire n1042_5;
wire n1043_4;
wire n1044_5;
wire n1077_5;
wire n1162_4;
wire n1163_4;
wire n1164_4;
wire n1165_4;
wire n1166_4;
wire n1167_4;
wire n1168_4;
wire n1169_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1224_4;
wire n1225_4;
wire n1226_4;
wire n1227_4;
wire n1297_4;
wire n1297_5;
wire n1935_11;
wire n1935_12;
wire n1936_10;
wire n1936_11;
wire n1937_9;
wire n1937_10;
wire n1937_11;
wire n1937_12;
wire n1938_10;
wire n1938_11;
wire n1938_12;
wire n1836_95;
wire n1836_96;
wire n1836_97;
wire n1837_92;
wire n1837_93;
wire n1837_94;
wire n1837_95;
wire n1838_92;
wire n1838_93;
wire n1839_92;
wire n1839_93;
wire n1840_92;
wire n1840_93;
wire n1841_92;
wire n1841_93;
wire n1842_92;
wire n1842_93;
wire n1843_92;
wire n1843_93;
wire n1844_92;
wire n1844_93;
wire n1845_92;
wire n1845_93;
wire n1846_93;
wire n1847_92;
wire n1847_93;
wire n1848_92;
wire n1848_93;
wire n1849_92;
wire n1849_93;
wire n1849_94;
wire n1850_93;
wire n1851_93;
wire n1852_92;
wire n1852_94;
wire ff_sx_9_9;
wire ff_read_color_9;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1930_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_next_state_5_12;
wire ff_next_state_0_13;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_cache_flush_start_12;
wire ff_cache_vram_valid_13;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire n1863_118;
wire n1861_113;
wire n1861_114;
wire n1861_115;
wire n1818_152;
wire n1818_153;
wire n1479_8;
wire n1479_9;
wire n1478_8;
wire n1477_8;
wire n1383_9;
wire n316_8;
wire n1826_95;
wire n1825_94;
wire n1824_91;
wire n1824_92;
wire n1824_93;
wire n1824_94;
wire n1823_91;
wire n1823_92;
wire n1822_91;
wire n1822_92;
wire n1821_91;
wire n1821_92;
wire n1820_91;
wire n1820_93;
wire n1819_93;
wire n1819_94;
wire n1819_95;
wire n1934_13;
wire n1934_14;
wire n1933_14;
wire n1933_15;
wire n1933_16;
wire n1931_13;
wire n1931_14;
wire n1930_12;
wire n1929_15;
wire n1864_115;
wire n1864_116;
wire n1862_107;
wire n1862_108;
wire ff_xsel_1_14;
wire ff_state_0_13;
wire ff_border_detect_7;
wire n1865_127;
wire n359_5;
wire n604_8;
wire n639_6;
wire n1036_7;
wire n1037_7;
wire n1037_8;
wire n1038_7;
wire n1038_8;
wire n1039_6;
wire n1040_6;
wire n1041_7;
wire n1042_6;
wire n1043_6;
wire n1043_7;
wire n1044_6;
wire n1044_7;
wire n1077_6;
wire n1935_13;
wire n1935_14;
wire n1935_15;
wire n1935_16;
wire n1935_17;
wire n1935_18;
wire n1935_19;
wire n1936_12;
wire n1936_13;
wire n1936_14;
wire n1936_15;
wire n1936_16;
wire n1936_17;
wire n1937_13;
wire n1937_14;
wire n1937_15;
wire n1937_16;
wire n1938_14;
wire n1938_15;
wire n1938_16;
wire n1938_17;
wire n1938_18;
wire n1938_19;
wire n1836_98;
wire n1836_100;
wire n1836_101;
wire n1837_96;
wire n1837_97;
wire n1838_94;
wire n1839_94;
wire n1840_94;
wire n1841_94;
wire n1842_94;
wire n1843_94;
wire n1844_94;
wire n1845_95;
wire n1846_94;
wire n1846_95;
wire n1846_96;
wire n1847_94;
wire n1847_95;
wire n1847_96;
wire n1848_94;
wire n1848_95;
wire n1848_96;
wire n1849_95;
wire n1849_96;
wire n1849_97;
wire n1849_98;
wire n1850_94;
wire n1850_95;
wire n1851_94;
wire n1852_95;
wire n1867_97;
wire ff_read_color_11;
wire ff_read_color_12;
wire ff_transfer_ready_9;
wire ff_transfer_ready_11;
wire ff_transfer_ready_12;
wire ff_transfer_ready_13;
wire n1930_13;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_16;
wire ff_next_state_5_17;
wire ff_next_state_0_14;
wire ff_state_5_14;
wire ff_state_5_15;
wire ff_cache_flush_start_13;
wire ff_cache_flush_start_14;
wire ff_cache_flush_start_15;
wire ff_cache_vram_valid_14;
wire ff_count_valid_15;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire n1826_96;
wire n1826_97;
wire n1826_98;
wire n1825_95;
wire n1825_96;
wire n1824_95;
wire n1824_96;
wire n1824_97;
wire n1823_93;
wire n1822_93;
wire n1822_94;
wire n1822_95;
wire n1821_93;
wire n1821_94;
wire n1821_95;
wire n1820_94;
wire n1820_95;
wire n1820_97;
wire n1819_96;
wire n1819_97;
wire n1819_100;
wire n1934_15;
wire n1934_16;
wire n1934_17;
wire n1933_17;
wire n1933_18;
wire n1933_19;
wire n1933_20;
wire n1931_15;
wire n1930_14;
wire n1930_15;
wire n1929_16;
wire n359_6;
wire n359_7;
wire n359_8;
wire n1036_8;
wire n1038_9;
wire n1043_8;
wire n1044_8;
wire n1077_7;
wire n1935_20;
wire n1935_21;
wire n1935_22;
wire n1935_23;
wire n1936_18;
wire n1936_19;
wire n1937_18;
wire n1937_19;
wire n1937_20;
wire n1937_21;
wire n1938_20;
wire n1938_21;
wire n1836_102;
wire n1846_97;
wire n1847_97;
wire n1849_99;
wire n1850_96;
wire n1851_95;
wire ff_dx_8_12;
wire ff_next_state_5_18;
wire ff_cache_vram_valid_15;
wire n1826_99;
wire n1826_100;
wire n1826_101;
wire n1826_102;
wire n1825_97;
wire n1825_98;
wire n1824_98;
wire n1824_99;
wire n1823_94;
wire n1822_96;
wire n1822_97;
wire n1822_98;
wire n1822_99;
wire n1821_96;
wire n1820_98;
wire n1819_101;
wire n1934_19;
wire n1934_20;
wire n1933_21;
wire n1930_16;
wire n1930_17;
wire n1930_18;
wire n359_9;
wire n359_10;
wire n359_11;
wire n1043_9;
wire n1077_8;
wire n1935_24;
wire n1935_25;
wire n1935_26;
wire n1937_22;
wire n1826_103;
wire n1826_104;
wire n1826_105;
wire n1826_106;
wire n1825_99;
wire n1824_100;
wire n1823_95;
wire n1823_96;
wire n1930_19;
wire n1823_97;
wire n1937_25;
wire n1938_23;
wire n639_8;
wire ff_cache_vram_write_18;
wire n1934_22;
wire n1935_28;
wire ff_next_state_5_20;
wire ff_sx_9_11;
wire n317_9;
wire n1040_8;
wire n1039_8;
wire n1819_103;
wire n1819_105;
wire ff_next_state_0_16;
wire n1937_27;
wire ff_transfer_ready_15;
wire ff_cache_flush_start_18;
wire n1423_5;
wire ff_xsel_1_18;
wire n1825_101;
wire n1826_108;
wire n1863_121;
wire n1867_99;
wire n1852_97;
wire n1850_98;
wire n1846_99;
wire ff_next_state_5_22;
wire n1935_30;
wire n2707_6;
wire n2490_6;
wire n1297_10;
wire n1932_18;
wire n1929_18;
wire ff_next_state_1_14;
wire ff_next_state_5_24;
wire n1845_98;
wire n1845_100;
wire n1043_11;
wire n1851_97;
wire n1473_11;
wire n1472_11;
wire n1475_11;
wire n1474_11;
wire n1820_100;
wire n1820_102;
wire n1044_10;
wire n1036_10;
wire n1338_12;
wire n1480_10;
wire n1480_12;
wire ff_read_pixel_7_15;
wire n1481_10;
wire n1481_12;
wire n1482_10;
wire n1483_10;
wire n1484_10;
wire n1484_12;
wire n1485_10;
wire n1485_12;
wire n1486_10;
wire n1487_10;
wire ff_cache_vram_address_16_13;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire ff_read_color;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_2;
wire n1190_1;
wire n1190_2;
wire n1189_1;
wire n1189_2;
wire n1188_1;
wire n1188_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1278_9;
wire n1008_2;
wire n1008_3;
wire n1007_2;
wire n1007_3;
wire n1006_2;
wire n1006_3;
wire n1005_2;
wire n1005_3;
wire n1004_2;
wire n1004_3;
wire n1003_2;
wire n1003_3;
wire n1002_2;
wire n1002_3;
wire n1001_2;
wire n1001_3;
wire n1000_2;
wire n1000_0_COUT;
wire n1637_1_SUM;
wire n1637_3;
wire n1638_1_SUM;
wire n1638_3;
wire n1639_1_SUM;
wire n1639_3;
wire n1640_1_SUM;
wire n1640_3;
wire n1641_1_SUM;
wire n1641_3;
wire n1642_1_SUM;
wire n1642_3;
wire n1643_1_SUM;
wire n1643_3;
wire n1644_1_SUM;
wire n1644_3;
wire n1462_9;
wire n1463_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5284_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1462_s6 (
    .F(n1462_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s6.INIT=8'hCA;
  LUT3 n1462_s7 (
    .F(n1462_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s7.INIT=8'hCA;
  LUT3 n1463_s6 (
    .F(n1463_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s6.INIT=8'hCA;
  LUT3 n1463_s7 (
    .F(n1463_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s7.INIT=8'hCA;
  LUT4 n2491_s0 (
    .F(n2491_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s0.INIT=16'h0100;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(n317_4),
    .I1(n317_5),
    .I2(w_next_sx[8]),
    .I3(n317_6) 
);
defparam n317_s0.INIT=16'hF022;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(n317_5),
    .I1(n318_4),
    .I2(w_next_sx[7]),
    .I3(n317_6) 
);
defparam n318_s0.INIT=16'hF0EE;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(n319_4),
    .I1(n317_5),
    .I2(w_next_sx[6]),
    .I3(n317_6) 
);
defparam n319_s0.INIT=16'hF022;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(n320_4),
    .I1(n317_5),
    .I2(w_next_sx[5]),
    .I3(n317_6) 
);
defparam n320_s0.INIT=16'hF022;
  LUT4 n321_s0 (
    .F(n321_3),
    .I0(n321_4),
    .I1(n317_5),
    .I2(w_next_sx[4]),
    .I3(n317_6) 
);
defparam n321_s0.INIT=16'hF022;
  LUT4 n322_s0 (
    .F(n322_3),
    .I0(n322_4),
    .I1(n317_5),
    .I2(w_next_sx[3]),
    .I3(n317_6) 
);
defparam n322_s0.INIT=16'hF022;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(n317_5),
    .I2(w_next_sx[2]),
    .I3(n317_6) 
);
defparam n323_s0.INIT=16'hF022;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(n324_4),
    .I1(n317_5),
    .I2(w_next_sx[1]),
    .I3(n317_6) 
);
defparam n324_s0.INIT=16'hF022;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(n325_4),
    .I1(n317_5),
    .I2(w_next_sx[0]),
    .I3(n317_6) 
);
defparam n325_s0.INIT=16'hF022;
  LUT3 n359_s0 (
    .F(n359_3),
    .I0(n2490_4),
    .I1(n1656_4),
    .I2(n359_4) 
);
defparam n359_s0.INIT=8'hF8;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n2490_4),
    .I1(n1646_4),
    .I2(n359_4) 
);
defparam n367_s0.INIT=8'hF8;
  LUT3 n403_s0 (
    .F(n403_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n403_s0.INIT=8'hCA;
  LUT3 n404_s0 (
    .F(n404_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n404_s0.INIT=8'hCA;
  LUT3 n405_s0 (
    .F(n405_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n405_s0.INIT=8'hCA;
  LUT3 n406_s0 (
    .F(n406_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n406_s0.INIT=8'hCA;
  LUT3 n407_s0 (
    .F(n407_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n407_s0.INIT=8'hCA;
  LUT3 n408_s0 (
    .F(n408_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n408_s0.INIT=8'hCA;
  LUT3 n409_s0 (
    .F(n409_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n409_s0.INIT=8'hCA;
  LUT3 n410_s0 (
    .F(n410_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n410_s0.INIT=8'hCA;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n411_s0.INIT=8'hCA;
  LUT3 n412_s0 (
    .F(n412_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n412_s0.INIT=8'hCA;
  LUT4 n2575_s0 (
    .F(n2575_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2575_s0.INIT=16'h4000;
  LUT4 n2576_s0 (
    .F(n2576_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2576_s0.INIT=16'h1000;
  LUT3 n604_s3 (
    .F(n604_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n604_7) 
);
defparam n604_s3.INIT=8'hAC;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n604_7) 
);
defparam n605_s3.INIT=8'hAC;
  LUT3 n606_s3 (
    .F(n606_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n604_7) 
);
defparam n606_s3.INIT=8'hAC;
  LUT3 n607_s3 (
    .F(n607_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n604_7) 
);
defparam n607_s3.INIT=8'hAC;
  LUT3 n608_s3 (
    .F(n608_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n604_7) 
);
defparam n608_s3.INIT=8'hAC;
  LUT3 n609_s3 (
    .F(n609_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n604_7) 
);
defparam n609_s3.INIT=8'hAC;
  LUT3 n610_s3 (
    .F(n610_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n604_7) 
);
defparam n610_s3.INIT=8'hAC;
  LUT3 n611_s3 (
    .F(n611_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n604_7) 
);
defparam n611_s3.INIT=8'hAC;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n604_7) 
);
defparam n612_s3.INIT=8'hAC;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n2490_4),
    .I1(n1680_4),
    .I2(n639_5) 
);
defparam n647_s0.INIT=8'hF8;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n718_s0.INIT=8'hCA;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n719_s0.INIT=8'hCA;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n720_s0.INIT=8'hCA;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n721_s0.INIT=8'hCA;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n722_s0.INIT=8'hCA;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n723_s0.INIT=8'hCA;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n724_s0.INIT=8'hCA;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n725_s0.INIT=8'hCA;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n726_s0.INIT=8'hCA;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n727_s0.INIT=8'hCA;
  LUT4 n2708_s0 (
    .F(n2708_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2708_s0.INIT=16'h0100;
  LUT4 n1036_s0 (
    .F(n1036_3),
    .I0(n1036_4),
    .I1(n1036_5),
    .I2(n1036_10),
    .I3(ff_start) 
);
defparam n1036_s0.INIT=16'h0FEE;
  LUT4 n1037_s0 (
    .F(n1037_3),
    .I0(n1037_4),
    .I1(ff_nx[7]),
    .I2(n1037_5),
    .I3(n1037_6) 
);
defparam n1037_s0.INIT=16'h3CAA;
  LUT4 n1038_s0 (
    .F(n1038_3),
    .I0(ff_start),
    .I1(n1038_4),
    .I2(n1038_5),
    .I3(n1038_6) 
);
defparam n1038_s0.INIT=16'h0EEE;
  LUT4 n1039_s0 (
    .F(n1039_3),
    .I0(ff_start),
    .I1(n1039_4),
    .I2(n1039_8),
    .I3(n1038_6) 
);
defparam n1039_s0.INIT=16'h0EEE;
  LUT4 n1040_s0 (
    .F(n1040_3),
    .I0(ff_start),
    .I1(n1040_4),
    .I2(n1040_8),
    .I3(n1038_6) 
);
defparam n1040_s0.INIT=16'hE0EE;
  LUT4 n1041_s0 (
    .F(n1041_3),
    .I0(n1041_4),
    .I1(n1041_5),
    .I2(ff_start),
    .I3(n1041_6) 
);
defparam n1041_s0.INIT=16'h3533;
  LUT4 n1042_s0 (
    .F(n1042_3),
    .I0(ff_start),
    .I1(n1042_4),
    .I2(n1042_5),
    .I3(n1038_6) 
);
defparam n1042_s0.INIT=16'hE0EE;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n1043_4),
    .I1(n1043_11),
    .I2(ff_start) 
);
defparam n1043_s0.INIT=8'h3A;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n1044_10),
    .I1(n1044_5),
    .I2(ff_start) 
);
defparam n1044_s0.INIT=8'hAC;
  LUT3 n1077_s1 (
    .F(n1077_4),
    .I0(n2707_4),
    .I1(n1656_4),
    .I2(n1077_5) 
);
defparam n1077_s1.INIT=8'hF8;
  LUT3 n1079_s1 (
    .F(n1079_4),
    .I0(n2707_4),
    .I1(n1646_4),
    .I2(n1077_5) 
);
defparam n1079_s1.INIT=8'hF8;
  LUT4 n1162_s0 (
    .F(n1162_3),
    .I0(w_register_data[1]),
    .I1(n1162_4),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n1162_s0.INIT=16'hAA3C;
  LUT4 n1163_s0 (
    .F(n1163_3),
    .I0(w_register_data[0]),
    .I1(n1163_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n1163_s0.INIT=16'hAA3C;
  LUT4 n1164_s0 (
    .F(n1164_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1164_4),
    .I3(w_register_write) 
);
defparam n1164_s0.INIT=16'hAA3C;
  LUT4 n1165_s0 (
    .F(n1165_3),
    .I0(w_register_data[6]),
    .I1(n1165_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n1165_s0.INIT=16'hAA3C;
  LUT4 n1166_s0 (
    .F(n1166_3),
    .I0(w_register_data[5]),
    .I1(n1166_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n1166_s0.INIT=16'hAA3C;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1167_4),
    .I3(w_register_write) 
);
defparam n1167_s0.INIT=16'hAA3C;
  LUT4 n1168_s0 (
    .F(n1168_3),
    .I0(w_register_data[3]),
    .I1(n1168_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n1168_s0.INIT=16'hAA3C;
  LUT4 n1169_s0 (
    .F(n1169_3),
    .I0(w_register_data[2]),
    .I1(n1169_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n1169_s0.INIT=16'hAA3C;
  LUT4 n1170_s0 (
    .F(n1170_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1170_s0.INIT=16'hAAC3;
  LUT3 n1171_s0 (
    .F(n1171_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1171_s0.INIT=8'hC5;
  LUT3 n1220_s0 (
    .F(n1220_3),
    .I0(reg_nx[8]),
    .I1(n1220_4),
    .I2(ff_start) 
);
defparam n1220_s0.INIT=8'hAC;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(reg_nx[7]),
    .I1(n1221_4),
    .I2(ff_start) 
);
defparam n1221_s0.INIT=8'hAC;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(reg_nx[6]),
    .I1(n1222_4),
    .I2(ff_start) 
);
defparam n1222_s0.INIT=8'hAC;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(reg_nx[5]),
    .I1(n1223_4),
    .I2(ff_start) 
);
defparam n1223_s0.INIT=8'hAC;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(reg_nx[4]),
    .I1(n1224_4),
    .I2(ff_start) 
);
defparam n1224_s0.INIT=8'hAC;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(reg_nx[3]),
    .I1(n1225_4),
    .I2(ff_start) 
);
defparam n1225_s0.INIT=8'hAC;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(reg_nx[2]),
    .I1(n1226_4),
    .I2(ff_start) 
);
defparam n1226_s0.INIT=8'hAC;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(reg_nx[1]),
    .I1(n1227_4),
    .I2(ff_start) 
);
defparam n1227_s0.INIT=8'hAC;
  LUT4 n2815_s0 (
    .F(n2815_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2815_s0.INIT=16'h4000;
  LUT2 n1297_s0 (
    .F(n1297_3),
    .I0(n1297_4),
    .I1(n1297_5) 
);
defparam n1297_s0.INIT=4'hE;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1315_s0.INIT=8'hCA;
  LUT3 n1316_s0 (
    .F(n1316_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1316_s0.INIT=8'hCA;
  LUT3 n1317_s0 (
    .F(n1317_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1317_s0.INIT=8'hCA;
  LUT3 n1318_s0 (
    .F(n1318_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1318_s0.INIT=8'hCA;
  LUT3 n1319_s0 (
    .F(n1319_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1319_s0.INIT=8'hCA;
  LUT3 n1320_s0 (
    .F(n1320_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1320_s0.INIT=8'hCA;
  LUT3 n1321_s0 (
    .F(n1321_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1321_s0.INIT=8'hCA;
  LUT3 n1322_s0 (
    .F(n1322_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1322_s0.INIT=8'hCA;
  LUT4 n1921_s3 (
    .F(n1921_6),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1921_s3.INIT=16'hCACC;
  LUT4 n1922_s2 (
    .F(n1922_5),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1922_s2.INIT=16'hCACC;
  LUT4 n1923_s2 (
    .F(n1923_5),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1923_s2.INIT=16'hCACC;
  LUT4 n1924_s2 (
    .F(n1924_5),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1924_s2.INIT=16'hCACC;
  LUT4 n1925_s2 (
    .F(n1925_5),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1925_s2.INIT=16'hCACC;
  LUT4 n1926_s2 (
    .F(n1926_5),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1926_s2.INIT=16'hCACC;
  LUT4 n1927_s2 (
    .F(n1927_5),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1927_s2.INIT=16'hCACC;
  LUT4 n1928_s2 (
    .F(n1928_5),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1928_s2.INIT=16'hCACC;
  LUT4 n1935_s5 (
    .F(n1935_8),
    .I0(n1935_30),
    .I1(n1935_28),
    .I2(n1935_11),
    .I3(n1935_12) 
);
defparam n1935_s5.INIT=16'h40FF;
  LUT4 n1936_s6 (
    .F(n1936_9),
    .I0(ff_start),
    .I1(n1936_10),
    .I2(ff_state[5]),
    .I3(n1936_11) 
);
defparam n1936_s6.INIT=16'hBF00;
  LUT4 n1937_s5 (
    .F(n1937_8),
    .I0(n1937_9),
    .I1(n1937_10),
    .I2(n1937_11),
    .I3(n1937_12) 
);
defparam n1937_s5.INIT=16'h4F00;
  LUT4 n1938_s6 (
    .F(n1938_9),
    .I0(n1938_10),
    .I1(n1938_11),
    .I2(n1937_11),
    .I3(n1938_12) 
);
defparam n1938_s6.INIT=16'h1F00;
  LUT4 n1836_s90 (
    .F(n1836_94),
    .I0(n1836_95),
    .I1(n1836_96),
    .I2(n553_30),
    .I3(n1836_97) 
);
defparam n1836_s90.INIT=16'h503F;
  LUT4 n1837_s87 (
    .F(n1837_91),
    .I0(n1837_92),
    .I1(n1837_93),
    .I2(n1837_94),
    .I3(n1837_95) 
);
defparam n1837_s87.INIT=16'hF077;
  LUT4 n1838_s87 (
    .F(n1838_91),
    .I0(n1837_93),
    .I1(n1837_92),
    .I2(n1838_92),
    .I3(n1838_93) 
);
defparam n1838_s87.INIT=16'h220F;
  LUT4 n1839_s87 (
    .F(n1839_91),
    .I0(n1839_92),
    .I1(n1838_92),
    .I2(n1839_93),
    .I3(n1837_93) 
);
defparam n1839_s87.INIT=16'h3503;
  LUT4 n1840_s87 (
    .F(n1840_91),
    .I0(n1839_92),
    .I1(n1840_92),
    .I2(n1837_93),
    .I3(n1840_93) 
);
defparam n1840_s87.INIT=16'h503F;
  LUT4 n1841_s87 (
    .F(n1841_91),
    .I0(n1840_92),
    .I1(n1841_92),
    .I2(n1837_93),
    .I3(n1841_93) 
);
defparam n1841_s87.INIT=16'h503F;
  LUT4 n1842_s87 (
    .F(n1842_91),
    .I0(n1841_92),
    .I1(n1842_92),
    .I2(n1837_93),
    .I3(n1842_93) 
);
defparam n1842_s87.INIT=16'h503F;
  LUT4 n1843_s87 (
    .F(n1843_91),
    .I0(n1842_92),
    .I1(n1843_92),
    .I2(n1843_93),
    .I3(n1837_93) 
);
defparam n1843_s87.INIT=16'h5CCF;
  LUT3 n1844_s87 (
    .F(n1844_91),
    .I0(n1844_92),
    .I1(n1843_92),
    .I2(n1844_93) 
);
defparam n1844_s87.INIT=8'hC5;
  LUT4 n1845_s87 (
    .F(n1845_91),
    .I0(n1845_92),
    .I1(n1844_92),
    .I2(n1845_93),
    .I3(n1837_93) 
);
defparam n1845_s87.INIT=16'h3503;
  LUT4 n1846_s87 (
    .F(n1846_91),
    .I0(n1845_92),
    .I1(n1846_99),
    .I2(n1837_93),
    .I3(n1846_93) 
);
defparam n1846_s87.INIT=16'h503F;
  LUT4 n1847_s87 (
    .F(n1847_91),
    .I0(n1847_92),
    .I1(n1846_99),
    .I2(n1837_93),
    .I3(n1847_93) 
);
defparam n1847_s87.INIT=16'h503F;
  LUT3 n1848_s87 (
    .F(n1848_91),
    .I0(n1848_92),
    .I1(n1847_92),
    .I2(n1848_93) 
);
defparam n1848_s87.INIT=8'h3A;
  LUT4 n1849_s87 (
    .F(n1849_91),
    .I0(n553_30),
    .I1(n1849_92),
    .I2(n1849_93),
    .I3(n1849_94) 
);
defparam n1849_s87.INIT=16'hF530;
  LUT4 n1850_s87 (
    .F(n1850_91),
    .I0(n1850_98),
    .I1(n1849_94),
    .I2(n1850_93),
    .I3(n1837_93) 
);
defparam n1850_s87.INIT=16'h5CCF;
  LUT4 n1851_s87 (
    .F(n1851_91),
    .I0(n1850_98),
    .I1(n1851_97),
    .I2(n1837_93),
    .I3(n1851_93) 
);
defparam n1851_s87.INIT=16'hDC0F;
  LUT4 n1852_s87 (
    .F(n1852_91),
    .I0(n1852_92),
    .I1(n1852_97),
    .I2(n1837_93),
    .I3(n1852_94) 
);
defparam n1852_s87.INIT=16'h503F;
  LUT3 n1867_s91 (
    .F(n1867_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1867_99) 
);
defparam n1867_s91.INIT=8'hCA;
  LUT3 n1868_s89 (
    .F(n1868_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1867_99) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(n1297_5),
    .I1(ff_read_color_9),
    .I2(ff_transfer_ready_7),
    .I3(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=16'hFFFE;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1930_s3 (
    .F(n1930_8),
    .I0(ff_cache_vram_valid),
    .I1(n1930_11),
    .I2(ff_start) 
);
defparam n1930_s3.INIT=8'hF1;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1037_6),
    .I2(ff_maj),
    .I3(ff_sx_9_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT3 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=8'hB0;
  LUT4 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_12),
    .I1(ff_next_state_5_20),
    .I2(ff_next_state_5_22),
    .I3(ff_next_state_5_24) 
);
defparam ff_next_state_5_s7.INIT=16'h0100;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state_5_12),
    .I2(ff_state_5_13),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFF01;
  LUT3 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_12),
    .I2(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=8'hF4;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_next_state_5_22),
    .I1(ff_cache_vram_valid_13),
    .I2(ff_start),
    .I3(n5284_7) 
);
defparam ff_cache_vram_valid_s7.INIT=16'hF4FF;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_state[4]),
    .I1(ff_count_valid_13),
    .I2(ff_count_valid_14),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFFB0;
  LUT3 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_18),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_write_s11.INIT=8'hE0;
  LUT4 n1866_s91 (
    .F(n1866_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1866_s91.INIT=16'h00F8;
  LUT4 n1863_s101 (
    .F(n1863_117),
    .I0(n1863_118),
    .I1(n1863_121),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1863_s101.INIT=16'h050C;
  LUT4 n1861_s98 (
    .F(n1861_112),
    .I0(n1861_113),
    .I1(n1861_114),
    .I2(ff_state[0]),
    .I3(n1861_115) 
);
defparam n1861_s98.INIT=16'hEF00;
  LUT4 n1818_s125 (
    .F(n1818_151),
    .I0(n1818_152),
    .I1(n1818_153),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1818_s125.INIT=16'h0305;
  LUT4 n1479_s2 (
    .F(n1479_7),
    .I0(n1463_9),
    .I1(n1479_8),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1479_s2.INIT=16'h0A03;
  LUT4 n1478_s2 (
    .F(n1478_7),
    .I0(n1462_9),
    .I1(n1478_8),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1478_s2.INIT=16'h0A03;
  LUT4 n1477_s2 (
    .F(n1477_7),
    .I0(n553_30),
    .I1(n1481_12),
    .I2(n1485_12),
    .I3(n1477_8) 
);
defparam n1477_s2.INIT=16'hF044;
  LUT4 n1476_s2 (
    .F(n1476_7),
    .I0(n553_30),
    .I1(n1480_12),
    .I2(n1484_12),
    .I3(n1477_8) 
);
defparam n1476_s2.INIT=16'hF044;
  LUT4 n1383_s3 (
    .F(n1383_8),
    .I0(ff_command[2]),
    .I1(n1383_9),
    .I2(ff_transfer_ready_7),
    .I3(n1297_5) 
);
defparam n1383_s3.INIT=16'h00F4;
  LUT4 n1219_s2 (
    .F(n1219_7),
    .I0(n1189_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1219_s2.INIT=16'h0C0A;
  LUT4 n1218_s2 (
    .F(n1218_7),
    .I0(n1188_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1218_s2.INIT=16'h0C0A;
  LUT3 n316_s2 (
    .F(n316_7),
    .I0(ff_start),
    .I1(n316_8),
    .I2(w_next_sx[9]) 
);
defparam n316_s2.INIT=8'h10;
  LUT4 n1826_s87 (
    .F(n1826_93),
    .I0(n1826_108),
    .I1(n1826_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1826_s87.INIT=16'h030A;
  LUT4 n1825_s86 (
    .F(n1825_92),
    .I0(n1825_101),
    .I1(n1825_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1825_s86.INIT=16'h0305;
  LUT4 n1824_s84 (
    .F(n1824_90),
    .I0(n1824_91),
    .I1(n1824_92),
    .I2(n1824_93),
    .I3(n1824_94) 
);
defparam n1824_s84.INIT=16'h44F0;
  LUT4 n1823_s84 (
    .F(n1823_90),
    .I0(n1823_91),
    .I1(n1823_92),
    .I2(ff_state[5]),
    .I3(n1824_94) 
);
defparam n1823_s84.INIT=16'h050C;
  LUT4 n1822_s84 (
    .F(n1822_90),
    .I0(n1822_91),
    .I1(n1822_92),
    .I2(ff_state[5]),
    .I3(n1824_94) 
);
defparam n1822_s84.INIT=16'h050C;
  LUT4 n1821_s84 (
    .F(n1821_90),
    .I0(n1821_91),
    .I1(n1821_92),
    .I2(ff_state[5]),
    .I3(n1824_94) 
);
defparam n1821_s84.INIT=16'h050C;
  LUT4 n1820_s84 (
    .F(n1820_90),
    .I0(n1820_91),
    .I1(n1820_102),
    .I2(n1820_93),
    .I3(ff_state[5]) 
);
defparam n1820_s84.INIT=16'h000D;
  LUT4 n1819_s86 (
    .F(n1819_92),
    .I0(n1819_93),
    .I1(n1819_94),
    .I2(n1819_95),
    .I3(n1824_94) 
);
defparam n1819_s86.INIT=16'h44F0;
  LUT4 n1934_s7 (
    .F(n1934_12),
    .I0(ff_state[4]),
    .I1(n1934_13),
    .I2(n1934_14),
    .I3(ff_start) 
);
defparam n1934_s7.INIT=16'h004F;
  LUT4 n1933_s8 (
    .F(n1933_13),
    .I0(n1937_11),
    .I1(n1933_14),
    .I2(n1933_15),
    .I3(n1933_16) 
);
defparam n1933_s8.INIT=16'h8F88;
  LUT4 n1932_s8 (
    .F(n1932_13),
    .I0(ff_next_state_0_16),
    .I1(n1932_18),
    .I2(ff_cache_vram_valid),
    .I3(n1937_11) 
);
defparam n1932_s8.INIT=16'h0D00;
  LUT4 n1931_s7 (
    .F(n1931_12),
    .I0(n1931_13),
    .I1(n1931_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1931_s7.INIT=16'h00EF;
  LUT4 n1930_s4 (
    .F(n1930_10),
    .I0(ff_eq),
    .I1(n1930_12),
    .I2(ff_state[4]),
    .I3(n1937_11) 
);
defparam n1930_s4.INIT=16'hF800;
  LUT4 n1929_s8 (
    .F(n1929_13),
    .I0(n1929_18),
    .I1(ff_state[5]),
    .I2(ff_start),
    .I3(n1929_15) 
);
defparam n1929_s8.INIT=16'h000D;
  LUT4 n1864_s98 (
    .F(n1864_114),
    .I0(n1864_115),
    .I1(n1864_116),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1864_s98.INIT=16'hFAFC;
  LUT4 n1862_s92 (
    .F(n1862_106),
    .I0(n1862_107),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1862_108) 
);
defparam n1862_s92.INIT=16'hF2FF;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_xsel_1_18),
    .I1(ff_xsel_1_14),
    .I2(ff_state[4]),
    .I3(ff_next_state_5_24) 
);
defparam ff_xsel_1_s8.INIT=16'hA300;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state[2]),
    .I1(ff_state_0_13),
    .I2(n1935_28),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'hBF00;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_7),
    .I1(n1061_20),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT2 n1865_s106 (
    .F(n1865_126),
    .I0(ff_state[4]),
    .I1(n1865_127) 
);
defparam n1865_s106.INIT=4'h4;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(n553_30) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT3 n317_s1 (
    .F(n317_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n317_9) 
);
defparam n317_s1.INIT=8'hAC;
  LUT4 n317_s2 (
    .F(n317_5),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n317_s2.INIT=16'h9000;
  LUT2 n317_s3 (
    .F(n317_6),
    .I0(ff_start),
    .I1(n316_8) 
);
defparam n317_s3.INIT=4'h1;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n317_9) 
);
defparam n318_s1.INIT=8'hAC;
  LUT3 n319_s1 (
    .F(n319_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n317_9) 
);
defparam n319_s1.INIT=8'hAC;
  LUT3 n320_s1 (
    .F(n320_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n317_9) 
);
defparam n320_s1.INIT=8'hAC;
  LUT3 n321_s1 (
    .F(n321_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n317_9) 
);
defparam n321_s1.INIT=8'hAC;
  LUT3 n322_s1 (
    .F(n322_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n317_9) 
);
defparam n322_s1.INIT=8'hAC;
  LUT3 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n317_9) 
);
defparam n323_s1.INIT=8'hAC;
  LUT3 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n317_9) 
);
defparam n324_s1.INIT=8'hAC;
  LUT3 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n317_9) 
);
defparam n325_s1.INIT=8'hAC;
  LUT3 n359_s1 (
    .F(n359_4),
    .I0(w_register_write),
    .I1(n359_5),
    .I2(ff_sx_9_9) 
);
defparam n359_s1.INIT=8'h10;
  LUT4 n604_s4 (
    .F(n604_7),
    .I0(n359_5),
    .I1(n604_8),
    .I2(ff_start),
    .I3(n1041_6) 
);
defparam n604_s4.INIT=16'h030A;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n639_s1.INIT=16'h8000;
  LUT3 n639_s2 (
    .F(n639_5),
    .I0(w_register_write),
    .I1(n639_6),
    .I2(ff_sx_9_9) 
);
defparam n639_s2.INIT=8'h40;
  LUT4 n2707_s1 (
    .F(n2707_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2707_s1.INIT=16'h4000;
  LUT4 n1036_s1 (
    .F(n1036_4),
    .I0(ff_nx[7]),
    .I1(n1037_5),
    .I2(ff_nx[8]),
    .I3(n1041_6) 
);
defparam n1036_s1.INIT=16'hB400;
  LUT4 n1036_s2 (
    .F(n1036_5),
    .I0(n1000_2),
    .I1(n1036_7),
    .I2(n1041_6),
    .I3(n359_5) 
);
defparam n1036_s2.INIT=16'h0A03;
  LUT4 n1037_s1 (
    .F(n1037_4),
    .I0(n1001_2),
    .I1(n1037_7),
    .I2(ff_start),
    .I3(n359_5) 
);
defparam n1037_s1.INIT=16'h3A33;
  LUT4 n1037_s2 (
    .F(n1037_5),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]),
    .I3(n1037_8) 
);
defparam n1037_s2.INIT=16'h0100;
  LUT2 n1037_s3 (
    .F(n1037_6),
    .I0(ff_start),
    .I1(n1041_6) 
);
defparam n1037_s3.INIT=4'h4;
  LUT4 n1038_s1 (
    .F(n1038_4),
    .I0(n1002_2),
    .I1(n359_5),
    .I2(n1038_7),
    .I3(n1041_6) 
);
defparam n1038_s1.INIT=16'hF0BB;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n1038_8),
    .I3(reg_nx[6]) 
);
defparam n1038_s2.INIT=16'h10EF;
  LUT4 n1038_s3 (
    .F(n1038_6),
    .I0(n359_5),
    .I1(n1041_6),
    .I2(ff_start),
    .I3(n317_9) 
);
defparam n1038_s3.INIT=16'h00F1;
  LUT4 n1039_s1 (
    .F(n1039_4),
    .I0(n1003_2),
    .I1(n359_5),
    .I2(n1039_6),
    .I3(n1041_6) 
);
defparam n1039_s1.INIT=16'h0FBB;
  LUT4 n1040_s1 (
    .F(n1040_4),
    .I0(n1004_2),
    .I1(n359_5),
    .I2(n1040_6),
    .I3(n1041_6) 
);
defparam n1040_s1.INIT=16'hF0BB;
  LUT4 n1041_s1 (
    .F(n1041_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1041_s1.INIT=16'h01FE;
  LUT4 n1041_s2 (
    .F(n1041_5),
    .I0(n1005_2),
    .I1(n1041_7),
    .I2(ff_start),
    .I3(n359_5) 
);
defparam n1041_s2.INIT=16'hC5CC;
  LUT4 n1041_s3 (
    .F(n1041_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1041_s3.INIT=16'h4000;
  LUT4 n1042_s1 (
    .F(n1042_4),
    .I0(n1006_2),
    .I1(n359_5),
    .I2(n1042_6),
    .I3(n1041_6) 
);
defparam n1042_s1.INIT=16'hF0BB;
  LUT4 n1042_s2 (
    .F(n1042_5),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n1041_6),
    .I3(reg_nx[2]) 
);
defparam n1042_s2.INIT=16'hFE01;
  LUT4 n1043_s1 (
    .F(n1043_4),
    .I0(n1043_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1041_6) 
);
defparam n1043_s1.INIT=16'hC3AA;
  LUT3 n1044_s2 (
    .F(n1044_5),
    .I0(n1044_7),
    .I1(ff_nx[0]),
    .I2(n1041_6) 
);
defparam n1044_s2.INIT=8'h35;
  LUT4 n1077_s2 (
    .F(n1077_5),
    .I0(ff_start),
    .I1(n1077_6),
    .I2(w_register_write),
    .I3(n1041_6) 
);
defparam n1077_s2.INIT=16'h000E;
  LUT3 n1162_s1 (
    .F(n1162_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1164_4) 
);
defparam n1162_s1.INIT=8'h10;
  LUT2 n1163_s1 (
    .F(n1163_4),
    .I0(ff_ny[7]),
    .I1(n1164_4) 
);
defparam n1163_s1.INIT=4'h4;
  LUT4 n1164_s1 (
    .F(n1164_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1167_4) 
);
defparam n1164_s1.INIT=16'h0100;
  LUT3 n1165_s1 (
    .F(n1165_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1167_4) 
);
defparam n1165_s1.INIT=8'h10;
  LUT2 n1166_s1 (
    .F(n1166_4),
    .I0(ff_ny[4]),
    .I1(n1167_4) 
);
defparam n1166_s1.INIT=4'h4;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1167_s1.INIT=16'h0001;
  LUT3 n1168_s1 (
    .F(n1168_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n1168_s1.INIT=8'h01;
  LUT2 n1169_s1 (
    .F(n1169_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1169_s1.INIT=4'h1;
  LUT3 n1220_s1 (
    .F(n1220_4),
    .I0(n1190_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1220_s1.INIT=8'hCA;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(n1191_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1221_s1.INIT=8'hCA;
  LUT3 n1222_s1 (
    .F(n1222_4),
    .I0(n1192_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1222_s1.INIT=8'hCA;
  LUT3 n1223_s1 (
    .F(n1223_4),
    .I0(n1193_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1223_s1.INIT=8'hCA;
  LUT3 n1224_s1 (
    .F(n1224_4),
    .I0(n1194_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1224_s1.INIT=8'hCA;
  LUT3 n1225_s1 (
    .F(n1225_4),
    .I0(n1195_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1225_s1.INIT=8'hCA;
  LUT3 n1226_s1 (
    .F(n1226_4),
    .I0(n1196_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1226_s1.INIT=8'hCA;
  LUT3 n1227_s1 (
    .F(n1227_4),
    .I0(n1197_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1227_s1.INIT=8'hCA;
  LUT4 n1297_s1 (
    .F(n1297_4),
    .I0(w_register_write),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(n1297_10) 
);
defparam n1297_s1.INIT=16'h1000;
  LUT4 n1297_s2 (
    .F(n1297_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1297_s2.INIT=16'h1000;
  LUT4 n1935_s8 (
    .F(n1935_11),
    .I0(ff_state[0]),
    .I1(n1935_16),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1935_s8.INIT=16'hFE8F;
  LUT4 n1935_s9 (
    .F(n1935_12),
    .I0(n1935_17),
    .I1(n1937_11),
    .I2(n1935_18),
    .I3(n1935_19) 
);
defparam n1935_s9.INIT=16'h0007;
  LUT4 n1936_s7 (
    .F(n1936_10),
    .I0(n1936_12),
    .I1(n1936_13),
    .I2(n1936_14),
    .I3(ff_state[3]) 
);
defparam n1936_s7.INIT=16'hBB0F;
  LUT4 n1936_s8 (
    .F(n1936_11),
    .I0(n1936_15),
    .I1(n1936_16),
    .I2(n1937_11),
    .I3(n1936_17) 
);
defparam n1936_s8.INIT=16'h004F;
  LUT4 n1937_s6 (
    .F(n1937_9),
    .I0(n1937_13),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1937_s6.INIT=16'h09B0;
  LUT4 n1937_s7 (
    .F(n1937_10),
    .I0(n1937_14),
    .I1(n1937_15),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1937_s7.INIT=16'h3FFA;
  LUT2 n1937_s8 (
    .F(n1937_11),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1937_s8.INIT=4'h1;
  LUT4 n1937_s9 (
    .F(n1937_12),
    .I0(ff_state[5]),
    .I1(n1937_16),
    .I2(n1937_25),
    .I3(ff_start) 
);
defparam n1937_s9.INIT=16'hF077;
  LUT4 n1938_s7 (
    .F(n1938_10),
    .I0(n1935_16),
    .I1(n1938_23),
    .I2(n1938_14),
    .I3(n1938_15) 
);
defparam n1938_s7.INIT=16'h3B30;
  LUT4 n1938_s8 (
    .F(n1938_11),
    .I0(n1938_16),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1938_17) 
);
defparam n1938_s8.INIT=16'h4000;
  LUT4 n1938_s9 (
    .F(n1938_12),
    .I0(n1938_18),
    .I1(ff_command[0]),
    .I2(n1938_19),
    .I3(ff_start) 
);
defparam n1938_s9.INIT=16'hEE0F;
  LUT4 n1836_s91 (
    .F(n1836_95),
    .I0(ff_dx[0]),
    .I1(n1836_98),
    .I2(n2017_6),
    .I3(n1836_99) 
);
defparam n1836_s91.INIT=16'hCC35;
  LUT3 n1836_s92 (
    .F(n1836_96),
    .I0(w_status_border_position[1]),
    .I1(reg_screen_mode[3]),
    .I2(n1836_100) 
);
defparam n1836_s92.INIT=8'hD0;
  LUT4 n1836_s93 (
    .F(n1836_97),
    .I0(n1836_101),
    .I1(n553_30),
    .I2(n1837_94),
    .I3(n1837_93) 
);
defparam n1836_s93.INIT=16'h030E;
  LUT3 n1837_s88 (
    .F(n1837_92),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n835_23) 
);
defparam n1837_s88.INIT=8'h35;
  LUT2 n1837_s89 (
    .F(n1837_93),
    .I0(n1837_96),
    .I1(ff_state[4]) 
);
defparam n1837_s89.INIT=4'h1;
  LUT4 n1837_s90 (
    .F(n1837_94),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n835_23),
    .I3(n1837_93) 
);
defparam n1837_s90.INIT=16'hAC00;
  LUT4 n1837_s91 (
    .F(n1837_95),
    .I0(n1836_101),
    .I1(n1837_97),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1837_s91.INIT=16'hFA0C;
  LUT4 n1838_s88 (
    .F(n1838_92),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n835_23),
    .I3(n1837_93) 
);
defparam n1838_s88.INIT=16'h3500;
  LUT4 n1838_s89 (
    .F(n1838_93),
    .I0(n1837_97),
    .I1(n1838_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1838_s89.INIT=16'hFA0C;
  LUT3 n1839_s88 (
    .F(n1839_92),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n835_23) 
);
defparam n1839_s88.INIT=8'h35;
  LUT4 n1839_s89 (
    .F(n1839_93),
    .I0(n1838_94),
    .I1(n1839_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1839_s89.INIT=16'hFA0C;
  LUT3 n1840_s88 (
    .F(n1840_92),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n835_23) 
);
defparam n1840_s88.INIT=8'h35;
  LUT4 n1840_s89 (
    .F(n1840_93),
    .I0(ff_dy[5]),
    .I1(n1840_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1840_s89.INIT=16'hF50C;
  LUT3 n1841_s88 (
    .F(n1841_92),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n835_23) 
);
defparam n1841_s88.INIT=8'h35;
  LUT4 n1841_s89 (
    .F(n1841_93),
    .I0(ff_dy[4]),
    .I1(n1841_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1841_s89.INIT=16'hF50C;
  LUT3 n1842_s88 (
    .F(n1842_92),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(n835_23) 
);
defparam n1842_s88.INIT=8'h35;
  LUT4 n1842_s89 (
    .F(n1842_93),
    .I0(ff_dy[3]),
    .I1(n1842_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1842_s89.INIT=16'hF50C;
  LUT4 n1843_s88 (
    .F(n1843_92),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(n835_23),
    .I3(n1837_93) 
);
defparam n1843_s88.INIT=16'hCA00;
  LUT4 n1843_s89 (
    .F(n1843_93),
    .I0(ff_dy[2]),
    .I1(n1843_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1843_s89.INIT=16'hF50C;
  LUT4 n1844_s88 (
    .F(n1844_92),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n835_23),
    .I3(n1837_93) 
);
defparam n1844_s88.INIT=16'h3500;
  LUT4 n1844_s89 (
    .F(n1844_93),
    .I0(n1843_94),
    .I1(n1844_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1844_s89.INIT=16'hFA0C;
  LUT3 n1845_s88 (
    .F(n1845_92),
    .I0(ff_sy[0]),
    .I1(n1845_100),
    .I2(n835_23) 
);
defparam n1845_s88.INIT=8'h53;
  LUT4 n1845_s89 (
    .F(n1845_93),
    .I0(n1844_94),
    .I1(n1845_95),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1845_s89.INIT=16'hFA0C;
  LUT4 n1846_s89 (
    .F(n1846_93),
    .I0(n1845_95),
    .I1(n1846_96),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1846_s89.INIT=16'hFA03;
  LUT4 n1847_s88 (
    .F(n1847_92),
    .I0(w_status_border_position[5]),
    .I1(n1847_94),
    .I2(n1846_95),
    .I3(n1837_93) 
);
defparam n1847_s88.INIT=16'h5C00;
  LUT4 n1847_s89 (
    .F(n1847_93),
    .I0(n1847_95),
    .I1(n1847_96),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1847_s89.INIT=16'h0CFA;
  LUT4 n1848_s88 (
    .F(n1848_92),
    .I0(w_status_border_position[4]),
    .I1(n1848_94),
    .I2(n1846_95),
    .I3(n1837_93) 
);
defparam n1848_s88.INIT=16'hA300;
  LUT4 n1848_s89 (
    .F(n1848_93),
    .I0(n1848_95),
    .I1(n1848_96),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1848_s89.INIT=16'hF50C;
  LUT4 n1849_s88 (
    .F(n1849_92),
    .I0(n1849_95),
    .I1(n1837_93),
    .I2(n553_30),
    .I3(n1849_96) 
);
defparam n1849_s88.INIT=16'h1000;
  LUT4 n1849_s89 (
    .F(n1849_93),
    .I0(n1848_92),
    .I1(n1849_97),
    .I2(n553_30),
    .I3(n1837_93) 
);
defparam n1849_s89.INIT=16'hA0F3;
  LUT4 n1849_s90 (
    .F(n1849_94),
    .I0(w_status_border_position[3]),
    .I1(n1849_98),
    .I2(n1846_95),
    .I3(n1837_93) 
);
defparam n1849_s90.INIT=16'hA300;
  LUT4 n1850_s89 (
    .F(n1850_93),
    .I0(n1850_95),
    .I1(n1849_97),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1850_s89.INIT=16'h0CFA;
  LUT4 n1851_s89 (
    .F(n1851_93),
    .I0(n1850_95),
    .I1(n1852_97),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1851_s89.INIT=16'hFA3F;
  LUT3 n1852_s88 (
    .F(n1852_92),
    .I0(n1836_100),
    .I1(w_status_border_position[1]),
    .I2(n1836_99) 
);
defparam n1852_s88.INIT=8'h3A;
  LUT4 n1852_s90 (
    .F(n1852_94),
    .I0(n1836_95),
    .I1(n1851_94),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1852_s90.INIT=16'h0CFA;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=8'h40;
  LUT3 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_sprite_collision_9),
    .I2(n1061_20) 
);
defparam ff_read_color_s4.INIT=8'h80;
  LUT4 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_read_color_11),
    .I3(ff_read_color_12) 
);
defparam ff_read_color_s5.INIT=16'h1000;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_transfer_ready_9),
    .I1(ff_transfer_ready_15),
    .I2(ff_command[2]),
    .I3(ff_transfer_ready_11) 
);
defparam ff_transfer_ready_s4.INIT=16'hCA00;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_transfer_ready_12),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(ff_transfer_ready_13) 
);
defparam ff_transfer_ready_s5.INIT=16'h1000;
  LUT4 n1930_s5 (
    .F(n1930_11),
    .I0(ff_transfer_ready_9),
    .I1(w_cache_flush_end),
    .I2(n1930_13),
    .I3(ff_state[5]) 
);
defparam n1930_s5.INIT=16'h77F0;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]),
    .I3(n1864_115) 
);
defparam ff_source_7_s3.INIT=16'h0100;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(w_next_nyb[2]),
    .I1(ff_dx_8_10),
    .I2(ff_dx_8_11),
    .I3(n1278_9) 
);
defparam ff_dx_8_s4.INIT=16'hBF00;
  LUT3 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_next_state_5_20),
    .I1(ff_cache_vram_wdata_7_14),
    .I2(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=8'hC5;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_transfer_ready_9),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h000B;
  LUT2 ff_next_state_5_s8 (
    .F(ff_next_state_5_12),
    .I0(ff_xsel_1_18),
    .I1(ff_state[4]) 
);
defparam ff_next_state_5_s8.INIT=4'h4;
  LUT2 ff_next_state_0_s9 (
    .F(ff_next_state_0_13),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam ff_next_state_0_s9.INIT=4'h1;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_read_color),
    .I1(ff_read_color_10),
    .I2(ff_state_5_14),
    .I3(n1935_16) 
);
defparam ff_state_5_s7.INIT=16'h00F4;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(w_cache_flush_end),
    .I1(ff_transfer_ready_9),
    .I2(ff_state_5_15),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s8.INIT=16'hF400;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_13),
    .I1(ff_cache_flush_start_14),
    .I2(ff_cache_flush_start_15),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hF0EE;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_transfer_ready_9),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid_14) 
);
defparam ff_cache_vram_valid_s8.INIT=16'h2023;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_count_valid_15),
    .I1(ff_state[3]),
    .I2(ff_count_valid_16),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'h00F1;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_count_valid_17),
    .I1(ff_cache_vram_valid),
    .I2(n1938_16),
    .I3(ff_xsel_1_18) 
);
defparam ff_count_valid_s9.INIT=16'h0001;
  LUT3 n1863_s102 (
    .F(n1863_118),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1863_s102.INIT=8'h41;
  LUT2 n1861_s99 (
    .F(n1861_113),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1861_s99.INIT=4'h8;
  LUT4 n1861_s100 (
    .F(n1861_114),
    .I0(ff_state[3]),
    .I1(n2017_6),
    .I2(ff_next_state[5]),
    .I3(ff_dx[8]) 
);
defparam n1861_s100.INIT=16'h1000;
  LUT4 n1861_s101 (
    .F(n1861_115),
    .I0(ff_next_state_5_16),
    .I1(ff_state_0_13),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1861_s101.INIT=16'h001F;
  LUT4 n1818_s126 (
    .F(n1818_152),
    .I0(ff_state[3]),
    .I1(ff_cache_vram_write),
    .I2(ff_next_state_0_16),
    .I3(ff_next_state_5_20) 
);
defparam n1818_s126.INIT=16'h00BF;
  LUT3 n1818_s127 (
    .F(n1818_153),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]) 
);
defparam n1818_s127.INIT=8'h10;
  LUT4 n1479_s3 (
    .F(n1479_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_4) 
);
defparam n1479_s3.INIT=16'h3335;
  LUT2 n1479_s4 (
    .F(n1479_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30) 
);
defparam n1479_s4.INIT=4'h4;
  LUT4 n1478_s3 (
    .F(n1478_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_4) 
);
defparam n1478_s3.INIT=16'h3335;
  LUT3 n1477_s3 (
    .F(n1477_8),
    .I0(ff_xsel[0]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1477_s3.INIT=8'hCA;
  LUT4 n1383_s4 (
    .F(n1383_9),
    .I0(ff_start),
    .I1(ff_command[3]),
    .I2(ff_count_valid),
    .I3(ff_transfer_ready_13) 
);
defparam n1383_s4.INIT=16'h4000;
  LUT4 n316_s3 (
    .F(n316_8),
    .I0(ff_command[3]),
    .I1(ff_transfer_ready_13),
    .I2(ff_command[2]),
    .I3(n359_5) 
);
defparam n316_s3.INIT=16'h00BF;
  LUT3 n1826_s89 (
    .F(n1826_95),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_98) 
);
defparam n1826_s89.INIT=8'h53;
  LUT3 n1825_s88 (
    .F(n1825_94),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_98) 
);
defparam n1825_s88.INIT=8'h53;
  LUT4 n1824_s85 (
    .F(n1824_91),
    .I0(n1824_95),
    .I1(ff_read_byte[2]),
    .I2(w_next_0_4),
    .I3(n1824_96) 
);
defparam n1824_s85.INIT=16'h0305;
  LUT4 n1824_s86 (
    .F(n1824_92),
    .I0(n1824_97),
    .I1(n553_30),
    .I2(reg_screen_mode[3]),
    .I3(ff_state[5]) 
);
defparam n1824_s86.INIT=16'h00BF;
  LUT4 n1824_s87 (
    .F(n1824_93),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1824_s87.INIT=16'h0C0A;
  LUT4 n1824_s88 (
    .F(n1824_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1824_s88.INIT=16'hC788;
  LUT4 n1823_s85 (
    .F(n1823_91),
    .I0(ff_read_byte[3]),
    .I1(n1823_93),
    .I2(n1824_96),
    .I3(w_next_0_4) 
);
defparam n1823_s85.INIT=16'h335C;
  LUT3 n1823_s86 (
    .F(n1823_92),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1823_s86.INIT=8'hCA;
  LUT4 n1822_s85 (
    .F(n1822_91),
    .I0(n1822_93),
    .I1(n1822_94),
    .I2(n1822_95),
    .I3(w_next_0_4) 
);
defparam n1822_s85.INIT=16'hEEF0;
  LUT3 n1822_s86 (
    .F(n1822_92),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1822_s86.INIT=8'hCA;
  LUT4 n1821_s85 (
    .F(n1821_91),
    .I0(n1821_93),
    .I1(n1821_94),
    .I2(n1821_95),
    .I3(w_next_0_4) 
);
defparam n1821_s85.INIT=16'hEE0F;
  LUT3 n1821_s86 (
    .F(n1821_92),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1821_s86.INIT=8'hCA;
  LUT4 n1820_s85 (
    .F(n1820_91),
    .I0(n1820_94),
    .I1(n1820_95),
    .I2(n1820_100),
    .I3(n1824_94) 
);
defparam n1820_s85.INIT=16'h0B00;
  LUT4 n1820_s87 (
    .F(n1820_93),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1824_94),
    .I3(ff_state[4]) 
);
defparam n1820_s87.INIT=16'h0305;
  LUT4 n1819_s87 (
    .F(n1819_93),
    .I0(n1819_96),
    .I1(n1819_97),
    .I2(n1819_105),
    .I3(w_next_0_4) 
);
defparam n1819_s87.INIT=16'hEEF0;
  LUT4 n1819_s88 (
    .F(n1819_94),
    .I0(n1819_103),
    .I1(n1825_96),
    .I2(n1819_100),
    .I3(ff_state[5]) 
);
defparam n1819_s88.INIT=16'h000D;
  LUT4 n1819_s89 (
    .F(n1819_95),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1819_s89.INIT=16'h0C0A;
  LUT4 n1934_s8 (
    .F(n1934_13),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1935_14),
    .I3(ff_state[5]) 
);
defparam n1934_s8.INIT=16'h00EF;
  LUT4 n1934_s9 (
    .F(n1934_14),
    .I0(n1934_15),
    .I1(n1934_16),
    .I2(n1934_17),
    .I3(n1934_22) 
);
defparam n1934_s9.INIT=16'h7077;
  LUT4 n1933_s9 (
    .F(n1933_14),
    .I0(n1933_17),
    .I1(n1933_18),
    .I2(n1933_19),
    .I3(ff_state[4]) 
);
defparam n1933_s9.INIT=16'hBBF0;
  LUT4 n1933_s10 (
    .F(n1933_15),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(n1936_13),
    .I3(n1933_20) 
);
defparam n1933_s10.INIT=16'h001F;
  LUT4 n1933_s11 (
    .F(n1933_16),
    .I0(ff_start),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1933_s11.INIT=16'h4100;
  LUT2 n1931_s8 (
    .F(n1931_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1931_s8.INIT=4'h4;
  LUT4 n1931_s9 (
    .F(n1931_14),
    .I0(ff_state[1]),
    .I1(n1931_15),
    .I2(ff_next_state[0]),
    .I3(ff_next_state[1]) 
);
defparam n1931_s9.INIT=16'h4000;
  LUT4 n1930_s6 (
    .F(n1930_12),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(n1930_14),
    .I3(n1930_15) 
);
defparam n1930_s6.INIT=16'h9000;
  LUT4 n1929_s10 (
    .F(n1929_15),
    .I0(ff_state[0]),
    .I1(n1929_16),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1929_s10.INIT=16'hFCA0;
  LUT2 w_next_1_s3 (
    .F(w_next_1_8),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6) 
);
defparam w_next_1_s3.INIT=4'h4;
  LUT2 n1864_s99 (
    .F(n1864_115),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1864_s99.INIT=4'h4;
  LUT4 n1864_s100 (
    .F(n1864_116),
    .I0(ff_next_state[2]),
    .I1(ff_next_state_0_14),
    .I2(ff_read_color_12),
    .I3(ff_state[2]) 
);
defparam n1864_s100.INIT=16'hB0BB;
  LUT3 n1862_s93 (
    .F(n1862_107),
    .I0(n2017_6),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]) 
);
defparam n1862_s93.INIT=8'h40;
  LUT4 n1862_s94 (
    .F(n1862_108),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1862_s94.INIT=16'hD83C;
  LUT4 ff_xsel_1_s10 (
    .F(ff_xsel_1_14),
    .I0(ff_next_state_5_17),
    .I1(ff_next_state_0_16),
    .I2(ff_state[3]),
    .I3(n1935_14) 
);
defparam ff_xsel_1_s10.INIT=16'h0FFE;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[3]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s8.INIT=4'h4;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s4.INIT=16'h1000;
  LUT4 n1865_s107 (
    .F(n1865_127),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1865_s107.INIT=16'h31F3;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8) 
);
defparam n359_s2.INIT=8'h01;
  LUT2 n604_s5 (
    .F(n604_8),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n604_s5.INIT=4'h8;
  LUT4 n639_s3 (
    .F(n639_6),
    .I0(ff_maj),
    .I1(ff_dx_8_9),
    .I2(n359_5),
    .I3(n1041_6) 
);
defparam n639_s3.INIT=16'hBB0F;
  LUT4 n1036_s4 (
    .F(n1036_7),
    .I0(reg_nx[7]),
    .I1(n1036_8),
    .I2(n317_9),
    .I3(reg_nx[8]) 
);
defparam n1036_s4.INIT=16'h040B;
  LUT3 n1037_s4 (
    .F(n1037_7),
    .I0(n317_9),
    .I1(reg_nx[7]),
    .I2(n1036_8) 
);
defparam n1037_s4.INIT=8'h41;
  LUT4 n1037_s5 (
    .F(n1037_8),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1037_s5.INIT=16'h0001;
  LUT4 n1038_s4 (
    .F(n1038_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n1037_8),
    .I3(ff_nx[6]) 
);
defparam n1038_s4.INIT=16'hEF10;
  LUT2 n1038_s5 (
    .F(n1038_8),
    .I0(reg_nx[3]),
    .I1(n1038_9) 
);
defparam n1038_s5.INIT=4'h4;
  LUT3 n1039_s3 (
    .F(n1039_6),
    .I0(ff_nx[4]),
    .I1(n1037_8),
    .I2(ff_nx[5]) 
);
defparam n1039_s3.INIT=8'h4B;
  LUT2 n1040_s3 (
    .F(n1040_6),
    .I0(ff_nx[4]),
    .I1(n1037_8) 
);
defparam n1040_s3.INIT=4'h6;
  LUT3 n1041_s4 (
    .F(n1041_7),
    .I0(n317_9),
    .I1(reg_nx[3]),
    .I2(n1038_9) 
);
defparam n1041_s4.INIT=8'h41;
  LUT3 n1042_s3 (
    .F(n1042_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n1042_s3.INIT=8'hE1;
  LUT4 n1043_s3 (
    .F(n1043_6),
    .I0(n317_9),
    .I1(n1043_8),
    .I2(n1007_2),
    .I3(n359_5) 
);
defparam n1043_s3.INIT=16'hF0EE;
  LUT3 n1043_s4 (
    .F(n1043_7),
    .I0(n1043_8),
    .I1(reg_nx[1]),
    .I2(n1041_6) 
);
defparam n1043_s4.INIT=8'hCA;
  LUT3 n1044_s3 (
    .F(n1044_6),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1041_6) 
);
defparam n1044_s3.INIT=8'h3D;
  LUT4 n1044_s4 (
    .F(n1044_7),
    .I0(w_next[0]),
    .I1(n1044_8),
    .I2(n1008_2),
    .I3(n359_5) 
);
defparam n1044_s4.INIT=16'h0F77;
  LUT3 n1077_s3 (
    .F(n1077_6),
    .I0(n359_5),
    .I1(n1077_7),
    .I2(ff_sx_9_9) 
);
defparam n1077_s3.INIT=8'h10;
  LUT3 n1935_s10 (
    .F(n1935_13),
    .I0(n359_8),
    .I1(n1935_20),
    .I2(n1935_21) 
);
defparam n1935_s10.INIT=8'h10;
  LUT2 n1935_s11 (
    .F(n1935_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1935_s11.INIT=4'h1;
  LUT2 n1935_s12 (
    .F(n1935_15),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1935_s12.INIT=4'h4;
  LUT4 n1935_s13 (
    .F(n1935_16),
    .I0(n359_7),
    .I1(n359_8),
    .I2(n359_6),
    .I3(n1077_7) 
);
defparam n1935_s13.INIT=16'hFE00;
  LUT4 n1935_s14 (
    .F(n1935_17),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(n1935_22),
    .I3(ff_state[1]) 
);
defparam n1935_s14.INIT=16'h39B2;
  LUT4 n1935_s15 (
    .F(n1935_18),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1935_s15.INIT=16'hE000;
  LUT4 n1935_s16 (
    .F(n1935_19),
    .I0(n1935_23),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(n1933_16) 
);
defparam n1935_s16.INIT=16'h4100;
  LUT2 n1936_s9 (
    .F(n1936_12),
    .I0(ff_state[1]),
    .I1(ff_next_state[2]) 
);
defparam n1936_s9.INIT=4'h1;
  LUT4 n1936_s10 (
    .F(n1936_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1936_s10.INIT=16'h6000;
  LUT4 n1936_s11 (
    .F(n1936_14),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1935_14),
    .I3(n1935_16) 
);
defparam n1936_s11.INIT=16'h4000;
  LUT4 n1936_s12 (
    .F(n1936_15),
    .I0(n1935_16),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n1936_18) 
);
defparam n1936_s12.INIT=16'h0140;
  LUT4 n1936_s13 (
    .F(n1936_16),
    .I0(ff_state[1]),
    .I1(n1936_19),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n1936_s13.INIT=16'h3DFE;
  LUT4 n1936_s14 (
    .F(n1936_17),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1936_s14.INIT=16'h3D00;
  LUT4 n1937_s10 (
    .F(n1937_13),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1937_18) 
);
defparam n1937_s10.INIT=16'hC0CD;
  LUT4 n1937_s11 (
    .F(n1937_14),
    .I0(ff_count_valid_15),
    .I1(ff_next_state_0_14),
    .I2(ff_state[2]),
    .I3(n1937_19) 
);
defparam n1937_s11.INIT=16'hEF00;
  LUT4 n1937_s12 (
    .F(n1937_15),
    .I0(n1935_16),
    .I1(n1937_20),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1937_s12.INIT=16'h53C4;
  LUT4 n1937_s13 (
    .F(n1937_16),
    .I0(n1935_16),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1937_21) 
);
defparam n1937_s13.INIT=16'hFD3F;
  LUT4 n1938_s11 (
    .F(n1938_14),
    .I0(ff_state[4]),
    .I1(n1864_115),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1938_s11.INIT=16'h1001;
  LUT4 n1938_s12 (
    .F(n1938_15),
    .I0(n1937_18),
    .I1(ff_next_state_5_16),
    .I2(ff_state[2]),
    .I3(n1935_17) 
);
defparam n1938_s12.INIT=16'h0035;
  LUT4 n1938_s13 (
    .F(n1938_16),
    .I0(ff_eq),
    .I1(n1644_3),
    .I2(ff_state[1]),
    .I3(n1864_115) 
);
defparam n1938_s13.INIT=16'h9000;
  LUT4 n1938_s14 (
    .F(n1938_17),
    .I0(n1935_16),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1938_s14.INIT=16'hA3FE;
  LUT2 n1938_s15 (
    .F(n1938_18),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n1938_s15.INIT=4'h1;
  LUT4 n1938_s16 (
    .F(n1938_19),
    .I0(n1297_10),
    .I1(ff_state[0]),
    .I2(n1938_21),
    .I3(ff_state[5]) 
);
defparam n1938_s16.INIT=16'h1C00;
  LUT4 n1836_s94 (
    .F(n1836_98),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[2]),
    .I2(n1836_99),
    .I3(ff_dx[1]) 
);
defparam n1836_s94.INIT=16'h0EF4;
  LUT4 n1836_s95 (
    .F(n1836_99),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n1836_102),
    .I3(reg_screen_mode[2]) 
);
defparam n1836_s95.INIT=16'h1000;
  LUT4 n1836_s96 (
    .F(n1836_100),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[2]),
    .I2(w_status_border_position[0]),
    .I3(n2017_6) 
);
defparam n1836_s96.INIT=16'hBB0F;
  LUT3 n1836_s97 (
    .F(n1836_101),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n835_23) 
);
defparam n1836_s97.INIT=8'h53;
  LUT4 n1837_s92 (
    .F(n1837_96),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1837_s92.INIT=16'hB7CA;
  LUT3 n1837_s93 (
    .F(n1837_97),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n835_23) 
);
defparam n1837_s93.INIT=8'h35;
  LUT3 n1838_s90 (
    .F(n1838_94),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n835_23) 
);
defparam n1838_s90.INIT=8'h35;
  LUT3 n1839_s90 (
    .F(n1839_94),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n835_23) 
);
defparam n1839_s90.INIT=8'h35;
  LUT3 n1840_s90 (
    .F(n1840_94),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n835_23) 
);
defparam n1840_s90.INIT=8'h35;
  LUT3 n1841_s90 (
    .F(n1841_94),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n835_23) 
);
defparam n1841_s90.INIT=8'h35;
  LUT3 n1842_s90 (
    .F(n1842_94),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n835_23) 
);
defparam n1842_s90.INIT=8'h35;
  LUT3 n1843_s90 (
    .F(n1843_94),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n835_23) 
);
defparam n1843_s90.INIT=8'h35;
  LUT3 n1844_s90 (
    .F(n1844_94),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n835_23) 
);
defparam n1844_s90.INIT=8'h35;
  LUT3 n1845_s91 (
    .F(n1845_95),
    .I0(ff_dy[0]),
    .I1(n1845_98),
    .I2(n835_23) 
);
defparam n1845_s91.INIT=8'h53;
  LUT3 n1846_s90 (
    .F(n1846_94),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1846_s90.INIT=8'hCA;
  LUT2 n1846_s91 (
    .F(n1846_95),
    .I0(n2017_6),
    .I1(n1836_99) 
);
defparam n1846_s91.INIT=4'h1;
  LUT3 n1846_s92 (
    .F(n1846_96),
    .I0(ff_dx[7]),
    .I1(n1836_99),
    .I2(n1846_97) 
);
defparam n1846_s92.INIT=8'h8B;
  LUT3 n1847_s90 (
    .F(n1847_94),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1847_s90.INIT=8'h35;
  LUT3 n1847_s91 (
    .F(n1847_95),
    .I0(n1847_97),
    .I1(ff_dx[6]),
    .I2(n1836_99) 
);
defparam n1847_s91.INIT=8'h3A;
  LUT3 n1847_s92 (
    .F(n1847_96),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[7]),
    .I2(n1846_97) 
);
defparam n1847_s92.INIT=8'hB0;
  LUT3 n1848_s90 (
    .F(n1848_94),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1848_s90.INIT=8'h35;
  LUT3 n1848_s91 (
    .F(n1848_95),
    .I0(ff_dx[6]),
    .I1(reg_screen_mode[3]),
    .I2(n1847_97) 
);
defparam n1848_s91.INIT=8'hD0;
  LUT3 n1848_s92 (
    .F(n1848_96),
    .I0(n1849_96),
    .I1(ff_dx[5]),
    .I2(n1836_99) 
);
defparam n1848_s92.INIT=8'hC5;
  LUT2 n1849_s91 (
    .F(n1849_95),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[5]) 
);
defparam n1849_s91.INIT=4'h4;
  LUT4 n1849_s92 (
    .F(n1849_96),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[6]),
    .I2(ff_dx[4]),
    .I3(n2017_6) 
);
defparam n1849_s92.INIT=16'hBB0F;
  LUT4 n1849_s93 (
    .F(n1849_97),
    .I0(n1479_9),
    .I1(ff_dx[4]),
    .I2(n1836_99),
    .I3(n1849_99) 
);
defparam n1849_s93.INIT=16'h3730;
  LUT3 n1849_s94 (
    .F(n1849_98),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s94.INIT=8'h35;
  LUT3 n1850_s90 (
    .F(n1850_94),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1850_s90.INIT=8'h35;
  LUT4 n1850_s91 (
    .F(n1850_95),
    .I0(n1479_9),
    .I1(ff_dx[3]),
    .I2(n1836_99),
    .I3(n1850_96) 
);
defparam n1850_s91.INIT=16'h3730;
  LUT4 n1851_s90 (
    .F(n1851_94),
    .I0(n1479_9),
    .I1(ff_dx[2]),
    .I2(n1836_99),
    .I3(n1851_95) 
);
defparam n1851_s90.INIT=16'h3730;
  LUT3 n1852_s91 (
    .F(n1852_95),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1852_s91.INIT=8'h35;
  LUT2 n1867_s93 (
    .F(n1867_97),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1867_s93.INIT=4'h8;
  LUT2 ff_read_color_s6 (
    .F(ff_read_color_11),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam ff_read_color_s6.INIT=4'h4;
  LUT2 ff_read_color_s7 (
    .F(ff_read_color_12),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_read_color_s7.INIT=4'h4;
  LUT4 ff_transfer_ready_s6 (
    .F(ff_transfer_ready_9),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1867_97) 
);
defparam ff_transfer_ready_s6.INIT=16'h8000;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s8.INIT=16'h4000;
  LUT2 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_12),
    .I0(ff_start),
    .I1(ff_count_valid) 
);
defparam ff_transfer_ready_s9.INIT=4'h1;
  LUT2 ff_transfer_ready_s10 (
    .F(ff_transfer_ready_13),
    .I0(ff_command[0]),
    .I1(ff_command[1]) 
);
defparam ff_transfer_ready_s10.INIT=4'h4;
  LUT4 n1930_s7 (
    .F(n1930_13),
    .I0(n1938_20),
    .I1(ff_count_valid_15),
    .I2(ff_next_state_0_13),
    .I3(ff_cache_flush_start_13) 
);
defparam n1930_s7.INIT=16'h007F;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT3 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam ff_dx_8_s5.INIT=8'h01;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(ff_dx_8_12) 
);
defparam ff_dx_8_s6.INIT=16'h0100;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h9EF3;
  LUT2 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_next_state_5_s12.INIT=4'h1;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_next_state_5_18) 
);
defparam ff_next_state_5_s13.INIT=16'h1003;
  LUT3 ff_next_state_0_s10 (
    .F(ff_next_state_0_14),
    .I0(n2017_6),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam ff_next_state_0_s10.INIT=8'h40;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state[0]),
    .I1(w_status_transfer_ready),
    .I2(n1935_15),
    .I3(n1861_113) 
);
defparam ff_state_5_s9.INIT=16'h8000;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[4]),
    .I2(ff_read_color_12),
    .I3(n1861_113) 
);
defparam ff_state_5_s10.INIT=16'h4000;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(n1938_16) 
);
defparam ff_cache_flush_start_s8.INIT=8'h80;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_next_state_0_14),
    .I1(ff_state[2]),
    .I2(ff_next_state_0_13),
    .I3(n1937_19) 
);
defparam ff_cache_flush_start_s9.INIT=16'hB000;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_cache_flush_start_18) 
);
defparam ff_cache_flush_start_s10.INIT=16'hF800;
  LUT2 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_14),
    .I0(ff_cache_vram_valid_15),
    .I1(ff_state[4]) 
);
defparam ff_cache_vram_valid_s9.INIT=4'h8;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(n2017_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(ff_state[0]) 
);
defparam ff_count_valid_s10.INIT=16'h00F4;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s11.INIT=16'h5BCF;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_cache_flush_start_18),
    .I1(n1931_13),
    .I2(n1297_10),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s12.INIT=16'h0700;
  LUT3 n1826_s90 (
    .F(n1826_96),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_99) 
);
defparam n1826_s90.INIT=8'h35;
  LUT4 n1826_s91 (
    .F(n1826_97),
    .I0(ff_logical_opration[2]),
    .I1(n1826_100),
    .I2(n1826_101),
    .I3(n1826_102) 
);
defparam n1826_s91.INIT=16'h303B;
  LUT4 n1826_s92 (
    .F(n1826_98),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1826_99),
    .I3(ff_state[3]) 
);
defparam n1826_s92.INIT=16'h0C07;
  LUT3 n1825_s89 (
    .F(n1825_95),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_99) 
);
defparam n1825_s89.INIT=8'hCA;
  LUT4 n1825_s90 (
    .F(n1825_96),
    .I0(ff_logical_opration[2]),
    .I1(n1825_97),
    .I2(n1826_101),
    .I3(n1825_98) 
);
defparam n1825_s90.INIT=16'h303B;
  LUT3 n1824_s89 (
    .F(n1824_95),
    .I0(n1824_97),
    .I1(n1826_97),
    .I2(n553_30) 
);
defparam n1824_s89.INIT=8'hCA;
  LUT3 n1824_s90 (
    .F(n1824_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n553_30) 
);
defparam n1824_s90.INIT=8'hD3;
  LUT4 n1824_s91 (
    .F(n1824_97),
    .I0(n1824_98),
    .I1(w_status_color[2]),
    .I2(n1824_99),
    .I3(n1826_101) 
);
defparam n1824_s91.INIT=16'hCF9A;
  LUT4 n1823_s87 (
    .F(n1823_93),
    .I0(n553_30),
    .I1(n1825_96),
    .I2(w_next_0_4),
    .I3(n1823_94) 
);
defparam n1823_s87.INIT=16'h07F2;
  LUT2 n1822_s87 (
    .F(n1822_93),
    .I0(n1822_96),
    .I1(ff_source[4]) 
);
defparam n1822_s87.INIT=4'h4;
  LUT4 n1822_s88 (
    .F(n1822_94),
    .I0(n1822_97),
    .I1(w_status_color[4]),
    .I2(ff_source[4]),
    .I3(n1822_98) 
);
defparam n1822_s88.INIT=16'h000B;
  LUT3 n1822_s89 (
    .F(n1822_95),
    .I0(n1826_97),
    .I1(ff_read_byte[4]),
    .I2(n1822_99) 
);
defparam n1822_s89.INIT=8'h35;
  LUT2 n1821_s87 (
    .F(n1821_93),
    .I0(n1821_96),
    .I1(ff_source[5]) 
);
defparam n1821_s87.INIT=4'h4;
  LUT4 n1821_s88 (
    .F(n1821_94),
    .I0(n1822_97),
    .I1(w_status_color[5]),
    .I2(ff_source[5]),
    .I3(n1822_98) 
);
defparam n1821_s88.INIT=16'h000B;
  LUT3 n1821_s89 (
    .F(n1821_95),
    .I0(n1825_96),
    .I1(ff_read_byte[5]),
    .I2(n1822_99) 
);
defparam n1821_s89.INIT=8'hCA;
  LUT4 n1820_s88 (
    .F(n1820_94),
    .I0(n1822_97),
    .I1(w_status_color[6]),
    .I2(ff_source[6]),
    .I3(n1822_98) 
);
defparam n1820_s88.INIT=16'h000B;
  LUT4 n1820_s89 (
    .F(n1820_95),
    .I0(n1820_98),
    .I1(ff_source[6]),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n1820_s89.INIT=16'hB000;
  LUT3 n1820_s91 (
    .F(n1820_97),
    .I0(n553_30),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1820_s91.INIT=8'h07;
  LUT2 n1819_s90 (
    .F(n1819_96),
    .I0(n1819_101),
    .I1(ff_source[7]) 
);
defparam n1819_s90.INIT=4'h4;
  LUT4 n1819_s91 (
    .F(n1819_97),
    .I0(n1822_97),
    .I1(w_status_color[7]),
    .I2(ff_source[7]),
    .I3(n1822_98) 
);
defparam n1819_s91.INIT=16'h000B;
  LUT3 n1819_s94 (
    .F(n1819_100),
    .I0(ff_dx[0]),
    .I1(n553_30),
    .I2(n1823_94) 
);
defparam n1819_s94.INIT=8'h10;
  LUT4 n1934_s10 (
    .F(n1934_15),
    .I0(n1935_16),
    .I1(n1934_19),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1934_s10.INIT=16'h3002;
  LUT3 n1934_s11 (
    .F(n1934_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n1934_s11.INIT=8'h90;
  LUT4 n1934_s12 (
    .F(n1934_17),
    .I0(n1935_13),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_next_state_5_16) 
);
defparam n1934_s12.INIT=16'hC200;
  LUT2 n1933_s12 (
    .F(n1933_17),
    .I0(n1933_21),
    .I1(n1935_16) 
);
defparam n1933_s12.INIT=4'h4;
  LUT4 n1933_s13 (
    .F(n1933_18),
    .I0(n1937_18),
    .I1(n1863_118),
    .I2(n1938_16),
    .I3(ff_state[3]) 
);
defparam n1933_s13.INIT=16'h0FBB;
  LUT4 n1933_s14 (
    .F(n1933_19),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1933_s14.INIT=16'h3DFE;
  LUT4 n1933_s15 (
    .F(n1933_20),
    .I0(n1935_16),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1935_14) 
);
defparam n1933_s15.INIT=16'h0B00;
  LUT4 n1931_s10 (
    .F(n1931_15),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1931_s10.INIT=16'h8000;
  LUT3 n1930_s8 (
    .F(n1930_14),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(n1930_16) 
);
defparam n1930_s8.INIT=8'h90;
  LUT4 n1930_s9 (
    .F(n1930_15),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(n1930_17),
    .I3(n1930_18) 
);
defparam n1930_s9.INIT=16'h9000;
  LUT4 n1929_s11 (
    .F(n1929_16),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1929_s11.INIT=16'hB64F;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(n2017_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n359_9) 
);
defparam n359_s3.INIT=16'hF400;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(n2017_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n359_10) 
);
defparam n359_s4.INIT=16'h00F4;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n359_11),
    .I3(n1037_8) 
);
defparam n359_s5.INIT=16'h1000;
  LUT4 n1036_s5 (
    .F(n1036_8),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(n1038_8) 
);
defparam n1036_s5.INIT=16'h0100;
  LUT4 n1038_s6 (
    .F(n1038_9),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n1041_6) 
);
defparam n1038_s6.INIT=16'h0001;
  LUT3 n1043_s5 (
    .F(n1043_8),
    .I0(n1043_9),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]) 
);
defparam n1043_s5.INIT=8'h41;
  LUT2 n1044_s5 (
    .F(n1044_8),
    .I0(reg_nx[0]),
    .I1(n317_9) 
);
defparam n1044_s5.INIT=4'h1;
  LUT4 n1077_s4 (
    .F(n1077_7),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1077_8),
    .I3(n1167_4) 
);
defparam n1077_s4.INIT=16'h1000;
  LUT4 n1935_s17 (
    .F(n1935_20),
    .I0(ff_dy[8]),
    .I1(n1935_24),
    .I2(n1935_25),
    .I3(n1935_26) 
);
defparam n1935_s17.INIT=16'h4000;
  LUT3 n1935_s18 (
    .F(n1935_21),
    .I0(n2017_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]) 
);
defparam n1935_s18.INIT=8'h0B;
  LUT4 n1935_s19 (
    .F(n1935_22),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1935_s19.INIT=16'h475C;
  LUT4 n1935_s20 (
    .F(n1935_23),
    .I0(ff_next_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1935_s20.INIT=16'hF43F;
  LUT4 n1936_s15 (
    .F(n1936_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1936_s15.INIT=16'h704C;
  LUT4 n1936_s16 (
    .F(n1936_19),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1936_s16.INIT=16'h533E;
  LUT4 n1937_s15 (
    .F(n1937_18),
    .I0(ff_state[0]),
    .I1(n359_8),
    .I2(n1935_20),
    .I3(n1935_21) 
);
defparam n1937_s15.INIT=16'h0100;
  LUT4 n1937_s16 (
    .F(n1937_19),
    .I0(n2017_6),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1937_22) 
);
defparam n1937_s16.INIT=16'h3037;
  LUT4 n1937_s17 (
    .F(n1937_20),
    .I0(ff_state[0]),
    .I1(ff_eq),
    .I2(n1644_3),
    .I3(ff_state[1]) 
);
defparam n1937_s17.INIT=16'h7D00;
  LUT4 n1937_s18 (
    .F(n1937_21),
    .I0(n1931_13),
    .I1(ff_state[2]),
    .I2(n1937_27),
    .I3(ff_state[4]) 
);
defparam n1937_s18.INIT=16'h3730;
  LUT2 n1938_s17 (
    .F(n1938_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1938_s17.INIT=4'h4;
  LUT4 n1938_s18 (
    .F(n1938_21),
    .I0(ff_next_state[0]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_cache_flush_start_18) 
);
defparam n1938_s18.INIT=16'h0B33;
  LUT2 n1836_s98 (
    .F(n1836_102),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]) 
);
defparam n1836_s98.INIT=4'h4;
  LUT4 n1846_s93 (
    .F(n1846_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[8]),
    .I2(ff_dx[6]),
    .I3(n2017_6) 
);
defparam n1846_s93.INIT=16'hBB0F;
  LUT4 n1847_s93 (
    .F(n1847_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[7]),
    .I2(ff_dx[5]),
    .I3(n2017_6) 
);
defparam n1847_s93.INIT=16'hBB0F;
  LUT4 n1849_s95 (
    .F(n1849_99),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[5]),
    .I2(ff_dx[3]),
    .I3(n2017_6) 
);
defparam n1849_s95.INIT=16'hBB0F;
  LUT4 n1850_s92 (
    .F(n1850_96),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[4]),
    .I2(ff_dx[2]),
    .I3(n2017_6) 
);
defparam n1850_s92.INIT=16'hBB0F;
  LUT4 n1851_s91 (
    .F(n1851_95),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[3]),
    .I2(ff_dx[1]),
    .I3(n2017_6) 
);
defparam n1851_s91.INIT=16'hBB0F;
  LUT3 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam ff_dx_8_s7.INIT=8'h01;
  LUT4 ff_next_state_5_s14 (
    .F(ff_next_state_5_18),
    .I0(ff_sx[9]),
    .I1(n2017_6),
    .I2(w_status_border_position[8]),
    .I3(ff_state[2]) 
);
defparam ff_next_state_5_s14.INIT=16'hBACF;
  LUT4 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_valid_s10.INIT=16'hA7CB;
  LUT4 n1826_s93 (
    .F(n1826_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1826_s93.INIT=16'h0733;
  LUT4 n1826_s94 (
    .F(n1826_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1826_s94.INIT=16'h004F;
  LUT4 n1826_s95 (
    .F(n1826_101),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(n1826_103),
    .I3(n1826_104) 
);
defparam n1826_s95.INIT=16'h1000;
  LUT3 n1826_s96 (
    .F(n1826_102),
    .I0(n1826_105),
    .I1(n1826_106),
    .I2(ff_logical_opration[2]) 
);
defparam n1826_s96.INIT=8'hC5;
  LUT4 n1825_s91 (
    .F(n1825_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1825_s91.INIT=16'h004F;
  LUT4 n1825_s92 (
    .F(n1825_98),
    .I0(n1825_99),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1825_s92.INIT=16'h14E3;
  LUT4 n1824_s92 (
    .F(n1824_98),
    .I0(w_status_color[2]),
    .I1(n1824_99),
    .I2(n1824_100),
    .I3(ff_logical_opration[2]) 
);
defparam n1824_s92.INIT=16'h4BDD;
  LUT4 n1824_s93 (
    .F(n1824_99),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[2]) 
);
defparam n1824_s93.INIT=16'h3ADD;
  LUT4 n1823_s88 (
    .F(n1823_94),
    .I0(n1826_101),
    .I1(n1823_95),
    .I2(n1823_96),
    .I3(ff_logical_opration[2]) 
);
defparam n1823_s88.INIT=16'h8DDC;
  LUT4 n1822_s90 (
    .F(n1822_96),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1822_s90.INIT=16'hDEF3;
  LUT3 n1822_s91 (
    .F(n1822_97),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(n1826_101) 
);
defparam n1822_s91.INIT=8'h0B;
  LUT4 n1822_s92 (
    .F(n1822_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(n1826_101),
    .I3(ff_logical_opration[2]) 
);
defparam n1822_s92.INIT=16'h0100;
  LUT3 n1822_s93 (
    .F(n1822_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n553_30) 
);
defparam n1822_s93.INIT=8'hBC;
  LUT4 n1821_s90 (
    .F(n1821_96),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1821_s90.INIT=16'hDEF3;
  LUT4 n1820_s92 (
    .F(n1820_98),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1820_s92.INIT=16'hDEF3;
  LUT4 n1819_s95 (
    .F(n1819_101),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1819_s95.INIT=16'hDEF3;
  LUT4 n1934_s14 (
    .F(n1934_19),
    .I0(ff_next_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1934_s14.INIT=16'hF43F;
  LUT4 n1934_s15 (
    .F(n1934_20),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1934_s15.INIT=16'h8A7C;
  LUT4 n1933_s16 (
    .F(n1933_21),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1933_s16.INIT=16'h3BC5;
  LUT4 n1930_s10 (
    .F(n1930_16),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1930_s10.INIT=16'h9009;
  LUT3 n1930_s11 (
    .F(n1930_17),
    .I0(ff_sx[9]),
    .I1(reg_sx[0]),
    .I2(w_status_border_position[0]) 
);
defparam n1930_s11.INIT=8'h41;
  LUT3 n1930_s12 (
    .F(n1930_18),
    .I0(w_status_border_position[3]),
    .I1(reg_sx[3]),
    .I2(n1930_19) 
);
defparam n1930_s12.INIT=8'h90;
  LUT4 n359_s6 (
    .F(n359_9),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n359_s6.INIT=16'hEF00;
  LUT4 n359_s7 (
    .F(n359_10),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n359_s7.INIT=16'hF13F;
  LUT3 n359_s8 (
    .F(n359_11),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n359_s8.INIT=8'h01;
  LUT4 n1043_s6 (
    .F(n1043_9),
    .I0(reg_screen_mode[3]),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(n553_30) 
);
defparam n1043_s6.INIT=16'h4000;
  LUT4 n1077_s5 (
    .F(n1077_8),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1077_s5.INIT=16'h0001;
  LUT3 n1935_s21 (
    .F(n1935_24),
    .I0(ff_dy[9]),
    .I1(ff_dy[7]),
    .I2(ff_dy[6]) 
);
defparam n1935_s21.INIT=8'h01;
  LUT4 n1935_s22 (
    .F(n1935_25),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n1935_s22.INIT=16'h0001;
  LUT4 n1935_s23 (
    .F(n1935_26),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1935_s23.INIT=16'h1000;
  LUT4 n1937_s19 (
    .F(n1937_22),
    .I0(w_status_border_position[8]),
    .I1(ff_dx[8]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1937_s19.INIT=16'h305F;
  LUT3 n1826_s97 (
    .F(n1826_103),
    .I0(ff_source[6]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[3]) 
);
defparam n1826_s97.INIT=8'h10;
  LUT4 n1826_s98 (
    .F(n1826_104),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n1826_s98.INIT=16'h0001;
  LUT4 n1826_s99 (
    .F(n1826_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1826_s99.INIT=16'h7FF0;
  LUT3 n1826_s100 (
    .F(n1826_106),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[0]) 
);
defparam n1826_s100.INIT=8'h1E;
  LUT3 n1825_s93 (
    .F(n1825_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1825_s93.INIT=8'h7C;
  LUT3 n1824_s94 (
    .F(n1824_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[2]) 
);
defparam n1824_s94.INIT=8'h1E;
  LUT4 n1823_s89 (
    .F(n1823_95),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(w_status_color[3]) 
);
defparam n1823_s89.INIT=16'h004F;
  LUT4 n1823_s90 (
    .F(n1823_96),
    .I0(ff_logical_opration[2]),
    .I1(n1823_97),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[3]) 
);
defparam n1823_s90.INIT=16'hB807;
  LUT4 n1930_s13 (
    .F(n1930_19),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1930_s13.INIT=16'h9009;
  LUT3 n1823_s91 (
    .F(n1823_97),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1823_s91.INIT=8'h7C;
  LUT3 n1937_s21 (
    .F(n1937_25),
    .I0(ff_command[1]),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam n1937_s21.INIT=8'h54;
  LUT3 n1938_s19 (
    .F(n1938_23),
    .I0(ff_count_valid_15),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1938_s19.INIT=8'h10;
  LUT4 n639_s4 (
    .F(n639_8),
    .I0(n639_4),
    .I1(w_register_write),
    .I2(n639_6),
    .I3(ff_sx_9_9) 
);
defparam n639_s4.INIT=16'hBAAA;
  LUT3 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_5_22),
    .I1(ff_cache_vram_valid_15),
    .I2(ff_state[4]) 
);
defparam ff_cache_vram_write_s13.INIT=8'h15;
  LUT4 n1934_s16 (
    .F(n1934_22),
    .I0(n1935_16),
    .I1(n1934_20),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1934_s16.INIT=16'h0B00;
  LUT3 n1935_s24 (
    .F(n1935_28),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n1935_s24.INIT=8'h10;
  LUT4 ff_next_state_5_s15 (
    .F(ff_next_state_5_20),
    .I0(n1864_115),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s15.INIT=16'h5400;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 n317_s5 (
    .F(n317_9),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n317_s5.INIT=16'h0800;
  LUT3 n1040_s4 (
    .F(n1040_8),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1038_9) 
);
defparam n1040_s4.INIT=8'h9A;
  LUT4 n1039_s4 (
    .F(n1039_8),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1038_9),
    .I3(reg_nx[5]) 
);
defparam n1039_s4.INIT=16'h10EF;
  LUT4 n1819_s96 (
    .F(n1819_103),
    .I0(n1479_9),
    .I1(n553_30),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1819_s96.INIT=16'h002A;
  LUT4 n1819_s97 (
    .F(n1819_105),
    .I0(ff_read_byte[7]),
    .I1(n553_30),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1819_s97.INIT=16'h5540;
  LUT4 ff_next_state_0_s11 (
    .F(ff_next_state_0_16),
    .I0(n1867_97),
    .I1(n2017_6),
    .I2(ff_state[0]),
    .I3(ff_dx[8]) 
);
defparam ff_next_state_0_s11.INIT=16'h1000;
  LUT4 n1937_s22 (
    .F(n1937_27),
    .I0(ff_next_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1937_s22.INIT=16'h0B00;
  LUT4 ff_transfer_ready_s11 (
    .F(ff_transfer_ready_15),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1861_113) 
);
defparam ff_transfer_ready_s11.INIT=16'h2000;
  LUT3 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_18),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_cache_flush_start_s12.INIT=8'h80;
  LUT4 n1423_s1 (
    .F(n1423_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1423_s1.INIT=16'h4000;
  LUT4 ff_xsel_1_s12 (
    .F(ff_xsel_1_18),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam ff_xsel_1_s12.INIT=16'h0400;
  LUT4 n1825_s94 (
    .F(n1825_101),
    .I0(ff_color[1]),
    .I1(n1825_95),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1825_s94.INIT=16'h3555;
  LUT4 n1826_s101 (
    .F(n1826_108),
    .I0(ff_color[0]),
    .I1(n1826_96),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1826_s101.INIT=16'h3AAA;
  LUT4 n1863_s104 (
    .F(n1863_121),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1863_s104.INIT=16'h0DDD;
  LUT4 n1867_s94 (
    .F(n1867_99),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_next_state_0_13) 
);
defparam n1867_s94.INIT=16'h9500;
  LUT4 n1852_s92 (
    .F(n1852_97),
    .I0(w_status_border_position[1]),
    .I1(n1852_95),
    .I2(n2017_6),
    .I3(n1836_99) 
);
defparam n1852_s92.INIT=16'hCCC5;
  LUT4 n1850_s93 (
    .F(n1850_98),
    .I0(w_status_border_position[2]),
    .I1(n1850_94),
    .I2(n2017_6),
    .I3(n1836_99) 
);
defparam n1850_s93.INIT=16'hCCC5;
  LUT4 n1846_s94 (
    .F(n1846_99),
    .I0(w_status_border_position[6]),
    .I1(n1846_94),
    .I2(n2017_6),
    .I3(n1836_99) 
);
defparam n1846_s94.INIT=16'h3335;
  LUT4 ff_next_state_5_s16 (
    .F(ff_next_state_5_22),
    .I0(ff_next_state_5_17),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_next_state_0_13) 
);
defparam ff_next_state_5_s16.INIT=16'hAB00;
  LUT4 n1935_s25 (
    .F(n1935_30),
    .I0(n1935_13),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1935_s25.INIT=16'h000E;
  LUT4 n2707_s2 (
    .F(n2707_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2707_4) 
);
defparam n2707_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 n1297_s5 (
    .F(n1297_10),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1297_s5.INIT=16'h0001;
  LUT4 n1932_s11 (
    .F(n1932_18),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_valid_15),
    .I3(ff_state[4]) 
);
defparam n1932_s11.INIT=16'h0EEE;
  LUT4 n1929_s12 (
    .F(n1929_18),
    .I0(n1930_12),
    .I1(ff_eq),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1929_s12.INIT=16'h000D;
  LUT4 ff_next_state_1_s9 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_0_16),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_next_state_2_11) 
);
defparam ff_next_state_1_s9.INIT=16'hFD00;
  LUT4 ff_next_state_5_s17 (
    .F(ff_next_state_5_24),
    .I0(ff_cache_vram_valid),
    .I1(ff_reset_n2_1),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_next_state_5_s17.INIT=16'h0004;
  LUT4 n1845_s93 (
    .F(n1845_98),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1845_s93.INIT=16'hCACC;
  LUT4 n1845_s94 (
    .F(n1845_100),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1845_s94.INIT=16'hCACC;
  LUT4 n1043_s7 (
    .F(n1043_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1043_7),
    .I3(n317_9) 
);
defparam n1043_s7.INIT=16'h440F;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(n2017_6) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s4 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s4.INIT=8'h0B;
  LUT4 n1851_s92 (
    .F(n1851_97),
    .I0(n1837_96),
    .I1(ff_state[4]),
    .I2(n553_30),
    .I3(n1851_94) 
);
defparam n1851_s92.INIT=16'h010F;
  LUT4 n1473_s4 (
    .F(n1473_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1473_s4.INIT=16'h0800;
  LUT4 n1472_s4 (
    .F(n1472_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1472_s4.INIT=16'h0800;
  LUT4 n1475_s4 (
    .F(n1475_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1475_s4.INIT=16'h0800;
  LUT4 n1474_s4 (
    .F(n1474_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1474_s4.INIT=16'h0800;
  LUT4 n1820_s93 (
    .F(n1820_100),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1820_97),
    .I3(ff_read_byte[6]) 
);
defparam n1820_s93.INIT=16'h0700;
  LUT4 n1820_s94 (
    .F(n1820_102),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1824_95),
    .I3(n1820_97) 
);
defparam n1820_s94.INIT=16'h7000;
  LUT4 n1044_s6 (
    .F(n1044_10),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1044_6),
    .I3(n317_9) 
);
defparam n1044_s6.INIT=16'h880F;
  LUT4 n1036_s6 (
    .F(n1036_10),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n317_9),
    .I3(n1036_7) 
);
defparam n1036_s6.INIT=16'h8F80;
  LUT4 w_next_0_s2 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s2.INIT=16'h8FFF;
  LUT4 n1338_s6 (
    .F(n1338_12),
    .I0(ff_read_color_10),
    .I1(ff_read_color),
    .I2(ff_read_color_9),
    .I3(ff_start) 
);
defparam n1338_s6.INIT=16'h00F4;
  LUT4 n1480_s4 (
    .F(n1480_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1480_s4.INIT=16'h0C0A;
  LUT2 n1480_s5 (
    .F(n1480_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1480_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1481_s4 (
    .F(n1481_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1481_s4.INIT=16'h0C0A;
  LUT2 n1481_s5 (
    .F(n1481_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1481_s5.INIT=4'h4;
  LUT4 n1482_s4 (
    .F(n1482_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1482_s4.INIT=16'h0C0A;
  LUT4 n1483_s4 (
    .F(n1483_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1484_s4.INIT=16'h0C0A;
  LUT2 n1484_s5 (
    .F(n1484_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1484_s5.INIT=4'h4;
  LUT4 n1485_s4 (
    .F(n1485_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1485_s4.INIT=16'h0C0A;
  LUT2 n1485_s5 (
    .F(n1485_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1485_s5.INIT=4'h4;
  LUT4 n1486_s4 (
    .F(n1486_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1486_s4.INIT=16'h0C0A;
  LUT4 n1487_s4 (
    .F(n1487_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1487_s4.INIT=16'h0C0A;
  LUT4 ff_cache_vram_address_16_s8 (
    .F(ff_cache_vram_address_16_13),
    .I0(ff_next_state_5_22),
    .I1(ff_cache_vram_valid_15),
    .I2(ff_state[4]),
    .I3(n1932_13) 
);
defparam ff_cache_vram_address_16_s8.INIT=16'h1500;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2575_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2707_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1423_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1836_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1837_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1838_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1839_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1840_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1841_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1842_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1843_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1844_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1845_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1846_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1847_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1848_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1849_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1850_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1851_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1852_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1818_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1819_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1820_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1821_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1822_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1823_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1824_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1825_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1826_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1921_6),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1922_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1923_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1924_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1925_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1926_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1927_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1928_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1861_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1862_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1863_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1864_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1865_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1866_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1867_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1868_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n316_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n322_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n403_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n404_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n405_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n406_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n407_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n408_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n409_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n410_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n718_3),
    .CLK(clk85m),
    .CE(n639_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n719_3),
    .CLK(clk85m),
    .CE(n639_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n720_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n721_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n724_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n725_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n726_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n727_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1036_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1037_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1038_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1039_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1040_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1041_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1042_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1043_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1044_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1162_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1163_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1164_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1165_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1166_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1167_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1168_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1169_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1170_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1171_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1218_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1219_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1316_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1317_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1318_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1320_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1321_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1322_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1383_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1472_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1473_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1474_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1475_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1476_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1477_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1478_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1479_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n604_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n605_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n606_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n607_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n608_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n609_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n610_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n611_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n612_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1933_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1934_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1935_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1936_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1937_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1938_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1931_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1932_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1929_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1930_10),
    .CLK(clk85m),
    .CE(n1930_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_color_s8 (
    .Q(ff_read_color),
    .D(n1338_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s8.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1480_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1481_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1482_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1483_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1484_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1485_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1486_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1487_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n1190_s (
    .SUM(n1190_1),
    .COUT(n1190_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1191_2) 
);
defparam n1190_s.ALU_MODE=0;
  ALU n1189_s (
    .SUM(n1189_1),
    .COUT(n1189_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1190_2) 
);
defparam n1189_s.ALU_MODE=0;
  ALU n1188_s (
    .SUM(n1188_1),
    .COUT(n1188_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1189_2) 
);
defparam n1188_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1278_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n1008_s (
    .SUM(n1008_2),
    .COUT(n1008_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1008_s.ALU_MODE=1;
  ALU n1007_s (
    .SUM(n1007_2),
    .COUT(n1007_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1008_3) 
);
defparam n1007_s.ALU_MODE=1;
  ALU n1006_s (
    .SUM(n1006_2),
    .COUT(n1006_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1007_3) 
);
defparam n1006_s.ALU_MODE=1;
  ALU n1005_s (
    .SUM(n1005_2),
    .COUT(n1005_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1006_3) 
);
defparam n1005_s.ALU_MODE=1;
  ALU n1004_s (
    .SUM(n1004_2),
    .COUT(n1004_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1005_3) 
);
defparam n1004_s.ALU_MODE=1;
  ALU n1003_s (
    .SUM(n1003_2),
    .COUT(n1003_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1004_3) 
);
defparam n1003_s.ALU_MODE=1;
  ALU n1002_s (
    .SUM(n1002_2),
    .COUT(n1002_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1003_3) 
);
defparam n1002_s.ALU_MODE=1;
  ALU n1001_s (
    .SUM(n1001_2),
    .COUT(n1001_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1002_3) 
);
defparam n1001_s.ALU_MODE=1;
  ALU n1000_s (
    .SUM(n1000_2),
    .COUT(n1000_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1001_3) 
);
defparam n1000_s.ALU_MODE=1;
  ALU n1637_s0 (
    .SUM(n1637_1_SUM),
    .COUT(n1637_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1637_s0.ALU_MODE=3;
  ALU n1638_s0 (
    .SUM(n1638_1_SUM),
    .COUT(n1638_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1637_3) 
);
defparam n1638_s0.ALU_MODE=3;
  ALU n1639_s0 (
    .SUM(n1639_1_SUM),
    .COUT(n1639_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1638_3) 
);
defparam n1639_s0.ALU_MODE=3;
  ALU n1640_s0 (
    .SUM(n1640_1_SUM),
    .COUT(n1640_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1639_3) 
);
defparam n1640_s0.ALU_MODE=3;
  ALU n1641_s0 (
    .SUM(n1641_1_SUM),
    .COUT(n1641_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1640_3) 
);
defparam n1641_s0.ALU_MODE=3;
  ALU n1642_s0 (
    .SUM(n1642_1_SUM),
    .COUT(n1642_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1641_3) 
);
defparam n1642_s0.ALU_MODE=3;
  ALU n1643_s0 (
    .SUM(n1643_1_SUM),
    .COUT(n1643_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1642_3) 
);
defparam n1643_s0.ALU_MODE=3;
  ALU n1644_s0 (
    .SUM(n1644_1_SUM),
    .COUT(n1644_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1643_3) 
);
defparam n1644_s0.ALU_MODE=3;
  MUX2_LUT5 n1462_s5 (
    .O(n1462_9),
    .I0(n1462_6),
    .I1(n1462_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1463_s5 (
    .O(n1463_9),
    .I0(n1463_6),
    .I1(n1463_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n369_8(n369_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n339_6,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n553_30,
  w_pulse1,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_cpu_vram_address,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_command_vram_address,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n185_5,
  n369_8,
  ff_vram_wdata_mask_3_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n339_6;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n553_30;
input w_pulse1;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [16:0] w_cpu_vram_address;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:2] w_command_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n185_5;
output n369_8;
output ff_vram_wdata_mask_3_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n354_9;
wire n355_6;
wire n355_7;
wire n355_8;
wire n356_6;
wire n356_7;
wire n356_8;
wire n357_6;
wire n357_7;
wire n357_8;
wire n358_6;
wire n358_7;
wire n358_8;
wire n359_6;
wire n359_7;
wire n359_8;
wire n360_6;
wire n360_7;
wire n360_8;
wire n361_6;
wire n361_7;
wire n361_8;
wire n362_6;
wire n362_7;
wire n362_8;
wire n363_6;
wire n363_7;
wire n363_8;
wire n364_6;
wire n364_7;
wire n364_8;
wire n365_6;
wire n365_7;
wire n365_8;
wire n366_6;
wire n366_7;
wire n366_8;
wire n367_6;
wire n367_7;
wire n367_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n369_6;
wire n369_7;
wire n370_6;
wire n370_7;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_9;
wire n355_10;
wire n356_9;
wire n356_10;
wire n357_9;
wire n357_10;
wire n358_9;
wire n358_10;
wire n359_9;
wire n359_10;
wire n360_9;
wire n360_10;
wire n361_9;
wire n361_10;
wire n362_9;
wire n362_10;
wire n363_9;
wire n363_10;
wire n364_9;
wire n364_10;
wire n365_9;
wire n365_10;
wire n366_9;
wire n366_10;
wire n367_9;
wire n367_10;
wire n368_9;
wire n368_10;
wire ff_vram_wdata_mask_3_9;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_cpu_vram_address[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n185_5) 
);
defparam n185_s0.INIT=16'h77F0;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n185_5) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n187_s0.INIT=16'hFF0E;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_9) 
);
defparam n354_s2.INIT=16'hEEF0;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n355_8),
    .I3(n354_9) 
);
defparam n355_s2.INIT=16'hEE0F;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n354_9) 
);
defparam n356_s2.INIT=16'hEE0F;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n357_8),
    .I3(n354_9) 
);
defparam n357_s2.INIT=16'hEE0F;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n358_8),
    .I3(n354_9) 
);
defparam n358_s2.INIT=16'hEE0F;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n354_9) 
);
defparam n359_s2.INIT=16'hEE0F;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(n354_9) 
);
defparam n360_s2.INIT=16'hEE0F;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n361_8),
    .I3(n354_9) 
);
defparam n361_s2.INIT=16'hEE0F;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n362_8),
    .I3(n354_9) 
);
defparam n362_s2.INIT=16'hEE0F;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n363_8),
    .I3(n354_9) 
);
defparam n363_s2.INIT=16'hEE0F;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n364_8),
    .I3(n354_9) 
);
defparam n364_s2.INIT=16'hEE0F;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n365_8),
    .I3(n354_9) 
);
defparam n365_s2.INIT=16'hEE0F;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n354_9) 
);
defparam n366_s2.INIT=16'hEE0F;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n367_8),
    .I3(n354_9) 
);
defparam n367_s2.INIT=16'hEE0F;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n354_9) 
);
defparam n368_s2.INIT=16'hEE0F;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n186_5),
    .I3(n369_8) 
);
defparam n369_s2.INIT=16'hF011;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n186_4),
    .I3(n369_8) 
);
defparam n370_s2.INIT=16'hF0EE;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n339_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(n369_8),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n369_8),
    .I2(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n185_5),
    .I1(n354_9),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_9),
    .I1(n185_5),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n185_5),
    .I1(ff_sdr_ready),
    .I2(n369_8) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30) 
);
defparam n185_s1.INIT=8'hAC;
  LUT3 n185_s2 (
    .F(n185_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n185_s2.INIT=8'h80;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30),
    .I3(n185_5) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n553_30),
    .I3(n185_5) 
);
defparam n186_s2.INIT=16'hCA00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_command_vram_address[16]),
    .I1(n354_10),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n354_s3.INIT=16'h030A;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'hAC00;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_11),
    .I1(w_ic_vram_address[0]),
    .I2(n553_30) 
);
defparam n354_s5.INIT=8'hC5;
  LUT2 n354_s6 (
    .F(n354_9),
    .I0(w_ic_vram_valid),
    .I1(n354_12) 
);
defparam n354_s6.INIT=4'h1;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(w_command_vram_address[15]),
    .I1(n355_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n355_s3.INIT=16'h030A;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n355_s4.INIT=16'hCA00;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(n354_11),
    .I2(n553_30) 
);
defparam n355_s5.INIT=8'hCA;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(w_command_vram_address[14]),
    .I1(n356_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n356_s3.INIT=16'h030A;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n356_s4.INIT=16'hCA00;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(n356_10),
    .I1(n355_10),
    .I2(n553_30) 
);
defparam n356_s5.INIT=8'hCA;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(w_command_vram_address[13]),
    .I1(n357_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n357_s3.INIT=16'h030A;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n357_s4.INIT=16'hCA00;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(n357_10),
    .I1(n356_10),
    .I2(n553_30) 
);
defparam n357_s5.INIT=8'hCA;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(w_command_vram_address[12]),
    .I1(n358_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n358_s3.INIT=16'h030A;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n358_s4.INIT=16'hCA00;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(n358_10),
    .I1(n357_10),
    .I2(n553_30) 
);
defparam n358_s5.INIT=8'hCA;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(w_command_vram_address[11]),
    .I1(n359_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n359_s3.INIT=16'h030A;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n359_s4.INIT=16'hCA00;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(n359_10),
    .I1(n358_10),
    .I2(n553_30) 
);
defparam n359_s5.INIT=8'hCA;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_command_vram_address[10]),
    .I1(n360_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n360_s3.INIT=16'h030A;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n360_s4.INIT=16'hCA00;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(n360_10),
    .I1(n359_10),
    .I2(n553_30) 
);
defparam n360_s5.INIT=8'hCA;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(w_command_vram_address[9]),
    .I1(n361_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n361_s3.INIT=16'h030A;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n361_s4.INIT=16'hCA00;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(n361_10),
    .I1(n360_10),
    .I2(n553_30) 
);
defparam n361_s5.INIT=8'hCA;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(w_command_vram_address[8]),
    .I1(n362_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n362_s3.INIT=16'h030A;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n362_s4.INIT=16'hCA00;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(n362_10),
    .I1(n361_10),
    .I2(n553_30) 
);
defparam n362_s5.INIT=8'hCA;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(w_command_vram_address[7]),
    .I1(n363_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n363_s3.INIT=16'h030A;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n363_s4.INIT=16'hCA00;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(n363_10),
    .I1(n362_10),
    .I2(n553_30) 
);
defparam n363_s5.INIT=8'hCA;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(w_command_vram_address[6]),
    .I1(n364_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n364_s3.INIT=16'h030A;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n364_s4.INIT=16'hCA00;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(n364_10),
    .I1(n363_10),
    .I2(n553_30) 
);
defparam n364_s5.INIT=8'hCA;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(w_command_vram_address[5]),
    .I1(n365_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n365_s3.INIT=16'h030A;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n365_s4.INIT=16'hCA00;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(n365_10),
    .I1(n364_10),
    .I2(n553_30) 
);
defparam n365_s5.INIT=8'hCA;
  LUT4 n366_s3 (
    .F(n366_6),
    .I0(w_command_vram_address[4]),
    .I1(n366_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n366_s3.INIT=16'h030A;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n366_s4.INIT=16'hCA00;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(n366_10),
    .I1(n365_10),
    .I2(n553_30) 
);
defparam n366_s5.INIT=8'hCA;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(w_command_vram_address[3]),
    .I1(n367_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n367_s3.INIT=16'h030A;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n367_s4.INIT=16'hCA00;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(n367_10),
    .I1(n366_10),
    .I2(n553_30) 
);
defparam n367_s5.INIT=8'hCA;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(w_command_vram_address[2]),
    .I1(n368_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n368_s3.INIT=16'h030A;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n368_s4.INIT=16'hCA00;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(n368_10),
    .I1(n367_10),
    .I2(n553_30) 
);
defparam n368_s5.INIT=8'hCA;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n553_30),
    .I3(n354_9) 
);
defparam n369_s3.INIT=16'h0305;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n368_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_9),
    .I3(n553_30) 
);
defparam n369_s4.INIT=16'h3A00;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n354_12) 
);
defparam n369_s5.INIT=8'h01;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_9),
    .I3(n553_30) 
);
defparam n370_s3.INIT=16'hCA00;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n553_30),
    .I3(n354_9) 
);
defparam n370_s4.INIT=16'h0A0C;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30) 
);
defparam n354_s7.INIT=8'h35;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT4 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram1_7_9),
    .I3(ff_vram_valid) 
);
defparam n354_s9.INIT=16'h0100;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n553_30) 
);
defparam n355_s6.INIT=8'h35;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s6 (
    .F(n356_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n553_30) 
);
defparam n356_s6.INIT=8'h35;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s7.INIT=8'h07;
  LUT3 n357_s6 (
    .F(n357_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n553_30) 
);
defparam n357_s6.INIT=8'h35;
  LUT3 n357_s7 (
    .F(n357_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s7.INIT=8'h07;
  LUT3 n358_s6 (
    .F(n358_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n553_30) 
);
defparam n358_s6.INIT=8'h35;
  LUT3 n358_s7 (
    .F(n358_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s7.INIT=8'h07;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n553_30) 
);
defparam n359_s6.INIT=8'h35;
  LUT3 n359_s7 (
    .F(n359_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s7.INIT=8'h07;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n553_30) 
);
defparam n360_s6.INIT=8'h35;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s7.INIT=8'h07;
  LUT3 n361_s6 (
    .F(n361_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n553_30) 
);
defparam n361_s6.INIT=8'h35;
  LUT3 n361_s7 (
    .F(n361_10),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s7.INIT=8'h07;
  LUT3 n362_s6 (
    .F(n362_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n553_30) 
);
defparam n362_s6.INIT=8'h35;
  LUT3 n362_s7 (
    .F(n362_10),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s7.INIT=8'h07;
  LUT3 n363_s6 (
    .F(n363_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n553_30) 
);
defparam n363_s6.INIT=8'h35;
  LUT3 n363_s7 (
    .F(n363_10),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s7.INIT=8'h07;
  LUT3 n364_s6 (
    .F(n364_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n553_30) 
);
defparam n364_s6.INIT=8'h35;
  LUT3 n364_s7 (
    .F(n364_10),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s7.INIT=8'h07;
  LUT3 n365_s6 (
    .F(n365_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n553_30) 
);
defparam n365_s6.INIT=8'h35;
  LUT3 n365_s7 (
    .F(n365_10),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s7.INIT=8'h07;
  LUT3 n366_s6 (
    .F(n366_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n553_30) 
);
defparam n366_s6.INIT=8'h35;
  LUT3 n366_s7 (
    .F(n366_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s7.INIT=8'h07;
  LUT3 n367_s6 (
    .F(n367_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n553_30) 
);
defparam n367_s6.INIT=8'h35;
  LUT3 n367_s7 (
    .F(n367_10),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s7.INIT=8'h07;
  LUT3 n368_s6 (
    .F(n368_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n553_30) 
);
defparam n368_s6.INIT=8'h35;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s7.INIT=8'h07;
  LUT4 ff_vram_wdata_mask_3_s4 (
    .F(ff_vram_wdata_mask_3_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n602_3) 
);
defparam ff_vram_wdata_mask_3_s4.INIT=16'h1000;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5),
    .I3(ff_vram_wdata_mask_3_7) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h00EF;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(n369_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n371_s4 (
    .F(n371_10),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(n369_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n371_s4.INIT=16'h0700;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_next_0_4,
  w_sprite_display_color_en,
  n2017_4,
  n2017_5,
  w_palette_valid,
  n1484_11,
  ff_next_vram1_7_9,
  w_screen_mode_3_3,
  w_next_1_8,
  reg_color0_opaque,
  n2017_6,
  n553_30,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  w_sprite_display_color,
  reg_screen_mode,
  n339_6,
  n122_4,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_next_0_4;
input w_sprite_display_color_en;
input n2017_4;
input n2017_5;
input w_palette_valid;
input n1484_11;
input ff_next_vram1_7_9;
input w_screen_mode_3_3;
input w_next_1_8;
input reg_color0_opaque;
input n2017_6;
input n553_30;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [3:0] w_sprite_display_color;
input [3:2] reg_screen_mode;
output n339_6;
output n122_4;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n66_3;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n88_4;
wire n200_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n517_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_4;
wire n591_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n512_6;
wire n511_6;
wire n510_6;
wire n509_6;
wire n331_6;
wire n330_6;
wire n329_6;
wire n328_6;
wire n327_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n318_6;
wire n317_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire n308_6;
wire n307_6;
wire w_palette_valid_29;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n496_4;
wire n496_5;
wire n496_6;
wire n496_7;
wire n497_4;
wire n497_5;
wire n497_6;
wire n498_5;
wire n498_6;
wire n498_7;
wire n499_4;
wire n499_5;
wire n552_4;
wire n555_4;
wire n559_5;
wire n616_4;
wire n616_5;
wire n623_4;
wire n624_4;
wire n631_4;
wire n701_4;
wire n702_4;
wire w_b_4_5;
wire n512_7;
wire n512_8;
wire n511_7;
wire n510_7;
wire n509_7;
wire n331_7;
wire n329_7;
wire n328_7;
wire n496_11;
wire n496_13;
wire n497_7;
wire n497_8;
wire n498_8;
wire n498_9;
wire n498_10;
wire n499_6;
wire n499_7;
wire n499_8;
wire n499_9;
wire n499_10;
wire n496_14;
wire n496_15;
wire n498_11;
wire n498_12;
wire n496_17;
wire ff_display_color_3_10;
wire n94_7;
wire n499_13;
wire n496_19;
wire n496_21;
wire n630_6;
wire n622_6;
wire n496_23;
wire n512_11;
wire n697_6;
wire n696_7;
wire n696_9;
wire n695_7;
wire n695_9;
wire n626_6;
wire n625_6;
wire n618_6;
wire n617_6;
wire n498_14;
wire n543_6;
wire n22_8;
wire w_r_4_7;
wire w_g_4_6;
wire w_b_4_7;
wire w_b_4_8;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n66_s0.INIT=8'h01;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(w_screen_mode_display_color[7]),
    .I1(n68_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n68_s0.INIT=8'hAC;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(w_screen_mode_display_color[6]),
    .I1(n69_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n69_s0.INIT=8'hAC;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(w_screen_mode_display_color[5]),
    .I1(n70_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n70_s0.INIT=8'hAC;
  LUT3 n71_s0 (
    .F(n71_3),
    .I0(w_screen_mode_display_color[4]),
    .I1(n71_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n71_s0.INIT=8'hAC;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(n72_4),
    .I1(reg_yjk_mode),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color_en) 
);
defparam n72_s0.INIT=16'hB011;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n100_s0.INIT=16'hCCCA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n101_s0.INIT=16'hCCCA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n102_s0.INIT=16'hCCCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n88_s1.INIT=8'h8F;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n122_4) 
);
defparam n200_s0.INIT=8'h80;
  LUT4 n496_s0 (
    .F(n496_3),
    .I0(n496_4),
    .I1(n496_5),
    .I2(n496_6),
    .I3(n496_7) 
);
defparam n496_s0.INIT=16'hEE0F;
  LUT4 n497_s0 (
    .F(n497_3),
    .I0(n497_4),
    .I1(n497_5),
    .I2(n496_7),
    .I3(n497_6) 
);
defparam n497_s0.INIT=16'h7303;
  LUT4 n498_s0 (
    .F(n498_3),
    .I0(n498_14),
    .I1(n498_5),
    .I2(n498_6),
    .I3(n498_7) 
);
defparam n498_s0.INIT=16'h1F00;
  LUT3 n499_s0 (
    .F(n499_3),
    .I0(n498_6),
    .I1(n499_4),
    .I2(n499_5) 
);
defparam n499_s0.INIT=8'hF8;
  LUT4 n517_s0 (
    .F(n517_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(w_next_0_4),
    .I3(ff_display_color_3_10) 
);
defparam n517_s0.INIT=16'h4F00;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(n552_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n552_s0.INIT=16'h44F0;
  LUT3 n553_s0 (
    .F(n553_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n553_s0.INIT=8'hCA;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n554_s0.INIT=8'hCA;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(n555_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n555_s0.INIT=16'h44F0;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(ff_display_color[3]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n556_s0.INIT=8'h3A;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_display_color[2]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n557_s0.INIT=8'h3A;
  LUT4 n558_s0 (
    .F(n558_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n558_s0.INIT=16'h88F0;
  LUT2 n559_s1 (
    .F(n559_4),
    .I0(n559_5),
    .I1(ff_display_color[0]) 
);
defparam n559_s1.INIT=4'hE;
  LUT4 n591_s0 (
    .F(n591_3),
    .I0(n2017_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2017_5) 
);
defparam n591_s0.INIT=16'h0700;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(n616_4),
    .I1(ff_yjk_r[4]),
    .I2(n616_5) 
);
defparam n616_s0.INIT=8'h0D;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_6),
    .I1(ff_yjk_r[3]),
    .I2(n616_4) 
);
defparam n617_s0.INIT=8'hC5;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_6),
    .I1(ff_yjk_r[2]),
    .I2(n616_4) 
);
defparam n618_s0.INIT=8'hC5;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(n616_4),
    .I1(ff_yjk_r[1]),
    .I2(n616_5) 
);
defparam n619_s0.INIT=8'h0D;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(n617_6),
    .I1(ff_yjk_r[0]),
    .I2(n616_4) 
);
defparam n620_s0.INIT=8'hC5;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(n618_6),
    .I1(ff_yjk_r[4]),
    .I2(n616_4) 
);
defparam n621_s0.INIT=8'hC5;
  LUT4 n622_s0 (
    .F(n622_3),
    .I0(n617_6),
    .I1(n618_6),
    .I2(n616_5),
    .I3(n622_6) 
);
defparam n622_s0.INIT=16'h001F;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(ff_yjk_r[2]),
    .I1(n623_4),
    .I2(n616_4) 
);
defparam n623_s0.INIT=8'hAC;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(n616_4),
    .I1(ff_yjk_g[4]),
    .I2(n624_4) 
);
defparam n624_s0.INIT=8'h0D;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(n625_6),
    .I1(ff_yjk_g[3]),
    .I2(n616_4) 
);
defparam n625_s0.INIT=8'hC5;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(n626_6),
    .I1(ff_yjk_g[2]),
    .I2(n616_4) 
);
defparam n626_s0.INIT=8'hC5;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(n616_4),
    .I1(ff_yjk_g[1]),
    .I2(n624_4) 
);
defparam n627_s0.INIT=8'h0D;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(n625_6),
    .I1(ff_yjk_g[0]),
    .I2(n616_4) 
);
defparam n628_s0.INIT=8'hC5;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n626_6),
    .I1(ff_yjk_g[4]),
    .I2(n616_4) 
);
defparam n629_s0.INIT=8'hC5;
  LUT4 n630_s0 (
    .F(n630_3),
    .I0(n625_6),
    .I1(n626_6),
    .I2(n624_4),
    .I3(n630_6) 
);
defparam n630_s0.INIT=16'h001F;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(ff_yjk_g[2]),
    .I1(n631_4),
    .I2(n616_4) 
);
defparam n631_s0.INIT=8'hAC;
  LUT4 n695_s0 (
    .F(n695_3),
    .I0(n695_9),
    .I1(n695_7),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n695_s0.INIT=16'hF0EE;
  LUT4 n696_s0 (
    .F(n696_3),
    .I0(n696_9),
    .I1(n696_7),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n696_s0.INIT=16'hF0EE;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n695_7),
    .I1(n697_6),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n697_s0.INIT=16'hF0EE;
  LUT4 n698_s0 (
    .F(n698_3),
    .I0(n695_9),
    .I1(n696_7),
    .I2(ff_yjk_b[1]),
    .I3(n616_4) 
);
defparam n698_s0.INIT=16'hF0EE;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n695_7),
    .I1(n696_9),
    .I2(ff_yjk_b[0]),
    .I3(n616_4) 
);
defparam n699_s0.INIT=16'hF0EE;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n696_7),
    .I1(n697_6),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n700_s0.INIT=16'hF0EE;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n701_4),
    .I1(n695_7),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n702_4),
    .I1(n696_7),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n702_s0.INIT=16'hF0EE;
  LUT4 n512_s1 (
    .F(n512_6),
    .I0(ff_display_color_delay3[4]),
    .I1(n512_7),
    .I2(n512_8),
    .I3(n512_11) 
);
defparam n512_s1.INIT=16'h00F8;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(ff_display_color_delay3[5]),
    .I1(n512_7),
    .I2(n511_7),
    .I3(n512_11) 
);
defparam n511_s1.INIT=16'h00F8;
  LUT4 n510_s1 (
    .F(n510_6),
    .I0(ff_display_color_delay3[6]),
    .I1(n512_7),
    .I2(n510_7),
    .I3(n512_11) 
);
defparam n510_s1.INIT=16'h00F8;
  LUT4 n509_s1 (
    .F(n509_6),
    .I0(ff_display_color_delay3[7]),
    .I1(n512_7),
    .I2(n509_7),
    .I3(n512_11) 
);
defparam n509_s1.INIT=16'h00F8;
  LUT3 n331_s1 (
    .F(n331_6),
    .I0(n331_7),
    .I1(n289_2),
    .I2(n288_2) 
);
defparam n331_s1.INIT=8'h7D;
  LUT4 n330_s1 (
    .F(n330_6),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n331_7),
    .I3(n287_2) 
);
defparam n330_s1.INIT=16'h7F8F;
  LUT3 n329_s1 (
    .F(n329_6),
    .I0(n331_7),
    .I1(n286_2),
    .I2(n329_7) 
);
defparam n329_s1.INIT=8'h7D;
  LUT3 n328_s1 (
    .F(n328_6),
    .I0(n331_7),
    .I1(n328_7),
    .I2(n285_2) 
);
defparam n328_s1.INIT=8'h7D;
  LUT4 n327_s1 (
    .F(n327_6),
    .I0(n285_2),
    .I1(n328_7),
    .I2(n283_2),
    .I3(n284_2) 
);
defparam n327_s1.INIT=16'h7FF8;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n321_s1.INIT=4'hE;
  LUT2 n320_s1 (
    .F(n320_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n320_s1.INIT=4'hE;
  LUT2 n319_s1 (
    .F(n319_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n319_s1.INIT=4'hE;
  LUT2 n318_s1 (
    .F(n318_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n318_s1.INIT=4'hE;
  LUT2 n317_s1 (
    .F(n317_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n317_s1.INIT=4'hE;
  LUT2 n311_s1 (
    .F(n311_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n311_s1.INIT=4'hE;
  LUT2 n310_s1 (
    .F(n310_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n310_s1.INIT=4'hE;
  LUT2 n309_s1 (
    .F(n309_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n309_s1.INIT=4'hE;
  LUT2 n308_s1 (
    .F(n308_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n308_s1.INIT=4'hE;
  LUT2 n307_s1 (
    .F(n307_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n307_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n68_s1.INIT=8'hAC;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n69_s1.INIT=8'hAC;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n70_s1.INIT=8'hAC;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n71_s1.INIT=8'hAC;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n72_s1.INIT=8'h35;
  LUT4 n496_s1 (
    .F(n496_4),
    .I0(n496_21),
    .I1(n496_6),
    .I2(n496_19),
    .I3(n496_23) 
);
defparam n496_s1.INIT=16'h00F2;
  LUT4 n496_s2 (
    .F(n496_5),
    .I0(n496_11),
    .I1(n496_17),
    .I2(n496_23),
    .I3(n1484_11) 
);
defparam n496_s2.INIT=16'hF400;
  LUT3 n496_s3 (
    .F(n496_6),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n496_s3.INIT=8'h35;
  LUT4 n496_s4 (
    .F(n496_7),
    .I0(n496_13),
    .I1(n122_4),
    .I2(ff_next_vram1_7_9),
    .I3(w_screen_mode_3_3) 
);
defparam n496_s4.INIT=16'h0007;
  LUT3 n497_s1 (
    .F(n497_4),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(reg_backdrop_color[2]) 
);
defparam n497_s1.INIT=8'h07;
  LUT3 n497_s2 (
    .F(n497_5),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n497_s2.INIT=8'h35;
  LUT4 n497_s3 (
    .F(n497_6),
    .I0(reg_backdrop_color[2]),
    .I1(n497_7),
    .I2(n497_8),
    .I3(n496_23) 
);
defparam n497_s3.INIT=16'hA8CF;
  LUT4 n498_s2 (
    .F(n498_5),
    .I0(n498_8),
    .I1(n498_9),
    .I2(w_next_0_4),
    .I3(w_next_1_8) 
);
defparam n498_s2.INIT=16'h0305;
  LUT4 n498_s3 (
    .F(n498_6),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram1_7_9),
    .I2(n496_13),
    .I3(n122_4) 
);
defparam n498_s3.INIT=16'h0100;
  LUT4 n498_s4 (
    .F(n498_7),
    .I0(n122_4),
    .I1(n498_8),
    .I2(n498_10),
    .I3(n496_7) 
);
defparam n498_s4.INIT=16'hEE0F;
  LUT4 n499_s1 (
    .F(n499_4),
    .I0(n499_6),
    .I1(n499_7),
    .I2(reg_backdrop_color[0]),
    .I3(w_next_0_4) 
);
defparam n499_s1.INIT=16'hF0EE;
  LUT4 n499_s2 (
    .F(n499_5),
    .I0(n499_8),
    .I1(n499_9),
    .I2(n499_10),
    .I3(n496_7) 
);
defparam n499_s2.INIT=16'h7033;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n552_s1.INIT=8'h0E;
  LUT4 n555_s1 (
    .F(n555_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n555_s1.INIT=16'h00EF;
  LUT4 n559_s2 (
    .F(n559_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n559_s2.INIT=16'h1000;
  LUT3 n616_s1 (
    .F(n616_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n616_s1.INIT=8'h70;
  LUT4 n616_s2 (
    .F(n616_5),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n616_s2.INIT=16'h0503;
  LUT3 n623_s1 (
    .F(n623_4),
    .I0(n616_5),
    .I1(n617_6),
    .I2(n618_6) 
);
defparam n623_s1.INIT=8'h3D;
  LUT4 n624_s1 (
    .F(n624_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n624_s1.INIT=16'h0503;
  LUT3 n631_s1 (
    .F(n631_4),
    .I0(n624_4),
    .I1(n625_6),
    .I2(n626_6) 
);
defparam n631_s1.INIT=8'h3D;
  LUT4 n701_s1 (
    .F(n701_4),
    .I0(w_display_b16[1]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[2]),
    .I3(w_next_0_4) 
);
defparam n701_s1.INIT=16'h00F8;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4),
    .I3(w_display_b16[0]) 
);
defparam n702_s1.INIT=16'h0B0C;
  LUT4 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n285_2),
    .I1(n284_2),
    .I2(n283_2),
    .I3(n328_7) 
);
defparam w_b_4_s2.INIT=16'h8000;
  LUT2 n512_s2 (
    .F(n512_7),
    .I0(reg_yjk_mode),
    .I1(ff_display_color_delay3[8]) 
);
defparam n512_s2.INIT=4'h8;
  LUT4 n512_s3 (
    .F(n512_8),
    .I0(ff_display_color_delay0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n512_s3.INIT=16'h0A0C;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_display_color_delay0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n511_s2.INIT=16'h0A0C;
  LUT4 n510_s2 (
    .F(n510_7),
    .I0(ff_display_color_delay0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n510_s2.INIT=16'h0A0C;
  LUT4 n509_s2 (
    .F(n509_7),
    .I0(ff_display_color_delay0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n509_s2.INIT=16'h0A0C;
  LUT4 n331_s2 (
    .F(n331_7),
    .I0(n285_2),
    .I1(n284_2),
    .I2(n328_7),
    .I3(n283_2) 
);
defparam n331_s2.INIT=16'h807F;
  LUT3 n329_s2 (
    .F(n329_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2) 
);
defparam n329_s2.INIT=8'h80;
  LUT4 n328_s2 (
    .F(n328_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2),
    .I3(n286_2) 
);
defparam n328_s2.INIT=16'h8000;
  LUT4 n496_s8 (
    .F(n496_11),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n496_14),
    .I3(w_sprite_display_color_en) 
);
defparam n496_s8.INIT=16'hEF00;
  LUT4 n496_s10 (
    .F(n496_13),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode),
    .I3(w_next_0_4) 
);
defparam n496_s10.INIT=16'hCA00;
  LUT4 n497_s4 (
    .F(n497_7),
    .I0(w_next_1_8),
    .I1(n496_17),
    .I2(n497_5),
    .I3(n496_21) 
);
defparam n497_s4.INIT=16'h4F00;
  LUT4 n497_s5 (
    .F(n497_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color_en),
    .I2(n496_23),
    .I3(w_next_1_8) 
);
defparam n497_s5.INIT=16'h0FF7;
  LUT4 n498_s5 (
    .F(n498_8),
    .I0(n498_11),
    .I1(n498_10),
    .I2(w_sprite_display_color[1]),
    .I3(n496_11) 
);
defparam n498_s5.INIT=16'hF0BB;
  LUT4 n498_s6 (
    .F(n498_9),
    .I0(n498_12),
    .I1(n498_10),
    .I2(w_sprite_display_color[3]),
    .I3(n496_11) 
);
defparam n498_s6.INIT=16'hF0BB;
  LUT3 n498_s7 (
    .F(n498_10),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n498_s7.INIT=8'h35;
  LUT4 n499_s3 (
    .F(n499_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(w_next_1_8),
    .I3(w_sprite_display_color_en) 
);
defparam n499_s3.INIT=16'hAC00;
  LUT4 n499_s4 (
    .F(n499_7),
    .I0(n499_13),
    .I1(n496_17),
    .I2(n499_9),
    .I3(n496_11) 
);
defparam n499_s4.INIT=16'h004F;
  LUT3 n499_s5 (
    .F(n499_8),
    .I0(n496_17),
    .I1(reg_backdrop_color[0]),
    .I2(n496_11) 
);
defparam n499_s5.INIT=8'h07;
  LUT3 n499_s6 (
    .F(n499_9),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n499_s6.INIT=8'h35;
  LUT3 n499_s7 (
    .F(n499_10),
    .I0(n496_11),
    .I1(w_sprite_display_color[0]),
    .I2(n122_4) 
);
defparam n499_s7.INIT=8'h0D;
  LUT3 n496_s11 (
    .F(n496_14),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n496_s11.INIT=8'h01;
  LUT4 n496_s12 (
    .F(n496_15),
    .I0(reg_color0_opaque),
    .I1(n496_6),
    .I2(n497_5),
    .I3(n499_9) 
);
defparam n496_s12.INIT=16'h4000;
  LUT2 n498_s8 (
    .F(n498_11),
    .I0(reg_backdrop_color[1]),
    .I1(n496_15) 
);
defparam n498_s8.INIT=4'h8;
  LUT2 n498_s9 (
    .F(n498_12),
    .I0(reg_backdrop_color[3]),
    .I1(n496_15) 
);
defparam n498_s9.INIT=4'h8;
  LUT4 n496_s13 (
    .F(n496_17),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode),
    .I3(n496_15) 
);
defparam n496_s13.INIT=16'h3500;
  LUT4 ff_display_color_3_s4 (
    .F(ff_display_color_3_10),
    .I0(w_screen_mode_3_3),
    .I1(n2017_6),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n66_3) 
);
defparam ff_display_color_3_s4.INIT=16'hEF00;
  LUT4 n339_s2 (
    .F(n339_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n339_s2.INIT=16'h0100;
  LUT4 n94_s3 (
    .F(n94_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n94_s3.INIT=16'h0001;
  LUT4 n122_s0 (
    .F(n122_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n122_s0.INIT=16'h0001;
  LUT4 n499_s9 (
    .F(n499_13),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(n2017_6) 
);
defparam n499_s9.INIT=16'h5355;
  LUT4 n496_s14 (
    .F(n496_19),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(w_sprite_display_color_en),
    .I3(w_sprite_display_color[3]) 
);
defparam n496_s14.INIT=16'hB000;
  LUT4 n496_s15 (
    .F(n496_21),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(n122_4),
    .I3(n496_11) 
);
defparam n496_s15.INIT=16'h00FB;
  LUT4 n630_s2 (
    .F(n630_6),
    .I0(ff_yjk_g[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n630_s2.INIT=16'h1500;
  LUT4 n622_s2 (
    .F(n622_6),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n622_s2.INIT=16'h1500;
  LUT3 n496_s16 (
    .F(n496_23),
    .I0(n122_4),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n496_s16.INIT=8'h80;
  LUT3 n512_s5 (
    .F(n512_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_display_color_3_10) 
);
defparam n512_s5.INIT=8'h70;
  LUT3 n697_s2 (
    .F(n697_6),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[0]) 
);
defparam n697_s2.INIT=8'h70;
  LUT3 n696_s3 (
    .F(n696_7),
    .I0(ff_display_color256[0]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n696_s3.INIT=8'h80;
  LUT3 n696_s4 (
    .F(n696_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[1]) 
);
defparam n696_s4.INIT=8'h70;
  LUT3 n695_s3 (
    .F(n695_7),
    .I0(ff_display_color256[1]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n695_s3.INIT=8'h80;
  LUT3 n695_s4 (
    .F(n695_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[2]) 
);
defparam n695_s4.INIT=8'h70;
  LUT4 n626_s2 (
    .F(n626_6),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n626_s2.INIT=16'h5333;
  LUT4 n625_s2 (
    .F(n625_6),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n625_s2.INIT=16'h5333;
  LUT4 n618_s2 (
    .F(n618_6),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n618_s2.INIT=16'h5333;
  LUT4 n617_s2 (
    .F(n617_6),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n617_s2.INIT=16'h5333;
  LUT3 n498_s10 (
    .F(n498_14),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n498_s10.INIT=8'h40;
  LUT4 n543_s2 (
    .F(n543_6),
    .I0(reg_yjk_mode),
    .I1(reg_screen_mode[3]),
    .I2(n553_30),
    .I3(n339_6) 
);
defparam n543_s2.INIT=16'h4000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n339_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n339_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT2 w_b_4_s3 (
    .F(w_b_4_7),
    .I0(w_b_4_8),
    .I1(n339_6) 
);
defparam w_b_4_s3.INIT=4'h8;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I2(n283_3),
    .I3(w_b_4_5) 
);
defparam w_b_4_s4.INIT=16'h9669;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n88_4),
    .CLK(clk85m),
    .CE(n66_3),
    .SET(n94_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n68_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n69_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n70_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n71_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n72_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n100_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n101_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n307_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n308_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n317_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n318_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n327_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n328_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n330_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n339_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n517_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n552_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n553_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n554_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n555_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n556_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n557_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n558_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n559_4),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n591_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n618_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n619_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n620_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n621_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n622_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n623_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n624_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n625_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n626_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n627_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n629_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n630_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n509_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n510_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n511_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n512_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n496_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n497_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n498_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n499_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n1333_19,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n1333_19;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_19) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_19),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13405_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13405_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13405_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13405_DIAREG_G[22]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13405_DIAREG_G[21]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13405_DIAREG_G[20]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13405_DIAREG_G[19]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13405_DIAREG_G[18]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13405_DIAREG_G[17]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13405_DIAREG_G[16]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13405_DIAREG_G[15]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13405_DIAREG_G[14]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13405_DIAREG_G[13]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13405_DIAREG_G[12]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13405_DIAREG_G[11]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13405_DIAREG_G[10]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13405_DIAREG_G[9]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13405_DIAREG_G[8]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13405_DIAREG_G[7]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13405_DIAREG_G[6]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13405_DIAREG_G[5]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13405_DIAREG_G[4]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13405_DIAREG_G[3]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13405_DIAREG_G[2]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13405_DIAREG_G[1]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13405_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13405_DIAREG_G[23]),
    .I2(ff_imem_13405_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[8]),
    .I1(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[2]),
    .I1(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_REDUCAREG_G_s (
    .Q(ff_imem_13405_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_0_s (
    .Q(ff_imem_13405_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_1_s (
    .Q(ff_imem_13405_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_2_s (
    .Q(ff_imem_13405_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_3_s (
    .Q(ff_imem_13405_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_4_s (
    .Q(ff_imem_13405_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_5_s (
    .Q(ff_imem_13405_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_6_s (
    .Q(ff_imem_13405_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_7_s (
    .Q(ff_imem_13405_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_8_s (
    .Q(ff_imem_13405_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_9_s (
    .Q(ff_imem_13405_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_10_s (
    .Q(ff_imem_13405_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_11_s (
    .Q(ff_imem_13405_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_12_s (
    .Q(ff_imem_13405_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_13_s (
    .Q(ff_imem_13405_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_14_s (
    .Q(ff_imem_13405_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_15_s (
    .Q(ff_imem_13405_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_16_s (
    .Q(ff_imem_13405_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_17_s (
    .Q(ff_imem_13405_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_18_s (
    .Q(ff_imem_13405_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_19_s (
    .Q(ff_imem_13405_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_20_s (
    .Q(ff_imem_13405_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_21_s (
    .Q(ff_imem_13405_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_22_s (
    .Q(ff_imem_13405_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13405_DIAREG_G_23_s (
    .Q(ff_imem_13405_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13405_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13405_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13506_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13405_DIAREG_G[22]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13405_DIAREG_G[21]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13405_DIAREG_G[20]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13405_DIAREG_G[19]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13405_DIAREG_G[18]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13405_DIAREG_G[17]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13405_DIAREG_G[16]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13405_DIAREG_G[15]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13405_DIAREG_G[14]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13405_DIAREG_G[13]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13405_DIAREG_G[12]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13405_DIAREG_G[11]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13405_DIAREG_G[10]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13405_DIAREG_G[9]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13405_DIAREG_G[8]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13405_DIAREG_G[7]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13405_DIAREG_G[6]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13405_DIAREG_G[5]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13405_DIAREG_G[4]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13405_DIAREG_G[3]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13405_DIAREG_G[2]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13405_DIAREG_G[1]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13405_DIAREG_G[0]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13405_DIAREG_G[23]),
    .I2(ff_imem_13506_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[0]),
    .I1(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[3]),
    .I1(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13506_REDUCAREG_G_s (
    .Q(ff_imem_13506_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13405_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13405_DIAREG_G(ff_imem_13405_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13405_DIAREG_G(ff_imem_13405_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n22_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire n103_9;
wire ff_h_en_12;
wire ff_v_en_8;
wire ff_v_en_9;
wire ff_x_position_r_9_11;
wire ff_x_position_r_9_12;
wire ff_x_position_r_9_14;
wire n22_10;
wire n41_10;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(n75_10),
    .I2(w_h_count_end_13),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(n103_7),
    .I3(n103_8) 
);
defparam n103_s3.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_h_count_end),
    .I2(n103_8) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_9),
    .I1(n22_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(n216_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8),
    .I2(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=8'h14;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8),
    .I2(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8),
    .I2(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=8'h14;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n22_s2 (
    .F(n22_7),
    .I0(n22_10),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_h_en_9) 
);
defparam n22_s2.INIT=16'h7FFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT2 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam n103_s4.INIT=4'h4;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n103_9),
    .I3(w_v_count[0]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h4000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_x_position_r_9_11),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_14),
    .I3(n75_11) 
);
defparam ff_x_position_r_9_s4.INIT=16'h8000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_12) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam n103_s6.INIT=8'h01;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]) 
);
defparam ff_v_en_s4.INIT=4'h1;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[6]) 
);
defparam ff_v_en_s5.INIT=16'h0001;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s6.INIT=16'h4000;
  LUT2 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_12),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s7.INIT=4'h8;
  LUT4 ff_x_position_r_9_s8 (
    .F(ff_x_position_r_9_14),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s8.INIT=16'h007F;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[4]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h1000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s8 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s8.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n964_35;
wire n1061_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n553_30;
wire w_screen_mode_3_3;
wire n2017_4;
wire n2017_5;
wire n835_23;
wire ff_next_vram1_7_9;
wire n2017_6;
wire n1484_11;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1333_19;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1195_7;
wire ff_sprite_collision_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_next_0_4;
wire w_next_1_8;
wire n1836_99;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n185_5;
wire n369_8;
wire ff_vram_wdata_mask_3_7;
wire n339_6;
wire n122_4;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n1195_7(n1195_7),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n185_5(n185_5),
    .ff_v_active_8(ff_v_active_8),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n964_35(n964_35),
    .n1061_20(n1061_20),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .n122_4(n122_4),
    .reg_display_on(reg_display_on),
    .reg_left_mask(reg_left_mask),
    .n1836_99(n1836_99),
    .w_next_1_8(w_next_1_8),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n964_35(n964_35),
    .n1061_20(n1061_20),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n553_30(n553_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2017_4(n2017_4),
    .n2017_5(n2017_5),
    .n835_23(n835_23),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .n2017_6(n2017_6),
    .n1484_11(n1484_11),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_19(n1333_19),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1195_7(n1195_7),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1680_4(n1680_4),
    .n553_30(n553_30),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1061_20(n1061_20),
    .n2017_6(n2017_6),
    .n835_23(n835_23),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n369_8(n369_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_next_0_4(w_next_0_4),
    .w_next_1_8(w_next_1_8),
    .n1836_99(n1836_99),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n339_6(n339_6),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n553_30(n553_30),
    .w_pulse1(w_pulse1),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n185_5(n185_5),
    .n369_8(n369_8),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_next_0_4(w_next_0_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2017_4(n2017_4),
    .n2017_5(n2017_5),
    .w_palette_valid(w_palette_valid),
    .n1484_11(n1484_11),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .w_next_1_8(w_next_1_8),
    .reg_color0_opaque(reg_color0_opaque),
    .n2017_6(n2017_6),
    .n553_30(n553_30),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .n339_6(n339_6),
    .n122_4(n122_4),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n1333_19(n1333_19),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
DVPitXC7v+0e7haccm3rnI2PD8x8EtF3u8fc6KFCbDuauiaNYgFHKQ8P7BSUG2CePE3SqMxs6dtV
ssH5Puac5zgkwJKJFMg8GF6rbJkWmDt7xDT3nnAbgE8wFSWr2Js6X02AdYL1iC99daiNZGcjArng
HvyB4AyoWco4Mx8ozxzGVPZUkh23IJD2lvSU5wOL8ThP1IpSQVs+bEYZKXIZaLl7cK+E8Nv9f4vN
rOone5xob0y3w30jXz6Qd3XloD+ZAXF1rOhEE8eZFb4+5QgjB+M6k9r/eaY2XwQ0Zvj7kEqYRpwp
LvG5LVTcL9FuPWliAnKcGkYz8v1lSxMzXWGxQQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
9m2iJ1rtXoTW/to/VbF3iOKjmhN3jBhE5XeXh+nbEddOexmgSB7wmKWKOgsnpfMjz7YzbSkAKUfT
5sskiFmwKx1rb6NA7sEymE4t1RO5e1TaVPdq35MyE304vRl7NmIEGT2XPev0I1XfIVkJzX6u6tl0
3r+3GluJVHPN/+Lx+LPesHnR3xBeHj8nigUuRKaxz28BSPx2vXCA8odXrMVlBIcSKzRJbwB+eHhP
yhnkOQFnsRLoihbybgbp4J9UHvD9dFJt4i6dR5Ag2yjeDxeIJRs7mvqbBWgdP88S4cQQM8cjm3XV
02n8itNmI7MDbhbtjKAECM2NSN448xy07rDIbdj92HPJJ3hWcr+Hz8KTgZXwujr1MTGSl0YJ7Zhj
39LUT4nhzWoigRea8++O9L/WESEjQ2vj/KKX+1T0rTcZpUPoT1fY0bd82+6KMN9mhAKPpXDeLRbl
ZUSBgkC3xdNnLp0HRCFAi3K5xeTxQa7H4AR7pwUgD28IK70BJO6jDxorexM/pJZrSqKDnv5Ft3m7
1TE9EjN1nmnKjRw2m6eC245dpDLbKjkjD30OdiGu47oNMAUj+hZOoFM/0eYuhnYPdfUXoFvmtzm1
fDpCnkwG9aAMcCkDYjkpUxKHkKQ+oZMlaFR8rycl4tG+DkUq9t7hqo8gfAMXb9Lc58XzHL+hwh4z
1EWFQPvyTj44fU42QWhSAdNNz3qVR5s3Xp0RE4sw9FA4XuNyhmmJeTjc/mNkmxQUR3gymtmzkfC8
OhU4GDRqehvk0R8g40T2vkhASvFA0XoB51pEieevGlcLZD+F0/ZZOW13g7gEDG1fIQZC9ZSk49oY
rcgeRjgI1Q6W3+sPo6agZRLjvo4TBPCwsN8AHlTWWHijbvZcTKJapGbIEmiVGJsvkZDhUJL3O5yR
4gzk9uiJVbBfrarPfrju11/sMZrQArX+1NBNKhcg81Zxsv1FVXcPUG2vBfKjExNTXeLmZeaUoy5M
FMbW5CXJ2ZEut2eCqwIlxqQskE8qjHR1TUitLyhaWQXRj5oGDhjj9vStYdO+d63u9mUcTik3z3Qo
AXbefYG3vSIExqSQRSCAY54LILZ3Mp0RvnFQ81pl0EsxrsxXpoPK6CdXHG0Ar30H0CZOlbX4zZOJ
5gy44x14d4lsfL6NktuglMHgEIZGpknWjbBAGFswuBNahrTPYINEwBIve+iojVCUW+/EG/I3h9z8
Kf0V9N1HmkiMTPbolpbRz8FsNr+gvqBw7J98563sdBVXHC8PUAeAaJgvnmI2l+ds0BHd+1wWRqZ4
26WR6EhaxKwxbYWBdq2hgaOdg9bL+aQ5zj9unhRz2giA6skQAzLo+dKZwJAHFIM75ge6ZabfjJC8
fRhz+eY1Dz4tvXrd4mMQ3Mp0C+nQry81pnyEcal77g+Ahdvk51qmLB/LYd6ku3mvC1p6R1eOrrYL
eDn07WELOnomlB8kEYldTZskMHlqZD3iBTmcW0Icr2wgcpvzFMQlje9KUtbRIav427ofKFWFvpqx
oibviCbH33n98M7KOMr3Qh+/owOSkShsOkotx/uuEiD3otCZlFs+6+GCOWOajhj47DhgnoofrbDj
I5hFMvVx8ybH6PZj8U2kGm2d4JOsspU6YIbQnPgeaUjUdtkR4NhN6GZ8nKpHIANQghaJb9XHih8f
YP9HrMI4uoYQ/edw2p5UwF4as9FhH5RVf3oaRPR0FurD5x6uRfQ/qNrh3lmQ3UTSPvRz0Lu/WpG7
oOzZyOdXc0QLer2KLrwEhsS+I+tYcrSvcSUNeZ9w6FqEqdWZauEisomoKNBMvwIZFG02Uk8kjKQo
GcK6wy1wa/nI47ggfkkD53sn1si5xD8D8xdzYxNpsFLIiW8ePoPv2P5xpJ6Jdk/5rjr8GEANmw41
VqepNNJg9W65usDNx5/5JxSyxCj6hM452BTuI+I/SL3GomC3QHVAgsMPQaOtn2c/zyyyS82nMInR
L02k3SOerA/vGcBq1cqVg+QssldLPa632JLIJtwScSa+uX3ZSQAuxJB4vii0JiZHmMQoVtDlzxk6
RgjupH5BklMXtAvYo6jqwuR9i5IW9p7HlYZqhZhveduP8MSSAJanJvTuyWiJBr45uKWJ+Ma1qQyf
d5ScDWk6mT3AeQ1EKpThsiLL4ZKbyXX0rOEDt6wHYh/9nUJFT5JDgdGgZYXxJbobXRPki7D6XsZS
OHL75BcxjFsR2kLEznGzLOlce7aUQOq1JxbEU7U+St3fBjARuDZNMahrD4D0j3FDx+4CRY1O1+H1
CAOiTCUntOkh7CuMivOpjVUdE0mvh6uP/pE66FWstJEmNdsHgC4FE52/lcrrFB8LQ/dgNf9IvoA5
UrA7YEgJxsy8rvmFlGpml8UA9vP7fZreb7idDenEccdtgfAk3pBeCq8d/cDOZ+ztvFi0HuplVAca
BxLYmXD6s+UBfwxNOeKxCtkldsbcSMCmxDc7T46b3JVVU9BcCTFzRXbU+tqopPrQwlnXpHBXO2Pk
5HQFj0MzweMYkpAYJsd4VBDLfrc1ZjREpKZTfroVWnvuCArCkaKpIco86owXLa+Zya3gCdTSPUdx
mbvkYDc4D6/wFPCRocRk9Ch1xG5CdBVHwlp1WIQZ6njMHAe04bsy5f+Kl+6EmaxvYxUyjZZYn1IJ
C2/z7eGyesOnHDkh+5IEfqlwtExo3W9zzOv1hhOBCZJQttDyV+eIix30jFxtdfWwk/LwLgXYGpfj
XejyRsEUATpd2aLwBj/R0GjnFW0T6YmrJvK5yBFXBjkGPUfzONTA0/xIkX7jCfetVpqm29a6UQbw
TzIhBwpP+40ng1djWbOpPb3l5FuYIVjl5hw84iiSdNje9wE5Zx+7aHmkXY36iAbSj8MqUnQ/Jnoi
wLIE06XLMwbz1zptdv6QWLAoDGtlJhjbirfcutZ0Hnt0pQGXpKrdoBW4EPFJLYd/lCG0kPQ4oULJ
zcP30ofr2U9AobQDWTUR7+wpwUOm0o3N1CerhkP/63kfhCU+OaTLglyrJ3wxUpBtEf7yQE5lAD88
41+2zZkjLF+6p2qY4Wcq0HSci+/jDQFvsPxKo0eDiZ49/vdztr62DujEb0ezK8IzVW7lZ8xTV1YN
i0Uut4Yloe/5gvL/DqYfr58POHGGoxwOYJVIW2FQpSSggcCjKDrGTY7iodaNBH6ZsZtwhl5sW1tg
MyK6B4ua+vtKn06uATPKPEgKHFtjW6NJgxXxSoV/JSkzzi6UvQlZQWCtxLAR33wwXijljLDMsZza
dBsSBbU97PP8lP5M9QPjvUfpDYUtBNAyZ6qvDu5sUuE/r//xBC5hSZVB1uWt52hsUGtyp9B5yFDz
oVc4rjLYNKYHLPnjSrUvPpnJSIJjw9v5sJXCEeWcfBu+swsRBCElR+5vN65D6+mlrjxIGFuLXn4E
UdPAkQV074PEOArItfD4s5x9nsWZ2DS4by544XgzsB1/89RirMk2BvuRCDAEVlWKLCEh7s19SQE5
4nGn/oV17mkHZkSiwTjaC6dVK24k+FoQerAp44OYxO8hfHzFQMSS9iPsmV1ROpb4KFfd2Iy7yEmg
QKggm0Wbaxsl4RM2bqCnvvBywhvVy8mJabcr8wR6PWxgz/VUHFTTM0J0ZLujfZkNb0DgCb4zwJZ3
6z/RYbejwGdixkeT9U0CCJ4V3zXTAzFbf+DOiMHDAguQfKu2QxYY3GlU99qkeE5vCl5/MtwBl2ad
RL2G6fSgbuUKRzS0ZoOJUhet1iqreM6wXRdShDdo3MaKk1CEVWVUHFZOmy/xGewqo9yBhHeNiEDn
lj/0JPBdgRblO5u5HmQkT4NYVRo4xcWriBaUJ7wFfqRCkXUf1eC/qp90FN9JXFLunjvARx3PrpGH
TyMx2mcXJzA54QMz/ED6B396TX01NCuGGkg8NVGYp1oYlptvvaQ2DCQ/1jDEeB/d2U+nIuNksE7X
yCIP7AuUTU0RG6VC1SzJBSguWi8hNPeBZzYjQS/zix9fIP0U+meK2X8tYdeLmydCwibCvWdHLBn0
EZDg4sIhPZ6Cd4OER5doeJZx5BIL16RU6ELMb8/uccBDCTrsjDrLeYRLx2U9q/2+pQlfqDbfwq5H
bz6J79LLaFmn+c9fxyc2Ls/BOGJKpqVNdIUUKemVcUC9a2DD1DS/NEHDWdMtGqNi5XwzXAiAVAa8
Uo190RPN+OLobSWXkkBjoKti3RDbNI9qRELegT/WcZPVO5PbtlXNVcRe11dXkRHEPGt3qQeLmQ9/
ryFb5m3aTxmJlFCQ7ABsndQjXHf2UKgAUFoU7pX//0dcTAfez5q4JYWJwH4zovthSNPEfK+ExUKV
+MoAqPc1UIhcKwWtJggkG36/fvmFJNtEPoH7tfibF2cLgbGUsaE6y/iNYg+dRSHwvjtPzU7ab5Tl
h4YvNwss9vLigarZwkZYIyCCcvwzyet0zseYIgDXUjAdlODdUBrgZCbWTZfsVhbqhwOPDW2LvtAH
eu6XR7BVk7f1h8xM9vICDjKQYgpL4FjLodG2nQt5a0CP6Gwrwsy+fBuD0b3+HQLQNnA47cZfbvnr
LESOHdu8DOiSVx8aaVjTV9Rb4qiMM1MZ2SURFQkTaOy7Q0bxkzYM/a/4o4CUfC+wX15mfEweY8TO
Bx5426Y4N2pOoS5500Q9oH7XHiEDqhH5KsqzxrMU8G9m3pqRd2IfP2478Bi0r7iBsfQwfzwRygKS
fOBh1Q1fc/20H4/BX0avt5ZWBITzgULMFHl4IHh/Z9ruB0m35CQIYL8DwNUuBuYHZdDwbfJhBnxr
USBOXinRQ6KhbqTKPwAfWhw6jrPCwayqDsUGdVGAH7pCMzGOU0Lpl3PZhmEXD54iSHfLs5AffDJg
BLBQazNfH32LsKXexieDXfoanU1/dq1aZ8q1irkX/C+8l7w9LTJE+Oo4xMMmc1y/FpmwpMKumIVU
81yI/VmUrlEJAsFGdTqy1nQC+42WjfWJ8c3AyCMHtlV6wiStfg3fy9T+JYV5+8R0Wj6k3f6BiQMY
kXNTHZOr5JbZtR3BS6yOeI0zY56BkIlcbFD7Vd/Oheo+B3avPbt3H2+mjCuJSHjSdIG5k2gnOwo5
VIRv5bdWwwb/0ilBNsE1wTUVqYEaUxVXjfG83S9o825frMr7mujhYMc74erghcXPaSJIrifVFny0
WujwF0yfY/ONsTaPy9tJ7FmS2XShDnWunM+5zciLWEAofLPa9WIcXjQM7nkDhDqEUoWQ9mXVV6+r
pR9xHxO/7uvS4nsXBxcBGnPXLYUgKj5zx57GYtEH/tVUOmpId8ICMKdgd+6rweTPXwmh6KFxdfEt
TdI5dr60PiT1a2mSUaw8PxFhwwVMAaL3//gOuiIxeU9Kq53KCuEZC6TKdNMGUieY5+WW6cWg5vDL
ZV5mtv2b/fZmi4BreSEnAddeY9TkWn5Yg46vMkQwf5SbB3Wn5GEqi3nJBMKZ2Xb/iK6WjUeBEVEg
z3/lpI1ZaC/Pk5eDo4dyfyRfRrqftJydpc6R2O27AageefTbggVtFhxpY1HwcufohGSx0ebBFQfi
fsVtO7EN0E3soDzEnX6AIHFFfrORKDtvEzSOJZ9FPGIeaJGALapY5xny8s/fpzNu9I0Yn4/h3tn2
DFE/QoewVzmcue8K2ClOmUsFMWK6daP3A/EyCrj7vIyXUkreUE6916n3uEWXEZfiUWmDiVp1pInt
O5d3pHwLm9qYr50IHo1eTa9QCcjJYhEv6hrcRTUpJD/+ROYXFqvpbqT2hhwEI2nfTSa1ZAEtrv4j
89f/cffsD/blVPVpFjCe1gkULv9mrBVXyBO+NiXyaz+tpRC+f9vEbqdMORZz1BI5FhP/TB1cxtPO
oAnhMOxH0IB6m0jdrzCSvsVX4XiAEnMWXRxolN7VaDw3pLCQMphGwtnMDl3MZH3wOyjV5sKM7y6O
xfEd5utbrg/Xwd+f9bT1caXgQb6a8UAkwyfEWR0ToiPALzeVLAnmzZAJYMgny0JS6osnuEMSN4aK
FotGePgyLSjcu1NyjpzujmF20S6kQ/9HM3yxRmIHok6CNtNVtpfyD92F0Vp6uX1ro0J9NE3SlNHB
9qVGfJTSi0Bnsnroyuc3ImqHa9ZSJgambiDBj7J2pwaQgFFGGvZZMgOnOnqLz0/4gKVTvJaUzBs6
ZPqdgDRAcI7tdwPAahaRPCjND0MTllkqQQaYQdeL4QZKimPdzIx34TCp1lbj57BPqjgFdJRBiA5g
NrQDqVZJRf/Bgda8WAlQpnEAo8DAbQuVHTFSLp7xhwQSGDIO24X2p/KVw1EGyiF+ziRjtqWqvTgG
UPxSr6FnCHRXalzOCX8ALKJXmJGphuodYBM41EYaKE1i/XcahuUtLGlpCKUse5TprIlaAny/YxGQ
JJkVYxMFTiNDmr4GagspLz05p4h/2bRTKHT14315M80CAakRsnHrqnUeIhrx1vVnpex2WVdRpenz
LA68AUb1OswOf8YKxU3e3ARW3pwucqz6Vf5pDa8nK9vVI9pxs+sozfJrcqYzovlaH/00JeZBavoc
/7TgGQmAfGAvHgBrBSNtD1Y/KG5+CYwd6Kg22MSdRTx+I/jt3geOhixKakhRF7G4AzhM3eFWdc07
qUSw96CO0ASVVHqE2aoWbwCQZSfhbHOuoXDLDPWT5mJMOWg6SVYtlV03Z9AVssKcBVGRKfiIbClB
dJrS7pvEhXPwvVvode0lcOTkkFSYb6DobEWnXhD5TbKXSSuHbTHLDLQeQCoGY7vBT75tnem2I5gG
lI8ly2PGETGJqWL/vFPHV+kuEDnKaFmE2HQVRlU4oBhFG1EyFRFxl2I+I4RW93EH84FaLlt9rpXE
0bnC/u5bdix+ypYEY4SFUAFA9Eqtu8GDDgwKyIzAySk+HFKlwmkb4+rbg9nVbHiBE2KDWDbg0Xtg
7QLNM1uM5HOWDcf1/+ne65q2FVsrKnYcq+eSmTG++IjjtpRVLdxFUTcJQOeZHx5ITimoLTyy2VT6
kQ0ERcH86T8uqXhHaRVL8z6Br9CM+QYRETIxR9u5QgeqfLgkNGqhmyl3742bIvVCIeP2OULIZhIR
UygCabFmMbqayl6R6EY42dtLTWKLOEgGkbMODGvCFuSwoPeXZVww33Aw98IEutTALuSI8/Tq/5QJ
/RdT/ZcZfZo0RM5C+x3mvNBvbM0BVYgzvCA+YFz9FLIKgvOi45y5pT6ymzQ91BNqLhaxhBqLnzpl
3DVEVKRYA+5HzF6MRNSA91nKTq912t5fdmz69R7yEbw/I6LlfkA/trizrHEWy6GTcjZAiC1Wv9R2
WksN3eoR6kDuIOxlmdRW80GtH4xx8kOdKLA03n+bNjO7bH+v2ha0Lxjs8cHniHZWbwiu1I5FVv4W
LWVWMdxk7+rNa3mIqHKhAs2pqfC+eJfi6EB2i3FLLiZ+itZA68KNjF4mn6nCPCfbU7vdubrXC2He
zUosvmeGkkC4a/yDTn2HjCCpKIgMRYEUsHBYI9enVhM3fEaZXDyBhv2PQRfeByZ1qOJpP1gRIM8+
Bye6+Y5FTNCbzTfLT01EUMwTGghpoZRXncOiLabBIFb0y5DQCrl6iKre+FeS4w4b1CHaXJMPI761
t3x0fsEjYVKJZu13Ee044hy+xA27y8XOJAxd/vBOFjJQuWJ98j//qk18ug00tl0KCqVfUY7DVaZG
1iVRZhcGMBfTaUAEQ5aGOKFR694LM1fIJL2cCGew20UXgs/nW4p3hvVHT24Erjc7+sMJhZXqNqMc
C5OlJ0jpLlsHbp+r1mrBDoo9lrmidJqbEd98cskNkR5qZMdYnylj5SEzNcjd9jbwowqU0dywL2lG
nITl6/CtrMxVmsCMCGYfsCS3NxXuTsvWJ1nc9rTuOtfgKeim136UMPFVk0ogZW/GDNIEDWhHNrLw
3kNSJ6fnsVzHiyHLnwI1AYZKQ99ds3ME3//emVSSFI95Jr+iBqHO3gzWVWCpSBUnpIQP6IC0+1Bo
9BSrh+X27+/axROzQJ4Kd91n1I4hLdrb93DhCFXqI80UomXumL0HpCWr08Bdbocd8BVlYyA6wyyj
5FcY7cUH5bnrmg/WifOcLGGOZ+lwujl7pnCNydytfZQFV0sTgRdzn4RFk4t8juuQ9BN8gpTxbFA2
4Mqer5lxCmL7HkjlKVQhe6DhnJ8iuyszYV5VR2kws2glho4YGilKxkcbYShh6DzEXqwtwZdcmIqF
Mt6fla62DpMFohWJSNZANcP2+6fXDGkMqI5Ad+moNnFViyKI/Z4bAxA7wIYKwmyMf0tPSRa4OEYu
f2s+naqKOxK59rBtxfU3ceNdKml+S7SPiNYRptxRa+3uEZc6jZUHMLSPhnv0WUk1qfc9B6A4n7n/
JskvoSjDhtbtQEfAGiYti9SCNaIyekH29nmi23rkFH4GD5Gx07hLvLBNK2H64YaU7NEkfbFgYYJ7
7bQYvdFJ+myOb/wMT5Uv22eKwl4qfdXJMkS5ANbI7JuxAfglyzRggYgffrvVa1n8RtDjo5sEzdgI
Ci1BYsMxKjKxgQtVvSJDz1hROLBCVybTkjVBxlwTmO5i3oNVaMUQOfL0Kdk/hOLVzPTx8ka7neMA
r0vHECAFBdicNjIgAS1Er0w95ittdZ1q7wh1MejEhQKrkMcHuzBkZdzfruxDTaasIWTdkhP87ysH
KzWxe/IBRrY4KQTuCO/AO4EvNCPh1xOUTFofSQDGcUfdFL91rDcdFPT1tm/5lI5rWP7b/bdisw7w
5Vqq+kqXDche2L1hzJPTOkVhHlWTiANSSzoOAoMDGylpFiQvoyaoTWAn7lZsnS5FIaTpu3GzqF0v
gJjMNeE2C0VoZ4cEbRq0tyKcDT6w5WJshD2eQZU1j2G02z+ldlageL/txXsta8onI839PnHHStiS
OegJVjqCbWF85nz11aQ9Dc+xdeWeeMfnkkYNjxKi3wS+5DAH8MM/h05oHbKAdgkZmYgeQ8Ib9zL4
w8Xrq9c631JghIbay/sgml3V7Ngk0QdBVY6nSgBEeCBi4kmnlFonqSZ2pE9uCeKz2v/Sj8gWHVj/
b3v0lyup4dGRYfolJxUx93qY1BOM+L0GEyr4FjJ7rNomGy5Nig3S6Ecpgme8wME5KET9jvNFGC+4
MDPdFc3IQVMQvhu0gn1wgvEy7VXNJQFV3qy7q27Rsk8DaDiV5fVW4maMXFoLWGc4kvW5jN3prSuW
JNdrWI2Oz1WzL2Ei/mbpGtLzatWSsVIn6UIX7RYa5jskQw3lU8rmc0O0cJgsku/es8Y4V/8Ot14k
4ZjLA52bhob2JysEyVHjrCw4H9tz9tmE5lPo6g+KvlAbEMumEz3zzenBNdqBJg9vjCQ+1aEGwgxl
rDUpsscFmbkOQ2Ua74t4MXjCMjJ81WWvvjs2alJsREDHIQbcYCu/o5LItlgczKFH3XvY0spAnrff
2JE8iPAmQjXhriKQghGCbRq/3vAb247iEj4mtvKSoyONIFqVCK1R7QO9UvlnPyquQ4ixshmUFD/C
VftwIGH/ePeHkMNgj+OID9bYXcMzUYGrQm61d1cvYc5qdCGDZ4F8lBGWRcu7833OQwiwMx09HAHX
Ny0m9kL+7pRc0SJupqzcn0CJtr5dN6LKA5OtL005a08oXKLIAkNd+qiQ/bxATtB1zF8gQR2xbPtP
kXuw9FrWXEwrIa1ONTMOrwro3+SilxzD6dIqJ06ZlotzUludww6mX+3bw/dse/RqZzk64+t++r5y
FoJ4MasDtDKKJihSN85M3x0Fu5QlcVVgoxc+lvwhDK6AlRlfGnZvo3QsTQCQxCw5YsPPpWyB4Y2D
lXtIVZZwYdp7p9cpXUaoSy13LtjShZWDxEWmqG1AM1QsO0AQWnsVdkpYIAVz3LLJ58+9ia3VGae3
74CnDdUMiPkE7UIk/VCZT11Ea8Ovcl+lQMtt6XisIbGoaCFV3hGuh25rGgOIqdvv4hdM/Zu2zXsJ
HssPpS3IGlDP+CvvhO4bBLuDVxSzZ+6dlJqNvEHLOWG17B1w5Q81uGb+UlC+uiaZQOtj096Hh+MF
yd/6zeb5LotV2RDlswCDeefz3iTSLunn9lcuACoEZYHCTEvHXpfZSEXqSByNbNfd6zgXKgN7gZU0
zhCmRIkvKGeInSppmcyWzyJ9ZQ+II2RLSu4BfCSEgpznYTlc0Grd58lNztXB9dehekEHeZK0HEMS
G2x8fBcPaoCzYi6F8vyqMV9Jf52PYJt+GqGLnWHlyitkO1gnGHNWaIoRw9uRXsF1EGqrDodt6STD
h4EsbDy6q0J2gUw5ybqkVVmNRSyLXG+CG9DejnlEZI+fVRW359z9I23WeeO7wb8yfBAMxFghBUjT
JmgnmRJQaLkMQYNLK6ZMSf58fNRscPrNFJ12LxfKtc2b7eB6zZh916LYYqjkajJNWrSwSy+wRSIf
4umeeYAlMyikzwO94Hhq+1wPZUQmQaaAfIvnCt6Zg9jf/dCpWw2vbIlTH8qcmK0rLPcPfWioXCQY
U9fHfqaetTYnJx1/4MZ2wcLzLcrSNpFZQFMa+n+ZGCpdYJEaZMm4FrpA08NtdXvMNuzkDA6rHtxY
awhWAhfO+IJaHxTSG7sVSoTqO7ekTJbGUiOI+EtqZO0NOzvEyU8j+fq4wwQMDvgW24O9SZn/ijgQ
tGe6FGnMD2/EcfKPcZXq5j39BvsiU2K34F8LEY6aUnyTe4yWpWlJybFvat50bAvIR9VN4PIhXnu8
VTVPb2Ndyit6Vnri7Ko6ggYDSpaRWp6+xzZFx2/LrH0uKjmqeKBcjBqTY4t+zSf51ao2NRlf+79n
25AfOpdXZG3kzMxNz8kliNCXubklVYReJM3lEiYu/G/S8EkZqYdx6PUD6U79u7XZE3WURcr3gTX7
b/RX5Eq49/gUiO/hqcB/zvRD0GSq4MXFVS67XdSAsu7SD1glLRWx/clu8dxExEDjQmYAchlotw6W
dO7yqraq2L+Y4Hd0n83Sxca4EVrggdMV1WymYccelX32zAHFGkAMoi75Xy15dYsG5Bcp9UDpPsLD
Gp6TXeit2RHSPg+5+tuk8i2DLWQUVtwRd2OMKAtzs+n92PWcxqFVkJm6V+hM5z8uObDcmfSAAdh6
zgIxVppzcBlYL2VAKbPjBUuaRkAOT/nX6QCtpeMRZDv35/qY3CzcPIkXh6xrZB4qs1t9ffMGWlpi
5IZ/HLvKvwAaTG8HNunRgMJIHVmlYdnzaETq1IE8UfpqvsTV3NXe2nIHUON5OURh9XymALJXahXo
J9GwdabiI0L2xg0O4T2R49XyuIMKyY+8+8x5NNSbQJ4o/ObPVyeiWU0eDHNzJJaez752UYhr8Up1
yj6qjHVh6OfzVg3caFBGsK2C0bEnV+42bs1Gqp1yRVV0TaWC4P8b1Ak8UEzpWD/i99eAFJOHhTk8
ZC5vbxgLl8+K5ZRGlTCwo2r7/sR35WfgrStsIR5kEESgm2EiUeGsAIrWoBqDPoAuoyj7Vx509iDi
ebuAEHvr2Z53yyv8OzIZ6fVFMq4CWTr0JjNpKKJrEUsVJaKovfC/ZffiW4gTKQ40IbNLE6ldBSi2
SEvn713yDk9qcNEs0J6JkR1bD1wcR3WyLPkBXWU8rKqmoHz4ykAah+p7eyB/au2JFKWm9nGL+r9N
PPmkU2RSMH24rOzt7Waxq1jZHBtTqyRCVV69xNYisY6Sp8YOUMfqx5dwRIBHu4Ck3VivPwPO2mtD
A+iuQbCFXOEJepB/As40tU1D3UR87MiYXZLe+B8yA5qVXpgnUEpHf3qPdz3YVO6L227HSI2MbD7X
R0WGuJMAUPF/HtpjaiK6V538DUdMohXlCxKKmwUQnu32aGZgRfTtUXAuLGgQLpoW6kwSqgXevgDG
mO0x9OIAJAz35WgOTq0X6oWTDDS2KOve3+9vTQsltelRP3D3JIX7bOXDeq4geKexNcBuA2XgSLQo
tVN3b+1ljjPm2zoiwVnoFpub5gK6vMP3+Ob7sFHBBhRJFpGYnGjodtoZm2lo6g/SmzBZKpA89Tmu
0bxohPoFGPHoNG3qjhKBM/Mf+7SAss7E/f1l+xY8YADmw0mt4JVX7MKaCLmYfRA36l+uI13/x1R6
hFANBF/cWqNpPlHEi1XEExp+QX23wSUa1w8sBi/dL+UYOT3MbmaT/zJWRQj7o56RraUNM+/7iE75
Rx8OXGJHo9+aHW6XR4BCyxQ6/8exPH8MrryED5DKFRkxIfd81PmN7fjxXxTAzXORDOM05Bf17Bhb
iX78FRPD7GZAunMBoYaGNmeLgl0s4Qi4cHD/aIIy8FzNvz0rDKDO7Z9w3sffF/GjyAoJMTk4afrI
zaS8nH1em4YaJpILuiYD5BcCyAv8IkPVa2dYDNpNv/gnm0hrPQGkE7YWYxKNyLGMFqDf4Y+nH/DC
G4wk9igAPuwp4Dv6U8dPz6HsOOLl7NZctCSZQCwHa8I1h8lAo46qI+pd2OkTFjaKPyseyg98hY3C
sd08Aq/xH2hMDW45MipIVcdKk/4+bLhBIFdXHqGTxvimSu4Ib/KA2QLKq1OF2wVMG8A/klX1sm+6
Tb/x+kw3ogmB+/YWPiU7CKTpmnE6zWKHzWrCsGtvUR4SV0RiWa0dDllUkJWNdGfv64QH498EtGDw
m+V+OFzgahoObeb9RACE+1+dSkaaxN/nxaALGKMZ1Ts62NjeHDQ1qZxUWxkp8kFGkBNTE/CblQ6R
TBXcqpTpakVAFh2ITm2AzNJVSJbR/+X9TTLvwFR9KgxRCCibPgqVbH3MUym4CZNKy6OW0G6bmLCt
wyqsLagpfpTaLQXTYqkpUWJqSR3UNZRqkl5Tg1OUDJQxXpcqTu+czdxtkoY+8vLz6z5Rhw9+IC/N
H4yctIQLN07FASP1yk+ZNDi7C0sJG3+9QSd5V5GNjv8ffWmaHe1XxVUv5qGSVvf9VkJVgdHiPjtN
67jArtuaWwmO1WZizmPC96hxhX6tP0hnXWQCzlwZ+BG2bVPtmVRKPd4SPIErUb/w3s0qUt2yqf3C
YKNePV2iqoe3gBwaMW/G8bofGdKFIswk7gVaukuen4iHNdTl+RKykCyQ8bN4WFHVAPrCJPW2Pl+H
PvslxLYI/DpqTcDOdzBU891LZNyozCFBdkCUR10gwi4QlsWNP5pFvUpEkIr+NTFQlW2HnWeKDhRg
PlR0HT6Te+yC+u5va+d2dmTuOXyvGqvjlqJCZYigKlqxVe089iKfEwGeIT1v672ZvIh2qO2un3AC
O/uvKNqS57k+hRECnlW2+uP56YIDq5oaObopRYKooaq1L4vCGWh1iJfSjpmRiVc74hqOn1Sl9DKq
xUqmNSiiH8Cn05UdgTz/mRUeGSIcIQrp8LvRP1FFAC4k0hp90c2ql2TlHZTvNZeUyKH2sRrDDidq
8GYmRzO/IV86EtP6NcAbU+cHZWrQtKwePkXnIXpLtebAduZdxfUs3YQubk1N/KhuPElyBGxvmGod
RmPUPd4fh8Xet5GKIJRHU/35l9JLotsC2QMKP4yUZj0lnG/wL+/aBwhAIewpm9c/0oXl1pIPFux3
3yz8TGepm/Lr32BysLuk4YUCu3ZTvim2vzjrIVwA3s0s61/VsKBz188uUddkIMknky7h5apz47nJ
d27rdKqWBaEbY3rrMggMBJ64PV7IfIVXbO9TOr9u6bTImiYXL+A7lGKtE5viK3imwPtKqtnf0BtH
IbSnwbG5AMP6hoGhzkrzhVFIwKtOVIm3UAsuCUFN3ip37bci55SNx3wWG9o9lkiIhdrUfga5M6c/
rWN39/a7VSsTH0LeIKXkPdd7kZoYc+OE9FQyMEmC+Yq5xrhMoEbK0//Cqtr1VqNvc2QCmbi+1odJ
99H9GWOvQEDTf0s4YCPukuIk1Xr21BRAejuf7aN9kPHW6Z/A9nrXno3Zxsx75rtSTLjrT3wd9XAj
9hBEHv70QKYzYe8TA+kyVbc96p9UfEeMyeuDCY72MFAEK2ttCIiwvEKvuqj1llSbco6Ozz7lM3Tj
LhqRunfqYr9wvEUSrUW7TcOWhPxH/4YfDufdQ6vL8N18EfELWat4VmCk9U+ZmWsTyJdvGG5oY5F+
ZIWjyJ5Sd3i/borwJGdqBfuBsjQuRJTBobQ1TuGVMCvMLCPCMnfCR5Zbraq4v7TpWapeHAa4ctFl
WLeoCsJ1XWY/07TNy3HNgTOSbDcf/736oBrd+PhClUFEzaFoEdY9tWSH3M/bE5N2IbfKJ5/jp99U
jgIr1BSxBYThEAAAE6/C1VFgK7AcF6OAQJznvguXQp5Vm56tOeyx+dCMzFrEXXx2QXpZtUTrjJ5u
R+bMzzj3aOwLUrC57BUtirBmwFt3Haee5xgTDX0ODLA1Q13sa4te1Lk45Kg55tAQ2WvlOkxBJcr0
5nDxOE/ukvd0vROhDeNF7kk1/UIv4yrfx9TOKYq6YbdAuj9wz1A3x9vu2GGeqiEpuFH9GuoW6HoL
Uorb5X8iqBlqwAUg7sL+FFpd2eGOrDjp+Rvlv4hHJuxZi0Ydmi4doaAayVPWlMyzK55L0deftTFL
0cwRCQz/Lg3Hi2AuN0NIoZ5eZ8EeICzmwwy5T2rWf++RrHgV3f5Nqh8u7jQpvkgyK9wbrxfgcxLN
FY0Kjz89wiG7KPYzTM8JDy288coWqRLqFCBwUUjF0d0ebp60olfjy4lqGvXaSWenVcQtKt8V081z
IOTNintwSpBPZlo7d7TnWjsP8msWxiJE1wByBZ6hUS0gZGBHlIgDZCRXqg71npzJ47ezUKmFcc6y
uaZMwywdLtCV8tW4sPHZTt7GlHa7QAWo5Mjg94xyZhnVIL3avGDpFAzk1c9HBKqyyG3UqafUSBJE
srKtNwT6JPWkJihUGwM/HMXMvAGxEvw8mZpxtIINhtmg9PPPoU0SCc1NCcCe743PPGLxrFrhPp0u
BTqbionetuzk6rbnOztYSg4h7zATlvhS63B4l+TMY0lqYVtqJAUhULNEhoXniiHTGs3bQZKb3cdY
M00sLXLhNsur3ZIV2QExwbxLlyTnqu9FA5RKrDNfK9hJum922Bh6Yu2Q35/2J0GrjXq0TI8negZW
ZmtunsBEKYWYSJq9NOTaZvgq2pOpOi1ZDTsCzennC7es0XeK3GidiYq1M/yBtcE4Tsrjz1ostx6H
yfIXsXTJHJpHQXIZXLobseRGqwcbYN/61kKmzw6rinl6vGPE/ZnMAp9MRi0/wY5dp/a2d1Rb53q9
D0IWAYkuumC7Q/Id/JcEudbyg57C02h/styAEvZeHZ3bfoI1VqtitI1qgtH/ehMKKp5GW8PV0EWp
jvjqlNtWOYNz3MkKDtijJeooQPiMEyY9iosFnTFa5m1ud3SoHBiUWQvRlbAkdAZPdfrh/wRdt2m4
W3sRTmwAi0yhfYnhTWUaMz1BbOG+1FPBombnP7CBROb7AAfvJtC12bLBcQ+iLUK/l8209HPtK7Vi
qywGxiFOZ862LeJC77WtJ3tuO1UGIPzoV1+pHEpucsd19wECvvH/chkVXP5RVy7IKQ/zULkrkC7U
U7A5ZSZVSRXSO/VnCnR+by/Tsu8HQHhp4nwtaDDiOxFvDO9d5A51XRurUhEGloEzU6zizN7O8pek
HtCc2s5Gq5JVOsynpcYlDVQ24NXmyEJcGHIENixqfodAdPmNte92+vc/+/hp0A5aA299kUzJKdPf
QMBu1vI9su8r8WP5NvztFpKeUBnAq0dfV1a4/txvGVzWuhb1gqsdZGHpW+LR8cZWt//R31eYeKKG
kSyvOsuwgx1Ghww0bcepSWKh/v8JDvQzlB/DkYHH6nKNCdjOvXeO9wcw7rWZU9PN6AXmo+ldj5vm
wDMLAQ6izU4w5Qcgp/CpVJoE8F+8+R3oy8FKwMlrhozK+WRk3UK/z18yfQ51OBTk5cZLaJf0j1Fe
n7CCBClzaosCBRR3LGcSj8g/JZQTdSfJnGxcuk0bzzm15XKLO4jE+TV7NWQfcQ8mVdRAeLBFvU7a
tuRTDGLTe7npX13l9v7GR1czyKL9BDDIkmhKGMYNGN1rXoxsfipoZGJ1E7ixtFdYtzfFab7H+Bah
GhzG4ztbRYDM3+3skzQSqTYWCvb9hLSPR8ubMN3X0EAL9McUhqRrnXAf0yvONch9Cwwv1P3Md9IK
LztjET5TKDmsY/QrOj0OD1AFFWBJDVQ3U8sXaTtOTWN/6KQ+HBc9qeJUKJkukzIJNm7I2dL26lI7
9+KlscppzxVFRoDZHeOsRSm8vo4jTjCzELBrLf7xbSHWVScHZPIhPz0LijxCIFNGn5xxOPDLYwiv
f+hUjZ6U4EhooFw0HQlWl+iTUkXveI10JqEovBl9kkcVvH80rcJkDbS3WsoiMpVDoUTa067d81dE
zOz80PpC6R28BPI+oqN94ecBTrZgEg11lxyF9DtwJyzhf5PNRNVe3FbWrCpViwvxrrmUuis2/nyM
LYim0MmSqAQG02hil/sEqW6eeSHo8BqcvWc2BLthUkhne2QucVfT59Pb3K97stwqCbTdXPytTo40
aPilA7Q2FeiXFmUTVIsVNhzTB41js74X0cUlzuaWlyq5z9vdyaoRN/wfvk3pewcp28x1DBtOY3BJ
u5tu0+iF5LRMVQP65/5v3uQJJZnbXp3lj7NMbCWMT5QEfLf7UILgeWEIxv6EH6bAYKMvZFstZnIT
+Gui5ZnXzfZnaSwORj1Wa+Frjnx4DClQVEF2ejgSaQE0ZyLDOi5ICp1c71Gj7Das9BEyxHX/TCZZ
Cd6CmTtTmBpH6BSEm3sdEXShacQGE8sxWgTfZg2MZS6xwRtytyXIDcEl9NjoV+gK6kBmSyhrpz2Z
yXZ+rqZK8jm7iM4jsth88e7l13f0FO0qIGqrf5qkMhopB+LfomlTPGCmH/YtWbDrkSkrhqZY3tDQ
jFjzRe8jeDN/VeeN6w5BiHu6n8rtjLKMwtG9Jurnckwlb5BoFojlZxS9JLhHjNtsV/c3uvIBVr6A
sXjvfQ9w1gNJgKMXmgMa+KCnaiHNWenD2U1rHdr3y4ikA6GuCmr/2Gewkp2zM3HBBD4GJzswiTHk
aIcYIcWuTY9974Yhj3zkB1VV1msoYw89lh0Fsl9x1Qc6I6FdSdZqxgI4v22EapAC4qUWvkgKQWmU
IMWZBxy2EUFL+NgF7TUuuegvMEBs7en2kXZgJuv71f8HfeR5jOVtLLRUP4GueB+Pb1Qk/ldyn6OF
0qV19DG4cCa99pq4t8+VkA717V9Kzin5AzEhdSDZIMqAciV84W80pM3+yJUF/sfiZk23fOJWGrvb
Rln3ve0FEVCJCh7b4pRBGtdk7KYVFY0hMgiHnvMVN5wjGhC+R4zv1YGKLLeUXU3gsrpOAmovgUOK
3UXKfLDTxpsMG+trPErweIcvqAwdY5TPYzmw+8oFgrw+5nu+VsYnrIP/l6XiOlCx8O23MjgeT39W
cQ4Xdu9dUqzdpkwhpdjD7jqMcsYO29JXjZ9+IBvMWCMtB5YjcnanNEEMo/94Wta9YnhG61KPBDDa
MJchb4P7EVHdrOHvR+FTxW8VLNRoD1ijnP1mvqKCxgD3tD7udO1A8sfHNqwgFAeBI3BiYXW9YTkH
FFM1gtl1+tQObf0gLymcXBZB0tCeChoxRnLkISob58LCTuM9+VyicebVlEDd1rgtpyq5OO/0OTOX
uq4Iklm0jTYdYntwRtl5FwWW5UGklt5NcZ1MYRBpQxZDfLP8YvlyZ88J/BNXfcjX7DF6WMwM+UvO
iUTkwJ0vaWQJ37+53SbzzjZCHaVBPgsN0VF53AykBwfk8/eVlBX9Y1cSvX19k5yuIxO3TYyWXCW4
ESZ7/+qTMoFl4TCrou5zw4G9JPHf5CJfgUuT6QxI8h/sn/VzsUyYK1wtI3xTCHR6ATTKSuH/QR2y
z93LVos7IZQNC1wP9siwnCsHBiZS/XhIjWrIy3LvjmcEj8iWvSfpi5GQkaaJyV4wPmsZQWrZ1cmR
hmd9A78FgYdEbF2ox1mZaHNPvlfoU0MB8OOs9CUXVWneKzeElWdbDnVzRARIO7gBR1WAI4ep0KfJ
Y1GZdzR2x166OtxhxILv6+YRt7HCiVyaJdRciISMjUNd8pCqVQp3Rc5fTZzERVPveazJ69LnlGUx
d4hvtztqzgEt2XcfTgKaZ8Wa+vJ9dGW0tIT4FjDgnPtE6fwLxVXXpXUzuUElGooX6uoUBhz+i+12
UqWD9KrCTpsv0yQn+g4oXRWwdovIZfwQ5LtLbeBLpqCK+jNTADEnbr8l0Y0j1rVCAALvbTlrIaU9
avHWQXrWj+rpCn1H1vHVPsNxhf5iiIwfTHU4F6Epto70Y0KbFrHsSj+qTN02qO1agu6lJiQAlz5Z
cSxN10/NOVj8nD/sVWHvUpPMQu11rPa3T7xq8/5VobVb8Cubo+kSCK+n0NE0/8OD3w0MXDvKr/tR
xiQSossLgsJZnFmYb/n2akQa54AgFkHrulMC3zT4qYo4KiQeJ/3v7FfhuLQjjOZzQW1JJrgc2ymn
T4pWrlIAwi306POrPrQqXasJg4cPThgswRbRIUIHBtF2jCq/kRFK96k+E9qw8wDZQxQ4Cb/F1iTE
qH/MqNjkEqJlBBqMqV7PxNWsk3peG0OhvWLsLRrJ7DRmA+xMubFlESKcPwhp4cwXIQmNdhHQM6zF
1zKplT8mtlZm6OiI3xEfeMBHFCgEfa6TrMCiDq1kN/22SqqKVMiLowpoCLkpSVekXS0cfOHhbLM9
ZnBacCbV5XAJc4fEL8lh1uDjh2x+VGD3Tt3Cu/Cpi4dd93kSxUVnoXRvQ8IdY6NxGUlVIosxzKHc
YzMPy5hQnm1sBUzCG0sZydxDerw6wK159TZX6w3ao52lehxtiiXW50t9LUgcxmT7B51ZD6CIrlgH
3QD0QxNJRmbYbr7bXsOqUKJS3mNX7z3oveVfVR8TCGXrp1ZrEgbo4xq8VJIwf4UN9PE4PDYAzqNK
zB7eXnS3eJx2DuwGrOecFmzF4qLuoKzxQaN/uy4Z99CH7lsDUCHiV6J7JEEXztfmLBZqdlIzrs+T
AfSLVWKKRTqrDK3/zqgsMWhvwnkn0oFVo9Ub4ap1qT/4ielUw5zSPKIE5hLoiSK3WphTOpTZuDlu
nbp5fhrC3/ofrUJvX49yPXwtArzI2NnPmCadwoYQ/2Vdi5h9zhcrlbBDS2PU5hSudbIGoQLWi9ui
Q7YtbJGik1voMzNJtDWdMGJJXWCuMe0fGhbZT3MxRRWwZA9dG1plO1FEbc1kgzKics0/ZOMJEWKE
mCRZ/lD9iIiFT3/dMaLjvdwaYRmEB7DpTiUHAaAau3SH6BAVElMIOlP6ug9uNqaC1cURh4kZ8oD/
sDhrGUOv1i6Bhr+fxlvT52DlzNXXWzcHTLSiyVV7RtRLoW6TBnhbD8M8uzYprRuISgDv07F0DyxV
679E+kNct3hp2hsblUslltN4VmqVrDloUNgW2D7ZGuPhXiHrDcKgL8hbJCNG+pded9wX3Qa0Mk67
AGADtuFtEWf433AR2vApfQkw3CEXj4QBnk3KrFOy//g47Q0Ruh4JDY+6GwF87vO//lQoVUvzKw0W
ZY3c7PmskasFvW2BX6b8Q2mKywJeczDeVFEoctDzao1Sa9rpgYhUcQE43aYaCEGl6xjg3Owx46Kh
/MYfLo4nfC/DgVlphgtFGtTquxq+TB6xFNeXtPC6BLKAWIx4t82qGtE3gGSTq3zkFTObIbDcznlD
Qlk81shdHzVSxzS9kP2kJDfqzGO8AtBuT4rQdsoE2huZ2ESwG48XXlc4sZYDg9nHwDiC3bjJWNXT
pkospivVuC8QOizL2uv+HBEIO+RDqxY0DLjTA2BgBverczXLl017TwgN3wGdG5X2GMNcmGI65337
5f8OX9WVJb1f1pGnTQvdd8Hla9eXPrue3ZB6SYpnDEdDqny+tMsF6zhZzKBE/LM66E24QwM6RTs6
eNavucpUlL3fHCmQkDmlQD0FGE1AwYsxLdxG9ux4hgy/0w7b+lIQvLxFrkx9IY37lAA52tUHw0RJ
HJcRoVKAleQ2xU7TFJ0a4Ch5PN206fiq3zWUONH9sEJ+s6S8oZ2VMBA165YpUSH143ehwpF/4zM3
UuxJ4Vgl2ev1mf/wdva5VL4zWjHgY7zVW146rKWY6c6RiJsU4WutUTS4DE9O0qmjVFJaC2AZ+hHr
fq/RnSLNoF+LURUuhMfn+9ceZn1HDG7c7QiO9ivNnMUa/1Glw1aHsSVdx/1c8IY7uDpN8+jL4CVT
TdaCIWg+jeixunqYVvNuOqjJ6m43E5o44Tjvar2mivK2uGhBy3j8Ey7PyXXU8PGQ3Ziv14XPrMnL
8f6wLMG1YHOHttjpz/xQAR8k0Y1rC0zQSRZRJAYWvdDBFpGzDEfhfLI/e+L658nNxJzVYRrKKkpS
rF06pdfTN/sWJTLBH6Ve6K2Hk8qypge5rb3UV2YFzwcaI/+vp6PttcfI+rnMjslc1KG2Mn8zTZcC
mp7Nj4h8Xd8yf1sN6QpjZdD0wYoVXSo/OeHFZWF7LzU5uCH35LVPvMprFnBCwArIcDhqbP/5kx/K
On9aKZZeQOx6dZno7C+5vcuIVU62Oq6qHmMq0NZVX+ginAqpM8Sx/tEkTocqMoXVPukoPZh/iGqZ
mOhJ0FinnVh/GFU/ntji+FQlK1FPqtw/Hwl4VfAqe83yVpcLGcx19TeGsdZvJj2sHKSIdx7js7c+
bUwFYjN8oo5CK3QVIlGOAC7yVx9sLQutrVC6oyNq6K3ZdAMOwQ18KeTOr9GjLu1JfVTLqo2OTAxn
+Vs91ZgFYYXzIt0nqnmjTTXM/UAUhJpcsw81WljbtcnwUl9/jTGLDu+Dd8ZQr5xRyWl2Yp1l/ZIf
l5UFUW+N5BQ5RcVhNxcwnCH8EIoozSD906yIiydqbRVZFQHEu7JZfuox/dXENmndFD40AzSAA3XU
xtuBJyc+k4/bXJOMhpFH+4eUgfDFsM8UPtDBfw+k649THLHV0XlpvFsyN7vkfXoNrwJ7F2V3gboG
gGwUcCgQyYIurcj+EOsIln0iTGKQj0E1TlrMCthCUOCRLLNpAROZiHdVqc2w5IrzL9WtKsQaHesK
qX7SV67/h7tRze9mAsQB4NjB4zJ6oQfb0muL+sRLjcYlzxwg8cI7HkC5/JK4bOFe6vdR1WdVZL9z
YnBU3n4CCon9PrseeMSZFaNMNrz+KKfLEwYHkD9sMh+mcA5ymPO3mDVRn79krzjXsRFN3FnVNNa2
Sy5YPq0P22Kcr9iTN2VbWBlaYLpOiARoAQu7q78BXE5ghIEKU9SA+S3fHeEFZBHNs9kY9aQeJc+t
oLSKScmZyZ4p+chAwkMstlOitsCixaafkkHql6W4FqT8JaYlfLKBQuckAqNlN25yT0aSe64by7Fi
wMj5pUp2xa/fLWkzwcbub/psQ5nTFa8Vao62EZGqq54ES6AsHIoVoofPZHuNfTk6qeLBdPx5QnZA
jmAo5gAguH/fAO9/tgIBDHDUKf/SKMXYBqrDg6TIBQ4vUFSpY0jbjlwhoYy6EM1Z+8Jv3AFNOzLT
nXxoy4rU3ElYsV+f7p4wOs/Wkr5TIAHQ0sbhaui2hFaEI2YVBgcL1kVY+3iQWfrP/KrB1o0hhMjD
bCULuEn6AHHi300d8mZ2tekdOsc1IF25t6gW7yNoLSq+hEP+O1YfYXlYp2b+s9gt5qnA+E8g3Oh4
U0ADxdZv5ydi8katkbF0zec5Yh7NtWFmBSBePxwyCcE3BdFQ15jrV36kQeWX+Wb2CgqPUX7ahoDc
m3Q9bPiXxTsAvNaNZJYRb9fkX8hycVKp9NYCdibjeWDvLTrDugh0a9dtFfBeGOQRzFfDNN/yVyaD
TppVKfe2UxXolJgLYiAw15iDV0qY0Cwi30eZviyzmU6QeSK1K8VhBtkx7ncokAoRPY0yHL7F8ezt
F/RiCL+qxxV0q6JpVyPeFxp9vNXSxqm6/LPnEUKc74taEw0rsUj8ODW7SFuTX7/8GsUlMQl2IqTx
Pp8PYPHgvRDYB0MMjH3GJLRB3qb8wSu4RW7BIv3GIVf60f953HLPF70AReWBF3f3sLmIXqYAafpy
dSHxsXWr9t4//VTtcUyGbi9we7sGgQhYDk/akb2WAx807BcFqeByUx8OFyQU/yVSJ7WbqHDiwVAm
dTBlmHUzJssNBqO7xp7qxF9LNkOvZB9We1RPGpfgF9ce7y8KJ5UBAh8bNXudJIWBEoYc8XHzc2jo
kZnjmxRgFXCUffvEzLJK4t5D1Iuo9vfR1k79Gq7ZWH9KesK7rsdsZMc3/NHgQIIBnbVNE04r5/tl
pH+cmQnKH/gRlvKe9kcZWBVZ9t98ugi08pfWw4TAFZpCSkjzHu/7RnZnG4wgqhjkXssvdv7YHQMD
N0fjwfmN4zxF718irRq/YnEBK0ecrnPihPuQhQE8Yri7Mg0n0nCml33tN39d7IM7el/mim5pxuvt
x3Aqcp31AJUIYTMXP7PwOFOBHmUrU8FQiU4wj16KHG8fuCBwhsJQjZ/q8I7B9PQ8CxKmZwpSVerw
cEAM96LNl/JMWvCPHsFsVkeZlAa5+sJJ4QkGIE3Inxgx6czjmlWzhky2doLKGxPCXk4//E9tiy0f
p0utQgy5X1NHSnvMrP0VrfmbKo5Jio4GS1sPMAy/j15j/XVNQ4z8F+yeuZJ1l5g98yJxh/+FOLAa
3TJoWzjCSzYLZIL36snO8bP6FFHSS0XXQrGz5Dl1HPI3h9Rp5GzNq9kwf2gg3/RedYJsRuccJx9H
MBgIlMEr+UoDqa/Cfn1cm/l+5gp8Ch863pfD/iZBtDVxZjF4W2s2OipQrwlUMv1sLMLo1YlgpAvO
S4l7+QFc4TZdhAP74lOVUDO21bdpAI+ObwZhbG3+H0XDYykwE+mUwnYgAE585Z83Yj0hLquWXRFH
O0okR2WqLigmfkV/aQ9l1ktsmbfvQ+GGLu8S0sD5wNAuZzSh/XRQ4XYgD2E0YbtK+nsfMnD5rDRF
ChsX80laR5qhCEoNm/VBiWZR8wyZTjoIwzQYJn+Y8W/3++9y/jMMg94dg5EWQyVIrCIo0fqeU+qP
Ei1U8Bd2dXJwGP0c3hX9LYbqNkf/fvHFYY/RypnFlDLHoHVFlzhyCmU7sF607pzwQgtw9o9xsdzq
3+6RM3mO2NQ3ZQh3nyF454bFisDrPtSgbzhKGy9jjMLRgCf42cLDReQjN94+LHrqzvTyTj0/kNHH
Xik8OCaEodEXlcmuaSOZ4QkPkoEtWR13dl40vm4cVTWDY0k+YePPRogfL7Xe1bOrS3O7XGhM8hGD
i0DM93YrBWMFEbjRm5qVWXrj2w5PjoEW089nyIIO5JKdJQum4MU0HXQu/MBahB/kEDWVJqJ1oITv
CYBTtmiX767ExPpIQOC/PYWJTmn8tx9JQXA2OGvt/HR/rBSvGWXSAkl1tTi/2dIcqNbtbI0SolZz
ubk9TUFpZae8CxO8iCxJTeQB0BcYp/om/FAh5i9i82MiXB8woZhqa+2Uf+ksz2yibz4oCO6WompJ
zbR0LwmWYfStEcg6X9STEZOm1yqhuqkDDk3jKwwLbvTIup+oUDpZ1XW1ddBfea0zEseWADSql0Wd
1lJMivv/LL/HRx1XE8D7Y0reLQEAzDFEvP5/KJxUZJ2b/U/7YIIcvxRFWUkS1979DUvlKumMJH2l
0veheBstVjEPr6iP9kbRzKqTpgkKmeiPaFtZUjY1juUa0r623bwBf4O7n85IZITAvfYzhE4ysBxt
oBuvOebmnaoOIKDZMXkwPqKpwyjDZcxDo65kJYcn8qSvfXha8GzgCJ/lcuC98jHuHctNcRpwc1t9
B0QSIEyvm3V9coeZZEt6EAXqk97AutxP775P7sPDg16WCeuQdZJ08+Co5HeO7IMuuAh5uJU8U5IH
StaeOD5h8FJAM45VPS8ivREUy3+CuoC0BRLMqMp3FKKSmBt3GjuezsPl5AOjFhV3SvWnyUbznvhW
s0DXe4Zph2O+npyXVVCy9tZ9IyhzviDV9/KgdjcM4G2ekC3Ud5vLggEK+UCMIPL6l7ruMMCfPe1w
Je+tyvJh1A2WL4B0L9T0P6diC+nQfWfp7XTY4h8m5Prk60sB0uxuw9JVRP4yF+Gx/9OmT8C9qsuJ
AsmGne4MYwqZKWgSp8uxO08ZGIBdTpZ22r8pvS4EpYn95D9bir7bGQXzmjqVFcTVodrG5Taag5DD
UdceOIS+NYNGbf//CIlVmFDRS817iekLU16UQJaiUaO+WLIuGN8GyZedFGPaoOZYmPIhdrZxHk0A
U4uN0TuNkIT5M4Pb4BkQ0Xcv6VFAHjdm+bK55UJ7fI/ue9d4Lj6JWmuZzcuEa1URNGNZY5spnGwg
qu7Ss60pYLxBBsjp2d4QdPFgVAR4lqIwcDXWuHympBRBSR++cAKO3rI0pfxa4M6AalPE0KNK/K3J
ZMu/Y7UYtErj/SRcKnboNCayQfKLCRV90M+b61n5OUztFm7uIArjjoK38G9XRL0sIVMJhIUK39gD
uD/0zmNQRkuknOcymn4GqBgPhC3Ug2PCWQOmBGs9NilxZh/vWTAvW+Zr9wQ+OBGD71TqAyww8m9q
LDsUFHkdC0GboUMRYDRLE9kfRN6kyfqNeUedmwqrQuiBjPmA9BECD0nRRA2/VkKKiT+0BP1F2lE8
4Ty9bWrRHC+CDwLEM2nNlZsZ7ZPnierYfnjqYyPHCxSvHQJ6LcWGw0cHzRXpdvBtLAVKY7Ujv7rI
GOtSxqmpnpqvAwhoxoiexZJSzctmRF6Mi1+A1f1LzYGNqDvo9eV+eccjdC4rt57G/jR9w6Vsrxqm
sY+7ShIrXHKFdlyHVW8vcP+SjjX7kVxaBYLK9VWyD6w7ApIu4b6PXqctXeJ2SYO0rx1yfWVauCGw
1ZtMqnBPt/XD/y72fZ8fu0C7nWqME0/yqvO8Vv/Docw+U9yTIcS4HLjr9RxBhkVSuRiYXMr/zp2M
JGqlETPJzDnfKueh+hD4ZCWSBdO67aSvSU2IcEfWFzDLa9qtDuKNC3pCOYQ+QsCYse5B8fPeN259
gy2EmedQcf/tbiYFu7RSp4vOMR7SNnte+bCPL133bOg/WwsRXUf7hi7QdPSS49MDGW2F+qcPoUNZ
FXCeNTx4E5bdNJ6EJLwLII+1yfvTdJgxKFxikd8UvA+RPaNoa8efUXBf75lI1WCpFZN9ardWak9W
ouMngwUu6nNLfC32fmz33ztB39gnHz7Y/MBsOCXZ1Yz+2u0gRWHcWTXlTXsEn1ZVkJTsJ47azIu9
fIFQd5PH8z2+kFsxtux+TbwcGFd9YST1jhjhKIBW0ZMVVqJqFcSE6P96B6TcjMvOrNB6bdSQvrmP
PI7V3dRPQ2PY3BTHFj3x/C76eQ37g4al/TfjpsGWvl/6IaNR8bxdsBoTR+1TRYNUD615vpyipmgV
OA/1SghlkaEMcf5H2CaU9ooDETaOrYyFLiWJiWZ6meyTcQJ6LNBnFiyc/XXtchP83tFR6M4Q/yMc
FkEbDfcsKd+NS9cOo5kkHJD3z/lnntThsd6oEV1qbr8bWmRSSvTcKUTUDWHPsHIxXLkRxE6LZ16r
xlwV+hIxyraxkhvcPyhyb3auqLENnU/wt7hZ9vYNKUoGMOLt7Q/35uOFLU8OUEUenfe83eJlb8i2
0ZUhRRgJOesWrOodLuyS10/v/3VH4awKjksXEUwZMnSf+WH4HXcowys6h+VVCe6+VAHLgSzsRiS7
63+g1+jWeAA9f6jashvH1FblJL+/133rFeZVd74kbNf1ascEA/Ncd+jnsvFmTz/v1vRSBUCv/QFT
Gx/+BtDTezXHtORFkS6+bT2QivooNkllriNnjTVKMnnjvBgPjjUeRis/mKjFgxbCXrZmV1tYdcgz
f+Aoj1/D/S3mEwj2MGynbtLrc+CG7UhaOXiqIij9yvQUcs/5Hq6Yh6LbiFCiywGJtt4ZMOakCjNE
VTafVdGG3Yase0D6vRdqNtq80wdtu1quv5qNg5h2tIiSWMpSpTqJbn9nGE8UmBb1nG/FKzvu4JMK
VbHrw/Cc0zypRgI5nE7Q3qSuGDSgkjAAGU9z3GdgtB3bQ5BwG/A6h3lrsShvKN3UFVfC1QrWw9V6
mC2UuUsYj8P/QxOt/Necmf9kNVSChYU+F0fr/a/ojN53aDaSe50t01WElpWT6xk5pDKIMXnFMI5K
VDCY6MlhX0pGKduZXn+0LrmsKQ6Ywe3c+5cBROb94klkPRpuCrMcYrKBmAFIzWntdJYMHetlzYbV
hDh/y5WB3pFJB4RoXNbj36nFSsO3WOS+/Tq6wOm5JRB1PrTbRbsPGxBwrdfqChW1z6OoFKBm/5Tq
2mAjuLzCXF403O3PY3AxS41QErX7LQ04iI3nDwne+R43shEG3hCX5/I4JA+Erf6vI+biEYBXSt8z
3OhBDTxIJWW2AInQsuKNK/yrnd7V25/20Hr8hGDISSKcTM0vZjm3QzOTHV9teGx9Uj4I7pcP+MSs
deJGYrnsoLnLn6xJ7iZpxb7hwuEQS91/a1o3b8nf5zUFNxczIttpHceTlbTLrzEbruLiFySxf6cD
iUeg8S26EcppRWNT+B4P3t8omIsXCj6C1O0z7hebKmk/cb1a7n4Z+ntZ3lVxv/KnxOBaH0wxVPIW
bgHUBlM6hwS49aVEXvY1taL+MUbJ1Dw4LHaz6z095r+VvRdCIlAewipjHTqFAz+/3M1m9Tcxj9W9
utt1LlRwYx+LDDGe9L5I+o5pbGbxTFMujjeQdJaTQeewJ5FI/XfWP9E43BBqOaHQSG3VyiXMT8fa
8iWTaAUKTxwx/68hBCd6RWwBqCJknKeTTaYK6pmNL8slPcpup1XkP//awRt9wVnWiZubJpbP8TKC
yyg81gdpHjHHPGXzjjsBk8giOEBXLDDCumZbIEDWrLyKU62sqoi8LpQkiYYZXlrsilSytC2MYjj0
84P25ybkVdDfbyaTveVsQGtrBrnYahz8oUGR5DNd1m4Ntg7TgmCm0Em0wqgSU8umrFZDGGQIgZXX
JAnzYkXPOJseR/DMOx+MSULTA8coNy4W2MNBnoxJnLzBuFUYzqh4/tBpJMRszMMVJMpgpcUd8syN
RyyNFzk+I3NYOmov9XqPipx5nsY1jT6+0zUaEb3/oTq6CfgXgOaECbZRy1g+PMtHlXMwNg1LthpL
eXL03bZWKKSRJq5savOH1HalNvyUW7CxuItFFHHD36PH9tPEUt+ruEEHf89seQWlISqeaLOOBQhv
zZoNQGFo0iKtcjk5QW+8x4ZECywC3qei0AvIN3vIpXmQ0QYxMam9Sj2PDY9sfUbseu0PakNcCa3L
oO4lVMNTFNmr5AMGeGNgo54uLSuVjEwW1hEZOLiWND/dNTAcCbag/2OA945+qkA3SheQgEdhLbSa
//5qU9+IyRRGMRZD9c56uDeAq77mayRfuBrtkEJlg/4VF1dPamF+47jyQvE6yNMFiq/it+P0EvAY
ndswWGHw+MYLexClS0R5dUQCrr7mtmVY3a6jWTGaL3n+UadIf8Wlj4SPbhYKRTnvi9bje+AoXbc+
epmVQq/Jk19Wejevbgf+o3AmW3ZQD/NFnMD4ZH1Dz15vfUV06ZeDjVyWEaX1LmAB1X2hdkfdDHk0
ZC/wbj0RI87Fl1FjXC/t1YQ4mb3DCpa5l4NuggJA6I5ZN1jAMX4aL/cHXHcoFDaFNxhnuasAO9+Q
0cFXaI0fDJtnOHY6JzbnqZU177RZbsCmoyXM8MNPXY+IqUPYSEWAZtn96Lo1Vos+sk0qzbvDMvjo
MTBobgAqfVLhijtz6k5DIoh4ELvziAjk9nD3n6wUsTZ2XBPWCeJ08/xAv2wTMs3jfUJOfQXyUHFq
QYoTs4INDzfM4zdFr+5COuox1jC+tt+fyWgVccaPwvLAAWTtFtQ/vCAyOZ28WT35tKBTrkGFya3Z
1IcUUnfzephHTbZJ8TtywFAuiu69Ov/QgBb9Gfim5Ebed7dN4VYlIzg1trlWjXDgJ6zTznWiralA
IzlyHeCM2rE4gONDx5CL2rtD4RfEBq8wYYDiXj0YvSFaoiKFRfirWGGj9d6rpoJV5pcLIFLNiT1z
sJ+XD5u1U4eWCVveRUCEF2J4ybliMbG9bAinS0rld74AmWu/2AH3ki4njYrtuN4VyA8GeN1T/zPk
quAO4VHN6ldjm+LBSFT2+V/idjFvQ2RDkkOV7BCUSvQ6qAf2gxSHAezF8yqJqMriQU1C1uW9cCNI
OHm/o42J7HTJU54ledKCqb2eprA2MqpJ8j0YZCYfp3lpdnAnMKxwKmRsBfDZPaYDeCZ4JdJ2+4/C
JBfbjvEkXLs6XdGFKnW9VABVWeZgO33blTQS6J5waFR2Tiuu5fAwrFjg0CjulVO+TlqR+L5V+bHt
Zm8Q7xNlhXipTEsXlWgJUFGdcHc5DPiESWRVjk2IpNjShwLSEJ43T5+/+aUL6txdtvZ9xDNsOIqs
ks4cmnDuE3nCW5c5bilNRv42abATc2PFhQfqfi5rKWZLyiAkUW6EWYW8oUHlXiQ0d8lJ/JupVdKj
rLe4eySfvg3vLEOCdrCBYYCBVYg1uHi9Tf+3F2X5fs+ec/7pAl373EWZuEgdOryzbD1mCm+3OTC7
NybO+348JUs7/BlY9yfb89laVFbrfiGPFj4p4GXCnGjniUbdJ0Mpr1TlCGIuOo3Sjni7k9VUTBy/
qcgQ+CBFqUIaJ9taM+ylNpljkZhSi9kQkQ/L/O8I6qIT1/W/YPUxxOFhg+/fxqN8QLT/65KE5u4n
vJx4dvKbXX1+Ucfehe9l2qdizR9JyWHBhFYHTROOpveQNkRlr2nvWZJT1PfpwDzwYzrRdd0YPYpB
j3AbAXpiOzmfkNMvvh6U9gwcJ08MrMHNwPyJm6GPCnKnvNSnqLFjokUfQJ2rBKSGDri0pZqwqZL7
64/hBkv3K5ziHjITzHnDYfOtpW+ANWcVJEI7Fb9p5oW7q90Li3zWOm3QfMGougiQbfIxXIhxqaSd
YMnoGHs1xy8/QCA7+eqdvuyJy+cFNnMmJLaPefzgcgQyIzHKnFeRlU21hY8aYG9VyvvslxArrhpo
9PtvTrjhj/EJUUCpXfhyww5z0BSg//Ql703/1nu0c7PVhizbyZN9T3qWovB5iluzpm0XwO+BFFUa
TAUU0awdghpykXwL+iTB6+Gm6tzTE6E5+FQHHOgyySEbmJtzAVWlsjycXTbSrAir7Oz5qXf+sZTT
CKkJUfiAX6mltuCwmXnB0TGTRok5B+ZKb/ilggJAeR226QFIEykmVbBIMijt5lx5r7Xq0ADCe3t+
WMLCSZzWbO2gzLdx61It9709O3j3KAr0cSWyBngHUTEs6blbmn1gU9BSTc0w8QnwG6evp2bTKwrE
Zb5Cnpu8UHmydGWy2cpAgznDkfbLmAg5vaphcOTjd/CwlbXGytxDn4TKEREQDBECXoD6pCF62PdK
a3UR8GHZm0EPy9ZZssd/5Np5G2KAN53Xh7SJVGVCGvJHjLqJB2SteucDE/KDUo50IOaUKPXTp/k5
H2Xen4wG8dV6sdPgG+o5RnNBXWmLElfyZlOELLmsE3M4t2GCW0PWAAfKh4ENF7FqjMRsuTrJMi1+
ksSBFFcfAFkGLv2DU6SgE8kw0dm4itp/KTSid1iJXcQunVOatfyI0284oRrGZCIs4jk98pDmAYJS
uJOFGmQynvDuFzHx4cmmH0o/jVus5m0Ts8A3dOEaL7tbdut49TOvL+Vtsl5g9RWt6ddQgTfnfhsv
a0ZR9bfeOso/hhJ20U4xEkr3OljbMVgH8ueV8KIw1bweW4AYpy20hBAw/lWXfoyt8cZTyQDIxWFx
viH1k2SvG/llccHUch60QlBoecBdNihO1MCdWwQL95GmOsbp9bwalPHztH/pHA2jEAwvyv6IO1N2
xGc66BhmNUGbno9aDDkPso4MkjYi5N6NfC9NCvDp07em8GbFvGGV8kczo/2ye4OXF0as1qcMr4kf
OJ2YkF6UFUHDjSMARTKx6SevaJB/Wuxny47YdCU7wWhsCCA+vzm6enUL8Bb3eZqmmBX1Smhz5+h2
/kvWX4HPDxkUv6vE1vqgScvIK39DnMaIkix2arJt3NYrth1ri5duKpKUlBjX1IJTcVdDAH+JOKLS
GPqTFhncZHttYeO0+sxs/A7cqZoDzGG5ZHRjy7g6HY6CQepQP0z/xxBCP4k1mXTw+lOD2SFL5eLf
0jogfX1sWEIwm9ZqVnt9YA/evZCKZMlziEa8LZHMQYW3Cx3ruELr+OywCUpVIdRlXGeGf+MWktH3
MO5HyoCTULpsDLwJAIrBtelQiGzfg/j/OUltdVcn+buB65dRQcF/NoZjwDlTeXalQ2n+6OSVzOr9
p75lY1BzUuUwyKTwXW4vBtUZEKUXKVM5XNAGcn13YQop0QGxHC4GuXa1fiSlzkwtM7VSSLCceGtv
coi0lH3asBjBwoAf6pA+63UClWIswGWqykt9tYkw+OmazwdylnT54y1RAgFRcygnf/VW9iGE+03R
3HTnxzcQawn+2R8M0KKG972DP9icZlLkXQb6IC/z7bXbqzkEq7sYGZwk6QCmvAjhOlBLWy4aaNJ7
SfOKeDqDg+Ad3wQxDadhgWIAGpELq7KTs7mNgQb+U3NlwRtgxz1RxL58GwBmopiio2HCNYhnJPS/
XbX2agFXAb1e9SP5fE6JP/WZDGPeCnnulQjC88vPrHuiC426FrCX+Q5KotXZLMjsetBaYUaW6Vn5
x72g5GETiX70axfcEG89uDQMsZY++XSSqT3NfDknoAmRg+jHx0K/vDzIwfwNGReNBcIy7OGXHyz+
FX0dq6kuCtncPP61DavdOGgu6kzDDRYdgZGqm+cBM8cs9WQOHe976uRmjU1xKdMWVphTszkj5zVz
MJp82Nxk6ddDaov+GjN/nVLug1Bhq2636jkoYXO7ITptLiuowSI702LPWvNiK8DFqsj/x4OvBKt5
6QfjQ9d7Gg/9Qbw4t7fRmt2ayeE/vowilURfLh5cI/5a0XPofzsvy7gQyGHsXCm1GPo9oNRB3HlH
VOr1QhvseHhSiEP2sJoLtgY+nkWkVe4W1qdF4sDuBhAsfaLF6jSLY1joAByK0Mj20fXwVf9zIHMa
QESUrxZaXCVMoxk3TPiGSmNZpQV8yl8IImoUAqlmidKe18S1lrqbLg7W1s3N3nYHzROSglo90rxe
5tsuXKh1YaIL6bbJU0DE+nsPWbyEN/nWn57OW8s7ZQM17gvCU4VMYcPyjKTzlIrtSrARfB5coDGr
ggYg7UPLrB62E/9HsiUNNgU+VKLXnnWy2UCgigj4RF3AFOB0rZQmvP+0SJvlNmkF/Y8m3qrinMXl
3oqS+m1riqkYVbvNAkDVPMqMzZm0bQULl2cYcgcwNl39IQCats5CkP6qj7pSqXHKNj9eF1xUwuI3
LhMUG8hFEpqJ1AkJBfFlqAVti/DR0MLZtQ6CuHSPsfWt0Ic9g0Z4mJBAINQ1s61vvuYrcOL2sRWP
T9WWVAEu1g8S2nUhcnNrxagTT8nXxi66m0QvWR1PrRtHpQCw8Hq+s3afphuUYW3s0fBnc1r2cVT4
FYrt+EPXTGm/i3b8dTymsPsIDJzaq1Jdi05MLT3eaZvE0b4jD7v9ESN+5r1ItLB/DRTwk1KUzJ9Z
CmH9umprCe443UdmVZFvnN/hL+Jh3VjTLsRPnalz5bI0N7zj+bmlS1oyKSF+iHJg+iYYW+IrOTc0
BGJ8dH9I2e85Q/jbgPzRTgd6OZt/l6SP+m+69B/LM2CDyvQ2dZs1/yT/1sN40sM+YUpC4dm57CKg
AEyvPjehOli7XbJFqcwNTw4lq5K4+igGk48u+J216piJC5IFs8+ecY6HSKcRwEHm17FqFoa3xYy6
ECKYsXAN0bOxiMPGUS9tjir25l5VBOGzlgcyhLTMtJr1C2e0xuIeYa/ZHmnZBBs8ym8TII30cYsx
u+A8VXverClm7Qiif2pIAXS1S7NW7rOMV179p5g5M1xtO1pPfkQLzuZXzzgNDQ8732rLObDFO2Hp
TNQzOCjRSr9tdXX9yFjTaQhd1+0puaESL16AeAI4rH6iUCu69Hhcc9heoGaNr/l6jPMQRZMNE6pK
PMEu4FT0cNE3GKlyurrouxOH4BI4oM5z8iCAn9OTrv76iu/jvbnGjmP6dZmum4mxaVgoPdQGoJjD
hVfViiHH9pwb3mTvGln/B077Ll5Gc2xmMla9aqV0t8Gv4M/LBHcswXLdYKJO+KicXV5/LWODRCkK
Zm7cYsKkku8T5t0NbtBDwmIjJAs/l51gb+gqxLGADBDpppSzbCxCuxcy9Ctynlm8jgTAsakK05/G
VB9bI7a+dMQ+lQiyWHwnSrf1IdeX4ly7AzBeH00EvbB3JuVdEtAO89/p1gyIV75pGIdsbIq5OxuZ
Dv+v7R3ei+Fl8uksJNzYkY811abJHJcI/dgLSGf/0vPNkLwchO1L09LdWTvvNDWdwTWmLFQzy5uB
IPhni0CgtEd49M3e/29qmPDEO4AEJr4QoLrU+HLUrJARzxmbm+GfsTrXozJTbfVxkGcN+kKesbGs
EgbwMwitA0HU1JPr+EBWYPfYcBC3B6HxFsZOuBJOrx/TQFgVl8J8habBbOHQ2hV+LPfOAl3Qd7vm
pBdSQmzKjrysWf22bodo8Y6DuXQkR215xZiec+JjN1WGF3Bwvcl7379yrFJOX1g1r3XwkasLb6Ml
TaPdeKxSna/7lpEm+ejOSIVF9v9eVCi6yCS6GZ1cPtOlIUzkx09TT/vL6RF8q7HX2lIcE8zl5x9j
OEzug92AcCrKhdz9rJTfD6FrGX03Oh+7V+sxO84NsnR4d797I3qCIR+Qskv6khYsbpayFjJFxH7P
Vc4KY/n/UVUtCRrjslN1xFEADuFXQPNKmSv/mhX8w/Bqr+HDbmArIlgVkS+jI/xsyQ2BARALBFNo
2D7y1k3Suxab0g5OV3qz47COkDN4iosW8vVRysqaeDlksw11tqnf7vllHRA6MEL2GOfjMP0GchRX
ooUnzK8pvDk2BSsjBIfJpeHoW9hq3PdtP/Dd/JHKDjYFf91izrUQUu/5nQQMRU/oRY5BPIOiTCg8
cX6TBdzxlXsHdFfB8rL8Gj8RmM3X/a6hSiSIHA/M28QeU+Ff0p+qDkWxMvjcGifY3zQIzGAF5vkr
jET89PbqBUZ6UhxZGps9Axg6N4ENSV9cWvjs7htbkO69Zv0DFHEM5vAX8RymK/z895x2u3RKXJX7
4OqvtGmt1PDXwI5Ts+lMiamjU5IBwLknNpbcA87UEFV//efPsT8Pn92iQx2DRrWWdp7c9dm0wfqZ
cGxmItdxSdAT2Ce8E0EvoEsdyNCHvHdKkct+RxHy3QP63wZA0Yc8Pmg/DL4/+9VfoPhwwPXtOQbh
vP50S5pM75J6xS1tFqqpFlDEndMsqYtj0NE9/TbH0FsUX9rEjT3ILajzQ4l2uD+KIMxgEAL7KP9p
vYFON6vgk8bjgAuGmjz9cvvz1I0b1beW2Df6azot0mGd8Z/XnscdNP4Xk0vQ8Si9xSahAxUof6Mg
J/wk//UXaFS00HdG/bcButCHK4ERyYj4guzLxHp1o6YkQw9LKNzc3ARuWcw8FTG8ppu71sVB1s/o
9qufzqkNiG+vxgp9dbcXAC+IpRxkCfRl3iidKcFkkyN7KUe67B5uIjCU31265qQEKtOjFu9DDVIg
I8IgQA/A33I0jaQS7uYnF2hf/0xn3ylnggkWSqm1mXnUNrRnxreFXGCTquLE2WNV/O/qPRtYbY57
aZkl3ZmQmEokDB7QUXFtYCNhFUecLFEC9FlT5j2k7Sxc3wFIdZkxDjIhR3/0LltQ4abbAjt7rUfM
5yDGTRJvGvNoBGezViDMxgNfnzUjS50bsdvkuroI63odwsKQiGirvnDUeWFwrfhaCD+sKJKI1/1t
he0yUHZbH9oqpd+pWY7aJNeXVuDv/gRGV4ojppYGhwx41GsZpol+IqGV+Tv0r3i9M0RKWr5znJ83
Emw54xLdXSVCaXMXqwck0bVOSM4vFn/KfAUU+pYdei5HtQS3UrFiRNfXd6z59Evy9+5Ipv3BPZOI
cl0yOoovxm3hHre7Q75PSax/S8mo2PFPiPWqhvQ95qet6RHVah7RkkZqVVU96bAxDPCliqQHofsf
/RoYBdajpSqhSRWMDiyxyrYTeg4hRdQu1JLjjjMex6RS40TKXLpyyOvqBJ+2/6j0PzJJ1odvMBlN
Nfl0vNYDdlGsv9uZ2brd0dxghe/r5rjhCi1nHCaITpE+arQdmzRMHMrLnFgznXpEmamL3idRhG08
Az0F2sQBHbDA9pvM/c9t7ihKmbv7JqRAEwRk5+19H22e+0Fr7VZHj7vMZZrpO/vBWpY+75trouBw
geVivSqhiSXlkpwvptX2CaU1vP47ZkeCccUf08z+LlUDWhBhViOz0wFU8K8tFK4nuOotZLirWgpq
5RIWFGql6aPt1N6q7PyD1KzhFa+j4IT2u4xwi0nBQMRMHXa9OFMz+dC1foAYM4r3S900E909NwPi
7wdqVYE38AgYNsCldnBU7ovvLradIr1x+J8S+PuLtnkx1JNYc3uQqq05u5t1hH70xt4hCE0A+c9K
BxgQXsuO0/8KvRbtIYhByUoWVe1Mi36fVomXmFzPm+MM/n/lrxDl3D81qZ67A2djSI7BqAu96pKL
Fd/4YXkhFVv4BkBNhIoPYZ1qZwg7d/3E2gKTWYWHME1gRGoojJzr730f+A+V08P+8odRTVCHJuIu
mrH+hVMEFbilx+meMIQlCio7oUOvd3HGmHHilY4kWKYAZ01APi7UH3Kf203y06zEnCj+ETe3RgxG
XZ+6HVfNpgBRkR0WqFxsLpoDgFnR3kEKqch7Z2pG3EDS3NWQdhvvyTgMJBtE7Tl++BdL9Kg6fTcv
L3IbirvEpjdUnVjM2WrLiAqxVMk/rxX2nuBG39HfKFfriZkmGJ+l1/Whip6g6fIt2dzjSp5uBRfl
hxrC5JLZIkGUAhRDR4rLUT5JwLv8KRPdWpFvxq/TAWR0J6b+nghGvZFIGdoURQEn88Hs21jnyvAd
Vvn/8csMrYNxnUfuPkdRVfZi4WylFh7s2RWEQeUufhcNOY+TpMT2p4fwTPw5kZTIHHLd2OfzWbxe
9xbcgOP/oIxuwxJ6fqGLo0kBAkcImt91ALG/d2mJEIN3jlOBOIrK6upsgi6cxhnw8hvVwHnwuuhs
y/C6CXo5LJkXRCDuJCyyuCR/Cedq2JLzIM1QGFzDHWBlE3Iqai3/5bCwhEFpgEq0g3vYZsK8yVXf
qb7UA7mGdjHCT5rJqEQm3NQP44sWY4AVjPOOt4dYwS4Eo8kKO4dv9Uc9VTOD8k0qnxGIPjOWgdlp
jl2x6N+sYz1VYyvHLj7s9xXDGneoxvMwdaZCcuoJzva6OPFeIJCVpKNQWm189FSUIxdJKYXqAmy8
nhVawX0PE4FAFm8vTcpVFb+71/qTkWti6il+5MEaG3/kXChrhIJWQ7iazuYXlIqpfSTo2fLBzaX4
5JgbXcZ7tD3vuYgEVVQnnx8pNaT7f1ijk4W/nyIv9D/Gd+U/KJ/R7L5XFyuPFiJpzuTZCOo8EtWR
la/k69v+N8UZ/1DXfee8+yMRFvYM+ZigPoPWS0RgtfOEt3+81232Kioxi82cgQyEVoiPKxGjzP0M
rxqODD//3EetEjw1huGJQMzqEV/3v+Wn8FlgYFc0Zul2QoNiAetZEHfSh7h9cxEzBJNtoUzaKD94
pDuB3KvnxZuk7pWZVNhWlEQpPSXjrWjpSO7v96nO1qLEU1OJKLkeNPK3e/XzSDMN9K85rXc/LidX
t++vIGcg3K14IqROQo6pWYsLZyp02fk3oN/Ja/wCh7ZSTK3UDwrJ7UE7Ckn/p/9jb0rDnhcp7Sx1
p0S40JBssr1qMhOExlPwcbnT2FapGZQafIFTt+IPpUE1jHlqx/me0ZmNpSa8us1WxXhNNvsYtke+
1AY98wrWabnxYxkMfId3M4INCsEpHwahMN46emUlc7vRFYMT9xDcy/XummVZN6For8g18dI/YfPq
Cl8rhmZV8N8asa4c0de6thGg65kWPd5h2TwQLjcFkbIYdSiVNUN34caPOtEDqrAl/xvayh2GdLtH
CJtbBknItbPebIkDBoLJoFju/SuEHSCmMpVp1KhqXiMn6cFebkyzGjZeOu/URa1V6BwLvZS50jlb
+k4jeZ7cQnSeB21XiFB5BmnZYN69F4OHqPibz0cgtonpAmXFAVWo9shrxQDDT2GML9473LheOyoV
WpvBfQcLqFrrrvd3Rs3yTpSBBCOkkQWz3tp3eGxZZcWcQKYWXGFNEiiAc9fbKVnqw27/G3ajKQfm
jHJwdwCvCL3LkTsn7rwGyNlmONgw5crHFMCp3mElYv8G/c0aD3w4mZ4MuEvP+sYCzHMSllPT9fK2
LAfu0kB7RIqbdnA9xIau0NyvouiAUV2P1JJVlpwnF7tsMxrAEsekOxtPJY6KLYD7A+kjHkxl2keP
YGQgeU1+E4L3oFxgcMFlMua/iY/8ta+CdygUV9WOllsRVwDoYG6atSKv1yREXbvfrl26NyEWSfI/
HExQvq7xzTrBdPq67VrygYtPshsKV8MTEYMj8xZXeAHu3/wu97CjpNI8qzCDNGb9KiVWMrdovak2
DGBzuK/dNfwru7yeLjV7BHOhXjXfw1hmLhEvpsE0866cMvZ0tU5Osj3gxco2hiV3YbAyI3hFaJ0s
fJovhRXuhHih0mqnk4uX2otkm2vipMQ8SoblSyUa/4jrhzRvV2NkZ8C5mST9UH8IH84TOywKRxBs
kx1xFsdK4kNdPo2zoCW+KUZrWwyOwtqVWXYOYyeIHzNT3LB4fTo5+eyiJ4gQUAxZZHg3FH3zhjJZ
cuaXM51UK9iTn4uW9Xve4ga5QRJH9oqCJVJEleqXhZsCcWVmIYiG8c8FXC8TlXfmQ//sKSIaouoc
3w9/KhCG4LJM0ltTw9Jty7xoEJu+Ed5j261i5gKs44Br6DGfCovj94CXkV0dItxoUnKc+0w/7HIL
92XEKAjOkrWbVZnnG4rFK80XNI2e2QVdhSLse8vNPRJOMyzAbn0iLXq6UmvKebJjzjc5UECAuwDg
KJyudQ5Z4K6nCfPArQ2EOQ3vSobwncKOZlEjBCrY8S0AKlQzROGIhFcqkVfrO9R5hKyPj8PixHCb
5qVBSkWnvidxWJmAEEtkGvBVtsumbbimyP/Mk51zd+dyGOmHpq0ziPDegeEUh3czMuqNwRMuJlz1
pG4jcf9fnRGy7H4JLyNHkQADsnaXE3AzFzyggPoeNjAR52D3hpJIj9FPLkTLVoCC5vX2uFsmgvDc
2KYTYXg9JLPU31WeLM26g0EO/FiSjx0kfgO6aXCGQ4P4gLUM2MDYup+9tO3IohXWRCzsaOkCYtpa
j9tBA5113d/S6Fw6jnNwuDqaILD5IzWlvkybW61JfY/NDH+CEGQIXQRMXzze5k8HSXRN9hwYy14r
UcE1OqmlHbGerW1DLMBfG+c4wppeudGCwcUPOmDGiTR3TbX6Yso9c9zM7hiBQ7dZwKnpa7zvan3S
TPTVGCWEJx3ZN7T7MmeJwqkWUyGRRn/Q7w+sv1KNCm40p2zLc8iXRNfgbvZSD5ieub2vXCDklOyJ
9qvjOz91sE3ifxfCjdnV/uKDvbZW+nWq0AR/2BxKbw63N8ZyoX5Hi/gdLhUFSLA2UqM3An88Sq3e
ZDDIB2zRIXI8tsNC8ruqlMb3otE9HtlLuUYnHcdILonFfRfFAuoXq6sdMsbrzVXV/XIrK4kE27TN
pzstfPI2yPLB/D0tHXFxzmLyyNazLBX9DWaOuCuS+FzMmbKogBkGkYfJa9bIQiaGYL9jmOE+lBgr
bzMMuesvI8mXagnSHVTqtjMJocUjG9G2SJIuFno8g4rOXOvk1t7vNLFUZfSkerALz9YsoDkmBplI
mejkTczgJvAxT65Kg65EmXWATMoktLQ4vROXBI9xHzY+VMLle/+h38T3jXR/gmgPMMPLBdoDiMAh
QrjeyRQ2ejAmA31nMdCya4AShv1/Hsrp1kAAsp6RronZyOWA356mDwdp3viOWYDfwdWbyJZQ7xkc
Wbfn0Yco+IkYHGAM3ne6MQe3pYsKk1Zzvt/rV11IY6Bln4RmOApnD3Uj4neXqbsSFrRxsZcm2CNc
mt89Qxp+WjMjyneJS7ZS0+g9xngpr5FCsB1F1IjtOOeaxUtxzwFIllDksHnCV4cssRqRkfb8tioO
1t23L5sqSJN7dWdWem7r9njY3xUveY6sDZ9hsyM+kdosfKwOOoJyTY6lsKwMZOqBZYr3vE+d5ClH
KPnrfTkwEr3OvxO4nvW/SwCI2SLivYSXq0QdbrBQZIdNnkYdzJUfIW6i30iYSXehZHXxVlcGUyvF
YcC0EAkSQHAkbkJjnauJ0hbtifgRVlC7ayr/0VRebDJTlI7s0yPwzlAjZPeHJHVFtKf2M0u5vCTL
Ve+fdB0yV+p8a3B88sY+CnqDQiP4Ed0uTNHKUZzQRdQrj4ZKsf9MJG3mk8OGAerOF5k118Sk4gSv
Eeddc9dttE4I5ELa+pc02bn+wULbJu7uOCxSZ+ibv42v44ah/mqRfbg2i7TzXFV7ZLF86KG3dPuf
b/66XH3Hp/wKfuoLumfWTEtrx8O6kZTnG3qbnOdxwTVmRYE1YOcrDuq+oNFEmlwWCT/2HvMDtHsS
DgQpfY5y1gHqJ3wm1ZRU0rHa7BVqEDHYSd1gyWHfJ+WOjjovVAGJJ93qzhO9uOR207h65HyC3BkS
JIFHHmPQ/pMAJvrGW2TiZWMmYp/dX3V+LfVQhN64fBI51NB+XJCkfHfEYQD1Cawm92CVVqKwxyF4
lLOona0C0g34s9ncfuv9Sd/059MdTpdf4YK3iTELmg9SmshJW4Om3rINxDMYdWQZMZl9h+nMtHL5
8L9mgX8bNamY7kYfqOpXWVzMPE0Uc1pv+a+CD6tMSlcW6tC9sJcS80ur7nKTsGqZ87WKihjYLU/w
/TV3qpojq5LE3x4nj4IbQ3Ocdce+xktdZTYJjplcWL/2Uv3QjTphrGzGptdSnXv6CQ8HcJz7ZlJn
5mkbFIP8GToROclr2RJTDNf3LIga/4qzeZz6ed/OJ5kNph5tPTIK/PlVVhd7WPf5ufkHtQ8ddje0
pOHAGnbCM7GeDAwdivQAIYe8LoTvSdKv2K0S8xeuiJAlQ5qRW6UO5pk0a9M2fMW4QS41Eq01yfDa
9wa7lx5PpaZ3TPy+e5idyKRvEvak6P3GBHhWzckOGXABaScBO96a6zg3z0/ga6/lf7RL8ew2uoC0
X14DLtpYPtom5Q8HfaDHOOL/p/aXJjYmxRhQs5ToApFwbmmxHevDvaAyecS3bYKUQokBIX9b3WkN
ie5nPCQBHL6curCeBNtJ/XFxy5NwGcFxMX7HH+vRXxx8eEnTX9g5BF2NyceT7nYzbLGlXjPpCSQt
//BrjNhE968/7DmeuXYSyYZKixeHeS6G3qiYaMF5J8vREwzj8lf3Mi3ilp2QRFwTWafRXuO7GNyP
d61MNsxrPoyUgRxp8ElgvAhCwLSu1qi4ixLeaPZqsFr9MDjbgPEwg3JEoHzKW4XCfHzN3SnE9fMb
WMF41sz47BJ+epoNZVXajXbVE3yHtbtOqzPynlUscCZ/n2h6lvVpqRM53pHMHXwZcgN6HOzBK0Dq
kE+OctInxPyqS15xM3X3KkHBdOFDHWWV0UJQNDWxk1XzOEHTH2JBGFa7c4tYEPjcUrDxv5HOFuUR
P+nEXA+qNKvP5q/60I8RUlHtObta59D9vX5hei0HuL4MWe95ElYkA0LJVJSONAknVm+PNk5pjdLH
ADjJ1yScjv6yC29/RewjSW+TprpRxkM4X11ABkLB8x0wfQI206C65siTv9TJHnDXe9pTM7SV565r
zNz9nQ5T8k97hXM1ZXh2CyEISlxFgdBAKWeFLG3I6ymWTjczfr1myCCeX7zMHLm6pAyMtIb1EgK7
tQMl0LDSQDzu9wyoAJHQ6HclKa+3bcGXd4gBVt8LXsNoL+y6zTquAhIingOMuze4m1DM8zcvuDUf
/EuZKsQkLlL6CkzIdiSphJEB/Hofj9SUNqxA3DWTJ1I292Lzk1DEL4k8cgMVbpGqVLfscD3dHhHg
H47+u1vzPrNOJXOSOmtXSFPX4MEL8OchfKqvpRBaO1jqy4Sk5DDJvLf7vg0Q+y6Ba+zKLFzReeQ3
dZaFFwQUGV1pHDw69KVr/h08LNYVbqaMmbn8uX0RonlVrx/YVrjY48g+mh29qur2nZyqNflqMTXj
xOKcoBP2PJssqw3fNSiW23UfTdE+FjWLOxHwet8kD5LO5vz3uTKQolIVk2sjN2rYRNy0FHPprHut
jVA5Nmm+j9A5EwLc2X5/Gyfpoq/crGAT74Z4/XNqXxgfSk+uN2u0JDtcRqTo9PPYDplwyYwu4+DR
BnOyDOjn2I3FHq0EwztTs+IVLDZ5dWxSh6Kt/ZLo68Son0jG4u+lSFXKL47SigTQMQFnC+yU7MUR
EEkrW1yj1VXL9GLdgK84hDjBjsqK9Ag8BgHpTaY2+fmOvFDoAiULviGEbVLXLw9/vPmkaGqOHD+Q
FPHzargZTiI3+QbR3QE+lUxSJoM/3bZXJt6+APECxx4iNFAvWgNahYKqZpHf9J4jFLkWE+CWa0t6
HOopQJWxrW2WPduTOrKJHuN18Z2uLxNYNg3AK7z0kyof+1lYSYnmn1uAxqHah5Lm0O0JBHI/LKZ8
AaRwKjEgXna5+uYEpjZCBfXuP78xJQ9oawyYTgTB+57NhAGRCcqcmmmhm397KZyo/6+RVAXPSMEw
3QnDxsmKEnt6K2nCKSY1gMNX2FV+34QZC4qsmp8k9YQ5mCqq28vN3iMrruhGcIlqyjI4WxRXxTY0
oJTkdE4ajoLb6xudXPLfYEPl5deGlP4XBkxD6WUSN2qamF3UEC8mXXbdyQXrxpAT0Im1PwXByhhQ
D2YNZbxD031Nn0W7WLxx04U+5WIj2XOmRuMVxoBZ/jxchS105X11n+n6D2EVov0vNEfwG6eImq/Q
e+obWtx8cyQrbpi2i7eZDUIxNSlzw/NA3it7GTMtOq6o/xTBb2ZsR2+vG/C4ok7xmGCiGbWYvEN9
cT7YoKkVL70THwiGzXyM0opq2cQGzxkjNb8jOka+qtoF3pXNk++LecqWNkb60HoLfkLG1DD5b7Z4
yOpLtILAsePmYMFhByMcHakFe2/cm9TMauZskcLRp9e+fdVuUT7uA8P9cXmTo6YmEcXtpK9jnwiK
RujOLvJNwno9TQ69qIbE/WZA6/nC3iur+uQe3Wof3jom7nGDGC4x0E0f7HFgrLLY3AWO2euzdQOp
aljW/VwLJ3iC7Iu2dtSYdd3Q49PjkjWiAyw0zR2OH+0cBcxA4saS/eY4bjLZ87o9gtR9A9ugFbVf
Wh4osWj+j07pJnAktiSsACt2loqZRsKH/04k1G0GcjOMnkyJC6Zpc31mJ4tNoZGliE7cWzEaPL2e
KI9r3D6PMGTSXF2mcrG7k+d4v+l3K+S6FNcDp8nwpJ9f2Ha8HzrsoCMB1ekQh+9bKdwHjR0LLT5l
7bMqfjxXnXud6H+NgFISsiDXWV4cjFkLZi6qDvRUFCto/Tyluz8JccDofNxH8gEzX/ijt/uaW1za
EkhXaZ0829gowj2xbEXTpPwkcD12msL8J9lJljD8eB+mGChSd+v3k701Sj21NBHE3c62LkK38Q0g
tP11EVh6Ra0XcyESI2VMD70AF496WCG1kDyz6Cby/yUaAfAPMO983K2yuk3KVR5cgs7HEpzdut4v
NXDdfJAphSCExbnRj1Nr8fPHU8/fXuSz0pQBV3F26kpsQefjm1j5SUbyHNLI2zukTNJa05ZUULXw
juikCcpFp7/t6RgXbCCKzJE5JHB0MGAH25tgeiC15gYPMFXZkPEmRI0LYh7+7FqIAuNYyJNFQUCS
zC6E6y6+8Q1xHLV4UiW0lqqRpwYSLU8HHFoA0aaJatmYPOi+VKQ4BoHc8tDqKo5CezxreYK2z6xf
9PCCvsTycKvaMGr+4TN6r9sXhPO9b01L5sks7jWsLHeafBK5OBqDB82qLc2kGPhQknRgaVGJLxe0
GSYNT8091etAJmsmFM1fJqMvkzUw9e6zUXzmWwtV2BqO1pjXX2GhjmobowS+1zje+GMqCgs0wW8v
V/aNu7Jc85jPfy871U+xNp0Sq2n5W+6lcY8LknHJj1aEpNWBipbL6VDaIbiEFEPcvuJ/X52lhdkX
q5own2Jj4yQp2aWJgwHgwfEiU7vh+X+H0y0PIf3u7L2e85rMadDyaNFjeFKhOibxoydlfVUHGz/L
wNXT0mzrQWJ+HWSkiWISzViBQUqsLJCd2iJ2FoF8KCHe5KMWEMLeRjHn2ZcS/sBwTCMH8UkFPZH1
sO77nANtAFGmdxcoc4fDLHrbvxqdqXdJI4D0CqirCoXlfNxcIQ2V6CYSUIJIHijhFD4Ki05Rlf51
bs7cI/mlVU6i+SSGtggVRc1s3WoLjM+lkRtFsUbjFNeOv9XRXTfuS0A76ddc99ounNydt17aOV0t
mFQAKhnTPwOrBYDqeAg59NUjPpUsfbDQN4wHasP0NdfAGO+UUObqj2pTrflJwFqQtFMRAeO03pr7
iQKFBcgG/GEeDBIjhc2LMLRP8lUEhlGIG4ugjTVqIVDNB2VFp78Ip5rvt12q6m1pouC6XgflvKbg
CC+cgSuz7pAzKt7XqMI/7P/QbqrefG9ROomxNkXgqAcSugJZddVeYLcsr/f3jcedAPNN5obJAFaT
67Ygf+dvDFE/SjqJmJ7+NX6TVHjz5FjLRIoEG+9QfxN+JSRTyPKYuCd/2HWNL3SM8XvdhfLBNR8q
79wwKJjVeMn62+eNJdnBuHk8WwimUc9Q3sZIeEWxzPkRrF64a1eXePTTd9W18ZQ3L+UrAx7X5TnX
1cfaaDFPIWqmgz1Cll6N9gcfVmAm6spWgxaeJDMAxYf5cvGHbt17mdj2kCyEGJSdsUDkE61PpAXr
9oyXBe2iH8E6WqPBAJMztDO7msN0OgIYS4u2/nDdNyxQF8Al4j4+K1PY0d62yz17/EfDI3QdyDxt
4zB/MAS6stepUFfHU1pSJQinuWrDxxdLykGQeE5K/QKx6u3ABfZebWIRHdNckT0LQvHMwitm169E
/yst9p8uOeOSaGetMDJf+C15gm6PLyQ3VtE46uXmA+ou6ZPnTRd0vHz/PdmT5zAYUV0fS0yJkyZ+
Q8EcoOte1C/1ve8pnOjhW8N4uettIppHGnYA36siXuW3DVZfUGk3ZonrZzA1UP9VaG/JH5ruDn7g
iAv9j52HtM8011uMhilY6ejq1VfQ4Xuqr6OhZ9zaQo52Jfb6D4VvtOl3uvaucMspvSnVE5ULGU6R
ubf51CGqlLdvlfbyiH6fatYk4MkJNpwcMcFTwCg6M3CDVy8FCtbmEkQgAuu4m5q63PKhEn74bvB4
l1X3fSfhqb9u0Rosdks+zKYFxSnfQWbFeUbcNZnvsEsbzKllVgGdSqDAwL80utXQUaCOIlAKZpUk
plnMJUQRq5NcSBt0uc76TeG6ifUa2cRLpJETCWqrUwC69ogqaq5cKr02Rh74vZuXwo+wepc3D5ul
Tf9L9xOPVYK5NVsONUToqFA3QQfqODQcGVnlkKK9bg1way+ekDwLVVJ5sm1iRGOeL7kB63q3Mv5r
sZUuG88i/s1EDsMTrucCU6wU2bUReKNykarRmvY/uVOk56ad5ncixpMVOuwPBuzPGDrPIPGV+pxs
yjBtdzv0ii2LYZ3Uw1fChZpR/C62lZnoXNStGlxfnY/Cn+dMWYfviWcTF4ROxXSSJ5B2hIi59BIV
5J88jRl35T44kR/fgav2dhGIukHwZelFjm1WXbRlxwgin5GTH0G6WUxCngSVb35VDvCn+dMY5/xr
IIQ04+PaNb3dDxOYvF2xifOPKmxSk9PaN+Nuyj/8sfhAfbJ+NVsXy2/UvydjL/SWmoeuxoHVg6rs
V1okOGmvlHHrFUT7UZetNgrbLksxdfjvaLizsXGwcMYlbqmmh1dE2tRvzxgF+IZV58lzN7OaS2+z
1Qy8uJIMfRH2KqHsvfdz7Mt1hrftI2XcMBrNiIUTPKyrwWN7wT/6+yVj/oGiL0io29DZFVYhLYHc
mXAhmjWZyEbuuU70KYqtFHR8oKcOSSP24ALxQD8nUcOhRJufXfPeDpVgV4+Xjv14d8nzB2G31PO3
KHfkwn15evU515NXu9sOoiWJYg8kp6xLnI5kepxezoX+grF3lZRqeJRjFRb/J/w8I97F/JgwhQvT
0kNPxztRH9QL68oAaKWFUAQVILMEfg3vMCJFPtW8CO29SCQSnKPBeB6aSbSUTFmr8DPGpjxXuwpl
+z88YYblXNOIMINUfBrWX5ZXUgDh4wXtlR+iLue5bJxc5lOqIP1O6Jh/aoVpmTJS4ssIsEpgc7E1
KvaTpYGmV/9VOPkCWYpGLg6Ur0UDTUnjP51wIOT/Etm6fbbm9U4s6qFVc89Cejf3hir7sggxWQ/g
2OH240DJwwGlmm2p0tpKjY3yVj/UPYetq2tAFyO+4Frr4n8clLnVwNxIQxyJU1GitDMhATm/KvtU
hbjneQH1ZOoyV/04mnmmKHPH/vyBhk/R6vkvkgZ5XV1bXtvtd860YOHMHWE7eOlwnDXOJXMGIst1
z44LJyaSiX1sNhZnPibx2BM/tQJG9DHVqp+Ts/1tVruMta7ewxNmppFtA5PPnjr4BpFh786u+tr6
LvOs7C/xGbAk0hBRYG91IZyPMmpzMgR05Mm0v+KxvQFuRR3+xfgA2dX4VeMPzgwDuj6dodX0vRcf
n7oocM9KOOf9cyqZgq/X6d66ydltl1q79giAyoi8rhSfHl5jVzBTmaSorB+M+23i45bZgySUYklJ
TIZKZ+MjNshJ74wR41Vnyamyvt4txYwy8RSBKEEoga7BUdBcWRkiFzNULcU4SjVyYdAdTcekQpnI
TMOxbgYfyNwK+rCYML2JDIAx7i7YiqLWUhU8yklocGWlov+H43wNDpgY7ctQHywF21caSAnWfp3U
VmrGuh3btNiPOty1prTEBEnAd8Ra2gmovhmoFoqjakrhP/NhRKFBv6zFVKIaVtWqxX8Yykn3HOSN
Te3x6RU/LtLB3R4eGPWYid27EavXy1Yk+TAqAtP0EF9h+PkyTr7n7lSNFCnU6gSgelSdJLijork6
kQ7CL5vbkr0IhBkjaMpErihoVq/wAxSrUIaBdeqBKA/kTq+WiaWXikHZ0Vy4ntPTbZ8dj+vS+a61
01jKPh5HdVe4YtoUW+sL0iMTl/m3o3CggctpGOOEFQDsp+amC0uP04qNO9PpqJFRN8z7kgsmLU2f
rATMuMPsVy1DGpL/1lytUwwg01Rcd0eHuWikzI6GeaY6jk0Mh/EE81TGmv8MQRrTI7YJv2Q0WEaG
mkJqY5RhXqfH35XbKNWwlorwSNLIjnAt0PXns/+b/viueDFFXyPKnhBwhs6rx/B8Lx5C8xTAPOwD
ZoIm4Atpikcp1rz0AmIwTsT46RMhZKDR6o0+nHXX681avtmz+O1EAcFE0g23+vF/w1TPeuB5GCyw
64L3qP2fqbz4VKnd1+VnYNDcM5oQamfQnBo1Uuyl0aCRzS2ETcKQC26JDhtumzsABY/vvMlrWsKq
nKubEgfA4kPha7qIqJtcYVYeQRAszh5Wr10JvlTJHRLt4DKzy6KWbcu4sniBK35bm45bmGgWvRwm
bESdiOxIJjmwzZxSBqBT8rNxKqA9N8C4gwbAk0E4y/zdrayKLuu6BbbzJsq84vr0FIRaFdi7aFSn
INynQ4t9TybV5TmkfnFGK+rKbMCWHwLG19/rrWtVE48jt7DWdZAnQBlKjB9BkgzhzQlXptp3u6Lw
hzytcAyvJrvlWaZfcjKT0SLWnTz/YFkkYcY9X9Lq8Yo4eVKex/PBqCpK7eFgpCG68z7EhkC+VFOw
JdeihK/Ye40weF9b1oi19HIGxFSl80o3y8Dqclle4SV+FrPXYFFpOOHJUqcuXqd+GBjX0aU/ROjt
4HsYtNP+ma5FQvMtXgJl62mxkUYukiacMl5sylThEq17r3clIV6d2xgxgeARPsenuoIvrlBKYCzs
doJtOgdBYZsKliUlqr1omR2ilWBxTk5H0m2ecVmGioPDGlAie9o3kPynxoCQT34efAntehoQAlTX
9nfrcW+XE+ZmWFIHZrmhAnTJ4XF86pOQoyvWvctpSzMQtRAExE98vXSJfDENy97/bOFfs5+UNnQ7
ShqLl3N0aK3J2OZOaqJHD15M/PI64WQBw53I/Ig9Lof+z2ky+ShzNGkwFgprvQOLIDJUY9TVI/Yw
2cZ8ulBQ8MNctdUNkIcW9GQDQ/pK7gIIFJo6hz0+7fSN/ArTWuQRrg2GDKVQSSwc4rbi6xNr4FEb
hHdDzGmwg60RmppiVBztqSUNrLFjt5AQ6vvL8vUOmiiK8kR6WPpW5f/HtHXbPlatYobj9X0nCzrA
qDIXnecjhKXjXFohr3zFy2SttcmJV7TrhCtJ1Zo2sWnrcKvp+6gAwWcuG1qM0rnNK5gt1gcXECRJ
IAek65/2Zzif+MQNaH0wM/NjnYKaTbnX/1VG0/HhrCgZ3HDsBBHMfihBkYWghizVI/NkVHvbs9Hw
ujA72orrKC8Yr4U5STZIlcoQtk0Ahe7DKN7Fm1IMmeyAAKs8hBLyId+IU1NYvN5ymNNCxAJdt8Ed
WNgcwgR/s8s4O06brw5FgoM0v66TmmgmaFbc6UWDBPF91i6X26eWyj+ePmhtAET7LyLVNQ5gVWj+
Wf2vE0CTbPMpyrBECs1Pr1Mk2HY/3EJulzLw8IaOFGhRKdWInF8bZUstPwkyMyKZXZ9oLvHzmKdv
QKxG0Zbd+bpoGB6IIf+e9G5tPA+vRPrWQm1RAJWe/68Y1sy7CclN9ps6pH6b+hM+3xIUgXbF4J8M
ZO5wpb8SAsQfhPt/NmR3LYW6FCkAYHIjejZjFYcu9rN5oVjSaGqy30dzLGdjSzwxvvH6ZP/kiTE8
n4bN231LlnZfp3g9m9TTiHVxx7s20jn7CxCFoif4dwMTvswFgcRFzWDQFeFPYlFktzwmO2U43d14
QqDRjmkSCCgZ5Qci+IX9IXHQIcfevkH1DaJ2YIhjOM1OE0SeJBG7gU9JzeICwVU4A1FaS6r7WWM6
MYJ6n7DbdsPSz/+PhdrnpW+a2zOkdTx8Kyn+PhJniIEQvhnZ6wwIwdzOCoQo39Vs1ZF2g81j8/Ox
HwKJf2yRoI5h4CvfRaQDPZYvHK68ePohFQAvYV5BmeAxOqvq1eyeSg7XkRo2ab08iN3WCkwWUFck
Mu+SAk/RyrMY1AuZBLFCugRnEvfskcGgOzszURjBlQpRVOlCaLSNabvP+7vHS0dLvU/OgZmkYxlT
z1Ytk0JJ8TFMpp9uJrmBwsnXUAJ1EQp0VnJGzAMWlPC+chtOFvfLF4oT/N5naAERUeICMpYcNMrB
g8Zgkf/V/e1l/NVOEPpeoUmyv3i5Bv1sIySwRzIq8aVolzzz32SSkr+qN/qrlYm0yf0idknBxO8n
DYWiQQD3+G8gUrPEbPSDBRxArV5bEmMj2LHk6Q1+h1Hj8KOl67RI1U5exTZ2z7wVpvc9Ub9xR2Dl
vgAIa5NCZZMRz81LRTIPjWA8IFl+byiHuh+JANB1+iRdvvmtBZnEoOKR4ZPZi4g7INzblevkO7nz
av/FQgiFCgsJxXTzO7qX+vuWOxidbCT/lLZ3t8Mm6Q07bZdPiwrXDH3wf1ip2K9BLXNaf4aBMsjf
kRPvXVx0yOMl70ojRGOuQk7of0/ZSAqR/gU85BSjNNSMz9mWWECxHKMp2yOgKl0MIwFTIs7CW2Ah
W9RMhzvdouTWMRUYKE4v+Rw7fi7GaNvnjm7015icw0NWeY9iG8xtPDwxe14FocxfNhHxZBW/BxlN
WYzDvOGgzB5dj2xLxyxgb3e+rZcNvx6FQNoAhMVfTt2FMiMxmVpN305UHyol8TD6ReFNlwOT6z11
is9GGc9ITGJh+5FxRXGLGS5D4XApIiMytdHhfMw3guCeW7DusgKBNpPCntk3VirnqCCqPDGdGwRA
lUDqet/SpnIy31NsZubjKkeAJUANbrbJm/OUPOBVSm/j3QDt+quO9N/YjZx2H9JGGbgT/vCU8ptR
R9ws+6+NKg/kvuCI2upW4csLOuLJOxDu4ChgEsEnlspieo58bMf+gWjRJcUPC+MY+QkK4im+R1Fw
NSRskVmK4NS73H8qS/mPgbnyIdsgmlEuLIzu2qNU8vnysMiwlTlnEFc7seuFmsymbZ+vhLZ7/vHu
i/gLqheeiucgZhAWTtyEZQywPq9/mRgMt1cSfjJSJIZXgQL+sqVx8Ee+wq/GeUYGDvMKLFbyNuc4
KsA4jHVwF4S+vn/BV15qVmtxbgOdDVUObPg9dh6IL6D0PO8q/FM/ZpzWTdux/KbLzL/PX6Kz1tRs
dAJMhRJTP8HoAmT5t7CFavh4IBeUoVaCVtPlL3DG4wZ7/Ag9VB3ANHFP80VVIgBan06s4vxXqyA1
9y0sEWgAuXbz9GdmNm1LdBrbAs2KwLT1URyKi8liRIFA15N9R5XzAHPQqAJpWi7sJWZpWem9+ueZ
24cEQh+tyYqK8DNi9BP4K7KGjjHreUioBnBoxbfO0Vg0zQPckmOJJuYtWNJMh/9fR8Nr/zv9C+jh
prBmONnZRqKp51/WUanh5yGP3UuF0b8GFk5VRiVWGyds9dMaz2ka/T67UGgLXhLaCl1RkPba4kxZ
qZxLIILRSCZ62zRAICpOC6uf5wF/BNujXx0GeYn403giRrFZhCmFJ/f2E9yB2h42YYslsnLlj8oK
KJhNnEx54MTxspQojmF7mPzNiCEzpezc9UTS5aOOPidTeVl3Z+w0AY+L8MIFIQnfxVH39lM9Deyc
usZOBmr8CuZ9NQqfXCD/Fp/kF/HJBdhxPOYzmGxImrH7jzOEib3jlOV4CGyORn7gKgXCBLdiHcCd
Kbb33vDVtpfTVYMGxGDbl2SRwXlBg33KFpa0ND6GwhaTYlkWeyz5PxqkZ3Pj/1AemXJ/rPuploLV
vHD+ltAJPvBPlyfn2vbWWbi7GQ8YDpEV+/FAgJptFlwtaJxVMiu7bC9nRtr7ThPVhzFPo46TMscf
NXY4TN0SlF+5umTLk3yboJQAxQw0Wcki/7YScRnnVx1QHxRTX2/+CaflO5fG3LUlV81PUyfZWl2X
eTxYR3JgC51p+QHzt+MPFUm18oeo1lgdwc6jL0GIB7aza9JaSsdKfOaSpKsFPMw3IzVxPJhhElJT
nklvcLt0fq4TDwAtvVjYizTRDrFutPC+0DI64ExVQEssHHysxD5KkY+uz3fjq7zjc0LGYn+Uprw4
Ve7dGHiYbYvfxS/mP5McWxcb5HrFAVyRpTPOZAC6JL9R6Q9zuC/kqpswaHFafPj6EsFaa6HB7qB3
N1D2vC+KZkvgUgBR2L8pAfR4ad1EJHOGDkVgeBHw9pGXC6R/REzpxt8oRhtY0HHCHbnruDJUzenz
diZTF6SuPVHovQ4R+dW++Wy+f8AyoUAjcuGx5h0M9JGbSQkNMjOxAvbQvs/3+pn4XQjqXPlDko9y
51FECLSyjUHCFcdteMlKRJJgIZxmJXBPCSzcjOwtNRFtEFhglkPHvLGshXjcdz3SoYvFIFEcDPWk
KKd4EWkQHxRj57vN6tGAOAoWBfxDWLe/KKnRoyZNLSbq9YqKOcaICVE+g0i71c5t0On+NTQ+ejGt
1KU0YWY1CASOZTppUZ352bjyOOb8upfkDvz8Baz2sUuORzvBDYyIs3CR/ATZ3bsfWPm2VNovkHn6
a5n+ouRW2z42+7MoM1jkQxPYlswvfJoolKekwNngF01csOIAYPTHv3+34o01cB7pGzKsG36c5wjP
PJDyDwXighwuxTlewJaMVEi0uDXvGPiS7KoMgA56XK9iu+JGThbIo7YHfXJYnchlwngT4C30d+Ph
vqgBC2rcNjw6UN7EF7iznFK6XMDOt8TeayBek3q5pr/FhXBfSxf1eGg9psuBLx2TO14P0biAY/R1
kQELg+jiaVg5c+Y6ggaDuTISkelAxKiiop0CEpi+yTg0fnJFkBtzhdOOfak4OiZuNiOVxMeR+Rb6
1wXywvCrMt3zSgEtZzdNTDZzFhM94/d6qIDUKRgvHN4LWJw6JG2WoOMZfbPFU49m9FS/1lkEmbef
nYbTByUYPwa0lfoHfsdEz5GsE1+RltmuSN1H9DroXvKZDPCpYFY8kCJnqgijpC/D0nLKSM3xjujP
9oonr7ftQrVNq3UhlrGTRZCzBTuy69Coy1DI2Wvqjf5Rg7IkBJYxyJ02BEyVr49c8rbNA1DxqReU
EWiAw9z99Ca1aMrMfZTh7v8IDZXQc0rbHvt4XlNMAJysPlTmf2Ne4IxejXfl2uan4le6jvhHSokg
G2WWLDpi5FmxRdieFxLPd7d+G/BBLmNzSoMWTmEXjnqOosXY/7IOuzTYA5kXHRSj6sKuP5NdNPFa
HUYlScN53ia85s4sQ14/9n0NKQ+aWEUapE4xKzTc6ROjNlSjTNJcgRy8Gsn03WB72uk/yew2521K
ryx3tOSkI8f+/hQMC7lsErzAVy/42HyY7ikhkCnff+USWCRPqYC+zdI97ZK6GebGHb8qaiZLkeuu
B7of7TA8UT8rlp5yQ0o5AKr7fGK3uoqgSnuuI2+9AbcjoI2vp+qTlIejdgqjBOoL89R7GxSJWPsy
7zds7bQFEukvBlbQCf+pWBryFcxx+41w20xcSDVDxO61HIIn0jGgjDyCDxkD2sKreQuTpO5ZzKpi
Ema1xNFX55Y7t/XUwqq/KJPh+39jwtXYX6z2SMiOvfHvJMNj0KXlwZMZ0+pvLwL0NalRb7gWs52B
q6dLsVhkTgFKe019qKNsvUj6ptzIY+P9JzcMG3B4x2eqDYQRQ3c6Ve6oLtz7gy2llD7+oPfi7ZP8
w5UmxLG9CUmCJxUwxgeUHRjcixdNn6lTRbDoOII0gpfYQSRJXSmCYVkpD823SEuulmFyRpiGZ9eW
CXMmBgEyboZsZG+yaMXcpOvXp4Bug7aGw8ojeXOTTwOv3VGiWdgQMPxv4cZ80G6Kp810g+D8qTcG
Mme2j1/ceOY9AY07lXMLEA4SGvHU806LW8KCkrJGkcM1ZvJ5cKVHDzfI3rr+aQZzwrp12E0SJUQD
S4rS1c66MFONfluPH04LYm/yOHE5iDm3SjYSE9/tgOg7RvQ1u6CQGq7jOCigO+fNsYOagz4KzXDm
7PHcELgVKQeq+2i9hzkkcb5jGaeCwNIdlAsgNUovMXMiTk/Xt0TwmzuhekLu5K8qdx/5k/0HkeO8
jdG2i4FhCUc1mWm3R4zwqRi3sUKdu1Rl2p3CFwq9YK+2h3lnpPTdKod0zB/N3jg5CxeB5gRxg8Ls
sVuyiiD0KgBWR7Mi1zNRR65e6STmhRaVj3SSCxVc2MWgn1hSFQcb/xwhBzjcFH4RpEDJ5bew6VC6
nIAVxKRUaoIXzLo2H6ttNSQUreAQJ1+/HQen9njzP78vpKjpBIWNogyNzrlqoQ8AM3q2ztDDKp7m
wZNCJcMeKxwJCCzwMuf6KI9qv6GFTdwSeGAKO838UJyMXGdl5FNFhO3xFP/KY+bzB7Y051JZLQ9a
fsuOLHSbrzFjCTjRzABz9rGSuJ3yjcBgKbmslFmbXnalbYWLn89RiBM/L4/hwXPOGYGtGbUxvh9N
Q6QU5MfbK2xjrg/KlsvDYJM90dRNvODY8/Ykwsi9nz5B4uhqsyoXKO9s+lrZ6ogy9PHMkTi8teOx
CjK6uMA6uoJjCUQ4UZOrAjBcUipGzKsJOUbUcAqaXtIvMlWGM1BJe9KEDi6Je7LHobRFMXcUlexb
arFBcTWRaGkLhCp8soopG/emPkfEfWGoTobTMCUCEP9XlOJbzvMCfwiB5swSxb9Oyyp5Ux5UICBQ
zykz0bzzCZvtjcN0KUeCTD6cSdmcQIrqncl1dT+X7doLtcksr0WW7NYXqvE6JnAk5Zf7f2Kt5jM7
znSqHTWFvHb21zd/8L15xIVLnLkTAg5YA1m340s5Bdwu8HrBYjhKUplS1JbVLbxKyK/EH6xzFBwO
cDn63oJgEJTfgIM7gTjmNX8cH4zuu2OBXLa2CGjuf1KVqObz+owQy07tXbsrZBxQe5hcCFfGeBwH
2A3W9ylEef+L4PuXj7hUro2IqiQ51nx3/gPdCh7ZO/Mt6SFt+lxynT7G/6ApIWKsYrmkp4LDrHdY
xBSvfEtfE9UsNUM5sK/oFbk6s8OAwz8legNrNOfwvUZ+9zaqBeca9KANwI9TlMFz/1eFVn/frmj5
LMrKu6lsQN5Oja4w/R4v0vNYN5iohBnFcPp75bYsLr93bNoC7TKpUNb7U/Y1fPWDHo29TSZznOzT
MrXXZ7YlStE2c00opb7e0MGahULqnDQggm37Vq7VSRUC37FNJI4B3ghK6vlDUyETZMARgaDW8vZa
e5WhSlVGcdr6iXzqiNSw2st3qn3zlYmw6IU+MZ9YaGcQJZgPLznbQjOJ9gfKiuTX3yiDUxRMKS3F
FmfJ+sd8ZqvncKOUGdnzmeUwm/WmRZYzkx+BZ9480CsDx8i4lpCUgeNir2xjLx03R3fuT73FN5jS
Ke9+FJyfqK1nPnIaXiOwg7l7rgNzYLkfbYA1qfpjxbthP16YqN4TzaW435jsT7vtBMcTMU4KWPYD
XZ1/BzWYJuAY9SZr72Mznp9C/UNEm1eK09PIY7gd1/gMK5E6Eip04d1VwGH5TQ+JkKTa01b6dEKy
xY516m9xN7MjCRPLwQT5stv9t+6ACyhDinN42LcSBrBKm7h+43bU6rxtLc3XySPSQcHn2cZq+O87
MZ3eUZHNmnrS7eKDvV5Bdy8JOwWKC4i3PlYFfhHxNFMtQnknUBaTUyuGrOu81sweIkIj1Ttb8n0f
W8D4fqmHZLrM+WsboHTQpzMaEYVVpT6NHN+NBSti3JBBbOkvv3J4F6+RR55sZ8tCJvqvjXqjrOGA
Ag6R2E9iMWfPSN4fUHleYJaoTt1QyuybgWZsFRdITU8EJ/tf4vC1xDAFUYLxFy1u05zDxJmvWVs9
/rs2D5OLlOTXt9FQe6YG7zmBfQuWw3b8Ligaj/hrUwvMiEPkj9VLQ31FKIf8STvVmSLXHwiZQaJd
GrAf32WCS6pRRtRJ1QTcPshpcJMvMv3IBwMpcvnkXuvcKXSUnTx2mQqc4uZGEZEcQYpupuTk6FZG
t1566TgC3+8NVuwEB1f0EqPTzU7g21p4FjyhCXg6UNOPRbGCI3vmGc/0GLPJe7IRzmaD/efreVuh
0Ofd8zwTqjxMAfWkMz2n1lh5KbZL0DNYOAnK/l9l4J6YtAlAerzJytEVdsaK4Cz5pLM7BoFKo4KP
39Y5VDc2toNRxqkPKh8j7gj5XS1qdus/VzUYuM15Y5pfT/yLZWXEN/3Vuaxsq28jyGulaeIB38bx
vI6/elSaEiC4SIXBpv3qqtMHQIJw5Wdee9vf1izSmGzEJFc4+O9/ufMlo5FMFPB+/FZgm4y8lLuz
BbuR0hjciUcnrPKdnmbYnYthFIAXTNhXx/vCtjdRmSJOEp8jm0O9cDtbLUMmQMewS4YZJSNO4WpU
liOm/PeIaGqrDQdPf7b8y608I3DxkzMR8p+h5lYlTMlue3ajUl2UwDDzdQz3JpmEwiHWCI1bV6SC
0IGahZoMlLN901I//N9PCVM4+Doauww4TjIIdoNfotJ7Odj1BAVZvpied0YRTnDpAXRQmrbv3jNQ
a1eset7QUG8eY5deA93XJbZ3wYckEwm8oymL3cTZK3hA6HKHLHrdUGsGizuzBV9yqRbBOrDUlGbE
j/CLtf2IYCyz26bLO2q/kMyk2peIWe/ktMWl5mDoA41GcdVLMSWQguQL+Zlc23LxjUEESDR3/DLA
bbqr1j/1HwCpqDDwNtLq2GEK1PB+IoWxaaC0hvmgEGiKtcy8rBoXF1LA4M8BsJkafRSIt9LrE2Zc
cyKGUzvBerBVFSz0VDUSwJLalXPa0qZd+uhpoh56aFl/ot10ZEGtwkvNmKSWb4h5+qb/JxCdJSVj
W9df1zBguLCZH91TfT4SjdzTmcdBRbwZLISU0ONmbsrHqiEy52BktE+HibNi36d8JU0rwgX0nkuB
0YtAHRfjSMSsJ9LdM+hT6DlrdWCesQ+L8/sJwc4m2tLyk2kL18tyLSByBIW+p6cIKFA2tgq5t/4R
+Dnk3m/JMLZ49LeB1uYeoDDJHIWjbTrSX1RXVprwndoRDlRFm4hI5ASCsOavEAMagd2s33B168lU
5tqReoX53ElftXmyJxK4XWRvJutJ8AMQpXe+gZJVQW2W7aqqnSSNnsZlYI2yIFKrf+xVnm9rPXs4
VMvSYHEgm0RvA6f7LJMOFjho2F7lyUTvwQF8Mj1zS2Gji2HLg4UT0QJpiAzqv6wsQga+ouhz9hKu
154l+VJMbu+zAcm9xpnxboxQDdfsmAwQTn7EaxAtEZeSZTJpZ9OMjD//WMsFlkekhipiA9QKGoSU
WU6hdyziPUKRemNHo910HdPHZk+qMVBHjg7h7Q37Kdlr0Eoyj/GjkoU00KtHFVgaa2TwpuMsX3+Z
Xogof7Q1TWYGXfJkJekcW+Ur3yZjYRuR7rlLKHzgHuLmUPFxl3w3zPxJRRkIRQI6Ot61jXLg5z2f
dBGNUbBoSwpf5ILKYfNoXMMgqARKLIxZRvl8eeJ4O8HTSfLDhaJjJeig8BxgyZocE3nB7OqvpZWi
LJL/1klCzhu/ZruKpbffXRLWgEwH6FiHUkBS4AfqHg5DYhhf1bp0ZmAGq5RW8PTgYcyWKI4IQWN2
+QsEAEupQPRBGZ11ycC15BbNN0Pq2Q9flK6ZhiyNzhJ0YaBiKraorMpfZ0gbRTU28m4xjXdg22D1
cfG0ifn8b6Yuhypx6MZKSatWoASfOc9i5EVzaxsdBfftgCrl8JemtVfoWVVrBQqpkS6HCCeGSQ/q
wVYON4IK3NFPWZ2b9pRqWPqBXBGPgFYMUTgE/ufQQpekUKIfWFhb0HFrg7a5B0sKKve3MeN5Q2CK
c5UavrbCsimq7IRza1ysHSq0dy1F2bdSqryrEiB4+dXFfVnh+kRy9xx3O0MBtxE0j9vM3iohPZeB
N9uSiLHQTqTuQvkN5UJWqDBALGThxzys17b9zi6Zo33w/J0KYcYhCJACLmuLQimTq91HAU30KZtn
gDZHa+waznV+Kz8toUrEmj8XfQ9jgbW/Hls6nt77gGsYMF5qiKhhN8LqSvlx5EsPhwb2zuTJ/NHe
m6mF2UgJpGjjmLD0qbvLLwdF+RGDUonbCS9vYZGh6/UpWf5GoLcLXe+djqaYhusCjl1I2Vjkx3D1
XUZD4KBGQWStLVkbItrwYuTkR05K4JZqP5djf4DAXv1sEuToEeYdqp4ofB8lb4HRjdG1S5uHKnLN
t0hKUf6fuBJfnXWPJDbUuUeLO5NTuELwDxU195L442mGZP3SXtRUC/7ikPrhDX7VjotaAJutFHQR
g6wP85seLx8S3xb58Uxh3LKmnQ3QPP28IYGR0ymYVV9/cXschxOgkK2AKynVnk7T9s8e0hhF+Bap
qPeJMONEClRguQ2xMHp2rOuHOgEAwCY1NQID7K/ZABoxL8qi8jEIDxPBCXG7Zyd3DuzRgu3yd1YA
yHHUErS1F34ZUHUbtCqwzjCOx0E3VVMgndEKgYWOCxQUo6FHQvCbEr0h/5cZSC0OlNfU7vf4E+KE
mb5lWKXVW5zIJpTebda61wTIrHSv3pzHNvgYct9/+7xS9ISlEY53miCU0wsjPRGzNAVD0Vae/Wrq
83dg3vyrDeuUCRGYmCYZ9268gW3ZpjlqlzcpFzHU7yruI12DoyJHa0OBYah55O+zAJhGv8iBvauc
m7jaEcAhD+yK/LpRknKjgaPHOfXFr//mTcN8aHvUbJirbQj3QsK5zg5rGMdW9MBI1LL8vwnFQCGC
J6AbtYP6nuEtNkpswuwzFErZxtnHIBw1QsSCqfecFoFB/VNJthXGIIomhwntPw7QaPhdJc/3wNYE
MYx1D3mvCR4cXLMmCKl03UFrq0zrGESCC6cKCu1lrJGVb1hikTWmaitWv6PlEMyeZ5r88x5N5Sc1
8n/WTq6VxlIJLc62j+zOh/sbeXdlh74tkSHRx0A12y916bRuZkunGkKjWDsDqfB03bdFfT/+k2qY
NNRh0JvQtOLFOPcu2voNXXR1dOYUZBiAy2zqLrs3VSd3nTbaUd0ukBFqkV4sL/lQNRpMf0TbcQ0G
hgzb0xLTqUY8j/aVnkrdMpVZaGlSFgNwe8nEQpnDp3AhL63Hd2ZvRKBP2G/BnwmgBo2dPzwTGkU0
ddwHMueT4kwmYXHf7gM6V/lNO2dSAgGlhTv+bB8bxUC8BOQt/An6oJlWr3e/DMzQExWOro71r+4J
QMd3imS6cLEXNQz29UYSjttkKqxqAnmE8d6G5DGnlsQ8cVd4Sb/R7s+izNG72AgEIBCScrFPCtV+
H4eEe0nxIyQIFPYM7GZvxwdXWWyX+Zbh3vASU8+c4N3UVEa53NovXIhiSJPbka1F67GxFFWkm0A+
fEXm4XTBxCRo3AYjFcj5nA2iOVWparCsX4MkoldlMWI2+J27UXfiKaZGTMo2K4p6SzhU3VXuf2Bs
zp++PtgRnxQ7at7HwagcSEVOREfYJh3x/coN3Vqnl/rvpACxJ7E14ZaQSG2ClBHN/PEIfwNUBIHJ
8NY2PrrIXBERlLc/RJ0YMhnYDzgtBElqxSbJKtRn6jvhYBPGPqRwOUf3pGWGc2/mPp9fqKaC3cnw
tjRbwgyFrwgyALIkHnwEQH+VtGLfqMhBhx34LD+mGSEZwu2GnRJHPYIAp8y6n0BhWbdk4Do/2dB+
Xx7D7W6aRwqL4Bbo/2PKS6XXrTL36QnkiTAdY5f5W5F0unRuxJQnIrlwEDopTRPHFMy36EylT+d9
ymZzey1RCcxx/NuYivPlM33Ium1vZbrFBTMVskN9v4ezHGaD+KfoK12PPkl+gMZJDDLBLJxqr79Q
17kfwn5cbQfdq/bxDFvXtpVw93T5j20bqywjUN0PTnkADiZzbABG8vzXKFgSpIJf8a7OTrcxO+Om
7btis9zkDaEb/2BFiLiyKujlASq8e75T1qvAdtXECBv4dSiwT5h/0O6A04ZQi2vCZcB9lCtDNFUo
zqztCvRMheDHYI5i6Kw0EcHrj/KHePoga+drCDOxFycbyS3hSMhhlw3OabR95uzY7dyGvJpmav6t
kNPtsUipoJnHfFO0mVKzVOkO41oT6YJtF7B/ZrQw5z98nnzaAKYubxiAsE+pWo4lgR8ZKkpTp5RO
uLQz3IuV4WmVUF7M1ICJpp3MzJuYr/ie7K3HIX5NOesZkwYgTBd0v9DNEgVxOWJ82U9hXNeG+IAN
OqBUZXfh+EFyFIQbduaXwIBtJbZh1rigaYsEuQCnbCBGpSqXDi0cSaZ+0iz7iRDV2merfjJJZxYz
X2XPHrcUqQtiArxUXhK65dVb7P4OKD5cMQTJbVS8F4rCB3V6slWAXEC7yprckxazL6hHuR5NJEKv
eCUeMuem5KX/HiKmKrKuMRRJ1OSg/IEVwnBvg/zknb5JDjtUiooH38YmXh4ASTIsRND5xSx5Z4Z3
imh3a1ZPaA2CDnZ47Xinlr/9gAoCLge8YYXNRyPA0t77qegpAUbrNUMJtmYDqO+pItHLQFsFPF7H
65SIFd8BnCC2LcbRFj1kFQw59vPmfoKqosa5hHcT4YdNajIHbz/RXfS2eIYwzGeMZ3c0JAtb2hnc
QYAHa6UeKymwVKl44/mHwIeai980DSi0t4Ld6thsahCdqE8w/NzFdebIBk0hJjTMgoofZYR3KBxV
3z+7BN7B4SRFF1Pi1SrXeIDalPUdXlj+q8FrsnCHEv8IYj2PiTJke9bKzyno1L+f6Zhfqlz18/PE
Sk+02GBpb8QUD2e/N+8DOVWiAAKKHNs/osEgBv8H1Rv/XIG/2cigLt0OrEb8SzzLhJypRJuAIZGZ
fpng2YJrkNol4d1UymwJ0MLkHbW6eZ6pwwC4ZG4B58qK/kADVhwREC0wRlNU811u0bVew79/N52E
RrevrDg71uWZEDqh/rVZ3+29vQmHW+Hoiblbj1NvQe9xpCFyYKgvENZlxpWcUFUW6PfaYLeXFwrM
wrYTL0TsmmwLRsUxAtBCA2cqAdojzaFK7LJLUXfzE13hBUn1Kkcnut/l3S6eed8oYh5l1TMPmxvK
PVAlf4LQ9dAmH/r7DrxmA3YeXkBmyz6vRYAozFqtK72dEu6IAC2+SIWluW8Fvf2RN9vl9FkooIdp
58NU8TQUdeP/Kr5s7Z6hpG3t/Z//sSvXVRc1b+s54rQUSy4xfDIl4gkxu8nR1CVAQ5qqNY7mdlaY
T3dyWtzG1Z3ugseqBi8cdlJ0DbVLvcydHxg1i7QNCxYyLkHjZ+ti0t/c3Z0fFz3ZjSlg1gVyIZ63
tseBEy7RVYHmXyJTiTAPWJy+K9fSpmEKUqkYpMmOXGOju5K0YY1I5AML6tBz/vKTcxyX1FShq52u
1HkCF+UY1904EQZnz/hzrYomrsCJyY42SNujmn2mQ8Y9Z9rLJFpfZ/746L5egxevoFuUPJWaH+7D
J2/2af0Xp5gAh0qZj7MavASPzr6okSK10pfXfUpeVJEpQG7ZZ+SnHgs5i+bgR86Esy2Ejsi/74Bj
Qqmxs9uNJ/GCRe+u5PW2uO6Q5VE34gAVzuNFzzyCuvLxEyQrjUwzjm02awlucNJVQLNPgNqos6M3
tHWj8sgCIWsbHNVyTHz9YedKlJG7joW1yrMnuXhxf7kNE6Dehu4keB0yPRy9sgOr7mgfHVEIns+m
doQSLWlqGkEfqFD6qdzC3h7j6g3AQEBWYJJrkMDhExT5m/9iOV04k9r+/qCj9+qnrJZs6T/ZycxB
6A/nSDMrzLcZShrSkyhSCzyUIotn8vwuc8WeZLa3I6S3lpojv7n7cA8YelSpW3zWBVhNC/ghQVDa
L/jRaa+4KW3JNDMqS2KxDNVoyX1h93NCwhqItU8AxaIrhBK7vt3Cty2IhpwgYlcJVBGt3TJnzIIq
b2fG6uS45fKejdg1OvOqO0XFzdGexoyNZ/LaJOI5ZLmcAiZOxhSnmLwnVAF52P5SnZQ7MVzBgUgQ
cQp3e9rBl3+bZvpdOM29i3qXePaxnQ8H74t19EE84Wfb6DYVLraPacYn+TkToyADGRnFKa3CmqWA
tYkP+m7aQsgt7TypOqQuWdTaC7hpYtFQB13qq+uejHgIuKo0ac0o/9IlzQ0C0Je66QRcf138NUAV
O7g7QsSOoZwE7T1jgTQ3baVYAOLptk1MdZvxMR1lG1USLefqnnFIoE0GRhiOd297toCazoWEkKPU
Ss36h7b9pgIgKde5XV2YKAjS46tMG2kTEHX6608wF/hR39veYyaAu1Fh7bcpiurOHhUvALjrTfJM
m5KzlxW1AsJZIt5e1oDZByruEfJTBsInbpLuYNe82wDsdXDaur3qhz3QJ/D4uzOfuj8GCm5mk4/9
4/9V5DuXaKW9Vxk+kQTuchK9JnEbmikGGnlbekKLLgChkuioTMcLfMXlElAutMj3Bars2nM/Q3Op
xfsrws5+y5waapLijgppzvSv72q/RHU1rqK05ax6MCYh4nI8brFgY94aWXZs29JbpFrHaeiL5/1Z
2lalH2O+e9KxTut7tDr5E4yx9FRTU/l3kDiRrrSx1l8fDG0b/jq9EfAdq2uDi14ieD938YJgGSJ0
imkHNwy+BGNffVygLlzIEU346hNcOgNn4K4rnWHA9Mmy4yi2hWi1WfIB0LJ2ol/jjRO3RLX5/HPW
yDWVXFSAbHaI8jvN5uWyI+jjjyeOcyLTzInGFiuDR+WwI9bjvov9VoNaNNA5LaQXbzPd380KPWD3
oviZAbCcmDkcIJO/hDGZs56Q1ZFlHFpJM6luz+pRloB+U/X8fQ8fBI8YoerbyWCbo8X6m7he7a1b
htXpF6iYN0qgeEKD8L4+dU1Dd3StHUZ+Nw0EMh2djfucf0+O+a8ddgORlqnA+AodakZ3b7ECjgdA
NXgP+Gtp+RwqKOEkv1j+rIyElamyja4oUWEGybwBjjOmR9rTJegciycu9UFqbzn4BWmBIfVQIQtX
/sHiwfPBH3hMbkFb2wIbnrnN66P1xlhGO5MrGpDF8HfWv8HH4ei8iQSMbOhwRLH/8MnE0zFbXcG6
nanWoH3QOJiFooFePtWHbR1Xa13wlUHrf+NnqjQ/o4JE8SJjgQbRYpxXUy/5xTOba1WbLscCmu04
Fz+omyIsRagr6mi1lxZBx4D0saZxtOoxtovMPU1fzkKXcGTdobF9T22hhkdqOes3QxM87JunhQU2
PH22PMZeqFM/a+XIlSi98XaaL0M1ejv4mMSMZgvnBbLEqr5Q3AIZ1vBPDlkhpI2zvxo46n1Ee/M7
COr2B6HZIiyfFLYZoYgmPAxyahAg4Uxz6cqRx86i1hAcbT9MHnD6ZEKTv/CoRdOs4SQx8DYcaOJX
dTaFtx4GjiepiWOBG0izE78Ae3IZtKQZYw0pRgCU+J72nFmqxXoqJ48wTchpTjfDBxUoD58hmGG+
GOoiD/hVtnhj+1r7F3W1ExGJd6mRk/ybsrB8wFUqAsc9nTTqCG0eR7+JBNGZcj8BbZVtE73dMhVI
+nHuyEUxosgHOFjSIMUEJqYmuejiXOeVtvcQs3cdnbQGAKQ1PKM/AmLNufjabZ0Y65Kyj5BbAjMF
tbmyxJq08/PIMUbN02gvP0UA0tBcn+GiomWUzqE0PF3ZMYRigWJH8Q3S4bgMR9qLzIP/OzH987BL
CNj4/FQqVVecpGh6PCNdQms+G8Ztfn4KT+MPLmjAHZg821MD5KGZv9f0O6xgDVixbKAm5uoLkbZn
eote4w7b2Becff1Ur1FHgTzx2zoooEwA+ntA9QYluXr6RkEXQpBtneWv9Lq0ZjSpoBAqG3qfg5Ej
YPQeI1R5KCzI74sGkUymwAYLvKFWFHJof/uBNv4ZjgSdOkyc0YYabbp3on2/RslK56Lf5fWSEh3S
rbBgvr+qxZYai8jiY9Tg0YgLY5qC6QWGVxaponWv1UnHvSrFzvs2jj0jAXKUB+ebk3QasbTgSsWh
8odobBjup0Esqy1mPFUOCuhYZsTylJlxP2a0LZukqrBSSamm+Gyx7vlgmVJkNSuDX5UFO8RhFzkd
K0jqSA8TwdmU1AFRNExCUvLLhPzm496kTBxqW4ipBVhSUM+OrYBXk+XJVV7mX2HH4btJY2ywuHDZ
QDA8oBkbTIb/1x4pZEGQQrrFTRCKlyUwbXpQMnlEErlA7ir2Fv46j5fn7BfyzOJUCf+67SlVXXuf
UAP3u0q9PrIgg1Oj+g8psxyse/9BDpGdASF8wSYk6asJTcGWBNHZcslT2z6qGgMVJ8KBkk4mmXjm
2kS9QWk4G23cesDb16I1GJvFtZfVOHn1DktS262Ru8fCUa4Ovcz+IN4miMY8Zg4LutdV0LIeucNZ
QtL2InKa9JKqbseDIj66bpoBuFBfOEO+6cAgFN2IJJDp3/VKXymVjQMiyy/dhbXvJdkAnHIa9DA5
Ee+f8HExXzZZfaWpxE+C4PY0qg9YGIjYWVMI5qaPx4gMmpjAMEmXzfvi1lu5Uwh5fRQZuz96GmXS
e66mwmlwAU0Ck94jVdAem5aUMp44h9vAx/dhbQ1HOOk/oEjYQ5tz5KWRWhPSxV8wGLiw7OL2uA0v
ZSvV26Z38enUdZMJQrfVrRA7Cjr05DwaWDMs0MyF04HV0N5+xeuL5DE7O+lfF5uMnVV5l4TLrxY/
mMmVzP3v1Y+lxB9WfVMhTzaHGPyfJcgEWCkXo8dxOvN5SiBycW47H/DZzhv/L0NFBiMH/PKYMeNi
9DFhQsaF50dgnScCAptu8gUf4LZP7K/nwjjonVy4qrpaVxb4XAX+rDaLviXyIVjPRB0tfX4dSyFm
kMMFPRLlcXT+Em742b6x4WuTiI2oqftNDNyEjUNzCvrie1ytnZVaKixGWRribjpU5R8b4eoG8/+X
cR2nkY5OqI1Hn0OV8AdaHU0MvWJeOql58Cf1opzzat3NLSoPO1cYhcO4ZA378F94b5V2GNDExaAd
E+E6mOv/SQuN7GpWqpoWJQX2ecEENdIQfbPUVcOtT5SaOrQu9H74O4mcTc8sfS0Hc6ENngCHCZak
XLa2BZRJyb+0phFwDHP352h+vWCsagMiQlvXdyDEoTVR0yWJ9NYkb+Q2xdKZnMTPbJzxmROFI8Wl
LrHnKOfTWtkz3J30ZIyb8cDcjmIHNkihzljlgoDgHdXSOr4egDRXIxswOwGbcL1oBI6fBbOydDQS
bfWy6CgtjmmeWJfDebHbO+pNIoxLsSxzXGGF5LLpj7PxIWAPjPXPIgDdRwvMGpOvgZOLAPQb5/Ok
7eUVslaL1/9eBJQODSVdkuXItKoek2gT31tn1SQjwCEijH0tO18bNOHXPws+iCT8aHl1CqJcyAP0
h7ElHuf3ITWCGl7IQSe/2nOMaJU9zV8VT/AgD6H5u2Ofq2diSIrnJ93hPky4wIwLT0PRZNvV4eBw
4tcbuaJzI4y6oOGPzxaEYsYHd+8k7p6hPrfpruOefalJnOK2x7pSY1Jz8BZwsgs/EOTenrzjeHIp
5Rsg14QexhNOYQz3uTuzCp5IakMHXROoPDQRkRoFXwMv6YlR+7Z49hMBcsSJZZ/oIK08QN+XeJY6
B//u99g7QjMTUmoq280roaJw3NgcvWBSn4hsgD+nwFW8cXgiNU7veevkOcV6yJE1FCLaLaBMvMxw
X+adaPXBR/oY10dxI2XDwSsgZwt2O8B/knLPTUf8odFwG2ObWOcw6EJzyopPoC6QEyX/WTJExGdW
/cZBgwOpjZgzhQesZEE4HN+RcsRY5KPg04b9bFo6wuu9PUtPuEe9V4U8DY+52CscwJvO3VMCg2jB
Ka2LZAU08cZLxifB7HNijykUbp7LggqwTZOu/smDJsYTSTgWYdZAuwH5rXNxKnJgLmWjwffrzpQE
pGn7NpV5wSy2HjYGP6yjdQjbwAPySRVcooRnMs2w8HF5An356a0vng0Dq83J6O/bnTpfqxIqmmp6
FmQuKz39wfEivcx8847SrJwIP5rrlGBWbvZc750nM4rS3ezDN64hxqZhB9fcjgyy24m7oLvBSQTH
oyPMYJ0mQakXNLyqYkijsbJWpsgFgO7HabeYaixQWFwFRjMp9/5HD3cgcsClfEGZMNveU0Pr/rnw
YaSBeeyXdYtr1kbYF80fr7RaOhe/dZOml3uHhUUHCcfQR5Fac3Fvvfy/1XkhPURAP742PCzUka7o
uNwWp0EnSs2TqyfB6YScO+DJowjYw1kmp4poL6NjKdT3cEnfn1NDhFYuFsZEsuDD/iJcdiylFT4q
nKecFwMwKuJGruIxsIt1gd9FPLtTSTGl+37VdVfSjtDw6wQwKOW7GE9eWWD+nPHEnndY1FHixTSI
BIF4RwXWMY9t7H5MsbIoxpWFppNgemMj3oT5Cae4I36KQh6pnHqFQAX8u8YgMslWsPRN9vNQBL7d
lVpGL+c71aY7kLdJkbfEIEAzsOd9y4/kt90Gw2oheUJGigvk5jFxdFyTk+ROdocztrW/fBF4FLfa
pJnZzRrD0NkqSU4ruoqKxrexmNNICCzFh5gP+qAelv3MhZbIo85Z6xOlRt8s9l0y5cIsiuDgFUtp
j8I0Qn73rlJNABpRE/nakGPV76KgZ0bT8ZbUskPai8fgYXigAYJNr9//Lo/a7cyMCdG+CC/p7rZ8
KpxWwJOfjSTizjGyJ1Q0mq+z1khHIAug5lqkRk2vyeUoyURZziOrwWfeRtf6h4iK0sPAD4IwAWcu
+08aOFFuPfL+Gp2n1qG+ka4V1KgGIQD77j3hTxmwtqePGbC7EpwTnLbcVy3HkxyuzePGxEg1xStb
auGLDxqy0NweXmoU7B5QKgBseDRild9JfuV2jKsKovCMWftHt+A/IU9rRe0R0d1LkccyUfDApXVI
/GnIf8iWvYYBuMT4Iwn7esXkQf5kv6768wLUXSLsPxsIP7DZg2BfQ8u7//G3il/pQV3N9jPXwce+
BtZeHuJDhnW3mnYrhdYc1mJDixhiEKAgrleEwrrPp73U48aFxF3p+ppkK5m2qFH5vp4ojoi7YsxX
PJnDwo0qv16aR9lXzQY83EuxgPDq/syVw4jPQ7U6AjdD6a0I1lgXYDxmefFI28GCbYRXpVInGbex
ERlPNFOLcFzmKk/ZjfxwYAnJRIOG/osqGRqvd9TSPNXnkBrQbVXv5crKw8inf67SD8p+HQIVpKgN
LFr4U3XRHntxP3+ECadEjJaaayoQPhyGKfqLRMbdILvr8eFHRo//p39sRAgimqMseVmPOU94yu+g
1aLd8LdJE93/YqADE5YjgSwo2PmcVT1j4eWfsIGzvRpOQ5sQvbIGwYNOsuQTW/gArawBpvjtSwDn
NYxf754a168ycae1Fs55L0MR++BdGgVjn0urSiMvH2Epl4NqsjA5jlzlWv3o6GN9TjpARLOniorH
XkV5OzBo4WLYma2O655JJKKJgreeeVjZ8nTQQF7tKBPhYGjodGFXupImg+lb9zrO7sEKL52OaBJT
uPIQ5NWw27xK4M1uL3FndIO/7DYaiF0JIjKUcZHobSlTwkOhlS0KFm844+BFY+upHBUjRILxRLKU
Wy12FKQjaeVGLgUA9Afr5xsS1+7IwMr/MiG5huq3SXdEY3u5asyuqDbDsmjGCYIa6ekBzVaY8UO/
79gjuZV20fPfqcm43NCzuOgx+4prJ2R8Qw+v8IDAM8XEPfTaQgwbZQvbYt5HagvOAZ5uYBKkb383
3npOTC3Ms5PTZv4bop42RsYvit837UwOcJhIomXO/q8gKzQ8FdjMQRcUuk6B33wJXCTYcTslYfBr
xumopGhru6SVjc96KjBNFPi4gH/pDsoIdQuK/biucefnPTW7Of8ZsLwKihaDyQ+Yhnvz0bF48JnS
Dqf1fuzjH6gbPD/EkxRkuZ4HPNLBCAxmjpO/90zqcBjJlB0OGy5c6ciHmqC/9GC5+H0PHoWwQsyE
3lZRKUNZzytP8fQZ55ugXi8ogpIvSInYP1uuPfeYuhHM+FlbGaGgkweLyWawL1ES6lQL3PycmJa2
TXEQDHlnQ2ObfAADh8LHGG6iYSqJe3ZbRGqvl9HFCaTknM1ZCW0R+Xd/2RBUCrix63XBS1wO2bLG
bwkiQmIoGCJKdnJSO+cpJow17B0TZvAm5k2ouGEwHJZxKulZTmHnQz8lznBGojrAMWmx7zof90Ys
MrcCGJNZpuZqUBDCrV/k2+KT8vs5kO1MiywBp3WdiU7OpZP/Nqfgsz52fbOUYzpPZtqLe1EpKh/Z
jhkwQ1UTLifqek5Y7tT2oI5gq6R9RVs3EQrA8w2r3YWcdj5iFR7ZTXaKloL8TJofe6g7H+bN9wGp
/2P9v5F1eKYZNUqzY3A0diyX8db8kil1IuyGWATneL3JGEP7EhHDum1E9DTO1jYHWvgGaTRJ4u9k
m6nX68ColwndOH/PzBtkTLV1FhP5sohL6Emcsbx6Fg+yLP2Cy7b/0+BzNTqru2MbXFXv1j3lHpj+
SEPggbTgA+uDBg78PnZyOvQ6u4XfWy19uvh2Acz/D06naCkBn+hu/9LwexdTLnywTfOHOy4V778c
m0mb4ZzonUT0OZgq0Yl9WuuXAUPR9twDXSVdspUGVRxBxPJgex7Sz+GtOW0Np0K4X+vUXoPgurpL
64Ef6wNMyyPwfkXc4z+6OZxg1Pmp9UO/h5vAyfWsxk5MBLH54OH06h86KKpQX5AaJaOjQyqHNOHo
bjYw7S1LVmrIKK7iyt98saCOGQ+L2GUBO6ZS0j2ElkzfFzmnWO2GaBsGdvQiGjMONCTZnDxqR1dm
UApGNSHqmMhSiyoszybQlW4t5/k/z6dg+x/F8WDxUWKYBtgYDd6vXwz33TOiQ2XLMEQCWmAGQpPz
w4Gl+4GgmXFK6z0P17VTh4M9eNmCcQoqFMt+TbRZDYbDXIlvX6TbuSJBHbhqWowotg5YtDRTCdhz
ytk8yznlpFBxbFeRNMc9sNXwnczQ5YHb0WWj+d5+z50rII1h99VCTBcKFXPPyUyCI/jeiWmMCdEC
G1Bulyh7Lft9LDW5Ui9BNgOcXwTJevtt4uSqUEu0szckNLUv7OFpABFwCurhLTDPJFTY4GdjGfEI
clIJghuJJZ4d9YNuIU5bzgdPdxNZacgNCu1QPKHHaO5BhevugmsF50baHxqxsN1CzxrOb3dD2xT6
ADh/uIuHSEWrDWPR10BavRwPfniyaUM/y25jQdwMuOlN4EVRPnvvF7TyXEIDJKm7LmmFnDrEy19G
Ae5Um1fETnq61iOwghJax/QYxvYtUZgUWbD19V7Vl7PK8dbI04+SK3qgItuzU3fXj/xXuYBC49dy
Pt4bVEj5hH9rY2OIO4iR+jDDkQhF9XdZYuY71PPXnslEO+pF+Kpl+m5fDJMDJvnw9B1IbSRjZqSc
D9NA7IG3etCc4Xb/M4jg6JheoMQZ7S3czH4Fq0VMu4cPWfrbEDVsxtP4exP7X5xch3Qa8sFP47an
/2H+33m78wjg+Oq6sPOEn6yOGaMSB9YgsF1a5PaNNKwfeXJClOb23tL2opfBIguNoihI/Jrcxs5Q
Ddo5Gwvpwp6dqVxBkOHB1d9s72U9aWvWddMVFv9GPUTiDkgmJPE3hWdh7biYjX1b1Pnib4WYRhF1
W/2sZrLSws0iV9Ge/Yxb5uFT26PG1lpS+/FctmdQYFEAjKHdsLAXO1huIM4Q9iqBKf+h/j7y0nXk
8L+dekQ9ewvaP45D4E0DaLVcalgWzlDs8fAFuSaspS32whFQ0YhPCxEMqdU+hDdtm8Mf57ds56T5
kdqML3i7SktPh3V4FqUYxcxUiILFy5uZ5gOM9301fHWwydZ2GgNlBcjysIDg/iBOhQOIqTx3Z6jy
K+QIKo7EWsr2QsmS1hSazq6qQQwrQ6GyXLKCrAj6OnQTrSIv8HGaCLxjVE+hUrgix4ugv9KMJTyN
jOm579PRsC4+uYJmfm0RG8be7MZBu4WoY9Y5ysrxINJ1LfdxyARHscGmDsSiFE94KnD856/1gyrQ
aMOl7FPz0YCb4TzXXjLxeBg+sQAEF8ssgbhHqTIm2OYCXgvQyZjWFPjGSMJJ0+38M8DQIdsPRCsa
EcFZ4a5O2a1N/aZtQccnE030rOd+u+soWKWQMEVQVr/n7SgOBW/pWuWDr93p4toTZisUtuKdsjp2
FjdEWZ0u7pKXqeaNJOM2bx2/RVRzBfdsChbYlV6DuszTtYvW5ImJmgta+yf0y5dIZ0VIAv242SlM
BFKWp9PHxScPkCTbFB/griIWnWL2Hm4xlYOrEoOXiVYfm1DAlLhhIq+J+ACnCYsdHf2unN4gNnBV
biKspXw1QVXJD/yVRMolbgAofJ2t8RSCgCConsowjELyW0Vt81ByQz/LPhDZme6syT/LBcRd5ysu
/gAtzE2JOLDWvuYMZjE0koOzCzDzUWZtt2pOiaySXt1kuAaSWQxP4Dejp/vqvFX7VaZy8bERvoqk
+bc7x94pwKjYKJR3Ruu5xpafhVvI/D77W8tgXrdsKKDMzTCJt6dBTmipK23/5WWfso/uVgT30B17
DPBQqUTzwmNIAacKz99Z2YHbBt9eBur5J89lk+TTso9tBjuDFGIlG6mIxjlh5MYt6zNwIxfdYTyD
5eG+fUmKT+JvCV0pUKUSRy7V/z4dmuG4H19LHtmPsLvusafc+VQF69ZKHirYaJiU3b2OWLKKwe9E
IZa/NVH59J0GAQGZXEmKEuk7wgOhVSf+Rq2zAL05L7kDqWFpajcxZuehA5WG4OKgW3QLOze7z2tL
6xaTd4ZBreult/FvKEsC3dDHbpj4bu/yEA9M8aqd8NgMbsWmjcwx3uh4POdLbH+PWcx/ezagwRZl
bXZBaukAtP374AWbEKiRaMmxACGXUPSiZ1MWKioOkM93QkWJ3iFToFIFYrzgToPnTe2NJ1GuH7TR
xa4ApgOBzx5N9ZOLKxilrsVAewVXLgocJzrQDl8fe5WgWnC3+occQBvRpTvCUeeNGNLe44ySu4at
DAA1V9e+SgCCIGuN+3TDow0JdkkxjNdgnx1Nl98mtFxZbbcM3yi2m0o5ABHwXE1xD4Rg1e2Orn1w
trxEZkJFr9aMzm9YKlgYQwANEo90wzrclupaqagNRqeBYmPn6EuTvCkTiuLhAcZTNdJ691qw5EHb
PnHAF5RGqI02/UMlUxho9E7hjyZtxREtjl9ETemKJw5cQmBbCCzgGaWSqMMMQ5JOFHmXDJKfPTnF
KBVoerVrotlnJht878rI1lG0fAySwotS0KFBTRZITbjZ+6KI8Rn1l9Kvw/3KCX/+F04/bXtmDZrI
q3YVCbxIv8zdZ+d6Bzf/pyBRC6y3ZK0cR0iDjXssdoQfbS5ylH4bj8oTvrwZmarqLjeBIkDhyvqI
bSgf7NPiQ442ZVQDtvtvt3Qtz/Gw2V++Zy2m2Z4JFa553w2xhwHYiWGXfDY4YhBSmX8yqHif6ve7
MebaOdFwho65qRiVUUHyN3UB7R30miDBYjug70vXg9eRPEBNnQn2ckc+i9J/RGrx7PR9v/TZ0c3X
c0YsAmVrO6uZFtDBc4Ep/1SoctFuLeT3P5dYgBI8KoK0yBM/ei5D2Em3TzTc6/n1R+aIBexCyG/6
dsA3Eb53WhOt90T9DdP8GK364Gm2QqtNcxU0Yq4Xk8Qf7W6XBd+53A3llDOnl5StAINt7TNyFDEP
s+JgKx7oiR0F/bHFpAu8ozAqdP+oZZoWyscLDzFC9V0hDWP5FAnVvi7gse1H9VBHUhcd4/E10sgE
q6w3apDCnW5PK216itgF2NVuVFdTMwU7jhObXJmuVeg5IQJI2k3cMskPsQhCEYi1FPTJq1lz5kNo
LnYMdi8FpcVnh+fqPhFLUXj7sOa0Qb4KigbLHuDNvFwfKNYJlHpoupNB2LJpk8jk99QhcDQko+7I
UyikR/AHyb4dcXiLQtaeGvtTEcSFyojLsgYrhmzcxukE/z6T1iE5b6hY0uMBhXs3EKxfznyxX6ON
KvSO2Uu1t+eybJXce3j/2zk4lOjejSrESZwhJ2VB5AqyV2LmA+3Gmby6kWn1EZHTbBgaMyj2it/o
eiZzaBbkrPQzQY+uourWH7lzWVPBInDIZnmyUIrSF7rj3HhRtmpr8dLcHPKa3a/XGIjymcRqkGp1
OB7J5xZfuTkY70G/3l/FC0duk6vPF9Ka8Av0vXZJpAC8sokvxrF0F9o50GP1zPpvpLiyoLaycTf8
vlCNcwEKZsdv9K0jpJGYzb6NTR5knFhvItJNizxUlyAXWq84T1PWHTyEj92yp/I9OSvvvBctHV3K
XRNW8ldozaVoTgIKBVY/W/9oUCbr66ntETe7JdGjmSo+aQdva8g+sKamNWjne0S8l257CXh4Rca8
2gQheehSevPAfFIvyo/vd4oKjC2bW5+Osz5FhFWvz54ahg9UG6hBf3xHRTPMAtMubqNS3Of5LVOD
DLJP86tDFeCSgKWCaCkfXcyRhavFVrVLl7K4dOqmgoHAcu/KIlzFW3fvaay7/MRHbZ4R1b5sK2gB
w3w138jZAzRP1HWECAoSKuOQUuV+5ci2whQXFqYAYNVaNIYd6UdBBGKIBtx5+S+A4R5PRAqfjXRD
ABnc1qw56HZF0QRzsdoGTlKjb3pOjgZ4815b8aiH9WRINoZJZ6umykHGseVS2KY4T1NLWEQNLdGG
GD1KplGHmtHfTg8DoD77VjTO74ZF//RfOYdn43ud8Kb/TaMKbrQIQPkf1TszVbiXp4D/dp3X4+wt
t996OMNSQUfSUmZyKp22utjvt2nH1XuXMdwY7l8CZIqFGg3hBxkMS4g5o3LBmsJBcU5mlpzZ956V
hGwhooayURMv5Em/MIdn5IIlW2+h2XZ1YpXkKVAReFEaiviobcDlIQJbnm5EemYjKWK0lHoPNo9L
12EfAvYPiTqsdVU4BmgCh6QlEmwyXgJuwy4gGj5uplwc/QS9Pu9IkKqk7+LnLCb2K1irbrzqipWR
/ISc9G22TmfYvKKv8JK61LYuFSGV+LIhbzuBDZL1VyZmw0hkZZu83aevEaSpRBc5SN1JTwbdqkaX
JvgMKiX+mWAP50pR4qhzOjeVf1RFlUYuc81FeixVNv0l4k6w9+Sflh3a2cncYnVj/0oIRNn/7gZ/
EPdDKCLxGxz/4cxvuphDFrk+wFVZTZP+qvP9dNM97B9S9HOYd+YxtNelIWLLYrxwkxDbUkoqcDxr
1Gog8ML9EqluyfKBsJMBXQYM3zQFMvn3eLZf6XUz2J+QiGfPAsP24igNL1xqtc7FwHVw1hWskx73
REqtn9MW52EUlj7AiJjIefYWWc+uTfjg38WZTgnzHFBaJGq1/+PQzfPjrvOqv41LHObFSSOLjT79
pkp4qbF35KNjs4AMYx9aXwV2l040BQ36fMK7yESC/MOAqWBBgOpWuy5NnfxGwepCUHnnkoI9acRU
VFVvbOQg0btsY402zQ8eVY2Jlo2UB1XNCsGlBraN+CRAhgJJxbDL4srqMuE2TVQG0XEVjN30jWNA
FW5iIQySUO6YzmFn0qZoVyrEn5NnpOpWzw6xHgmr+pVQd+0GnRUSZI1pFYnxrN+hqi0Bgb0E270d
O4iB2tCobffF6c+9KPaWkdpqvTqCdlkAn+wa2fms7C+UCQVydj/BRN19u5xImbTi23auTbsRUPm2
d3BDEhPEinfkX+A7ZcZvwu6e6+CxAi0Ew3C4QbAeT0co4hQkqiQsZlOlj3Neu57Wlw1X9LamQVM3
R4KD/ksIsHUvNEHUO+E2pT5HrBkl08pG1+HJOG45Sq6k5sDErP4W/HvafTSldgjGS3yCOSiCZXq1
l7pCRtpxSXwJcxxbK3ISZDXlbmy8m3HGiKBTINTDPuRJLzQUFlQrf6ZHVY4vZzgnIn7x5HhA+opj
j3w97eGUNaXqEjaKfKDWsbQhFS2h64G9INgzBsvIw8bLK1xwFlMQLOJNiE2w4GI5xvkICKUW0qzq
VaTEvRW6Z4Dyxc4+1gTdaoQGTOaSiPu8ktqh6FXxmzW3QEJ2r9O9+wmNc9pyUHuvmcLxPaXOeTBj
jmhYxUI57lT8/DZzEeJDS/UQyXyYchFSheGntcDJJEYGChjIm9XO4XoolDmu7xTe90TjI/ouVY2b
pCeVzzUtP9KReJOCd9OYgRsx6gEgC7sUHDO9u2/rr0WaetbyBds6tFIFx4tRZYcZA03GodFwTcIQ
bLfKqF63iah8JbX4iWJUIdWCwYExNK0p3y0ZNq+34EOtA0ZXQ+wGNYqG2lB/Vd9TGvZhVeSbW5g/
1VjUj3/wAQUehmfbXHIpMJ3m5Rzf6Gi5+Vl9AEe8LCI6fh++GJu0shJJZ77NoQYJlobiocfJzHbb
jIswT4qGiinvwS8avU6ziBc+QANFLUQmX496Au3P6HvGECrruAy43+OlVaqyWvPOKLAddVbDN+EN
33TQhlo7zZ9ooQntTuKNIpAxJPlBgGeHKPYxejwr0HdTdOCBNI8mr/Q5j/wwhBDtb4TJotiifvIQ
jPRMrybU9CKbg5JubZQRyJvvLBLWuFv8jio8+aLpQenmTd5y+m1FuBIWn0iV4937iDERKmwc4ZSQ
+HLYVCRWHThn1SFokJAtZF5met1xLxucXdmCy/B+fGkcM6b0v7PAZ9yh2cAvkU9mgq/eoDYSGSeo
Q608dKGjmPElxS2PlMXcXuQ3l5cmxVYwbfESiIV3eNfZXrgv/N5QZ26qansGgj6dXCiDs9jWMK4P
pQxkaMtYOIlYmGwIkJsg0C40WdGI8S3OWYMwUN04jWDgV7iSKarBsSAytL5xX5JxKDM8QEQILiaN
D1OhZ/4bcr/RZtSDwhg9ZgvkSD2FLkZg4cwuMHIeDRYkFtg8NfPVqwMbDT2xKF+opns9fImQU+RG
+GO44McvxNUbx7+QlnhG94Ng2F0PE3UKsJhQPKMmjZdDsYlJuKpxDJ8lCONVYXUGE0X1lTzylRXl
s8bfVnPGRZH/4n02Qr2IxV7dGPpqrA3EV69SN19nTlLFtD6cteXT5XT2Z4JSf4j+L/a862INHuL6
Z1RXIXPcRtYV7YMscoESuC5XLnzom4EywbqOEFbU0nnM1gkHefDxQhnoK0OOB2XRA+YyOvGCdR5p
n608wi9P7Gvao8vKYyU2TTAFWo0acWdo9lNivuItpi90IQIAbI1Dxy6bCFueVpW2ZFAcAoigrNXp
c3Nrs1Rr4AlhMrcv5Fht21lybL4A3/PW3w7HL/lnf+MOBT3s8zEiWOXJ5hv0nMbLNXwobq7GAEUU
svPkRezK7E4xcCOIDCvav8n/RMAEW1ewepZnvXt5J/jTqoAWbrKPX2/WujJWYeCaV/Med2mNism6
X2G69P8NBmmN+3y3w7xxeLb7uPNhvKBKmjU7EVQodOHnPqWkRIAAmkQocAOMYP4+FU4/fQDKRsHB
RxXjTEAnxR4OgXLPD31TFN0a1GXu/UVcvJdyudcUmT+sSWarpsTuHCKq0QDwwJ6MNgsWkZ7Vfpgc
nu56uatHE6GJLszyWyEUoTiD3n22I8ljf/AecdJ0RfB1DsbBVebp4g9M0XEs71mRGQbbEwOME3NG
CpGeqgBCj/psuXHRNrmU5tH7vaeBFI/YKpNs/Y3SLnW6EAck3w6hCRqEYxszm525FdRblSrUz5Ap
nGpkfwiHmufE7rcAPjrJVqiCbTMX4mzqdiNQEnIHd+P/rSsr17HDtNOKSF5Y8aq6UaONRWOAIe74
zupOqzsJOmTMNw3vhNjT9KmIloXgPkWy0T/jqhg+YaARCqggDelb0PWEeGGSxZTJ7l9iUoFuCwi1
CxqhUn4P+CSE/IOrS6g4FSLtqqUzygf1AMHU3c7H0kT50FoxHMNj7tgNQaOuMsryzqTgGq+/RLvW
1blExGjqwsGfCrRC7YO8XPGu9y7fClQiYz3odXu2UAbHMu8AHAwqrD89ud8tUZCTySKMcsQLZsVu
q/Hr2dqNqL8QdCRoUaze4WN9kvxsuc8amXPpmed8VzBB5VLhc36K+fDRxLfwAJHMJ72Dzu6oCuVn
T1fGfWulskL6JYGZWu5oSg4MUhL/EfkClyPzBa+z4yUfPuKKIDMtTah2EdlNM1Q3ZiuuW64AbxQM
fozHJFkbwLCoPWn5NfKkerkfI96ww0W22ZOuJZ9KR8a61z9pinN9f+1kdw0Uu+b9Zni1xFT7B3qP
fPsPIxDpyAe3imGWOpKjIPKa4w91m62taElJX+DOOTxqp0rimp0Qc0VWI17OpuMDgfIHhXjzll98
uZYQmNpRkrkk0JKExBJztCtahbG/Raank698y4VX0+nFLJY+N8pt5jwCCQpex9Nzoh7ZykywVzyh
4r4un53C8ZNLOZlZa4fwCjTHW9CsvSv8376rf7555i2SoYPI2E2cwRM6UkLWm4YodoUlblZab4Tn
/WOODQ9OMgF5+oeKp2KGp2ExYFIqdGueo2OWh5T+JT11ragiEiAuyyV7IUGbvWdfPs4Eiv52iLip
qCeJUCR+HugOkcsrHjZrbZSSV7Q6XAcoKdWpxCtflMQCLl50KDuXY6BEbpzkEMiMxqopNAwtskS9
h7a1Q9yQ58W45f1fp73YId6dd+0WSZiVJgdmg+awTZ78od74pT/J33giBg8A5YaiOtpW3hddRhlo
sk1U8vaKISBMp5UXh3OFMcAGWCh37oPhreGChBkjRwPveT3hWr5m7g5jJ2vzpN9/bP5OMH4Eh1aM
AjTmAsN1w3myvjyz/4gdyabYyGtbslVlysNdki1pluQBySi9fOJr3ciXJOj/iGVNC0jo6Zc45TQe
c2Wa29AMMDeoK8MWs9/yn59/8ZDl3qSFhdjv76fmzglQ5NJEtxkZXDHrKg8tZUEuP8TbYF20PAxq
hwai/nRq8R4wsXyKrN6qRZDn2o7UHx3SP1ET9efD0haxC3OFvhHcXUq/oCofbRpBk5DOAH4XJaCJ
ANMwHKInyiFHs1cPLsTvxSViZPPKvfb7vI0Tzu1AuFbJsP8if76Sgk58Xv6Sc3+bsjIVZmw6tjBb
/tA85tAXtB0Czj8yXnopQjNfMeaW17OEhw/aBJ/OMEieBzINvkch8Io4cj7xvnIlIzc/QgWiA5CT
1a810jqLpcQMrvr4QtVQ0jpBdszaV6EcJgucrglrTmcy68cRAPf1xkhP3aRlp1jo2HGX563Oydox
GV4DPGbu1fSwGmQKVcd1IuSjw2aLpI9zELce5l8FSiPBAZaQKk/eZVz4qmg+n1wdcrr3NrO4Ypik
znpe7G6TZZRDLauEYJclR8zqwj9u2BWR3M4QSpXE0JXg1ajTDwWL+KhdcnOTDMTOrnWPDvSGBukX
8DM9zbE82dVOIHV7hZ73uA7FXE0iGUCRyVJmjh8qwo0x+GAn6eA8eA2Eg4ytqUa+yROGxsgOBNe1
A2lugleP6RuISkzSHymEkS1f7wax2pgqClAPvaznCKF+QuyV0qE4P+xiw5T0O00+zur1UYGzZscx
BeVtjoJiQuYx1ktSJRSSu1ucE35J46T8aHPZJGgBcnW7o5PifuMe7f4v+wRRXNV9qF9i6oEeUltm
RmMSq8UPkppnuo1lLPofwzPOuITE/R/XlK+jvpvg+xKzLBr7z9C7mj2c1OwBO9HdVRa3njInhFqS
6UNxLVooXE3x2OxZ4bSj8k2/O5Dj2BU1Lmi2+Es8z77VjiWGhvhGzQ3Ec++WfPYnNJZhBBiBGeaZ
/5HbGL9+EN4BRtjEhZdj9+5AV9q+mJIj/7c4XVFJ5aAmiycwDQ5SVveAxC5ywMjMpCxjx4F89QwJ
d66HR+54fS4A4QHACAJAWieqmBIHR6L7Enzt7r0ihdx9hmISa6fSEmElv99x52SiWzEQ5K8huI6H
B4JnS1iX7anNpqbDqLNUwlCFd/PBjwKxOIA5cO0d4DbBsm9RsZ1n+GCP43eNyYsQZTNzh3i7adna
kIQSqYzmMUkLx+vH7m0J346Az3P139jb8GafMdExchLzF2pY5vi5PSDvj6hL/MlGaH+7bJqw5Phl
cZ+heBTjoH2eFquWvAeXaOg4uV1pTzQH9ONTPJ1lUN57Kcdjtf6M6R6JNs5X+Meq0J5wqAOoF/6W
K423L9uEcqvOX54vvhsMbX+vk/XeezjUuoSd8aZH6CupP5+cO0nfJhB0EzDFdKc1Ywg9hw3c+VfQ
D1FuHLBcIqN21AUSAyY/d4ktD1GmNa5RWWFUIBqIqOlorofcDqkxHGj0maECs5ACYU/MJf5Y8Lu1
b9oM3ohK0AcMtAZksSYj0XEOhEMQRcVyVyI0o8S+T17Lpqi1LSMmo/qtmjolZqHEPveRvjAN9aul
jzHOOhJ7EGlTLC90ClxhZSzPLIlAIIM1QmTP5XO1fzdINsVE31VyFPQipBbn0O8Hq4NSlusCdVBg
LnIbEGarKAPk2Ao+qaedzyur4CvtUDSwGStuQwIxhFfG2VbxwbogfUB85E1mJrvYIEmjXVPlGeUP
WLQFtE7Ih/ZLTjOr34Zko8WpRkjU7CjjLByVPmcCWxZKI8NrE+uJCNXbi6YNuDw+wVswWbDX7TeJ
fhJsQCy9cSng/ok+L/uOhdMaqEDAknDdwnTQNaiwV+2vKfuYFQsW5nxRQqXgtpPG+AYCRw2+Tf2J
DuPuWolowWk52XdXQLLGl5/OWkELPuOGeNHUrUXX7/QOG0hWYP2ugJcxVLlEkzp/kBGcXvSXj6jX
7SLEbM2id0ryqdZsVI6KFfGaRcLr8oqDriteymxKXngTgkTPbLQUB03eSRA398Rq9dIfxYRaDUoZ
XjzTzyZUQ4qGg1pgVkZno8/vMWl7JoK2vcQecgcC/6oDczBf1lFZge1p+fekmnhkXLfgmtK0PiZ1
s0O0x37VcUHYV1WYhecRMkboL3ULn9nw7/yIkkmjMNAbhGCca4r9I5bWEzZW4dPIFBp5X+yk8JJM
lZJiJKigsoP8KqFCkVeT1ZxyORzaBie0Zp8yLAKvOduwzwuSskKYn0U+PfosWGDR2HuEn7PKYUQw
Hxrq9rMNm3n0vR3sASVe1qffQyqqwjS2MZbOTp5g6d7Rf3cMwuBM/YfJOU0G6w2wz4DqE5UULD4x
qjMCPfXcT+ZwZPu7UjkDj60pAQ2K5LODs039Z87sfLv03OiXqBWprrQ7U9Eq+sXE03s2WccYzU4S
5PPdmymmO7M0a/aEWejYn62ctqVypis42qe2axEROEVvNghjHjCkgXM1UwUI5ASem1hSHj5sUv3Y
vt8LaLkZyLVG6Unk8gXWuvzgJh/miVtnOZxHS0EXqJxCJmY3C2fLrXnjl2bzPn4omX+GVnL7BvrZ
+Lw8fJ4rPaP+4dgTj0vUK6WA1JIIDZqBAAvEgkdgwUHswTFBYk1mT9hL1t/Svlmc6SPtMfSTlc7X
odjxnVL53a20sYMG9hVnxFYwkla3bRLMPCYW3hr6cQ8rEzoAfr6UibODh6n3AenIv94NteBINL6d
KJtRLLkiKIl9bH8xavHVpmvuWdMZY/C9BVbxDm9I7r0t1+FB4vpLgdcx+12kO8mWE6rtwABv31pl
w1sO3MIelorxy0gcJOgwqgO64gm9SejRDZNaOOXB8Yls/k6jKaNcdwteoN/SIm9+CBaqnHvBYPYO
1Qqg2h+shrRZ3slPmKuc8IBpSgQREish5MarPnzJfWvBok7exb4vyLYAIyS5/sAH/PoinYAxFBxz
c/5z6+rPBJUeoJobz+Gt15Sc0kkeToBIfX2iC68RkAloqWb/7oYKj4+DQmNR6rquEKZPYpJTN2tX
SwSsEq9Lc3Rcp8SFpq+XjOrZxwRHDwJynavRui/rLYAoXN/kZHpDIrRqvVTakiKz/TC2bGZgQmSd
4luHALEKOLMnpfToc18hPdkPgILUmK1eZw/aTy+2cn3DLIHofOnF8tqJ/9M/7u8eMq7v7DxTYZm1
pvjFw+liecjfVg2OvoD+0l22qBgEbhjlz+eH6vqQcamH8ghDM60ztl67xcR0JuClJzNq31v2ei9t
WAVDziZwIPJKg3KHVggZt0UWSl8Uhc1qQBiK6P0CchbQSiIEIbp7ofIghFIDGPXKc4TvZia9sgUL
2QD/rNaQNM2pP77l81HVdh9UnBaFII48/CY4Ge1PJEobkSXDnsHnTEcfRihNDgTT+niwRq1eN0TB
pP+HgwNvYrNCHQuNGafgEZ56/v4THhRVonz1JOyiDOdK7A6ELcicqpMW5OTvOXKupNY3lMpaWg/Q
tOeLWPwjfGH5UOTAB2UEoQZXBIO476LjRcxcHklj54vdiWlAsW3vTa8306LBP58OKQZYe0H+SAlQ
EEYtyWS6Pqu7LvJQLxgDL6unmVfBta24DRoSOLg3yr1B5oK8UsYreoLVrQBv2rSlengA3iY73wYF
VK4tmXx/79AmuKp+hbRh3LIFQVjCvdeOwgOle+ZcUmUFm8drrhmMGaMNxYSfk+7s9LusfMno6qnX
iSd7UEapMZTZK+DhbIKadWlrtjL2GjKUS4N2FBjLz7uiS9rwhAMdZpTKom3PbHcScrMnqA8qLEOC
uesiZJNNy0eQEnwPVPQZnTOuy0Hc3dM0D0GwXKSP6ay5mo5FOTbkKvDGTlhRW7BDTbEbrA2IZoEJ
W2quART2lnpew4M89bvEo+cZNcZBl1jn5fpm9/SpH293SmBXJ4ejqv7OqZ5w5th59MPFwXCYKXSd
P9wTnWZK/2Y/GJor4Atq85F0x8xBz5iIOrkwsyHHRtLUBL7qj3U4O7bW6/O3bdXmGnm1VSN+7Nqv
hFEK9D/s/uzaJ4YbfV/+NcbDB138Rfrz5dYHQxQU6H8gm8bpBcDag8f7slRakuE6rYae6ybqhnft
k9RGHJrfzrAYkybNRZOHEhRMt18YqIVziO6EscfXz9rfDgLZm4xH2Kr2tuBgg601MNkySMPWJUuz
6bwhWmfwZ2n1v+7JAmO2SRbunmukOhhLClXeeB7lxSJgU/BCUEQfdtThDWDn/vPOYiHnKxkdJw5f
zyV91VCVT6EZFjzMx1Bj9vefo9J3vkLbUC/9zurU1aaSxwUspQVVGftyayfe9Xhl3WWvTlxCLNVy
VLssLgGbhUP0E5V3ctOe+9oVvMDjfTPmBW4ZwpqCNZK+gEVhj5RpUnToaO6HC9z27zbg9Y5x0CN5
Yw+8gXOR2ELLo97Ky3Dl9Ql4i3ggprX3hCRUFfYB8uuw8TeHWQaBwl2pu93rFIYdftif/LCmwFCz
4dvRup4CUJ3kkQQ+A4+48GDl7+qEAQwBsA9GJFWgozehcko4E0n78Zu2N6PsSoKP/l0O3n9DEee8
FkY6LfZGbOmXqUImnojijuycKRm0TZAq2h9RaGeSMKlVIB7fpUVbF49oGXp+Q2qbVZGymPVRtt9d
G1HwUEfDfX5wS5VydpCPKrECO+nufbGxDAH/kpES4avFUDiajDfFuwh4VdiEmQnnjCQ8SZUCl8eZ
DA+O1vXEPd6iV3jp3qLx1DjFxVC6ThqT9s3+l3mLQJV2O9/62zLw5g++QA2Jm7yA0YLcx+gXXpe7
28iWMe/xWj4e8GReAxNRv2UMjpmOiqdk65+Y9C3ZaI0A9jpCeu2pwos0miJ1gKc7v5x8/WRu9Jm+
jA8zqqnrGweohP9tzHBNdf5I5whyOb5ZF47imvTVLBZTIUEsDuKuB09njr5W4JmEH/CCYbqNVbHx
QZsz4JXhJZ0uoGds0KIubrPM/ZUZ2WJldcEkWJz9RxN8jxzy6ThkrmDThs2QEBYezBn51owdqzu5
St7UnnrOmyEmBadAfN2aFXjX
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n245_6;
wire n581_6;
wire n291_3;
wire n302_3;
wire n387_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n529_9;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n810_6;
wire n356_4;
wire n291_4;
wire n544_6;
wire ff_main_timer_12_7;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_11;
wire n468_12;
wire n468_13;
wire n320_11;
wire n316_11;
wire n314_11;
wire n352_7;
wire n346_7;
wire n810_7;
wire n544_7;
wire ff_main_timer_12_8;
wire n259_14;
wire n262_16;
wire n265_15;
wire n544_9;
wire n20_8;
wire n383_5;
wire n471_13;
wire n10_7;
wire n917_6;
wire n527_16;
wire ff_sdr_address_9_8;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n529_12;
wire n259_16;
wire n523_26;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4),
    .I3(n10_7) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n810_6) 
);
defparam n810_s2.INIT=8'h04;
  LUT4 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n356_s0.INIT=16'h0100;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n245_s3.INIT=16'h4000;
  LUT3 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n10_7) 
);
defparam n581_s3.INIT=8'h80;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_timer_12_6),
    .I2(n291_4) 
);
defparam n291_s0.INIT=8'h10;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_timer_12_6),
    .I1(ff_main_state[3]),
    .I2(n291_4) 
);
defparam n302_s0.INIT=8'h40;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n387_s0.INIT=16'h0E00;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n390_s0.INIT=16'h1C00;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n371_s1.INIT=16'h1F00;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(n810_6),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(n810_6),
    .I1(ff_main_state[4]),
    .I2(n245_6) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_16),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(n810_6) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_14),
    .I1(ff_main_state[3]),
    .I2(n262_15),
    .I3(n810_6) 
);
defparam n262_s9.INIT=16'h7D55;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n810_6) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(n810_6),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(ff_main_state[0]),
    .I2(n268_12),
    .I3(n810_6) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT2 n529_s5 (
    .F(n529_9),
    .I0(ff_col_address[7]),
    .I1(n529_12) 
);
defparam n529_s5.INIT=4'h8;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(ff_main_state[2]),
    .I3(n468_13) 
);
defparam n468_s5.INIT=16'h30F5;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(n468_12),
    .I1(ff_wdata_mask[3]),
    .I2(n468_13),
    .I3(n471_13) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(n468_12),
    .I1(ff_wdata_mask[2]),
    .I2(n468_13),
    .I3(n471_13) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(n468_12),
    .I1(ff_wdata_mask[1]),
    .I2(n468_13),
    .I3(n471_13) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(n468_12),
    .I1(ff_wdata_mask[0]),
    .I2(n468_13),
    .I3(n471_13) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_12),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_12),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_12),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_12),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_12),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_12),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_12),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n468_11) 
);
defparam n463_s1.INIT=16'h00BF;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT2 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[10]),
    .I1(n314_11) 
);
defparam n314_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hEF10;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_4),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_4),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_4),
    .I1(ff_main_timer[7]),
    .I2(n316_11) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_4),
    .I1(n346_7),
    .I2(ff_main_timer[9]) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_11),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT2 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]) 
);
defparam n10_s1.INIT=4'h4;
  LUT4 n810_s3 (
    .F(n810_6),
    .I0(n810_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n810_s3.INIT=16'hEBB2;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n291_s1.INIT=16'h0100;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n544_7),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'h5C;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer_12_8),
    .I3(n316_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h1000;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_14) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n10_7),
    .I1(ff_main_state[2]),
    .I2(n274_9),
    .I3(n529_12) 
);
defparam n262_s10.INIT=16'h000D;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_16) 
);
defparam n262_s11.INIT=16'hC500;
  LUT3 n265_s9 (
    .F(n265_13),
    .I0(n245_6),
    .I1(n471_13),
    .I2(n529_12) 
);
defparam n265_s9.INIT=8'h01;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(n10_3),
    .I1(n371_4),
    .I2(n529_12) 
);
defparam n271_s9.INIT=8'h01;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n356_4) 
);
defparam n468_s6.INIT=16'h1E00;
  LUT2 n468_s7 (
    .F(n468_12),
    .I0(ff_write),
    .I1(n529_12) 
);
defparam n468_s7.INIT=4'h8;
  LUT4 n468_s8 (
    .F(n468_13),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s8.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT4 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n316_11) 
);
defparam n314_s5.INIT=16'h0100;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT3 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_11) 
);
defparam n346_s2.INIT=8'h10;
  LUT4 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[2]) 
);
defparam n810_s4.INIT=16'hFA6C;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s12.INIT=8'h80;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n544_s5.INIT=16'h1000;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n10_7) 
);
defparam n20_s2.INIT=16'h2000;
  LUT4 n383_s1 (
    .F(n383_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n383_s1.INIT=16'h4500;
  LUT4 n471_s7 (
    .F(n471_13),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n471_s7.INIT=16'h0004;
  LUT3 n10_s3 (
    .F(n10_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]) 
);
defparam n10_s3.INIT=8'h02;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n810_6) 
);
defparam n917_s2.INIT=16'hFFDF;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_4),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n529_s7 (
    .F(n529_12),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_7) 
);
defparam n529_s7.INIT=16'h4000;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_7) 
);
defparam n259_s11.INIT=16'h8000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n245_6),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_7) 
);
defparam n523_s21.INIT=16'hEAAA;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_9),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_5) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n131_6;
wire n131_7;
wire n132_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire n119_86;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire n111_90;
wire n114_89;
wire ff_send_data_23_11;
wire n128_9;
wire n106_93;
wire n108_84;
wire n104_94;
wire n138_8;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_10;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_9) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n172_4),
    .I1(n132_10),
    .I2(n132_7),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_4),
    .I1(n132_7),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_10),
    .I1(n172_4),
    .I2(n135_6),
    .I3(n132_7) 
);
defparam n135_s2.INIT=16'hEAF0;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_93),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_94),
    .I2(n102_93),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n106_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_10),
    .I1(n132_7),
    .I2(ff_count[4]),
    .I3(n119_86) 
);
defparam n119_s79.INIT=16'h0BB0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n132_10),
    .I1(n132_7),
    .I2(n121_86),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0770;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_10),
    .I1(n132_7),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n122_s80.INIT=16'hB00B;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_9),
    .I1(n131_6),
    .I2(ff_send_data_23_10),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n132_7),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_7) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n106_93),
    .I1(n172_4),
    .I2(n132_7),
    .I3(n172_3) 
);
defparam ff_count_12_s5.INIT=16'h5F1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n128_6),
    .I1(ff_count[11]),
    .I2(n111_90),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'hCF10;
  LUT3 n112_s80 (
    .F(n112_88),
    .I0(n128_6),
    .I1(ff_count[11]),
    .I2(n111_90) 
);
defparam n112_s80.INIT=8'h14;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(n131_7),
    .I2(n114_89),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h3740;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_7),
    .I2(n131_6),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'h0B04;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(n111_90) 
);
defparam n124_s3.INIT=8'h10;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(n114_89),
    .I3(n128_6) 
);
defparam n131_s3.INIT=16'h1000;
  LUT4 n131_s4 (
    .F(n131_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(n119_86) 
);
defparam n131_s4.INIT=16'h0100;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(n131_7),
    .I1(n131_6) 
);
defparam n132_s4.INIT=4'h8;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n119_86),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hEF10;
  LUT2 n133_s3 (
    .F(n133_6),
    .I0(ff_count[4]),
    .I1(n119_86) 
);
defparam n133_s3.INIT=4'h4;
  LUT4 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n135_s3.INIT=16'hFE01;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT4 n119_s80 (
    .F(n119_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n119_s80.INIT=16'h0001;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_11),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s5.INIT=16'h0001;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(n131_7),
    .I3(n114_89) 
);
defparam n111_s82.INIT=16'h1000;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n114_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_count[9]),
    .I1(n131_7),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s5.INIT=16'h0004;
  LUT4 n106_s80 (
    .F(n106_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_91) 
);
defparam n106_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n131_7),
    .I1(n131_6),
    .I2(n172_4),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h00F7;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s6.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n54_7;
wire n52_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire n43_7;
wire n472_5;
wire n51_8;
wire n49_8;
wire n298_11;
wire n240_11;
wire n51_10;
wire n45_9;
wire n49_10;
wire ff_wr_11;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(ff_wr_11) 
);
defparam ff_wr_s3.INIT=16'h40FF;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(w_bus_valid),
    .I1(n339_10),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F2;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_7) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_7) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n54_7) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT3 n52_s1 (
    .F(n52_6),
    .I0(n605_3),
    .I1(ff_counter[15]),
    .I2(n52_7) 
);
defparam n52_s1.INIT=8'hBE;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_10) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_10),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_10) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n47_7),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT3 n46_s1 (
    .F(n46_6),
    .I0(n605_3),
    .I1(ff_counter[21]),
    .I2(n46_7) 
);
defparam n46_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[24]),
    .I1(n54_7),
    .I2(n43_7),
    .I3(n472_5) 
);
defparam n472_s1.INIT=16'h4000;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h9;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT4 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n63_7) 
);
defparam n60_s2.INIT=16'h0100;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_7) 
);
defparam n58_s2.INIT=8'h10;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_7) 
);
defparam n57_s2.INIT=16'h0100;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_7) 
);
defparam n55_s2.INIT=8'h10;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]),
    .I3(n57_7) 
);
defparam n54_s2.INIT=16'h0100;
  LUT3 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(n54_7) 
);
defparam n52_s2.INIT=8'h10;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[20]),
    .I1(n54_7),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n46_s2.INIT=16'h4000;
  LUT2 n45_s2 (
    .F(n45_7),
    .I0(n54_7),
    .I1(n472_5) 
);
defparam n45_s2.INIT=4'h8;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n472_s2.INIT=16'h1000;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s3.INIT=8'h01;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_8) 
);
defparam n49_s3.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n51_s4 (
    .F(n51_10),
    .I0(n54_7),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n51_s4.INIT=16'h0002;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n54_7),
    .I3(n472_5) 
);
defparam n45_s3.INIT=16'hBEEE;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(n54_7),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n51_8) 
);
defparam n49_s4.INIT=16'h0200;
  LUT4 ff_wr_s5 (
    .F(ff_wr_11),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_sending) 
);
defparam ff_wr_s5.INIT=16'h0100;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
