#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55d56a52d160 .scope module, "sim" "sim" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "s_i"
    .port_info 3 /OUTPUT 8 "p_o"
P_0x55d56a52d2e0 .param/l "n" 0 2 1, +C4<00000000000000000000000000001000>;
o0x7fa0ef410048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d56a5620c0_0 .net "clk", 0 0, o0x7fa0ef410048;  0 drivers
v0x55d56a5621d0_0 .net "p_o", 7 0, v0x55d56a561a00_0;  1 drivers
o0x7fa0ef4100d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d56a5622e0_0 .net "rst_n", 0 0, o0x7fa0ef4100d8;  0 drivers
o0x7fa0ef410108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d56a5623d0_0 .net "s_i", 0 0, o0x7fa0ef410108;  0 drivers
S_0x55d56a528250 .scope module, "dut" "top" 2 4, 3 1 0, S_0x55d56a52d160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "s_i"
    .port_info 3 /OUTPUT 8 "p_o"
P_0x55d56a528420 .param/l "n" 0 3 1, +C4<00000000000000000000000000001000>;
v0x55d56a561d30_0 .net "clk", 0 0, o0x7fa0ef410048;  alias, 0 drivers
v0x55d56a561df0_0 .net "p_o", 7 0, v0x55d56a561a00_0;  alias, 1 drivers
v0x55d56a561ec0_0 .net "rst_n", 0 0, o0x7fa0ef4100d8;  alias, 0 drivers
v0x55d56a561fc0_0 .net "s_i", 0 0, o0x7fa0ef410108;  alias, 0 drivers
S_0x55d56a54e770 .scope module, "shiftreg_inst" "shiftreg" 3 4, 4 1 0, S_0x55d56a528250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "s_i"
    .port_info 3 /OUTPUT 8 "p_o"
P_0x55d56a54e940 .param/l "n" 0 4 1, +C4<00000000000000000000000000001000>;
v0x55d56a54ea40_0 .net *"_s1", 6 0, L_0x55d56a562520;  1 drivers
v0x55d56a561850_0 .net "clk", 0 0, o0x7fa0ef410048;  alias, 0 drivers
v0x55d56a561910_0 .net "p_next", 7 0, L_0x55d56a5625c0;  1 drivers
v0x55d56a561a00_0 .var "p_o", 7 0;
v0x55d56a561ae0_0 .net "rst_n", 0 0, o0x7fa0ef4100d8;  alias, 0 drivers
v0x55d56a561bf0_0 .net "s_i", 0 0, o0x7fa0ef410108;  alias, 0 drivers
E_0x55d56a550750/0 .event negedge, v0x55d56a561ae0_0;
E_0x55d56a550750/1 .event posedge, v0x55d56a561850_0;
E_0x55d56a550750 .event/or E_0x55d56a550750/0, E_0x55d56a550750/1;
L_0x55d56a562520 .part v0x55d56a561a00_0, 1, 7;
L_0x55d56a5625c0 .concat [ 7 1 0 0], L_0x55d56a562520, o0x7fa0ef410108;
    .scope S_0x55d56a54e770;
T_0 ;
    %wait E_0x55d56a550750;
    %load/vec4 v0x55d56a561ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56a561a00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d56a561910_0;
    %assign/vec4 v0x55d56a561a00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d56a52d160;
T_1 ;
    %vpi_call/w 2 7 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call/w 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d56a52d160 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "../sim.v";
    "../top.v";
    "../src/shiftreg.v";
