                                                                                                                               LTC4300A-3
                                                                                                                         Level-Shifting
                                                                                      Hot Swappable 2-Wire
                                                                                         Bus Buffer with Enable
Features                                                                Description
n Bidirectional Buffer* for SDA and SCL Lines                           The LTC®4300A-3 hot swappable 2-wire bus buffer allows
  Increases Fanout                                                      I/O card insertion into a live backplane without corruption
n Prevents SDA and SCL Corruption During Live                           of the data and clock busses. When the connection is made,
  Board Insertion and Removal From Backplane                            the LTC4300A-3 provides bidirectional buffering, keeping
n Logic Threshold ENABLE Input                                          the backplane and card capacitances isolated. Rise time
n Isolates Input SDA and SCL Lines From Output                          accelerator circuitry allows the use of weaker DC pull-up
n Compatible with I2C, I2C Fast Mode and SMBus                          currents while still meeting rise time requirements. During
  Standards (Up to 400kHz Operation)                                    insertion, the SDA and SCL lines are precharged to 1V to
n 1V Precharge on all SDA and SCL Lines                                 minimize bus disturbances.
n Supports Clock Stretching, Arbitration and
                                                                        The LTC4300A-3 provides level translation between
  Synchronization
                                                                        3.3V and 5V supplies. The backplane and card can both
■ 5V to 3.3V Level Translation
                                                                        be powered with supplies ranging from 2.7V to 5.5V.
■ High Impedance SDA, SCL Pins for VCC = 0V,
                                                                        The LTC4300A-3 also incorporates a CMOS threshold
  VCC2 = 0V
                                                                        ENABLE pin which forces the part into a low current mode
■ Small 8-Lead DFN and MSOP Packages
                                                                        and isolates the card from the backplane. When driven to
Applications                                                            VCC, the ENABLE pin sets normal operation.
n Hot Board Insertion                                                   The LTC4300A-3 is available in the MSOP and 3mm × 3mm
n Servers                                                               DFN packages.
                                                                        L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
n Capacitance Buffer/Bus Extender                                       Hot Swap and ThinSOT are trademarks of Linear Technology Corporation. All other trademarks
n Desktop Computer                                                      are the property of their respective owners. *Patent pending.
Typical Application
     VCC                                                           VCC2                                Input–Output Connection
    3.3V
                              0.01µF                        0.01µF
            10k 10k                           10k  10k
                       8             1
                                                                                                                                                   INPUT
                                                                                     OUTPUT
                  3                    2                                                                                                           SIDE
   SCLIN                                               SCLOUT                            SIDE
                                                                                                                                                   150pF
                                                                                         50pF
                                                                                    0.5V/DIV
                  6                    7
   SDAIN                                               SDAOUT
                                                                                                                                      4300a3 TA01b
                                                                                                                   200ns/DIV
                 5       LTC4300A-3
         OFF ON     ENABLE
                            GND        4300a3 TA01
                               4
                                                                                                                                                            4300a3fa
                                                                                                                                                              1


LTC4300A-3
Absolute Maximum Ratings                                                   (Note 1)
VCC to GND...................................................– 0.3V to 7V        Storage Temperature Range
VCC2 to GND.................................................. –0.3V to 7V           MSOP................................................. –65°C to 150°C
SDAIN, SCLIN, SDAOUT, SCLOUT................. –0.3V to 7V                           DFN..................................................... –65°C to 125°C
ENABLE......................................................... –0.3V to 7V      Lead Temperature (Soldering, 10 sec)
Operating Temperature Range                                                         MSOP Only........................................................ 300°C
    LTC4300A-3C.......................................... 0°C to 70°C
    LTC4300A-3I........................................–40°C to 85°C
Pin Configuration
                                   TOP VIEW
                      VCC2   1                     8 VCC                                                           TOP VIEW
                   SCLOUT    2                     7 SDAOUT                                            VCC2  1                   8 VCC
                                       9                                                            SCLOUT   2                   7 SDAOUT
                    SCLIN    3                     6 SDAIN                                            SCLIN  3                   6 SDAIN
                      GND    4                     5 ENABLE                                            GND   4                   5 ENABLE
                                                                                                                MS8 PACKAGE
                                                                                                            8-LEAD PLASTIC MSOP
                                  DD PACKAGE
                      8-LEAD (3mm × 3mm) PLASTIC DFN                                                      TJMAX = 125°C, θJA = 200°C/W
                           TJMAX = 125°C, θJA = 43°C/W
                EXPOSED PAD (PIN 9), PCB CONNECTION IS OPTIONAL
Order Information
LEAD FREE FINISH             TAPE AND REEL                       PART MARKING*       PACKAGE DESCRIPTION                              TEMPERATURE RANGE
LTC4300A-3CDD#PBF            LTC4300A-3CDD#TRPBF                 LBHG                8-Lead (3mm × 3mm) Plastic DFN                   0°C to 70°C
LTC4300A-3IDD#PBF            LTC4300A-3IDD#TRPBF                 LBHG                8-Lead (3mm × 3mm) Plastic DFN                   –40°C to 85°C
LTC4300A-3CMS8#PBF           LTC4300A-3CMS8#TRPBF                LTBHD               8-Lead Plastic MSOP                              0°C to 70°C
LTC4300A-3IMS8#PBF           LLTC4300A-3IMS8#TRPBF               LTBHF               8-Lead Plastic MSOP                              –40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
                                                                                                                                                       4300a3fa
2


                                                                                                                 LTC4300A-3
Electrical Characteristics                                       The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VCC = 2.7V to 5.5V, VCC2 = 2.7V to 5.5V, unless otherwise noted.
SYMBOL        PARAMETER                           CONDITIONS                                           MIN          TYP        MAX      UNITS
Power Supply
VCC           Positive Supply Voltage                                                           l       2.7                     5.5          V
VCC2          Card Side Supply Voltage                                                          l       2.7                     5.5          V
ISD           Supply Current in Shutdown Mode     VENABLE = 0V                                                       20                     µA
IVCC1         VCC Supply Current                  VSDAIN = VSCLIN = 0V, VCC1 = VCC2 = 5.5V                            3         4.1        mA
IVCC2         VCC2 Supply Current                 VSDAOUT = VSCLOUT = 0V, VCC1 = VCC2 = 5.5V                         2.1        2.9        mA
Start-Up Circuitry
VPRE          Precharge Voltage                   SDA, SCL Floating                             l       0.8          1.0        1.2          V
tIDLE         Bus Idle Time                                                                     l       50            95        150         µs
VEN           ENABLE Threshold Voltage                                                                            0.5 • VCC  0.9 • VCC       V
VDIS          Disable Threshold Voltage           ENABLE Pin                                         0.1 • VCC    0.5 • VCC                  V
IEN           ENABLE Input Current                ENABLE from 0V to VCC                                             ±0.1        ±1          µA
tPHL          ENABLE Delay, On-Off                                                                                   10                     ns
tPLH          ENABLE Delay, Off-On                                                                                   95                     µs
Rise Time Accelerators
IPULLUPAC     Transient Boosted Pull-Up Current   Positive Transition on SDA, SCL, VCC = 2.7V,           1            2                    mA
                                                  VCC2 = 2.7V, Slew Rate = 1.25V/µs (Note 2)
Input-Output Connection
VOS           Input-Output Offset Voltage         10k to VCC on SDA, SCL, VCC = 3.3V (Note 3),  l        0           100        175        mV
                                                  VCC2 = 3.3V, VIN = 0.2V
fSCL, SDA     Operating Frequency                 Guaranteed by Design, Not Subject to Test              0                      400        kHz
CIN           Digital Input Capacitance           Guaranteed by Design, Not Subject to Test                                     10          pF
VOL           Output Low Voltage, Input = 0V      SDA, SCL Pins, ISINK = 3mA, VCC = 2.7V,       l        0                      0.4          V
                                                  VCC2 = 2.7V
ILEAK         Input Leakage Current               SDA, SCL Pins = VCC = 5.5V, VCC2 = 5.5V                                       ±5          µA
Timing Characteristics
fI2C          I2C Operating Frequency             (Note 4)                                               0                      400        kHz
tBUF          Bus Free Time Between Stop and      (Note 4)                                              1.3                                 µs
              Start Condition
thD,STA       Hold Time After (Repeated) Start    (Note 4)                                              0.6                                 µs
              Condition
tsu,STA       Repeated Start Condition Setup Time (Note 4)                                              0.6                                 µs
tsu,STO       Stop Condition Setup Time           (Note 4)                                              0.6                                 µs
thD, DAT      Data Hold Time                      (Note 4)                                              300                                 ns
tsu, DAT      Data Setup Time                     (Note 4)                                              100                                 ns
tLOW          Clock Low Period                    (Note 4)                                              1.3                                 µs
tHIGH         Clock High Period                   (Note 4)                                              0.6                                 µs
tf            Clock, Data Fall Time               (Notes 4, 5)                                     20 + 0.1 • CB                300         ns
tr            Clock, Data Rise Time               (Notes 4, 5)                                     20 + 0.1 • CB                300         ns
tPHL,SKEW     High-to-Low Propagation Delay       VCC = 2.7V, VCC2 = 5.5V;                      l                     0         ±75         ns
              Skew, SCL-SDA                       VCC = 5.5V, VCC2 = 2.7V (Note 6)
                                                                                                                                       4300a3fa
                                                                                                                                         3


LTC4300A-3
Electrical Characteristics
Note 1: Stresses beyond those listed under Absolute Maximum Ratings                                                    Note 4: Guaranteed by design, not subject to test.
may cause permanent damage to the device. Exposure to any Absolute                                                     Note 5: CB = total capacitance of one bus line in pF.
Maximum Rating condition for extended periods may affect device                                                        Note 6: These tests measure the difference in high-to-low propagation
reliability and lifetime.                                                                                              delay tPHL between the clock and data channels. The delay on each
Note 2: IPULLUPAC varies with temperature and VCC voltage, as shown in                                                 channel is measured from the 50% point of the falling driven input signal
the Typical Performance Characteristics section.                                                                       to the 50% point of the output driven by the LTC4300A-3.The skew is
Note 3: The connection circuitry always regulates its output to a higher                                               defined as (tPHL(SCL) - tPHL(SDA)). Testing is performed in both directions—
voltage than its input. The magnitude of this offset voltage as a function of                                          from input bus to output bus and vice versa. Tests are performed with
the pull-up resistor and VCC voltage is shown in the Typical Performance                                               approximately 500pF of distributed equivalent capacitance on each SDA
Characteristics section.                                                                                               and SCL pin.
Typical Performance Characteristics
                                                                                               Input–Output High to Low
                 ICC vs Temperature                                                            Propagation Delay vs Temperature                                                         IPULLUPAC vs Temperature
           5.3                                                                           100                                                                                      12
                                                                                                                   VCC = 2.7V
           5.2                VCC = 5.5V
                                                                                                                                                                                  10                   VCC = 5V
           5.1                                                                            80
           5.0
                                                                                                                   VCC = 3.3V                                                      8
                                                                                                                                                                 IPULLUPAC (mA)
           4.9                                                                            60
ICC (mA)   4.8                                                              t PHL (ns)                                                                                             6
           4.7                                                                            40
                              VCC = 2.7V                                                                           VCC = 5.5V                                                                          VCC = 3V
                                                                                                                                                                                   4
           4.6
           4.5                                                                            20
                                                                                                                                                                                   2
           4.4                                                                                 CIN = COUT = 100pF                                                                                      VCC = 2.7V
                                                                                               RPULLUPIN = RPULLUPOUT = 10k
           4.3                                                                             0                                                                                       0
              –50   –25    0    25     50                    75       100                   –50     –25        0    25     50               75       100                            –50      –25     0    25     50    75       100
                          TEMPERATURE (°C)                                                                    TEMPERATURE (°C)                                                                      TEMPERATURE (°C)
                                                              4300a3 G01                                                                     4300a3 G02                                                                 4300a3 G03
                                                       Connection Circuitry VOUT – VIN                                                               ISD vs Temperature
                                                 300                                                                                         35
                                                                                                  TA = 25°C
                                                                                                  VIN = 0V
                                                                                                                                             30
                                                 250
                                                                                                                                                                         VCC = 5.5V
                                                                                                                                             25
                                                 200
                               VOUT – VIN (mV)
                                                                                                                                             20
                                                 150                                                                             ISD (µA)
                                                              VCC = 5V                                                                       15
                                                 100
                                                                                                                                             10
                                                            VCC = 3.3V
                                                                                                                                                                                       VCC = 2.7V
                                                  50                                                                                             5
                                                   0                                                                                             0
                                                       0     10,000      20,000    30,000                 40,000                                  –50      –25              0    25     50              75      100
                                                                       RPULLUP (Ω)                                                                                         TEMPERATURE (°C)
                                                                                                     4300a3 G04                                                                                          4300a3 G05
                                                                                                                                                                                                                            4300a3fa
4


                                                                                               LTC4300A-3
Pin Functions                (DFN/MSOP)
VCC2 (Pin 1): Card Supply Voltage. This is the supply      isolates SCLIN from SCLOUT. For active operation, drive
voltage for the devices on the card I2C busses. Connect    this pin to VCC. If this feature is unused, tie to VCC. Since
pull-up resistors from SDAOUT and SCLOUT to this pin.      ENABLE is VCC referenced, do not connect to VCC2 or
Place a bypass capacitor of at least 0.01µF close to this  pull up to VCC2.
pin for best results.                                      SDAIN (Pin 6): Serial Data Input. Connect this pin to the
SCLOUT (Pin 2): Serial Clock Output. Connect this pin to   SDA bus on the backplane.
the SCL bus on the card.                                   SDAOUT (Pin 7): Serial Data Output. Connect this pin to
SCLIN (Pin 3): Serial Clock Input. Connect this pin to the the SDA bus on the card.
SCL bus on the backplane.                                  VCC (Pin 8): Main Input Power Supply from Backplane.
GND (Pin 4): Device Ground. Connect this pin to a ground   This is the supply voltage for the devices on the backplane
plane for best results.                                    I2C busses. Connect pull-up resistors from SDAIN and
                                                           SCLIN to this pin. Place a bypass capacitor of at least
ENABLE (Pin 5): Digital CMOS Threshold Input. Ground-
ing this pin puts the part in a low current mode. It also  0.01µF close to this pin for best results.
disables the rise time accelerators, disables the bus      Exposed Pad (Pin 9, DFN Package Only): Exposed pad
discharge circuitry, isolates SDAIN from SDOUT and         may by be left open or connected to device ground.
                                                                                                                   4300a3fa
                                                                                                                     5


LTC4300A-3
Block Diagram
                                       2-Wire Bus Buffer and Hot Swap™ Controller
    VCC 8
                                             2mA                            2mA
                            SLEW RATE                                           SLEW RATE                          1 VCC2
                            DETECTOR                                            DETECTOR
                                               BACKPLANE-TO-CARD
  SDAIN 6                                          CONNECTION                                                      74 SDAOUT
                        CONNECT                                       CONNECT        CONNECT
                                  100k                                         100k
                                                       1V
                                                   PRECHARGE
                                  100k                                         100k
                                             2mA                            2mA
                            SLEW RATE                                           SLEW RATE
                            DETECTOR                                            DETECTOR
                                               BACKPLANE-TO-CARD
  SCLIN 3                                          CONNECTION                                                       2 SCLOUT
                        CONNECT                                                      CONNECT              +
                                                                                                          –        VCC2 – 1V
                   +                                                                                      +
                   –                                                                                      –
                                                             STOP BIT AND BUS IDLE
                                                         0.5A
                   +
          0.55VCC/
           0.45VCC
                   –                                             20pF
                      95µs                                                                            CONNECT CONNECT
           UVLO      DELAY,
                     RISING                                                                  RD
 ENABLE 5
                      ONLY                                                                      QB
                                                                                             S
                                                                                                                    4 GND
                                                 0.5pF
                                                                                                   4300a3 BD
                                                                                                                         4300a3fa
6


                                                                                                   LTC4300A-3
Operation
Start-Up                                                       Another key feature of the connection circuitry is that it
When the LTC4300A-3 first receives power on its VCC pin,       provides bidirectional buffering, keeping the backplane
either during power-up or during live insertion, it starts     and card capacitances isolated. Because of this isolation,
in an undervoltage lockout (UVLO) state, ignoring any          the waveforms on the backplane busses look slightly
activity on the SDA and SCL pins until VCC rises above         different than the corresponding card bus waveforms, as
2.5V. The part also waits for VCC2 to rise above 2V. This      described here.
ensures that the part does not try to function until it has
                                                               Input to Output Offset Voltage
enough voltage to do so.
                                                               When a logic low voltage, VLOW1, is driven on any of
During this time, the 1V precharge circuitry is also ac-
                                                               the LTC4300A-3’s data or clock pins, the LTC4300A-3
tive and forces 1V through 100k nominal resistors to the
                                                               regulates the voltage on the other side of the part (call
SDA and SCL pins. Because the I/O card is being plugged
                                                               it VLOW2) to a slightly higher voltage, as directed by the
into a live backplane, the voltage on the backplane SDA
                                                               following equation (typical):
and SCL busses may be anywhere between 0V and VCC.
Precharging the SCL and SDA pins to 1V minimizes the               VLOW2 = VLOW1 + 75mV + (VCC /R) • 70 [Ω]
worst-case voltage differential these pins will see at the     where R is the bus pull-up resistance in ohms. For ex-
moment of connection, therefore minimizing the amount          ample, if a device is forcing SDAOUT to 10mV where
of disturbance caused by the I/O card.                         VCC = 3.3V and the pull-up resistor R on SDAIN is 10k,
Once the LTC4300A-3 comes out of UVLO, it assumes that         then the voltage on SDAIN = 10mV + 75mV + (3.3/10000)
SDAIN and SCLIN have been inserted into a live system          • 70 = 108mV (typical). See the Typical Performance Char-
and that SDAOUT and SCLOUT are being powered up at the         acteristics section for curves showing the offset voltage
same time as itself. Therefore, it looks for either a stop bit as a function of VCC and R.
or bus idle condition on the backplane side to indicate the
completion of a data transaction. When either one occurs,      Propagation Delays
the part also verifies that both the SDAOUT and SCLOUT         During a rising edge, the rise time on each side is determined
voltages are high. When all of these conditions are met,       by the combined pull-up current of the LTC4300A-3 boost
the input-to-output connection circuitry is activated, joining current and the bus resistor and the equivalent capacitance
the SDA and SCL busses on the I/O card with those on           on the line. If the pull-up currents are the same, a differ-
the backplane, and the rise time accelerators are enabled.     ence in rise time occurs which is directly proportional to
                                                               the difference in capacitance between the two sides. This
Connection Circuitry
                                                               effect is displayed in Figure 1 for VCC = VCC2 = 3.3V and
Once the connection circuitry is activated, the functionality  a 10k pull-up resistor on each side (50pF on one side
of the SDAIN and SDAOUT pins is identical. A low forced on     and 150pF on the other). Since the output side has less
either pin at any time results in both pin voltages being low. capacitance than the input, it rises faster and the effective
For proper operation, logic low input voltages should be       propagation delay is negative.
no higher than 0.4V with respect to the ground pin voltage
of the LTC4300A-3. SDAIN and SDAOUT enter a logic high         There is a finite propagation delay through the connection
state only when all devices on both SDAIN and SDAOUT           circuitry for falling waveforms. Figure 2 shows the falling
release high. The same is true for SCLIN and SCLOUT.           edge waveforms for the same VCC, pull-up resistors and
This important feature ensures that clock stretching, clock    equivalent capacitance conditions as used in Figure 1.
synchronization, arbitration and the acknowledge protocol      An external NMOS device pulls down the voltage on
always work, regardless of how the devices in the system       the side with 150pF capacitance; the LTC4300A-3 pulls
are tied to the LTC4300A-3.                                    down the voltage on the opposite side, with a delay of
                                                               55ns. This delay is always positive and is a function of
                                                                                                                        4300a3fa
                                                                                                                          7


LTC4300A-3
                                                       INPUT                                                          OUTPUT
          OUTPUT                                                         INPUT
                                                       SIDE                                                           SIDE
             SIDE                                                          SIDE
                                                       150pF                                                          50pF
             50pF                                                         150pF
         0.5V/DIV                                                      0.5V/DIV
                                            4300a3 F01                                                     4300a3 F02
                             200ns/DIV                                                     200ns/DIV
    Figure 1. Input–Output Connection Low to High Transition      Figure 2. Input–Output Connection High to Low Transition
supply voltage, temperature and the pull-up resistors and    For example, assume an SMBus system with VCC = 3V,
equivalent bus capacitances on both sides of the bus. The    a 10k pull-up resistor and equivalent bus capacitance of
Typical Performance Characteristics section shows tPHL       200pF. The rise time of an SMBus system is calculated
as a function of temperature and voltage for 10k pull-up     from (VIL(MAX) – 0.15V) to (VIH(MIN) + 0.15V), or 0.65V
resistors and 100pF equivalent capacitance on both sides     to 2.25V. It takes an RC circuit 0.92 time constants to
of the part. By comparison with Figure 2, the VCC = VCC2     traverse this voltage for a 3V supply; in this case, 0.92
= 3.3V curve shows that increasing the capacitance from      • (10k • 200pF) = 1.84µs. Thus, the system exceeds the
50pF to 100pF results in a propagation delay increase        maximum allowed rise time of 1µs by 84%. However,
from 55ns to 75ns. Larger output capacitances translate      using the rise time accelerators, which are activated at a
to longer delays (up to 150ns). Users must quantify the      DC threshold of below 0.65V, the worst-case rise time is:
difference in propagation times for a rising edge versus     (2.25V – 0.65V) • 200pF/1mA = 320ns, which meets the
a falling edge in their systems and adjust setup and hold    1µs rise time requirement.
times accordingly.
                                                             ENABLE Low Current Disable
Rise Time Accelerators
                                                             Grounding the ENABLE pin disconnects the backplane side
Once connection has been established, rise time accelerator  from the card side, disables the rise time accelerators,
circuits on all four SDA and SCL pins are activated. These   disables the bus precharge circuitry and puts the part in a
allow the user to choose weaker DC pull-up currents on       near-zero current state. When the pin voltage is driven all
the bus, reducing power consumption while still meet-        the way to VCC, the part waits for data transactions on both
ing system rise time requirements. During positive bus       the backplane and card sides to be complete (as described
transitions, the LTC4300A-3 switches in 2mA (typical) of     in the Start-Up section) before reconnecting the two sides.
current to quickly slew the SDA and SCL lines once their
DC voltages exceed 0.6V. Using a general rule of 20pF of
capacitance for every device on the bus (10pF for the device
and 10pF for interconnect), choose a pull-up current so that
the bus will rise on its own at a rate of at least 1.25V/µs
to guarantee activation of the accelerators.
                                                                                                                             4300a3fa
8


                                                                                                               LTC4300A-3
Applications Information
Resistor Pull-Up Value Selection                                      Live Insertion and Capacitance Buffering Application
The system pull-up resistors must be strong enough to                 Figures 3 and 4 illustrate the usage of the LTC4300A-3
provide a positive slew rate of 1.25V/µs on the SDA and               in applications that take advantage of both its Hot Swap
SCL pins, in order to activate the boost pull-up currents             controlling and capacitance buffering features. In all of
during rising edges. Choose maximum resistor value R                  these applications, note that if the I/O cards were plugged
using the formula:                                                    directly into the backplane, all of the backplane and card
                                                                      capacitances would add directly together, making rise-
   R ≤ (VCC(MIN) – 0.6)(800,000)/C
                                                                      and fall time requirements difficult to meet. Placing a
where R is the pull-up resistor value in ohms, VCC(MIN)               LTC4300A-3 on the edge of each card, however, isolates
is the minimum VCC voltage and C is the equivalent bus                the card capacitance from the backplane. For a given I/O
capacitance in picofarads (pF).                                       card, the LTC4300A-3 drives the capacitance of every-
In addition, regardless of the bus capacitance, always                thing on the card and the backplane must drive only the
choose R ≤ 16k for VCC = 5.5V maximum, R ≤ 24k for                    capacitance of the LTC4300A-3, which is less than 10pF.
VCC = 3.6V maximum. The start-up circuitry requires
logic high voltages on SDAOUT and SCLOUT to connect
the backplane to the card, and these pull-up values are
needed to overcome the precharge voltage.
                              BACKPLANE
                              CONNECTOR
              BACKPLANE                                                              I/O PERIPHERAL CARD 1
     VCC2
                                                                                                      C1         R1  R2
           R7     R8                                                                                  0.01µF     10k 10k
          10k    10k
                                                                               VCC            VCC2      SDAOUT           CARD_SDA
      VCC
      SDA                                                                      SDAIN       LTC4300A-3   SCLOUT           CARD_SCL
      SCL                                                                      SCLIN                    ENABLE
                                                                                              GND
                                                                     C2 0.01µF                                       R3
     ENA1                                                                                                            10k
                                                                                     I/O PERIPHERAL CARD 2
                                                                                                      C3
                                                                                                                 R4  R5
                                                                                                      0.01µF
                                                                                                                 10k 10k
                                                                               VCC            VCC2      SDAOUT           CARD2_SDA
                                                                               SDAIN       LTC4300A-3   SCLOUT           CARD2_SCL
                                                                               SCLIN                    ENABLE
                                                                                              GND
                                                                     C4 0.01µF                                       R6
     ENA2                                                                                                            10k
                                                                                                                          4300a3 F03
                     Figure 3. The LTC4300A-3 in a PCI Application Where All the Pins Have the Same Length.
                     ENABLE Should Be Held Low Until All Transients Associated with the Live Insertion Have Settled
                                                                                                                                     4300a3fa
                                                                                                                                       9


LTC4300A-3
Applications Information
                                BACKPLANE
                                CONNECTOR
                BACKPLANE                                                                I/O PERIPHERAL CARD 1
   VCC2
                                                                                                           C1
                                                                                                                     R1    R2
                                               STAGGERED CONNECTOR
           R7      R8                                                                                      0.01µF
                                                                                                                     10k   10k
          10k     10k
                                                                                 VCC             VCC2       SDAOUT               CARD_SDA
    VCC
   SDA                                                                           SDAIN        LTC4300A-3    SCLOUT               CARD_SCL
    SCL                                                                          SCLIN                      ENABLE
                                                                        C2                       GND
                                                                                                                           R3
                                                                        0.01µF
   ENA1                                                                                                                    10k
                                                                                         I/O PERIPHERAL CARD 2
                                                                                                           C3
                                                                                                                     R4    R5
                                               STAGGERED CONNECTOR
                                                                                                           0.01µF
                                                                                                                     10k   10k
                                                                                 VCC             VCC2       SDAOUT               CARD2_SDA
                                                                                 SDAIN        LTC4300A-3    SCLOUT               CARD2_SCL
                                                                                 SCLIN                      ENABLE
                                                                        C4                       GND
                                                                        0.01µF                                             R6
   ENA2                                                                                                                    10k
                                                                                                                                 4300A-3 F04
                        Figure 4. The LTC4300A-3 in a Custom Application. Making ENABLE the Shortest Pin Ensures that
                        VCC and VCC2 Connect Before ENABLE Is Allowed to Go High, Connecting the Card to the Backplane
5V to 3.3V Level Translator and Power Supply                             This application also provides power supply redundancy.
Redundancy                                                               If the VCC2 voltage falls below its UVLO threshold, the
                                                                         LTC4300A-3 disconnects the backplane from the card,
Systems requiring different supply voltages for the back-
                                                                         so that the backplane can continue to function. If the
plane side and the card side can use the LTC4300A‑3, as
                                                                         V­CC voltage falls below its UVLO threshold and the V­CC2
shown in Figure 5. The pull-up resistors on the card side
                                                                         voltage remains active, hold ENABLE at ground to ensure
connect from SDAOUT to SCLOUT to VCC2, and those on
the backplane side connect from SDAIN and SCLIN to VCC.                  proper operation.
The LTC4300A-3 functions for voltages ranging from 2.7V
to 5.5V on both VCC and VCC2. There is no constraint on
the voltage magnitudes of VCC and VCC2 with respect to
each other.
                                                                                                                                               4300a3fa
10


                                                                                                                                      LTC4300A-3
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
                                                                        DD Package
                                                           8-Lead Plastic DFN (3mm × 3mm)
                                                         (Reference LTC DWG # 05-08-1698 Rev C)
                                                                             0.70 ±0.05
                       3.5 ±0.05        1.65 ±0.05
                             2.10 ±0.05 (2 SIDES)
                                                                                PACKAGE
                                                                                OUTLINE
                                          0.25 ±0.05
                                                                   0.50
                                                                   BSC
                                                           2.38 ±0.05
                                      RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
                                    APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED                      R = 0.125               0.40 ±0.10
                                                                                                                TYP
                                                                                                                 5            8
                                                                            3.00 ±0.10       1.65 ±0.10
                                                                             (4 SIDES)        (2 SIDES)
                                             PIN 1
                                       TOP MARK
                                         (NOTE 6)
                                                                                                                                     (DD8) DFN 0509 REV C
                                                                                                                4             1
                                              0.200 REF                     0.75 ±0.05                   0.25 ±0.05
                                                                                                                               0.50 BSC
                                                                                                                   2.38 ±0.10
                                                                                     0.00 – 0.05        BOTTOM VIEW—EXPOSED PAD
                                                 NOTE:
                                                 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)
                                                 2. DRAWING NOT TO SCALE
                                                 3. ALL DIMENSIONS ARE IN MILLIMETERS
                                                 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
                                                    MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
                                                 5. EXPOSED PAD SHALL BE SOLDER PLATED
                                                 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
                                                    ON TOP AND BOTTOM OF PACKAGE
                                                                                                                                                           4300a3fa
                                                                                                                                                          11


LTC4300A-3
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
                                                                       MS8 Package
                                                                 8-Lead Plastic MSOP
                                                     (Reference LTC DWG # 05-08-1660 Rev F)
                                                              0.889 ±0.127
                                                              (.035 ±.005)
                                    5.23
                                   (.206)                      3.20 – 3.45
                                    MIN                       (.126 – .136)
                                                                                     3.00 ±0.102
                          0.42 ± 0.038                         0.65                 (.118 ±.004)                       0.52
                        (.0165 ±.0015)                       (.0256)                   (NOTE 3)           8  7 6 5   (.0205)
                               TYP                             BSC                                                     REF
                                  RECOMMENDED SOLDER PAD LAYOUT
                                                                                                                    3.00 ±0.102
                                                                                    4.90 ±0.152
                                                    DETAIL “A”                                                      (.118 ±.004)
                                          0.254                                     (.193 ±.006)
                                                                                                                      (NOTE 4)
                                          (.010)
                                                            0° – 6° TYP
                            GAUGE PLANE
                                                                                                         1   2 3  4
                                                                    0.53 ±0.152
                                                                    (.021 ±.006)                1.10                   0.86
                                                                                               (.043)                 (.034)
                                                      DETAIL “A”                                MAX                    REF
                             0.18
                            (.007)
                                                                            SEATING
                                                                              PLANE   0.22 – 0.38                       0.1016 ±0.0508
                                                                                     (.009 – .015)                        (.004 ±.002)
                                                                                          TYP          0.65             MSOP (MS8) 0307 REV F
                                                                                                     (.0256)
                             NOTE:
                                                                                                       BSC
                             1. DIMENSIONS IN MILLIMETER/(INCH)
                             2. DRAWING NOT TO SCALE
                             3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
                                MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
                             4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
                                INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
                             5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
                                                                                                                                              4300a3fa
12


                                                                                                                                            LTC4300A-3
Revision History
REV DATE  DESCRIPTION                                                                                                                            PAGE NUMBER
 A  09/12 Updated format of Pin Configuration and Order Information sections                                                                           2
          Added TPHL,SKEW parameter to Electrical Characteristics                                                                                      3
                                                                                                                                                         4300a3fa
                             Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
                             However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
                             tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.           13


LTC4300A-3
Typical Application
                            VCC                                                                                       CARD_VCC, 3.3V
                             5V                       C2                               C1
                                     R1     R4        0.01µF                                       R3      R2
                                                                                   0.01µF
                                     10k    10k                                                    10k     10k
                           SDA                         SDAIN      VCC    VCC2    SDAOUT                               CARD_SDA
                           SCL                         SCLIN      LTC4300A-3     SCLOUT                               CARD_SCL
                                                                                                          4300A-3 F05
                                                       ENABLE
                                                                      GND
                                                       Figure 5. 5V to 3.3V Level Translator
Related Parts
PART NUMBER           DESCRIPTION                                             COMMENTS
LTC1380/LTC1393       Single-Ended 8-Channel/Differential 4-Channel           Low RON: 35Ω Single-Ended/70Ω Differential, Expandable to 32 Single or
                      Analog Mux with SMBus Interface                         16 Differential Channels
LTC1427-50            Micropower, 10-Bit Current Output DAC with SMBus        Precision 50µA ± 2.5% Tolerance Over Temperature, 4 Selectable SMBus
                      Interface                                               Addresses, DAC Powers Up at Zero or Mid-Scale
LTC1623               Dual High Side Switch Controller with SMBus             8 Selectable Addresses/16-Channel Capability
                      Interface
LTC1663               SMBus Interface 10-Bit Rail-to-Rail Micropower DAC DNL < 0.75LSB Max, 5-Lead SOT-23 Package
LTC1694/LTC1694-1 SMBus Accelerator                                           Improved SMBus/I2C Rise Time, Ensures Data Integrity with Multiple
                                                                              SMBus/I2C Devices
LT1786F               SMBus Controlled CCFL Switching Regulator               1.25A, 200kHz, Floating or Grounded Lamp Configurations
LTC1695               SMBus/I2C Fan Speed Controller in ThinSOT™              0.75Ω PMOS 180mA Regulator, 6-Bit DAC
LTC1840               Dual I2C Fan Speed Controller                           Two 100µA 8-Bit DACs, Two Tach Inputs, Four GPI0
LTC4300A-1/           Hot Swappable 2-Wire Bus Buffer                         Preserves Data Integrity Under Hot Swap Conditions, Provides Capacitive
LTC4300A-2                                                                    Buffering, Rise Time Acceleration
LTC4301               Supply Independent 2-Wire Bus Buffer                    Provides Capacitive Buffer, 3.3V to 5V Level Translation with Only the Card
                                                                              Bus VCC Supply
LTC4301L              Hot-Swappable 2-Wire Bus Buffer with Low Voltage        Level Translators, 1V Signals to Standard 3.3V and 5V Logic Rails
                      Level Translation
LTC4302-1/            Addressable I2C and SMBus Compatible Bus Buffers        Provides Capacitive Buffering, Rise time Acceleration, and Input to Output
LTC4302-2                                                                     Connection Control Using 2-Wire Bus Commands
                                                                                                                                                           4300a3fa
14 Linear Technology Corporation
                                                                                                                                     LT 0912 REV A • PRINTED IN USA
           1630 McCarthy Blvd., Milpitas, CA 95035-7417
           (408) 432-1900 ● FAX: (408) 434-0507 ●  www.linear.com                                                         LINEAR TECHNOLOGY CORPORATION 2004


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 LTC4300A-3CDD#PBF LTC4300A-3IMS8#TR LTC4300A-3CMS8#TRPBF LTC4300A-3CMS8#PBF LTC4300A-
3IMS8#TRPBF LTC4300A-3IDD#TRPBF LTC4300A-3IDD LTC4300A-3CDD#TR LTC4300A-3IMS8 LTC4300A-
3CDD LTC4300A-3IDD#TR LTC4300A-3IMS8#PBF LTC4300A-3CMS8#TR LTC4300A-3CDD#TRPBF LTC4300A-
3CMS8 LTC4300A-3IDD#PBF
