// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate19_Pipeline_VITIS_LOOP_708_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln759,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        sub_ln232,
        l_address0,
        l_ce0,
        l_q0,
        sub_ln711,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_we1,
        y_d1,
        y_q1,
        sub_ln712,
        sub_ln713,
        sub_ln714,
        sub_ln715,
        sub_ln716,
        sub_ln717,
        sub_ln718,
        sub_ln719,
        sub_ln720,
        sub_ln721,
        sub_ln722,
        sub_ln723,
        sub_ln724,
        sub_ln725,
        sub_ln726,
        sub_ln727,
        sub_ln728,
        sub_ln729
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] sub_ln759;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [15:0] sub_ln232;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [18:0] sub_ln711;
output  [18:0] y_address0;
output   y_ce0;
output   y_we0;
output  [5:0] y_d0;
input  [5:0] y_q0;
output  [18:0] y_address1;
output   y_ce1;
output   y_we1;
output  [5:0] y_d1;
input  [5:0] y_q1;
input  [18:0] sub_ln712;
input  [18:0] sub_ln713;
input  [18:0] sub_ln714;
input  [18:0] sub_ln715;
input  [18:0] sub_ln716;
input  [18:0] sub_ln717;
input  [18:0] sub_ln718;
input  [18:0] sub_ln719;
input  [18:0] sub_ln720;
input  [18:0] sub_ln721;
input  [18:0] sub_ln722;
input  [18:0] sub_ln723;
input  [18:0] sub_ln724;
input  [18:0] sub_ln725;
input  [18:0] sub_ln726;
input  [18:0] sub_ln727;
input  [18:0] sub_ln728;
input  [18:0] sub_ln729;

reg ap_idle;
reg r_ce0;
reg r_we0;
reg l_ce0;
reg[18:0] y_address0;
reg y_ce0;
reg y_we0;
reg[5:0] y_d0;
reg[18:0] y_address1;
reg y_ce1;
reg y_we1;
reg[5:0] y_d1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state38_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_subdone;
reg   [0:0] icmp_ln708_reg_1074;
reg    ap_condition_exit_pp0_iter0_stage18;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln708_fu_407_p2;
wire   [18:0] zext_ln759_fu_419_p1;
reg   [18:0] zext_ln759_reg_1078;
wire   [15:0] add_ln759_fu_427_p2;
reg   [15:0] add_ln759_reg_1099;
reg   [18:0] y_addr_reg_1109;
reg   [18:0] y_addr_1_reg_1114;
reg   [18:0] y_addr_2_reg_1120;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [18:0] y_addr_3_reg_1125;
reg  signed [5:0] rhs_reg_1131;
reg  signed [5:0] rhs_14_reg_1137;
reg   [5:0] lhs_reg_1143;
reg   [18:0] y_addr_4_reg_1148;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [18:0] y_addr_5_reg_1153;
reg  signed [5:0] rhs_15_reg_1159;
reg  signed [5:0] rhs_16_reg_1165;
reg   [18:0] y_addr_6_reg_1171;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [18:0] y_addr_7_reg_1176;
reg  signed [5:0] rhs_17_reg_1182;
reg  signed [5:0] rhs_18_reg_1188;
reg   [18:0] y_addr_8_reg_1194;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [18:0] y_addr_9_reg_1199;
reg   [18:0] y_addr_9_reg_1199_pp0_iter1_reg;
reg  signed [5:0] rhs_19_reg_1204;
reg  signed [5:0] rhs_20_reg_1210;
reg   [18:0] y_addr_10_reg_1217;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [18:0] y_addr_10_reg_1217_pp0_iter1_reg;
reg   [18:0] y_addr_11_reg_1223;
reg   [18:0] y_addr_11_reg_1223_pp0_iter1_reg;
reg  signed [5:0] rhs_21_reg_1228;
reg  signed [5:0] rhs_22_reg_1235;
reg   [18:0] y_addr_12_reg_1242;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state26_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [18:0] y_addr_12_reg_1242_pp0_iter1_reg;
reg   [18:0] y_addr_13_reg_1248;
reg   [18:0] y_addr_13_reg_1248_pp0_iter1_reg;
reg  signed [5:0] rhs_23_reg_1253;
reg  signed [5:0] rhs_24_reg_1260;
reg   [18:0] y_addr_14_reg_1267;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state27_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [18:0] y_addr_14_reg_1267_pp0_iter1_reg;
reg   [18:0] y_addr_15_reg_1273;
reg   [18:0] y_addr_15_reg_1273_pp0_iter1_reg;
reg  signed [5:0] rhs_25_reg_1278;
reg  signed [5:0] rhs_26_reg_1285;
reg   [18:0] y_addr_16_reg_1292;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state28_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [18:0] y_addr_16_reg_1292_pp0_iter1_reg;
reg   [18:0] y_addr_17_reg_1298;
reg   [18:0] y_addr_17_reg_1298_pp0_iter1_reg;
wire   [18:0] add_ln729_fu_615_p2;
reg   [18:0] add_ln729_reg_1303;
reg  signed [5:0] rhs_27_reg_1308;
reg  signed [5:0] rhs_28_reg_1315;
reg   [18:0] y_addr82_reg_1322;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state29_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [18:0] y_addr82_reg_1322_pp0_iter1_reg;
reg  signed [5:0] rhs_29_reg_1328;
reg  signed [5:0] rhs_30_reg_1335;
wire   [6:0] ret_fu_629_p2;
reg   [6:0] ret_reg_1342;
wire   [5:0] add_ln1540_fu_864_p2;
reg   [5:0] add_ln1540_reg_1347;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state30_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
reg   [5:0] add_ln1540_reg_1347_pp0_iter1_reg;
wire   [5:0] sub_ln70_1_fu_888_p2;
reg   [5:0] sub_ln70_1_reg_1352;
wire   [5:0] sub_ln70_2_fu_893_p2;
reg   [5:0] sub_ln70_2_reg_1357;
wire   [5:0] sub_ln70_3_fu_898_p2;
reg   [5:0] sub_ln70_3_reg_1362;
wire   [5:0] sub_ln70_4_fu_903_p2;
reg   [5:0] sub_ln70_4_reg_1367;
wire   [5:0] sub_ln70_5_fu_908_p2;
reg   [5:0] sub_ln70_5_reg_1372;
wire   [5:0] sub_ln70_6_fu_913_p2;
reg   [5:0] sub_ln70_6_reg_1377;
wire   [5:0] sub_ln70_7_fu_918_p2;
reg   [5:0] sub_ln70_7_reg_1382;
wire   [5:0] sub_ln70_8_fu_923_p2;
reg   [5:0] sub_ln70_8_reg_1387;
wire   [5:0] sub_ln70_9_fu_928_p2;
reg   [5:0] sub_ln70_9_reg_1392;
wire   [5:0] sub_ln70_10_fu_933_p2;
reg   [5:0] sub_ln70_10_reg_1397;
wire   [5:0] sub_ln70_11_fu_938_p2;
reg   [5:0] sub_ln70_11_reg_1402;
reg   [5:0] sub_ln70_11_reg_1402_pp0_iter1_reg;
wire   [5:0] sub_ln70_12_fu_943_p2;
reg   [5:0] sub_ln70_12_reg_1407;
reg   [5:0] sub_ln70_12_reg_1407_pp0_iter1_reg;
wire   [5:0] sub_ln70_13_fu_948_p2;
reg   [5:0] sub_ln70_13_reg_1412;
reg   [5:0] sub_ln70_13_reg_1412_pp0_iter1_reg;
wire   [5:0] sub_ln70_14_fu_953_p2;
reg   [5:0] sub_ln70_14_reg_1417;
reg   [5:0] sub_ln70_14_reg_1417_pp0_iter1_reg;
wire   [5:0] sub_ln70_15_fu_958_p2;
reg   [5:0] sub_ln70_15_reg_1422;
reg   [5:0] sub_ln70_15_reg_1422_pp0_iter1_reg;
wire   [5:0] sub_ln70_16_fu_963_p2;
reg   [5:0] sub_ln70_16_reg_1427;
reg   [5:0] sub_ln70_16_reg_1427_pp0_iter1_reg;
wire   [5:0] sub_ln70_17_fu_968_p2;
reg   [5:0] sub_ln70_17_reg_1432;
reg   [5:0] sub_ln70_17_reg_1432_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln232_fu_439_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln711_fu_450_p1;
wire   [63:0] zext_ln712_fu_461_p1;
wire   [63:0] zext_ln713_fu_475_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln714_fu_484_p1;
wire   [63:0] zext_ln715_fu_493_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln716_fu_502_p1;
wire   [63:0] zext_ln717_fu_511_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln718_fu_520_p1;
wire   [63:0] zext_ln719_fu_529_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln720_fu_538_p1;
wire   [63:0] zext_ln721_fu_547_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln722_fu_556_p1;
wire   [63:0] zext_ln723_fu_565_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln724_fu_574_p1;
wire   [63:0] zext_ln725_fu_583_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln726_fu_592_p1;
wire   [63:0] zext_ln727_fu_601_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln728_fu_610_p1;
wire   [63:0] zext_ln729_fu_619_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln759_2_fu_635_p1;
wire    ap_block_pp0_stage10;
reg   [7:0] i_fu_82;
wire   [7:0] add_ln708_fu_413_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_14;
wire   [5:0] sub_ln70_fu_882_p2;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state31_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state32_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state33_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state34_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state35_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state36_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state37_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18_11001;
wire    ap_block_pp0_stage18;
wire   [15:0] zext_ln759_1_fu_423_p1;
wire   [15:0] add_ln232_fu_433_p2;
wire   [18:0] add_ln711_fu_444_p2;
wire   [18:0] add_ln712_fu_455_p2;
wire   [18:0] add_ln713_fu_471_p2;
wire   [18:0] add_ln714_fu_480_p2;
wire   [18:0] add_ln715_fu_489_p2;
wire   [18:0] add_ln716_fu_498_p2;
wire   [18:0] add_ln717_fu_507_p2;
wire   [18:0] add_ln718_fu_516_p2;
wire   [18:0] add_ln719_fu_525_p2;
wire   [18:0] add_ln720_fu_534_p2;
wire   [18:0] add_ln721_fu_543_p2;
wire   [18:0] add_ln722_fu_552_p2;
wire   [18:0] add_ln723_fu_561_p2;
wire   [18:0] add_ln724_fu_570_p2;
wire   [18:0] add_ln725_fu_579_p2;
wire   [18:0] add_ln726_fu_588_p2;
wire   [18:0] add_ln727_fu_597_p2;
wire   [18:0] add_ln728_fu_606_p2;
wire  signed [6:0] sext_ln232_fu_623_p1;
wire  signed [6:0] sext_ln232_38_fu_626_p1;
wire  signed [7:0] sext_ln232_39_fu_639_p1;
wire  signed [7:0] sext_ln232_40_fu_642_p1;
wire   [7:0] ret_14_fu_645_p2;
wire  signed [7:0] sext_ln1540_fu_651_p1;
wire   [7:0] ret_15_fu_654_p2;
wire  signed [8:0] sext_ln1540_3_fu_660_p1;
wire  signed [8:0] sext_ln1540_4_fu_664_p1;
wire   [8:0] ret_16_fu_667_p2;
wire  signed [8:0] sext_ln1540_5_fu_673_p1;
wire   [8:0] ret_17_fu_676_p2;
wire  signed [8:0] sext_ln1540_6_fu_682_p1;
wire   [8:0] ret_18_fu_685_p2;
wire  signed [8:0] sext_ln1540_7_fu_691_p1;
wire  signed [8:0] ret_19_fu_694_p2;
wire  signed [9:0] sext_ln1540_8_fu_700_p1;
wire  signed [9:0] sext_ln1540_9_fu_704_p1;
wire   [5:0] trunc_ln1540_fu_707_p1;
wire   [9:0] ret_20_fu_711_p2;
wire  signed [9:0] sext_ln1540_10_fu_717_p1;
wire   [5:0] add_ln1540_57_fu_720_p2;
wire   [9:0] ret_21_fu_725_p2;
wire  signed [9:0] sext_ln1540_11_fu_731_p1;
wire   [5:0] add_ln1540_59_fu_734_p2;
wire   [9:0] ret_22_fu_739_p2;
wire  signed [9:0] sext_ln1540_12_fu_745_p1;
wire   [5:0] add_ln1540_61_fu_748_p2;
wire   [9:0] ret_23_fu_753_p2;
wire  signed [9:0] sext_ln1540_13_fu_759_p1;
wire   [5:0] add_ln1540_63_fu_762_p2;
wire   [9:0] ret_24_fu_767_p2;
wire  signed [9:0] sext_ln1540_14_fu_773_p1;
wire   [5:0] add_ln1540_65_fu_776_p2;
wire   [9:0] ret_25_fu_781_p2;
wire  signed [9:0] sext_ln1540_15_fu_787_p1;
wire   [5:0] add_ln1540_67_fu_790_p2;
wire   [9:0] ret_26_fu_795_p2;
wire  signed [9:0] sext_ln1540_16_fu_801_p1;
wire   [9:0] ret_27_fu_809_p2;
wire   [5:0] add_ln1540_69_fu_804_p2;
wire  signed [10:0] sext_ln1540_17_fu_815_p1;
wire  signed [10:0] sext_ln1540_18_fu_819_p1;
wire   [10:0] ret_28_fu_827_p2;
wire  signed [10:0] sext_ln1540_19_fu_833_p1;
wire   [10:0] ret_29_fu_836_p2;
wire  signed [10:0] sext_ln1540_20_fu_842_p1;
wire  signed [5:0] sext_ln1540_21_fu_851_p0;
wire   [5:0] add_ln1540_71_fu_822_p2;
wire   [5:0] add_ln1540_76_fu_859_p2;
wire   [5:0] add_ln1540_75_fu_855_p2;
wire   [10:0] ret_30_fu_845_p2;
wire  signed [10:0] sext_ln1540_21_fu_851_p1;
wire  signed [5:0] add_ln1541_fu_876_p0;
wire   [5:0] add_ln1541_fu_876_p2;
wire   [10:0] ret_31_fu_870_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage18),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage18)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln708_fu_407_p2 == 1'd0))) begin
            i_fu_82 <= add_ln708_fu_413_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_82 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln1540_reg_1347 <= add_ln1540_fu_864_p2;
        sub_ln70_10_reg_1397 <= sub_ln70_10_fu_933_p2;
        sub_ln70_11_reg_1402 <= sub_ln70_11_fu_938_p2;
        sub_ln70_12_reg_1407 <= sub_ln70_12_fu_943_p2;
        sub_ln70_13_reg_1412 <= sub_ln70_13_fu_948_p2;
        sub_ln70_14_reg_1417 <= sub_ln70_14_fu_953_p2;
        sub_ln70_15_reg_1422 <= sub_ln70_15_fu_958_p2;
        sub_ln70_16_reg_1427 <= sub_ln70_16_fu_963_p2;
        sub_ln70_17_reg_1432 <= sub_ln70_17_fu_968_p2;
        sub_ln70_1_reg_1352 <= sub_ln70_1_fu_888_p2;
        sub_ln70_2_reg_1357 <= sub_ln70_2_fu_893_p2;
        sub_ln70_3_reg_1362 <= sub_ln70_3_fu_898_p2;
        sub_ln70_4_reg_1367 <= sub_ln70_4_fu_903_p2;
        sub_ln70_5_reg_1372 <= sub_ln70_5_fu_908_p2;
        sub_ln70_6_reg_1377 <= sub_ln70_6_fu_913_p2;
        sub_ln70_7_reg_1382 <= sub_ln70_7_fu_918_p2;
        sub_ln70_8_reg_1387 <= sub_ln70_8_fu_923_p2;
        sub_ln70_9_reg_1392 <= sub_ln70_9_fu_928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln1540_reg_1347_pp0_iter1_reg <= add_ln1540_reg_1347;
        sub_ln70_11_reg_1402_pp0_iter1_reg <= sub_ln70_11_reg_1402;
        sub_ln70_12_reg_1407_pp0_iter1_reg <= sub_ln70_12_reg_1407;
        sub_ln70_13_reg_1412_pp0_iter1_reg <= sub_ln70_13_reg_1412;
        sub_ln70_14_reg_1417_pp0_iter1_reg <= sub_ln70_14_reg_1417;
        sub_ln70_15_reg_1422_pp0_iter1_reg <= sub_ln70_15_reg_1422;
        sub_ln70_16_reg_1427_pp0_iter1_reg <= sub_ln70_16_reg_1427;
        sub_ln70_17_reg_1432_pp0_iter1_reg <= sub_ln70_17_reg_1432;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln729_reg_1303 <= add_ln729_fu_615_p2;
        y_addr_16_reg_1292 <= zext_ln727_fu_601_p1;
        y_addr_17_reg_1298 <= zext_ln728_fu_610_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln708_fu_407_p2 == 1'd0))) begin
        add_ln759_reg_1099 <= add_ln759_fu_427_p2;
        y_addr_1_reg_1114 <= zext_ln712_fu_461_p1;
        y_addr_reg_1109 <= zext_ln711_fu_450_p1;
        zext_ln759_reg_1078[7 : 0] <= zext_ln759_fu_419_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln708_reg_1074 <= icmp_ln708_fu_407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lhs_reg_1143 <= l_q0;
        y_addr_2_reg_1120 <= zext_ln713_fu_475_p1;
        y_addr_3_reg_1125 <= zext_ln714_fu_484_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ret_reg_1342 <= ret_fu_629_p2;
        y_addr82_reg_1322 <= zext_ln729_fu_619_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rhs_14_reg_1137 <= y_q0;
        rhs_reg_1131 <= y_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rhs_15_reg_1159 <= y_q1;
        rhs_16_reg_1165 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        rhs_17_reg_1182 <= y_q1;
        rhs_18_reg_1188 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        rhs_19_reg_1204 <= y_q1;
        rhs_20_reg_1210 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        rhs_21_reg_1228 <= y_q1;
        rhs_22_reg_1235 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        rhs_23_reg_1253 <= y_q1;
        rhs_24_reg_1260 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        rhs_25_reg_1278 <= y_q1;
        rhs_26_reg_1285 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        rhs_27_reg_1308 <= y_q1;
        rhs_28_reg_1315 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        rhs_29_reg_1328 <= y_q1;
        rhs_30_reg_1335 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        y_addr82_reg_1322_pp0_iter1_reg <= y_addr82_reg_1322;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        y_addr_10_reg_1217 <= zext_ln721_fu_547_p1;
        y_addr_11_reg_1223 <= zext_ln722_fu_556_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        y_addr_10_reg_1217_pp0_iter1_reg <= y_addr_10_reg_1217;
        y_addr_11_reg_1223_pp0_iter1_reg <= y_addr_11_reg_1223;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y_addr_12_reg_1242 <= zext_ln723_fu_565_p1;
        y_addr_13_reg_1248 <= zext_ln724_fu_574_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y_addr_12_reg_1242_pp0_iter1_reg <= y_addr_12_reg_1242;
        y_addr_13_reg_1248_pp0_iter1_reg <= y_addr_13_reg_1248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        y_addr_14_reg_1267 <= zext_ln725_fu_583_p1;
        y_addr_15_reg_1273 <= zext_ln726_fu_592_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        y_addr_14_reg_1267_pp0_iter1_reg <= y_addr_14_reg_1267;
        y_addr_15_reg_1273_pp0_iter1_reg <= y_addr_15_reg_1273;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        y_addr_16_reg_1292_pp0_iter1_reg <= y_addr_16_reg_1292;
        y_addr_17_reg_1298_pp0_iter1_reg <= y_addr_17_reg_1298;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_addr_4_reg_1148 <= zext_ln715_fu_493_p1;
        y_addr_5_reg_1153 <= zext_ln716_fu_502_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_addr_6_reg_1171 <= zext_ln717_fu_511_p1;
        y_addr_7_reg_1176 <= zext_ln718_fu_520_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        y_addr_8_reg_1194 <= zext_ln719_fu_529_p1;
        y_addr_9_reg_1199 <= zext_ln720_fu_538_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        y_addr_9_reg_1199_pp0_iter1_reg <= y_addr_9_reg_1199;
    end
end

always @ (*) begin
    if (((icmp_ln708_reg_1074 == 1'd1) & (1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_14 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_14 = i_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_ce0 = 1'b1;
    end else begin
        l_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        r_ce0 = 1'b1;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        r_we0 = 1'b1;
    end else begin
        r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        y_address0 = y_addr82_reg_1322_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        y_address0 = y_addr_17_reg_1298_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        y_address0 = y_addr_16_reg_1292_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        y_address0 = y_addr_15_reg_1273_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        y_address0 = y_addr_14_reg_1267_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        y_address0 = y_addr_13_reg_1248_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        y_address0 = y_addr_12_reg_1242_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        y_address0 = y_addr_11_reg_1223_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        y_address0 = y_addr_10_reg_1217_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        y_address0 = y_addr_9_reg_1199_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        y_address0 = zext_ln728_fu_610_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        y_address0 = zext_ln726_fu_592_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y_address0 = zext_ln724_fu_574_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        y_address0 = zext_ln722_fu_556_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        y_address0 = zext_ln720_fu_538_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_address0 = zext_ln718_fu_520_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_address0 = zext_ln716_fu_502_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_address0 = zext_ln714_fu_484_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_address0 = zext_ln712_fu_461_p1;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            y_address1 = y_addr_8_reg_1194;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            y_address1 = y_addr_7_reg_1176;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            y_address1 = y_addr_6_reg_1171;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            y_address1 = y_addr_5_reg_1153;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            y_address1 = y_addr_4_reg_1148;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            y_address1 = y_addr_3_reg_1125;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            y_address1 = y_addr_2_reg_1120;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            y_address1 = y_addr_1_reg_1114;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            y_address1 = y_addr_reg_1109;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            y_address1 = zext_ln729_fu_619_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            y_address1 = zext_ln727_fu_601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            y_address1 = zext_ln725_fu_583_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            y_address1 = zext_ln723_fu_565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            y_address1 = zext_ln721_fu_547_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            y_address1 = zext_ln719_fu_529_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            y_address1 = zext_ln717_fu_511_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            y_address1 = zext_ln715_fu_493_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            y_address1 = zext_ln713_fu_475_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            y_address1 = zext_ln711_fu_450_p1;
        end else begin
            y_address1 = 'bx;
        end
    end else begin
        y_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        y_ce0 = 1'b1;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        y_ce1 = 1'b1;
    end else begin
        y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            y_d0 = add_ln1540_reg_1347_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            y_d0 = sub_ln70_17_reg_1432_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            y_d0 = sub_ln70_16_reg_1427_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            y_d0 = sub_ln70_15_reg_1422_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            y_d0 = sub_ln70_14_reg_1417_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            y_d0 = sub_ln70_13_reg_1412_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            y_d0 = sub_ln70_12_reg_1407_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            y_d0 = sub_ln70_11_reg_1402_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            y_d0 = sub_ln70_10_reg_1397;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            y_d0 = sub_ln70_9_reg_1392;
        end else begin
            y_d0 = 'bx;
        end
    end else begin
        y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            y_d1 = sub_ln70_8_reg_1387;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            y_d1 = sub_ln70_7_reg_1382;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            y_d1 = sub_ln70_6_reg_1377;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            y_d1 = sub_ln70_5_reg_1372;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            y_d1 = sub_ln70_4_reg_1367;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            y_d1 = sub_ln70_3_reg_1362;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            y_d1 = sub_ln70_2_reg_1357;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            y_d1 = sub_ln70_1_reg_1352;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            y_d1 = sub_ln70_fu_882_p2;
        end else begin
            y_d1 = 'bx;
        end
    end else begin
        y_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        y_we0 = 1'b1;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln708_reg_1074 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        y_we1 = 1'b1;
    end else begin
        y_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1540_57_fu_720_p2 = ($signed(trunc_ln1540_fu_707_p1) + $signed(rhs_20_reg_1210));

assign add_ln1540_59_fu_734_p2 = ($signed(add_ln1540_57_fu_720_p2) + $signed(rhs_21_reg_1228));

assign add_ln1540_61_fu_748_p2 = ($signed(add_ln1540_59_fu_734_p2) + $signed(rhs_22_reg_1235));

assign add_ln1540_63_fu_762_p2 = ($signed(add_ln1540_61_fu_748_p2) + $signed(rhs_23_reg_1253));

assign add_ln1540_65_fu_776_p2 = ($signed(add_ln1540_63_fu_762_p2) + $signed(rhs_24_reg_1260));

assign add_ln1540_67_fu_790_p2 = ($signed(add_ln1540_65_fu_776_p2) + $signed(rhs_25_reg_1278));

assign add_ln1540_69_fu_804_p2 = ($signed(add_ln1540_67_fu_790_p2) + $signed(rhs_26_reg_1285));

assign add_ln1540_71_fu_822_p2 = ($signed(add_ln1540_69_fu_804_p2) + $signed(rhs_27_reg_1308));

assign add_ln1540_75_fu_855_p2 = ($signed(rhs_29_reg_1328) + $signed(rhs_28_reg_1315));

assign add_ln1540_76_fu_859_p2 = ($signed(rhs_30_reg_1335) + $signed(add_ln1540_71_fu_822_p2));

assign add_ln1540_fu_864_p2 = (add_ln1540_76_fu_859_p2 + add_ln1540_75_fu_855_p2);

assign add_ln1541_fu_876_p0 = y_q1;

assign add_ln1541_fu_876_p2 = ($signed(add_ln1541_fu_876_p0) + $signed(add_ln1540_fu_864_p2));

assign add_ln232_fu_433_p2 = (sub_ln232 + zext_ln759_1_fu_423_p1);

assign add_ln708_fu_413_p2 = (ap_sig_allocacmp_i_14 + 8'd1);

assign add_ln711_fu_444_p2 = (sub_ln711 + zext_ln759_fu_419_p1);

assign add_ln712_fu_455_p2 = (sub_ln712 + zext_ln759_fu_419_p1);

assign add_ln713_fu_471_p2 = (sub_ln713 + zext_ln759_reg_1078);

assign add_ln714_fu_480_p2 = (sub_ln714 + zext_ln759_reg_1078);

assign add_ln715_fu_489_p2 = (sub_ln715 + zext_ln759_reg_1078);

assign add_ln716_fu_498_p2 = (sub_ln716 + zext_ln759_reg_1078);

assign add_ln717_fu_507_p2 = (sub_ln717 + zext_ln759_reg_1078);

assign add_ln718_fu_516_p2 = (sub_ln718 + zext_ln759_reg_1078);

assign add_ln719_fu_525_p2 = (sub_ln719 + zext_ln759_reg_1078);

assign add_ln720_fu_534_p2 = (sub_ln720 + zext_ln759_reg_1078);

assign add_ln721_fu_543_p2 = (sub_ln721 + zext_ln759_reg_1078);

assign add_ln722_fu_552_p2 = (sub_ln722 + zext_ln759_reg_1078);

assign add_ln723_fu_561_p2 = (sub_ln723 + zext_ln759_reg_1078);

assign add_ln724_fu_570_p2 = (sub_ln724 + zext_ln759_reg_1078);

assign add_ln725_fu_579_p2 = (sub_ln725 + zext_ln759_reg_1078);

assign add_ln726_fu_588_p2 = (sub_ln726 + zext_ln759_reg_1078);

assign add_ln727_fu_597_p2 = (sub_ln727 + zext_ln759_reg_1078);

assign add_ln728_fu_606_p2 = (sub_ln728 + zext_ln759_reg_1078);

assign add_ln729_fu_615_p2 = (sub_ln729 + zext_ln759_reg_1078);

assign add_ln759_fu_427_p2 = (sub_ln759 + zext_ln759_1_fu_423_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage18;

assign icmp_ln708_fu_407_p2 = ((ap_sig_allocacmp_i_14 == 8'd160) ? 1'b1 : 1'b0);

assign l_address0 = zext_ln232_fu_439_p1;

assign r_address0 = zext_ln759_2_fu_635_p1;

assign r_d0 = ret_31_fu_870_p2[32'd10];

assign ret_14_fu_645_p2 = ($signed(sext_ln232_39_fu_639_p1) + $signed(sext_ln232_40_fu_642_p1));

assign ret_15_fu_654_p2 = ($signed(ret_14_fu_645_p2) + $signed(sext_ln1540_fu_651_p1));

assign ret_16_fu_667_p2 = ($signed(sext_ln1540_3_fu_660_p1) + $signed(sext_ln1540_4_fu_664_p1));

assign ret_17_fu_676_p2 = ($signed(ret_16_fu_667_p2) + $signed(sext_ln1540_5_fu_673_p1));

assign ret_18_fu_685_p2 = ($signed(ret_17_fu_676_p2) + $signed(sext_ln1540_6_fu_682_p1));

assign ret_19_fu_694_p2 = ($signed(ret_18_fu_685_p2) + $signed(sext_ln1540_7_fu_691_p1));

assign ret_20_fu_711_p2 = ($signed(sext_ln1540_8_fu_700_p1) + $signed(sext_ln1540_9_fu_704_p1));

assign ret_21_fu_725_p2 = ($signed(ret_20_fu_711_p2) + $signed(sext_ln1540_10_fu_717_p1));

assign ret_22_fu_739_p2 = ($signed(ret_21_fu_725_p2) + $signed(sext_ln1540_11_fu_731_p1));

assign ret_23_fu_753_p2 = ($signed(ret_22_fu_739_p2) + $signed(sext_ln1540_12_fu_745_p1));

assign ret_24_fu_767_p2 = ($signed(ret_23_fu_753_p2) + $signed(sext_ln1540_13_fu_759_p1));

assign ret_25_fu_781_p2 = ($signed(ret_24_fu_767_p2) + $signed(sext_ln1540_14_fu_773_p1));

assign ret_26_fu_795_p2 = ($signed(ret_25_fu_781_p2) + $signed(sext_ln1540_15_fu_787_p1));

assign ret_27_fu_809_p2 = ($signed(ret_26_fu_795_p2) + $signed(sext_ln1540_16_fu_801_p1));

assign ret_28_fu_827_p2 = ($signed(sext_ln1540_17_fu_815_p1) + $signed(sext_ln1540_18_fu_819_p1));

assign ret_29_fu_836_p2 = ($signed(ret_28_fu_827_p2) + $signed(sext_ln1540_19_fu_833_p1));

assign ret_30_fu_845_p2 = ($signed(ret_29_fu_836_p2) + $signed(sext_ln1540_20_fu_842_p1));

assign ret_31_fu_870_p2 = ($signed(ret_30_fu_845_p2) + $signed(sext_ln1540_21_fu_851_p1));

assign ret_fu_629_p2 = ($signed(sext_ln232_fu_623_p1) + $signed(sext_ln232_38_fu_626_p1));

assign sext_ln1540_10_fu_717_p1 = rhs_21_reg_1228;

assign sext_ln1540_11_fu_731_p1 = rhs_22_reg_1235;

assign sext_ln1540_12_fu_745_p1 = rhs_23_reg_1253;

assign sext_ln1540_13_fu_759_p1 = rhs_24_reg_1260;

assign sext_ln1540_14_fu_773_p1 = rhs_25_reg_1278;

assign sext_ln1540_15_fu_787_p1 = rhs_26_reg_1285;

assign sext_ln1540_16_fu_801_p1 = rhs_27_reg_1308;

assign sext_ln1540_17_fu_815_p1 = $signed(ret_27_fu_809_p2);

assign sext_ln1540_18_fu_819_p1 = rhs_28_reg_1315;

assign sext_ln1540_19_fu_833_p1 = rhs_29_reg_1328;

assign sext_ln1540_20_fu_842_p1 = rhs_30_reg_1335;

assign sext_ln1540_21_fu_851_p0 = y_q1;

assign sext_ln1540_21_fu_851_p1 = sext_ln1540_21_fu_851_p0;

assign sext_ln1540_3_fu_660_p1 = $signed(ret_15_fu_654_p2);

assign sext_ln1540_4_fu_664_p1 = rhs_16_reg_1165;

assign sext_ln1540_5_fu_673_p1 = rhs_17_reg_1182;

assign sext_ln1540_6_fu_682_p1 = rhs_18_reg_1188;

assign sext_ln1540_7_fu_691_p1 = rhs_19_reg_1204;

assign sext_ln1540_8_fu_700_p1 = ret_19_fu_694_p2;

assign sext_ln1540_9_fu_704_p1 = rhs_20_reg_1210;

assign sext_ln1540_fu_651_p1 = rhs_15_reg_1159;

assign sext_ln232_38_fu_626_p1 = rhs_reg_1131;

assign sext_ln232_39_fu_639_p1 = $signed(ret_reg_1342);

assign sext_ln232_40_fu_642_p1 = rhs_14_reg_1137;

assign sext_ln232_fu_623_p1 = $signed(lhs_reg_1143);

assign sub_ln70_10_fu_933_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_23_reg_1253));

assign sub_ln70_11_fu_938_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_24_reg_1260));

assign sub_ln70_12_fu_943_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_25_reg_1278));

assign sub_ln70_13_fu_948_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_26_reg_1285));

assign sub_ln70_14_fu_953_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_27_reg_1308));

assign sub_ln70_15_fu_958_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_28_reg_1315));

assign sub_ln70_16_fu_963_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_29_reg_1328));

assign sub_ln70_17_fu_968_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_30_reg_1335));

assign sub_ln70_1_fu_888_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_14_reg_1137));

assign sub_ln70_2_fu_893_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_15_reg_1159));

assign sub_ln70_3_fu_898_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_16_reg_1165));

assign sub_ln70_4_fu_903_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_17_reg_1182));

assign sub_ln70_5_fu_908_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_18_reg_1188));

assign sub_ln70_6_fu_913_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_19_reg_1204));

assign sub_ln70_7_fu_918_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_20_reg_1210));

assign sub_ln70_8_fu_923_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_21_reg_1228));

assign sub_ln70_9_fu_928_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_22_reg_1235));

assign sub_ln70_fu_882_p2 = ($signed(add_ln1541_fu_876_p2) - $signed(rhs_reg_1131));

assign trunc_ln1540_fu_707_p1 = ret_19_fu_694_p2[5:0];

assign zext_ln232_fu_439_p1 = add_ln232_fu_433_p2;

assign zext_ln711_fu_450_p1 = add_ln711_fu_444_p2;

assign zext_ln712_fu_461_p1 = add_ln712_fu_455_p2;

assign zext_ln713_fu_475_p1 = add_ln713_fu_471_p2;

assign zext_ln714_fu_484_p1 = add_ln714_fu_480_p2;

assign zext_ln715_fu_493_p1 = add_ln715_fu_489_p2;

assign zext_ln716_fu_502_p1 = add_ln716_fu_498_p2;

assign zext_ln717_fu_511_p1 = add_ln717_fu_507_p2;

assign zext_ln718_fu_520_p1 = add_ln718_fu_516_p2;

assign zext_ln719_fu_529_p1 = add_ln719_fu_525_p2;

assign zext_ln720_fu_538_p1 = add_ln720_fu_534_p2;

assign zext_ln721_fu_547_p1 = add_ln721_fu_543_p2;

assign zext_ln722_fu_556_p1 = add_ln722_fu_552_p2;

assign zext_ln723_fu_565_p1 = add_ln723_fu_561_p2;

assign zext_ln724_fu_574_p1 = add_ln724_fu_570_p2;

assign zext_ln725_fu_583_p1 = add_ln725_fu_579_p2;

assign zext_ln726_fu_592_p1 = add_ln726_fu_588_p2;

assign zext_ln727_fu_601_p1 = add_ln727_fu_597_p2;

assign zext_ln728_fu_610_p1 = add_ln728_fu_606_p2;

assign zext_ln729_fu_619_p1 = add_ln729_reg_1303;

assign zext_ln759_1_fu_423_p1 = ap_sig_allocacmp_i_14;

assign zext_ln759_2_fu_635_p1 = add_ln759_reg_1099;

assign zext_ln759_fu_419_p1 = ap_sig_allocacmp_i_14;

always @ (posedge ap_clk) begin
    zext_ln759_reg_1078[18:8] <= 11'b00000000000;
end

endmodule //ldpcDec_colUpdate19_Pipeline_VITIS_LOOP_708_1
