// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtop__Syms.h"
#include "Vtop__Syms.h"
#include "Vtop___024root.h"

VL_ATTR_COLD void Vtop___024root___eval_initial__TOP(Vtop___024root* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__0(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);
VlCoroutine Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__1(Vtop_sky130_sram_2kbyte_1rw1r_32x512_8* vlSelf);

void Vtop___024root___eval_initial(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_initial\n"); );
    // Body
    Vtop___024root___eval_initial__TOP(vlSelf);
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__0((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1));
    Vtop_sky130_sram_2kbyte_1rw1r_32x512_8___eval_initial__TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__1((&vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1));
    vlSelf->__Vtrigprevexpr___TOP__clk_i__0 = vlSelf->clk_i;
    vlSelf->__Vtrigprevexpr___TOP__rst_ni__0 = vlSelf->rst_ni;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk1;
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__ico(Vtop___024root* vlSelf);
#endif  // VL_DEBUG

void Vtop___024root___eval_triggers__ico(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_triggers__ico\n"); );
    // Body
    vlSelf->__VicoTriggered.at(0U) = (0U == vlSelf->__VicoIterCount);
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtop___024root___dump_triggers__ico(vlSelf);
    }
#endif
}

VL_INLINE_OPT void Vtop___024root___ico_sequent__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ico_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT____VdfgTmp_he65f224c__0;
    soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT____VdfgTmp_he65f224c__0 = 0;
    // Body
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                  >> 5U)))) {
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[116].fetch_add(1, std::memory_order_relaxed);
                }
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[117].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[115].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[114].fetch_add(1, std::memory_order_relaxed);
                }
            }
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 4U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[112].fetch_add(1, std::memory_order_relaxed);
                }
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[118].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[121].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[120].fetch_add(1, std::memory_order_relaxed);
                }
            }
        }
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                  >> 8U)))) {
        if ((0x80U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            vlSymsp->__Vcoverage[131].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 7U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 6U)))) {
                vlSymsp->__Vcoverage[125].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[126].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    if ((0U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                      >> 0x16U)))) {
        if ((1U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                          >> 0x16U)))) {
            if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 0x16U)))) {
                vlSymsp->__Vcoverage[136].fetch_add(1, std::memory_order_relaxed);
            }
            if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 0x16U)))) {
                vlSymsp->__Vcoverage[135].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                          >> 0x16U)))) {
            vlSymsp->__Vcoverage[134].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((0x300U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 8U)))) {
        if ((0x304U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                  >> 8U)))) {
            if ((0x305U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 8U)))) {
                if ((0x341U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    if ((0x342U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 8U)))) {
                        vlSymsp->__Vcoverage[218].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((0x342U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 8U)))) {
                        if ((0xf14U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            vlSymsp->__Vcoverage[219].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((0xf14U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            vlSymsp->__Vcoverage[220].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                if ((0x341U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    vlSymsp->__Vcoverage[217].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((0x305U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 8U)))) {
                vlSymsp->__Vcoverage[216].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x304U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                  >> 8U)))) {
            vlSymsp->__Vcoverage[215].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((0x300U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 8U)))) {
        vlSymsp->__Vcoverage[214].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_data_o 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_data_o 
            = ((0x304U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                     >> 8U))) ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie
                : ((0x305U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                         >> 8U))) ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec
                    : ((0x341U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 8U)))
                        ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc
                        : ((0x342U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                 >> 8U)))
                            ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause
                            : 0U))));
    }
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS)))) {
        vlSymsp->__Vcoverage[226].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[233].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS)))) {
        vlSymsp->__Vcoverage[238].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[245].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (IData)(vlSelf->rst_ni)))) {
        vlSymsp->__Vcoverage[251].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xaU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xaU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 9U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 9U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 8U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 8U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 2U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xdU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 7U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 1U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 2U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xdU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 7U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xbU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 5U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xeU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xbU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 5U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 3U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x17U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xcU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 6U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xeU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xcU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 6U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 1U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 3U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xfU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xfU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 4U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 4U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x10U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x10U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x11U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x11U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x12U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x12U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x13U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x13U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x14U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x14U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x15U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x15U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x16U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x16U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x17U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U != (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                      >> 3U)))) {
        if ((1U & (~ (IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                              & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                 >> 0x14U)))))) {
            vlSymsp->__Vcoverage[164].fetch_add(1, std::memory_order_relaxed);
        }
        if ((IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                     & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                        >> 0x14U)))) {
            vlSymsp->__Vcoverage[163].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk1 
        = vlSelf->clk_i;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk0 
        = vlSelf->clk_i;
    vlSelf->soc_sram__DOT__boot_sel_soft_i = vlSelf->boot_sel_soft_i;
    vlSelf->soc_sram__DOT__boot_sel_src_i = vlSelf->boot_sel_src_i;
    vlSelf->soc_sram__DOT__sram_mux_sel_i = vlSelf->sram_mux_sel_i;
    vlSelf->soc_sram__DOT__caravel_wb_rst_i = vlSelf->caravel_wb_rst_i;
    vlSelf->soc_sram__DOT__caravel_wbs_stb_i = vlSelf->caravel_wbs_stb_i;
    vlSelf->soc_sram__DOT__caravel_wbs_cyc_i = vlSelf->caravel_wbs_cyc_i;
    vlSelf->soc_sram__DOT__caravel_wbs_we_i = vlSelf->caravel_wbs_we_i;
    vlSelf->soc_sram__DOT__caravel_wbs_sel_i = vlSelf->caravel_wbs_sel_i;
    vlSelf->soc_sram__DOT__caravel_wbs_dat_i = vlSelf->caravel_wbs_dat_i;
    vlSelf->soc_sram__DOT__caravel_wbs_adr_i = vlSelf->caravel_wbs_adr_i;
    vlSelf->soc_sram__DOT__la_data_i[0U] = vlSelf->la_data_i[0U];
    vlSelf->soc_sram__DOT__la_data_i[1U] = vlSelf->la_data_i[1U];
    vlSelf->soc_sram__DOT__la_data_i[2U] = vlSelf->la_data_i[2U];
    vlSelf->soc_sram__DOT__la_data_i[3U] = vlSelf->la_data_i[3U];
    vlSelf->soc_sram__DOT__la_oe_no[0U] = vlSelf->la_oe_no[0U];
    vlSelf->soc_sram__DOT__la_oe_no[1U] = vlSelf->la_oe_no[1U];
    vlSelf->soc_sram__DOT__la_oe_no[2U] = vlSelf->la_oe_no[2U];
    vlSelf->soc_sram__DOT__la_oe_no[3U] = vlSelf->la_oe_no[3U];
    vlSelf->soc_sram__DOT__gpio_i = vlSelf->gpio_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__op_i 
        = (0xfU & (((0U == 2U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                       (((IData)(3U) 
                                         + (IData)(0x102U)) 
                                        >> 5U)] << 
                                       ((IData)(0x20U) 
                                        - (IData)(2U)))) 
                   | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 2U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__op_i 
        = (7U & (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                     (((IData)(2U) 
                                       + (IData)(0x106U)) 
                                      >> 5U)] << ((IData)(0x20U) 
                                                  - (IData)(6U)))) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                    >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_width_i 
        = (3U & (((0U == 0x16U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                        (((IData)(1U) 
                                          + (IData)(0x16U)) 
                                         >> 5U)] << 
                                        ((IData)(0x20U) 
                                         - (IData)(0x16U)))) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                    >> 0x16U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_wr_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x15U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__addr_i 
        = (0xfffU & (((0U == 8U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                         (((IData)(0xbU) 
                                           + (IData)(8U)) 
                                          >> 5U)] << 
                                         ((IData)(0x20U) 
                                          - (IData)(8U)))) 
                     | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                        >> 8U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mode_sel_i 
        = (3U & (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                     (((IData)(1U) 
                                       + (IData)(6U)) 
                                      >> 5U)] << ((IData)(0x20U) 
                                                  - (IData)(6U)))) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                    >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__immed_i 
        = (0x1fU & (((0U == 1U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                        (((IData)(4U) 
                                          + (IData)(1U)) 
                                         >> 5U)] << 
                                        ((IData)(0x20U) 
                                         - (IData)(1U)))) 
                    | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                       >> 1U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__immed_sel_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mret_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x14U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_i 
        = (0x1fU & (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                                          (((IData)(4U) 
                                            + (IData)(0x4cU)) 
                                           >> 5U)] 
                                          << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
                    | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                       >> 0xcU)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_i 
        = (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                                 (((IData)(0x1fU) + (IData)(0x2cU)) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
              >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_used_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                 >> 0x11U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_i 
        = (0x1fU & (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                                        (((IData)(4U) 
                                          + (IData)(0x26U)) 
                                         >> 5U)] << 
                                        ((IData)(0x20U) 
                                         - (IData)(6U)))) 
                    | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                       >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_i 
        = (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                               (((IData)(0x1fU) + (IData)(6U)) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (IData)(6U)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U] 
              >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_used_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                 >> 0xbU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_mret_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x14U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.csb1 
        = (1U & (~ vlSelf->soc_sram__DOT__sram__DOT__cs_inst));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 1U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 2U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 3U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 4U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 5U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 6U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 7U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 8U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 9U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0xaU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0xbU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0xcU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0xdU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0xeU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0xfU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x10U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x11U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x12U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x13U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x14U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x15U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x16U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.csb1 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst 
                    >> 0x17U)));
    vlSelf->caravel_wbs_ack_o = vlSelf->soc_sram__DOT__caravel_wbs_ack_o;
    vlSelf->caravel_wbs_dat_o = vlSelf->soc_sram__DOT__caravel_wbs_dat_o;
    vlSelf->la_data_o[0U] = vlSelf->soc_sram__DOT__la_data_o[0U];
    vlSelf->la_data_o[1U] = vlSelf->soc_sram__DOT__la_data_o[1U];
    vlSelf->la_data_o[2U] = vlSelf->soc_sram__DOT__la_data_o[2U];
    vlSelf->la_data_o[3U] = vlSelf->soc_sram__DOT__la_data_o[3U];
    vlSelf->gpio_o = vlSelf->soc_sram__DOT__gpio_o;
    vlSelf->gpio_oeb_no = vlSelf->soc_sram__DOT__gpio_oeb_no;
    vlSelf->caravel_interrupt_o = vlSelf->soc_sram__DOT__caravel_interrupt_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__pre_width 
        = (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x16U));
    vlSelf->soc_sram__DOT__dmem_rdata_2 = vlSelf->soc_sram__DOT__i_memory__DOT__pA_data_o;
    vlSelf->soc_sram__DOT__imem_we = vlSelf->soc_sram__DOT__i_core__DOT__imem_we_o;
    vlSelf->soc_sram__DOT__imem_be = vlSelf->soc_sram__DOT__i_core__DOT__imem_be_o;
    vlSelf->soc_sram__DOT__imem_wdata = vlSelf->soc_sram__DOT__i_core__DOT__imem_wdata_o;
    vlSelf->soc_sram__DOT__dmem_rvalid_1 = vlSelf->soc_sram__DOT__sram__DOT__sram_d_rvalid_o;
    vlSelf->soc_sram__DOT__unused = ((0xfeU & (IData)(vlSelf->soc_sram__DOT__unused)) 
                                     | (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_i_gnt_o));
    vlSelf->soc_sram__DOT__unused = ((0xfbU & (IData)(vlSelf->soc_sram__DOT__unused)) 
                                     | ((IData)(vlSelf->soc_sram__DOT__sram__DOT__illegal_memory_o) 
                                        << 2U));
    vlSelf->soc_sram__DOT__unused = ((0xbfU & (IData)(vlSelf->soc_sram__DOT__unused)) 
                                     | ((IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_i_rvalid_o) 
                                        << 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__timer_intr_i 
        = vlSelf->soc_sram__DOT__timer_intr;
    vlSelf->soc_sram__DOT__i_core__DOT__m_ext_intr_i 
        = vlSelf->soc_sram__DOT__m_ext_intr;
    vlSelf->soc_sram__DOT__i_core__DOT__mcause_i = vlSelf->soc_sram__DOT__mcause;
    vlSelf->soc_sram__DOT__i_core__DOT__imem_gnt_i 
        = vlSelf->soc_sram__DOT__imem_gnt;
    vlSelf->soc_sram__DOT__i_core__DOT__imem_rvalid_i 
        = vlSelf->soc_sram__DOT__imem_rvalid;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_rvalid_i 
        = vlSelf->soc_sram__DOT__dmem_rvalid;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__boot_sel_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__boot_sel_i;
    vlSelf->soc_sram__DOT__i_core__DOT__decode_valid 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_o;
    vlSelf->soc_sram__DOT__i_core__DOT__mem_valid = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o;
    vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[2U];
    vlSelf->soc_sram__DOT__p_int_read = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__p_int_read_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed 
        = VL_EXTENDS_II(32,12, (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                >> 0x14U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__b_immed 
        = VL_EXTENDS_II(32,13, ((0x1000U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                            >> 0x13U)) 
                                | ((0x800U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                              << 4U)) 
                                   | ((0x7e0U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                 >> 0x14U)) 
                                      | (0x1eU & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                  >> 7U))))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed 
        = (0xfffff000U & vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o);
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed 
        = VL_EXTENDS_II(32,21, ((0x100000U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                              >> 0xbU)) 
                                | ((0xff000U & vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o) 
                                   | ((0x800U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                 >> 9U)) 
                                      | (0x7feU & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                   >> 0x14U))))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_sign 
        = (1U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                 >> 0xeU));
    vlSelf->soc_sram__DOT__i_core__DOT__fetch_valid 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__valid_o;
    vlSelf->soc_sram__DOT__i_core__DOT__fetch_state 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__fetch_state_o;
    vlSelf->soc_sram__DOT__i_core__DOT__exec_valid 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o;
    vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_busy_o 
        = (0U != (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                        >> 3U)));
    vlSelf->soc_sram__DOT__dmem_gnt = vlSelf->soc_sram__DOT__sram__DOT__sram_d_gnt_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_addr 
        = (0x1fU & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                    >> 7U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__outstanding_read 
        = ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rvalid_buf)) 
           & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__gnt_buf));
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS)))) {
            vlSymsp->__Vcoverage[228].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[235].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS) {
            vlSymsp->__Vcoverage[227].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[234].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__req_o 
                = ((IData)(vlSelf->rst_ni) & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rvalid_buf));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__req_o = 0U;
        }
        vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__stall_o 
            = (1U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS) 
                     & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rvalid_buf))));
        vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__NS 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS) 
               & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rvalid_buf) 
                     & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__gnt_buf)))));
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__req_o 
            = vlSelf->rst_ni;
        vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__stall_o 
            = (1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__gnt_buf)));
        vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__NS 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__outstanding_read;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__byte_offset 
        = (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                 >> 7U));
    vlSelf->soc_sram__DOT__imem_rdata = vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr = 0U;
    vlSelf->soc_sram__DOT__rf_port1_reg = (0x1fU & 
                                           (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                            >> 0xfU));
    vlSelf->soc_sram__DOT__rf_port2_reg = (0x1fU & 
                                           (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                            >> 0x14U));
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[1U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[2U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[3U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[4U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[5U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[6U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[7U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[8U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[9U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xaU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xbU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xcU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xdU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xeU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xfU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x10U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x11U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x12U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x13U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x14U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x15U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x16U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x17U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.dout1;
    vlSelf->soc_sram__DOT__rst_ni = vlSelf->rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width 
        = (3U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                 >> 0xcU));
    vlSelf->soc_sram__DOT__clk_i = vlSelf->clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_flush_o = 0U;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel = 0U;
    if ((1U == (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                      >> 3U)))) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state)))) {
            vlSymsp->__Vcoverage[162].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) {
            vlSymsp->__Vcoverage[161].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec;
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel = 1U;
        }
        if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) {
            vlSymsp->__Vcoverage[159].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_flush_o = 1U;
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                      >> 2U)))) {
            vlSymsp->__Vcoverage[160].fetch_add(1, std::memory_order_relaxed);
        }
        vlSymsp->__Vcoverage[165].fetch_add(1, std::memory_order_relaxed);
    } else if ((IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                        & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                           >> 0x14U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc;
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel = 1U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7 
        = (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
           >> 0x19U);
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3 
        = (7U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                 >> 0xcU));
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[1U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[2U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[3U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[4U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[5U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[6U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[7U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[8U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[9U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xaU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xbU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xcU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xdU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xeU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xfU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x10U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x11U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x12U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x13U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x14U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x15U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x16U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x17U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.dout0;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode 
        = (0x7fU & vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o);
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[5U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[6U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[7U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa 
        = ((0xffffffffULL & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa) 
           | ((QData)((IData)(((0x80U & (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                                         << 1U)) | 
                               ((0x40U & (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                                          << 3U)) | 
                                (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o) 
                                  << 5U) | (0x1fU & 
                                            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[0U])))))) 
              << 0x20U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT___unused 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] 
                 >> 3U));
    vlSelf->soc_sram__DOT__rf_wr_reg = (0x1fU & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[0U]);
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__timer_intr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__timer_intr_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__m_ext_intr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__m_ext_intr_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__mcause_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__gnt_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__imem_gnt_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rvalid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__imem_rvalid_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rvalid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rvalid_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__boot_sel_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__boot_sel_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_valid;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_valid;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__reg_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__reg_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__reg_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__p_int_read_o 
        = vlSelf->soc_sram__DOT__p_int_read;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__i_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__b_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__b_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__u_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__j_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_sign_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_sign;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__fetch_valid;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__fetch_state_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__fetch_state;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_valid;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[2U];
    vlSelf->soc_sram__DOT__csr_busy = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_busy_o;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_gnt_i 
        = vlSelf->soc_sram__DOT__dmem_gnt;
    vlSelf->soc_sram__DOT__imem_req = vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__req_o;
    vlSelf->soc_sram__DOT__i_core__DOT__csr_out = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_data_o;
    vlSelf->soc_sram__DOT__i_core__DOT__imem_rdata_i 
        = vlSelf->soc_sram__DOT__imem_rdata;
    vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_addr 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__read1_i 
        = vlSelf->soc_sram__DOT__rf_port1_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_port1_reg_o 
        = vlSelf->soc_sram__DOT__rf_port1_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_port1_reg_o 
        = vlSelf->soc_sram__DOT__rf_port1_reg;
    vlSelf->soc_sram__DOT__rf_rs1 = ((0U == (IData)(vlSelf->soc_sram__DOT__rf_port1_reg))
                                      ? 0U : vlSelf->soc_sram__DOT__i_reg_file__DOT__RF
                                     [vlSelf->soc_sram__DOT__rf_port1_reg]);
    vlSelf->soc_sram__DOT__i_reg_file__DOT__read2_i 
        = vlSelf->soc_sram__DOT__rf_port2_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_port2_reg_o 
        = vlSelf->soc_sram__DOT__rf_port2_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_port2_reg_o 
        = vlSelf->soc_sram__DOT__rf_port2_reg;
    vlSelf->soc_sram__DOT__rf_rs2 = ((0U == (IData)(vlSelf->soc_sram__DOT__rf_port2_reg))
                                      ? 0U : vlSelf->soc_sram__DOT__i_reg_file__DOT__RF
                                     [vlSelf->soc_sram__DOT__rf_port2_reg]);
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((1U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((2U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [1U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((4U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [2U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((8U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [3U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x10U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [4U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x20U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [5U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x40U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [6U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x80U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [7U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x100U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [8U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x200U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [9U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x400U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0xaU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x800U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0xbU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x1000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0xcU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x2000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0xdU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x4000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0xeU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x8000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0xfU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x10000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x10U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x20000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x11U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x40000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x12U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x80000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x13U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x100000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x14U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x200000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x15U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x400000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x16U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o = 0U;
    if ((0x800000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec
            [0x17U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__rst_ni = vlSelf->soc_sram__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__rst_ni = vlSelf->soc_sram__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_width_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__clk_i = vlSelf->soc_sram__DOT__clk_i;
    vlSelf->soc_sram__DOT__sram__DOT__clk_i = vlSelf->soc_sram__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_memory__DOT__clk_i = vlSelf->soc_sram__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__clk_i = vlSelf->soc_sram__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__csr_flush = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_flush_o;
    vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel;
    vlSelf->soc_sram__DOT__i_core__DOT__imem_stall 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__stall_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed 
        = VL_EXTENDS_II(32,12, (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                                 << 5U) | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_addr)));
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((1U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((2U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [1U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((4U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [2U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((8U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [3U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x10U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [4U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x20U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [5U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x40U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [6U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x80U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [7U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x100U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [8U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x200U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [9U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x400U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0xaU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x800U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0xbU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x1000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0xcU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x2000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0xdU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x4000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0xeU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x8000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0xfU];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x10000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x10U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x20U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 4U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[113].fetch_add(1, std::memory_order_relaxed);
                }
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[119].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[122].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
                }
            }
        }
    }
    if ((0x20000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x11U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x100U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 7U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 6U)))) {
                vlSymsp->__Vcoverage[127].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[128].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x80U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 6U)))) {
                vlSymsp->__Vcoverage[129].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[130].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    if ((0x40000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x12U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x80000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x13U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x100000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x14U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x200000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x15U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x400000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x16U];
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o = 0U;
    if ((0x800000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o 
            = vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec
            [0x17U];
    }
    if ((0x6fU == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[27].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x6fU != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x67U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSymsp->__Vcoverage[28].fetch_add(1, std::memory_order_relaxed);
        }
        if ((0x67U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSymsp->__Vcoverage[29].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((0x63U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[38].fetch_add(1, std::memory_order_relaxed);
        if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
            if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                    vlSymsp->__Vcoverage[35].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[36].fetch_add(1, std::memory_order_relaxed);
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o = 7U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o = 6U;
                }
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o 
                    = ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? 5U : 4U);
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 1U)))) {
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[34].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                    vlSymsp->__Vcoverage[33].fetch_add(1, std::memory_order_relaxed);
                }
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o 
                = ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                    ? 2U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                             ? 1U : 0U));
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                    vlSymsp->__Vcoverage[31].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[32].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                vlSymsp->__Vcoverage[37].fetch_add(1, std::memory_order_relaxed);
            }
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o = 2U;
    }
    if ((0x63U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[39].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x13U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[52].fetch_add(1, std::memory_order_relaxed);
        if ((1U & (~ ((5U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)) 
                      & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                         >> 5U))))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[41].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[42].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[43].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[44].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
            if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[46].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[45].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[47].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[48].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
        }
        if (((5U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)) 
             & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                >> 5U))) {
            if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[50].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o = 0U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
                        = ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 0xdU : 0U);
                }
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
                    = ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? 0U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                 ? 0U : 8U));
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 2U)))) {
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[49].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
                = ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                    ? ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 7U : 6U) : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                           ? 5U : 4U))
                    : ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 3U : 2U) : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                           ? 1U : 0U)));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
            = ((0x33U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                ? ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7))
                    ? ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 0U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                     ? 0xdU : 0U)) : 
                       ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                         ? 0U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                  ? 0U : 8U))) : ((4U 
                                                   & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 7U
                                                     : 6U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 5U
                                                     : 4U))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 3U
                                                     : 2U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 1U
                                                     : 0U))))
                : ((0x37U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? 0xfU : 0U));
    }
    if ((0x13U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x33U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSymsp->__Vcoverage[64].fetch_add(1, std::memory_order_relaxed);
            if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 2U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[61].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[62].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                          >> 5U)))) {
                if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[60].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[59].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[58].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[57].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 2U)))) {
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[56].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[55].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[54].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[53].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
            }
        }
        if ((0x33U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((0x37U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSymsp->__Vcoverage[65].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x37U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSymsp->__Vcoverage[66].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    if ((0x40U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                          >> 4U)))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[76].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[84].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[71].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[77].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[70].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[75].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[83].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                    }
                }
            }
            if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[86].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o 
                        = ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                            ? 0U : ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                     ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                         ? 2U : 0U)
                                     : 0U));
                }
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            } else if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 2U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 3U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 3U;
                        } else {
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                        }
                    } else {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                    }
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                }
            } else if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 1U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 3U;
                    } else {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                    }
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                }
            } else {
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 3U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 3U;
                    } else {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                    }
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                }
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                      >> 5U)))) {
            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
        }
    } else if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o 
                = ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? 0U : ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                             ? ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                 ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                     ? 1U : 0U) : 0U)
                             : 0U));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o 
                = ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? 0U : ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                             ? 0U : ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                      ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                          ? 2U : 0U)
                                      : 0U)));
        }
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
    } else if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
        } else if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 1U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 3U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                }
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o 
                = ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                        ? 1U : 0U) : 0U);
        }
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
        if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        } else if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        } else if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 1U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 1U;
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        }
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                  >> 6U)))) {
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                      >> 5U)))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                          >> 4U)))) {
                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                    vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[78].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[85].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
            }
            if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                    vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[69].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[74].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[80].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[68].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                }
                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                          >> 4U)))) {
                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[79].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__pc_src_o 
        = ((0x6fU == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           | (0x67U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_read 
        = (3U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_mret 
        = ((0x73U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           & ((0x18U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7)) 
              & (0U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write 
        = (0x23U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr 
        = ((0x73U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           & (0U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width)));
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U] 
                  >> 1U)))) {
        if ((1U & (~ vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U]))) {
            vlSymsp->__Vcoverage[92].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])) {
            vlSymsp->__Vcoverage[93].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                  >> 0x1fU)))) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                      >> 0x1eU)))) {
            vlSymsp->__Vcoverage[98].fetch_add(1, std::memory_order_relaxed);
        }
        if ((0x40000000U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U])) {
            vlSymsp->__Vcoverage[99].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[5U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[6U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[7U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[8U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT___unused 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT___unused;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__wr_reg_i 
        = vlSelf->soc_sram__DOT__rf_wr_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_wr_reg_o 
        = vlSelf->soc_sram__DOT__rf_wr_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_reg_oa 
        = vlSelf->soc_sram__DOT__rf_wr_reg;
    if ((0U != (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
        if ((1U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
            vlSymsp->__Vcoverage[139].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U != (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
            if ((2U != (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
                vlSymsp->__Vcoverage[141].fetch_add(1, std::memory_order_relaxed);
            }
            if ((2U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
                vlSymsp->__Vcoverage[140].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    if ((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                      >> 4U)))) {
        vlSymsp->__Vcoverage[143].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                      >> 4U)))) {
        if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                          >> 4U)))) {
            vlSymsp->__Vcoverage[144].fetch_add(1, std::memory_order_relaxed);
        }
        if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                          >> 4U)))) {
            if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                              >> 4U)))) {
                vlSymsp->__Vcoverage[145].fetch_add(1, std::memory_order_relaxed);
            }
            if ((3U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                              >> 4U)))) {
                vlSymsp->__Vcoverage[146].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa 
        = ((0xff00000000ULL & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa) 
           | (IData)((IData)(((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                            >> 4U)))
                               ? ((vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
                                   << 0x19U) | (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                                >> 7U))
                               : ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                                >> 4U)))
                                   ? vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U]
                                   : ((3U == (3U & 
                                              (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                               >> 4U)))
                                       ? ((vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U] 
                                           << 0x19U) 
                                          | (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
                                             >> 7U))
                                       : ((vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
                                           << 0x19U) 
                                          | (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                             >> 7U))))))));
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                  >> 5U)))) {
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])) {
            vlSymsp->__Vcoverage[153].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                      >> 4U)))) {
            vlSymsp->__Vcoverage[152].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data = 0U;
    if ((0x20U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                      >> 4U)))) {
            vlSymsp->__Vcoverage[154].fetch_add(1, std::memory_order_relaxed);
        }
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])) {
            vlSymsp->__Vcoverage[155].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__mem_state[4U] 
                    << 0x19U) | (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U] 
                                 >> 7U));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data 
                = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[0U];
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data 
            = ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])
                ? vlSelf->soc_sram__DOT__i_core__DOT__mem_state[1U]
                : ((vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U] 
                    << 0x19U) | (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                                 >> 7U)));
    }
    vlSelf->soc_sram__DOT__i_core__DOT__csr_busy_o 
        = vlSelf->soc_sram__DOT__csr_busy;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__gnt_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_gnt_i;
    vlSelf->soc_sram__DOT__i_core__DOT__imem_req_o 
        = vlSelf->soc_sram__DOT__imem_req;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__csr_read_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_out;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__inst_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__imem_rdata_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__intr_addr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_addr;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__data1_ao 
        = vlSelf->soc_sram__DOT__rf_rs1;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_rs1_i = vlSelf->soc_sram__DOT__rf_rs1;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__data2_ao 
        = vlSelf->soc_sram__DOT__rf_rs2;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_rs2_i = vlSelf->soc_sram__DOT__rf_rs2;
    vlSelf->soc_sram__DOT__unused2[0U] = vlSelf->soc_sram__DOT__sram__DOT__sram_i_rdata_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_flush_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_flush;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS = 0U;
    if (vlSelf->rst_ni) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__csr_flush)))) {
            vlSymsp->__Vcoverage[250].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__csr_flush) {
            vlSymsp->__Vcoverage[249].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS 
                = (2U | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS 
                = (7U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__PS) 
                         << 1U));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__flush_in_progess 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__csr_flush) 
           | (0U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__PS)));
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel)))) {
        vlSymsp->__Vcoverage[6].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__intr_sel_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_desync_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__imem_stall;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__imem_stall_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__imem_stall;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__s_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed;
    vlSelf->soc_sram__DOT__dmem_rdata_1 = vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o;
    vlSelf->soc_sram__DOT__dmem_rdata = ((IData)(vlSelf->soc_sram__DOT__is_sram_wrap_prev)
                                          ? vlSelf->soc_sram__DOT__sram__DOT__sram_d_rdata_o
                                          : vlSelf->soc_sram__DOT__i_memory__DOT__pA_data_o);
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__pc_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__pc_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_a_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_b_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_read_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_read;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__branch_op 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_op 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_mret_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_mret;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_write_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used 
        = ((0x63U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           | ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write) 
              | (0x33U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_wr_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_en 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used 
        = (((0x37U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
            & ((0x17U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
               & (0x6fU != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en 
        = (((0x23U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
            & ((0x63U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
               & (0x73U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr));
    vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa;
    vlSelf->soc_sram__DOT__rf_wr_data = vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data 
        = (((QData)((IData)((1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] 
                                   >> 6U)))) << 0x27U) 
           | (((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT___unused)) 
               << 0x26U) | (((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o)) 
                             << 0x25U) | (((QData)((IData)(vlSelf->soc_sram__DOT__rf_wr_reg)) 
                                           << 0x20U) 
                                          | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data))))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__inst_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__inst_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__inst_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__inst_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_rs1_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__rf_rs1_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_rs2_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__rf_rs2_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__rst_ni 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__rst_ni;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__clk_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__clk_i;
    vlSelf->soc_sram__DOT__i_core__DOT__csr_hold = vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__flush_in_progess;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_rdata_i 
        = vlSelf->soc_sram__DOT__dmem_rdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__halfs[0U] 
        = (0xffffU & vlSelf->soc_sram__DOT__dmem_rdata);
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__halfs[1U] 
        = (vlSelf->soc_sram__DOT__dmem_rdata >> 0x10U);
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__bytes[0U] 
        = (0xffU & vlSelf->soc_sram__DOT__dmem_rdata);
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__bytes[1U] 
        = (0xffU & (vlSelf->soc_sram__DOT__dmem_rdata 
                    >> 8U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__bytes[2U] 
        = (0xffU & (vlSelf->soc_sram__DOT__dmem_rdata 
                    >> 0x10U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__bytes[3U] 
        = (vlSelf->soc_sram__DOT__dmem_rdata >> 0x18U);
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rs2_valid_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rs1_valid_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_used 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rd_valid_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_en_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__ex_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__wr_data_i 
        = vlSelf->soc_sram__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_wr_data_o 
        = vlSelf->soc_sram__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data_oa 
        = vlSelf->soc_sram__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__data_fwd_oa 
        = vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__mem_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                     >> 0xcU)) == (0x1fU & (IData)(
                                                   (vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data 
                                                    >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                     >> 0xcU)) == (0x1fU & (IData)(
                                                   (vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                                                    >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
              >> 0x11U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
              >> 0x11U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__data_updated_mem 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_raw)
            ? (IData)(vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data)
            : ((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                             >> 0xcU)));
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_raw) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_ao 
            = (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data);
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__load_use_hazard_ao 
            = (1U & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                             >> 0x26U)));
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_ao 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__data_updated_mem;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__load_use_hazard_ao = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                     >> 6U)) == (0x1fU & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data 
                                                  >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                     >> 6U)) == (0x1fU & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                                                  >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
              >> 0xbU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
              >> 0xbU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__data_updated_mem 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_raw)
            ? (IData)(vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data)
            : ((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U] 
                             >> 6U)));
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_raw) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_ao 
            = (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data);
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__load_use_hazard_ao 
            = (1U & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                             >> 0x26U)));
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_ao 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__data_updated_mem;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__load_use_hazard_ao = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_hold_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_hold;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_hold_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_hold;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__dmem_rdata_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rdata_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign 
        = (1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                    >> 2U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign_ext = 0U;
    if ((0U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
        vlSymsp->__Vcoverage[138].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign_ext 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign) 
               & (vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__bytes
                  [vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__byte_offset] 
                  >> 7U));
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__pre_data 
            = (((- (IData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign_ext))) 
                << 8U) | vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__bytes
               [vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__byte_offset]);
    } else if ((1U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign_ext 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign) 
               & (vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__halfs
                  [(1U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__byte_offset) 
                          >> 1U))] >> 0xfU));
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__pre_data 
            = (((- (IData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__sign_ext))) 
                << 0x10U) | vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__halfs
               [(1U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__byte_offset) 
                       >> 1U))]);
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__pre_data 
            = ((2U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))
                ? vlSelf->soc_sram__DOT__dmem_rdata
                : 0U);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__ex_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__ex_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__mem_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__mem_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_updated 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_lus 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__load_use_hazard_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_updated 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_lus 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__load_use_hazard_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
        = ((0xfffU & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U]) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_updated 
              << 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
        = ((0x3f000U & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U]) 
           | (0x3ffffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_updated 
                          >> 0x14U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
        = ((0x3fU & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U]) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_updated 
              << 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
        = ((0xffffffc0U & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U]) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_updated 
              >> 0x1aU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_lus) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_lus));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__rs1_data_i 
        = (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                                 (((IData)(0x1fU) + (IData)(0x2cU)) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
              >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__rs2_data_i 
        = (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                               (((IData)(0x1fU) + (IData)(6U)) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (IData)(6U)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
              >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_data_i 
        = (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                               (((IData)(0x1fU) + (IData)(6U)) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (IData)(6U)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
              >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__rs1 
        = (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                                 (((IData)(0x1fU) + (IData)(0x2cU)) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
              >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__pre_write_data 
        = ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
            << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                         >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data 
        = ((1U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U])
            ? (0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                        >> 1U)) : ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
                                    << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                                 >> 0xcU)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__eq 
        = (((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
             << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                          >> 0xcU)) == ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                         << 0x1aU) 
                                        | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                           >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__lt 
        = VL_LTS_III(32, ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
                           << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                        >> 0xcU)), 
                     ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                       << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                    >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__ltu 
        = (((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
             << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                          >> 0xcU)) < ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                        << 0x1aU) | 
                                       (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                        >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o 
        = (1U & ((0x100U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                  ? ((0x80U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                      ? ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                          ? (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__ltu))
                          : (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__ltu))
                      : ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                          ? (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__lt))
                          : (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__lt)))
                  : ((~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                         >> 7U)) & ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                                     ? (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__eq))
                                     : (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__eq)))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
        = ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
            << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                         >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U];
    if ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
         >> 0x1fU)) {
        if ((0x40000000U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U])) {
            vlSymsp->__Vcoverage[101].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
                              >> 0x1eU));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U] 
                              >> 0x1eU));
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                      >> 0x1eU)))) {
            vlSymsp->__Vcoverage[100].fetch_add(1, std::memory_order_relaxed);
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in 
            = ((0x40000000U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U])
                ? ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U] 
                              >> 0x1eU)) : ((vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U] 
                                             << 0x1aU) 
                                            | (vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[0U] 
                                               >> 6U)));
    }
    if ((2U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])) {
        if ((1U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])) {
            vlSymsp->__Vcoverage[95].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U] 
                              >> 0x1eU));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U] 
                              >> 0x1eU));
        }
        if ((1U & (~ vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U]))) {
            vlSymsp->__Vcoverage[94].fetch_add(1, std::memory_order_relaxed);
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
            = ((1U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])
                ? ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U] 
                              >> 0x1eU)) : ((vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[2U] 
                                             << 0x14U) 
                                            | (vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U] 
                                               >> 0xcU)));
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o 
        = ((0x20U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
            ? ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                ? ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                    ? ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in
                        : 0U) : ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                                  ? VL_SHIFTRS_III(32,32,5, vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in, 
                                                   (0x1fU 
                                                    & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                                  : 0U)) : ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                                             ? 0U : 
                                            ((4U & 
                                              vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                                              ? 0U : 
                                             (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                                              - vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))))
            : ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                ? ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                    ? ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)
                        : (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           | vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                    : ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           >> (0x1fU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                        : (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           ^ vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)))
                : ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                    ? ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? ((vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                            < vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)
                            ? 1U : 0U) : (VL_LTS_III(32, vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in, vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)
                                           ? 1U : 0U))
                    : ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           << (0x1fU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                        : (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           + vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)))));
    vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid 
        = ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao)) 
           & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_o));
    if ((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                      >> 0x16U)))) {
        vlSymsp->__Vcoverage[133].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
            = ((0xff000000U & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                               << 0x12U)) | ((0xff0000U 
                                              & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                                 << 0xaU)) 
                                             | ((0xff00U 
                                                 & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                                    << 2U)) 
                                                | (0xffU 
                                                   & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                                      >> 6U)))));
    } else if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
            = ((0xffff0000U & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                               << 0xaU)) | (0xffffU 
                                            & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                               >> 6U)));
    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
            = ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                             >> 6U));
    }
    vlSelf->soc_sram__DOT__dmem_wdata = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__stall_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__load_use_stall_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd = (
                                                   (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid));
    vlSelf->soc_sram__DOT__dmem_we = ((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                       >> 0x19U) & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__branch_taken 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o;
    vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel 
        = (((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
             >> 9U) | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o)) 
           & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid));
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_wdata_i 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_memory__DOT__pA_data_i 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_wdata_o 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_data_ao 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_wdata 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_write_data_ao 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__a_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__b_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_read_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rd_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_read_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_read 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__outstanding_read 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
           & ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rvalid_buf)) 
              & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__gnt_buf)));
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS) {
        if (vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS) {
            vlSymsp->__Vcoverage[239].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[246].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS)))) {
            vlSymsp->__Vcoverage[240].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[247].fetch_add(1, std::memory_order_relaxed);
        }
        vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__req_o 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS) 
               & ((IData)(vlSelf->rst_ni) & (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
                                              | (IData)(vlSelf->soc_sram__DOT__dmem_we)) 
                                             & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rvalid_buf))));
        vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS) 
               & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rvalid_buf)));
        vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__NS 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS) 
               & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rvalid_buf) 
                     & ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd)) 
                        | ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
                           & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__gnt_buf)))))));
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__req_o 
            = ((IData)(vlSelf->rst_ni) & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
                                          | (IData)(vlSelf->soc_sram__DOT__dmem_we)));
        vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o 
            = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
                | (IData)(vlSelf->soc_sram__DOT__dmem_we)) 
               & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__gnt_buf)));
        vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__NS 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__outstanding_read;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_write_i 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__wr_i 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_we_i = vlSelf->soc_sram__DOT__dmem_we;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_we_o = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_wr = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_write_ao 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_write 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pcSource 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__target_sel_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_saved;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_saved;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel 
            = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx 
        = (3U & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o);
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr 
        = (0xfffffffcU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o);
    vlSelf->soc_sram__DOT__dmem_req = vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__req_o;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_stall 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o;
    vlSelf->soc_sram__DOT__i_core__DOT__exec_ctrl = 
        (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao) 
          << 1U) | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o));
    vlSelf->soc_sram__DOT__rf_wr_en = ((vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] 
                                        >> 6U) & ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o)) 
                                                  & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o)));
    vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl = vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o;
    soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT____VdfgTmp_he65f224c__0 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__stall_o) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao));
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel)))) {
        vlSymsp->__Vcoverage[2].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__branch_taken 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_addr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__target_addr_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_out 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr = 0U;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe = 0U;
    if ((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                      >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe 
            = (0xfU & ((IData)(1U) << (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx)));
    } else if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr 
            = (1U & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o);
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr)
                ? 0U : (0xfU & ((IData)(3U) << (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx))));
    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr 
            = (0U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx));
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr)
                ? 0U : 0xfU);
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr = 1U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_word_addr_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_req_o 
        = vlSelf->soc_sram__DOT__dmem_req;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__dmem_stall_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_stall;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__stage_ctrl_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__execute_ctrl_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_ctrl;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__wr_en_i 
        = vlSelf->soc_sram__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_wr_en_o 
        = vlSelf->soc_sram__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_en_oa 
        = vlSelf->soc_sram__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__stage_ctrl_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__stage_ctrl_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__wb_ctrl = vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__memory_ctrl_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__writeback_ctrl_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT____Vcellinp__i_prog_cntr__stall_i 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__stall_o) 
           | (IData)(soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT____VdfgTmp_he65f224c__0));
    vlSelf->soc_sram__DOT__dmem_addr = ((IData)(soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT____VdfgTmp_he65f224c__0)
                                         ? vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__last_dmem_addr
                                         : vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr);
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch_taken_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__branch_taken;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_taken_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__branch_taken;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch 
        = (1U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__branch_taken) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                    >> 0x14U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_illegal 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr) 
           & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
              | (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSelf->soc_sram__DOT__dmem_be = ((IData)(vlSelf->soc_sram__DOT__dmem_we)
                                       ? (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe)
                                       : 0U);
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT____Vcellinp__i_prog_cntr__stall_i) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__stall_i = 1U;
        vlSelf->soc_sram__DOT__imem_addr = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__last_pc;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__stall_i = 0U;
        vlSelf->soc_sram__DOT__imem_addr = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__pc_raw;
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_addr_i 
        = vlSelf->soc_sram__DOT__dmem_addr;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.addr0 
        = (0x1ffU & (vlSelf->soc_sram__DOT__dmem_addr 
                     >> 2U));
    vlSelf->soc_sram__DOT__i_memory__DOT__pA_addr_i 
        = (0xffffU & (vlSelf->soc_sram__DOT__dmem_addr 
                      >> 2U));
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_addr_o 
        = vlSelf->soc_sram__DOT__dmem_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr_ao 
        = vlSelf->soc_sram__DOT__dmem_addr;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr 
        = (0x1fU & (vlSelf->soc_sram__DOT__dmem_addr 
                    >> 0xbU));
    vlSelf->soc_sram__DOT__is_sram_wrap = ((0x80000000U 
                                            <= vlSelf->soc_sram__DOT__dmem_addr) 
                                           & (0x800c0000U 
                                              >= vlSelf->soc_sram__DOT__dmem_addr));
    vlSelf->soc_sram__DOT__i_core__DOT__fetch_ctrl 
        = ((((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch) 
             | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__flush_in_progess)) 
            << 1U) | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT____Vcellinp__i_prog_cntr__stall_i));
    vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl 
        = ((((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__stall_o) 
             | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch)) 
            << 1U) | (IData)(soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT____VdfgTmp_he65f224c__0));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_illegal_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_illegal;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_be_i = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_memory__DOT__pA_strobe_i 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_be_o = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_strb_ao 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_strb 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_strobe_ao 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_memory__DOT__pB_addr_i 
        = (0xffffU & (vlSelf->soc_sram__DOT__imem_addr 
                      >> 2U));
    vlSelf->soc_sram__DOT__i_core__DOT__imem_addr_o 
        = vlSelf->soc_sram__DOT__imem_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__mem_addr_o 
        = vlSelf->soc_sram__DOT__imem_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_out 
        = vlSelf->soc_sram__DOT__imem_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__pc_o 
        = vlSelf->soc_sram__DOT__imem_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_plus_4 
        = ((IData)(4U) + vlSelf->soc_sram__DOT__imem_addr);
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel)))) {
            vlSymsp->__Vcoverage[4].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel) {
            vlSymsp->__Vcoverage[3].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pre_intr_pc_o 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr;
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pre_intr_pc_o 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_plus_4;
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pre_intr_pc_o 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_plus_4;
    }
    if (vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel)))) {
            vlSymsp->__Vcoverage[8].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel) {
            vlSymsp->__Vcoverage[7].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_next 
                = vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_addr;
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_next 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pre_intr_pc_o;
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_next 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pre_intr_pc_o;
    }
    vlSelf->soc_sram__DOT__i_memory__DOT__pA_en_i = 
        (1U & (~ (IData)(vlSelf->soc_sram__DOT__is_sram_wrap)));
    vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__req_o) 
           & (IData)(vlSelf->soc_sram__DOT__is_sram_wrap));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__stage_ctrl_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__fetch_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__fetch_ctrl_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__fetch_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__stage_ctrl_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__decode_ctrl_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl;
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x11U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x10U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0xfU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0xeU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0xdU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0xaU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (9U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (2U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (1U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0xbU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (5U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (3U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0xcU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (6U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (4U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (7U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (8U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x12U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x13U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x14U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x15U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x16U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
                  & (0x17U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))))) {
        vlSymsp->__Vcoverage[263].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_req_i 
        = vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i;
    vlSelf->soc_sram__DOT__sram__DOT__cs_data = 0U;
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (1U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (1U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (2U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (2U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (4U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (3U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (8U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (4U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x10U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (5U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x20U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (6U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x40U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (7U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x80U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (8U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x100U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (9U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x200U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0xaU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x400U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0xbU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x800U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0xcU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x1000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0xdU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x2000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0xeU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x4000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0xfU == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x8000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x10U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x10000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x11U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x20000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x12U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x40000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x13U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x80000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x14U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x100000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x15U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x200000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x16U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x400000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    if (((IData)(vlSelf->soc_sram__DOT____Vcellinp__sram__sram_d_req_i) 
         & (0x17U == (IData)(vlSelf->soc_sram__DOT__sram__DOT__sram_d_cs_addr)))) {
        vlSymsp->__Vcoverage[262].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__sram__DOT__cs_data = 
            (0x800000U | vlSelf->soc_sram__DOT__sram__DOT__cs_data);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__pre_intr_pc 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pre_intr_pc_o;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.csb0 
        = (1U & (~ vlSelf->soc_sram__DOT__sram__DOT__cs_data));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 1U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 2U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 3U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 4U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 5U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 6U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 7U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 8U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 9U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0xaU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0xbU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0xcU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0xdU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0xeU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0xfU)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x10U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x11U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x12U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x13U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x14U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x15U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x16U)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.csb0 
        = (1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data 
                    >> 0x17U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__next_pc 
        = vlSelf->soc_sram__DOT__i_core__DOT__pre_intr_pc;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__next_pc_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_next;
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__act(Vtop___024root* vlSelf);
#endif  // VL_DEBUG

void Vtop___024root___eval_triggers__act(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_triggers__act\n"); );
    // Body
    vlSelf->__VactTriggered.at(0U) = ((IData)(vlSelf->clk_i) 
                                      & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk_i__0)));
    vlSelf->__VactTriggered.at(1U) = ((~ (IData)(vlSelf->clk_i)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__clk_i__0));
    vlSelf->__VactTriggered.at(2U) = (((IData)(vlSelf->clk_i) 
                                       & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__clk_i__0))) 
                                      | ((~ (IData)(vlSelf->rst_ni)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__rst_ni__0)));
    vlSelf->__VactTriggered.at(3U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk0)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(4U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk1)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(5U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk0)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(6U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk1)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(7U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk0)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(8U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk1)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(9U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk0)) 
                                      & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0xaU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk1)) 
                                        & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0xbU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk0)) 
                                        & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0xcU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk1)) 
                                        & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0xdU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk0)) 
                                        & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0xeU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk1)) 
                                        & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0xfU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk0)) 
                                        & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x10U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x11U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x12U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x13U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x14U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x15U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x16U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x17U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x18U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x19U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x1aU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x1bU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x1cU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x1dU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x1eU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x1fU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x20U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x21U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x22U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x23U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x24U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x25U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x26U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x27U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x28U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x29U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x2aU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x2bU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x2cU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x2dU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x2eU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x2fU) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x30U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x31U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk0)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk0__0));
    vlSelf->__VactTriggered.at(0x32U) = ((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk1)) 
                                         & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk1__0));
    vlSelf->__VactTriggered.at(0x33U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x34U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x35U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x36U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x37U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x38U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x39U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x3aU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x3bU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x3cU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x3dU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x3eU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x3fU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x40U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x41U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x42U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x43U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x44U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x45U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x46U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x47U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x48U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x49U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x4aU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x4bU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x4cU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x4dU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x4eU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x4fU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x50U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x51U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x52U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x53U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x54U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x55U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x56U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x57U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x58U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x59U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x5aU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x5bU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x5cU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x5dU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x5eU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x5fU) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x60U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x61U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk0)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk0__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x62U) = (((~ (IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk1)) 
                                          & (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk1__0)) 
                                         | vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__VactTriggered.at(0x63U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x64U) = vlSelf->__VdlySched.awaitingCurrentTime();
    vlSelf->__VactTriggered.at(0x65U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x66U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x67U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x68U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x69U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x6aU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x6bU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x6cU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x6dU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x6eU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x6fU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x70U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x71U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x72U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x73U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x74U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x75U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x76U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x77U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x78U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x79U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x7aU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x7bU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x7cU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x7dU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x7eU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x7fU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x80U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x81U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x82U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x83U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x84U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x85U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x86U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x87U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x88U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x89U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x8aU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x8bU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x8cU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x8dU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x8eU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x8fU) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x90U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x91U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk1__0)));
    vlSelf->__VactTriggered.at(0x92U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk0) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk0__0)));
    vlSelf->__VactTriggered.at(0x93U) = ((IData)(vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk1) 
                                         & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk1__0)));
    vlSelf->__Vtrigprevexpr___TOP__clk_i__0 = vlSelf->clk_i;
    vlSelf->__Vtrigprevexpr___TOP__rst_ni__0 = vlSelf->rst_ni;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.clk1;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk0__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk0;
    vlSelf->__Vtrigprevexpr___TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1__clk1__0 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.clk1;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtop___024root___dump_triggers__act(vlSelf);
    }
#endif
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__0\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__1(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__1\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[1U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__2(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__2\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[2U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__3(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__3\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[3U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__4(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__4\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[4U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__5(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__5\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[5U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__6(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__6\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[6U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__7(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__7\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[7U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__8(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__8\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[8U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__9(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__9\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[9U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__10(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__10\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xaU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__11(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__11\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xbU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__12(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__12\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xcU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__13(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__13\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xdU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__14(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__14\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xeU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__15(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__15\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0xfU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__16(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__16\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x10U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__17(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__17\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x11U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__18(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__18\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x12U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__19(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__19\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x13U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__20(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__20\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x14U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__21(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__21\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x15U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__22(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__22\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x16U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__23(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__23\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_i_read_vec[0x17U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.dout1;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__24(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__24\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__25(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__25\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[1U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__26(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__26\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[2U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__27(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__27\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[3U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__28(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__28\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[4U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__29(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__29\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[5U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__30(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__30\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[6U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__31(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__31\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[7U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__32(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__32\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[8U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__33(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__33\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[9U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__34(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__34\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xaU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__35(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__35\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xbU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__36(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__36\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xcU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__37(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__37\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xdU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__38(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__38\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xeU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__39(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__39\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0xfU] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__40(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__40\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x10U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__41(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__41\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x11U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__42(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__42\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x12U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__43(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__43\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x13U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__44(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__44\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x14U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__45(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__45\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x15U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__46(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__46\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x16U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___act_comb__TOP__47(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___act_comb__TOP__47\n"); );
    // Body
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_read_vec[0x17U] 
        = vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.dout0;
}

VL_INLINE_OPT void Vtop___024root___nba_sequent__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___nba_sequent__TOP__0\n"); );
    // Init
    IData/*31:0*/ __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus = 0;
    IData/*31:0*/ __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause = 0;
    CData/*4:0*/ __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state = 0;
    IData/*31:0*/ __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc = 0;
    IData/*31:0*/ __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie = 0;
    IData/*31:0*/ __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec = 0;
    SData/*15:0*/ __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v0;
    __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v0 = 0;
    CData/*4:0*/ __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v0;
    __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v0 = 0;
    CData/*7:0*/ __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v0;
    __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v0 = 0;
    CData/*0:0*/ __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v0;
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v0 = 0;
    SData/*15:0*/ __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v1;
    __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v1 = 0;
    CData/*4:0*/ __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v1;
    __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v1 = 0;
    CData/*7:0*/ __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v1;
    __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v1 = 0;
    CData/*0:0*/ __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v1;
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v1 = 0;
    SData/*15:0*/ __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v2;
    __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v2 = 0;
    CData/*4:0*/ __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v2;
    __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v2 = 0;
    CData/*7:0*/ __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v2;
    __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v2 = 0;
    CData/*0:0*/ __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v2;
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v2 = 0;
    SData/*15:0*/ __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v3;
    __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v3 = 0;
    CData/*4:0*/ __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v3;
    __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v3 = 0;
    CData/*7:0*/ __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v3;
    __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v3 = 0;
    CData/*0:0*/ __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v3;
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v3 = 0;
    // Body
    vlSymsp->__Vcoverage[0].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[14].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[18].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[22].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[26].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[107].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[111].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[151].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[213].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[232].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[244].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[255].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[272].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[279].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[281].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[282].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[283].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[281].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[282].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[282].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[281].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[282].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[281].fetch_add(1, std::memory_order_relaxed);
    vlSymsp->__Vcoverage[285].fetch_add(1, std::memory_order_relaxed);
    if ((1U & (~ (IData)(vlSelf->rst_ni)))) {
        vlSymsp->__Vcoverage[13].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[17].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[21].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[25].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[106].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[110].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[150].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[211].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[230].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[242].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[253].fetch_add(1, std::memory_order_relaxed);
    }
    if (vlSelf->soc_sram__DOT__is_sram_wrap) {
        vlSymsp->__Vcoverage[278].fetch_add(1, std::memory_order_relaxed);
    }
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v0 = 0U;
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v1 = 0U;
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v2 = 0U;
    __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v3 = 0U;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc;
    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state;
    vlSelf->soc_sram__DOT__i_memory__DOT__i = 1U;
    vlSelf->soc_sram__DOT__i_memory__DOT__i = 2U;
    vlSelf->soc_sram__DOT__i_memory__DOT__i = 3U;
    vlSelf->soc_sram__DOT__i_memory__DOT__i = 4U;
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__is_sram_wrap)))) {
        vlSymsp->__Vcoverage[276].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[277].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[276].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[276].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[276].fetch_add(1, std::memory_order_relaxed);
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__dmem_be) 
                      >> 1U)))) {
            vlSymsp->__Vcoverage[275].fetch_add(1, std::memory_order_relaxed);
        }
        if ((2U & (IData)(vlSelf->soc_sram__DOT__dmem_be))) {
            vlSymsp->__Vcoverage[274].fetch_add(1, std::memory_order_relaxed);
            __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v1 
                = (0xffU & (vlSelf->soc_sram__DOT__dmem_wdata 
                            >> 8U));
            __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v1 = 1U;
            __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v1 = 8U;
            __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v1 
                = (0xffffU & (vlSelf->soc_sram__DOT__dmem_addr 
                              >> 2U));
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__dmem_be) 
                      >> 2U)))) {
            vlSymsp->__Vcoverage[275].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_be)))) {
            vlSymsp->__Vcoverage[275].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (IData)(vlSelf->soc_sram__DOT__dmem_be))) {
            vlSymsp->__Vcoverage[274].fetch_add(1, std::memory_order_relaxed);
            __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v0 
                = (0xffU & vlSelf->soc_sram__DOT__dmem_wdata);
            __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v0 = 1U;
            __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v0 = 0U;
            __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v0 
                = (0xffffU & (vlSelf->soc_sram__DOT__dmem_addr 
                              >> 2U));
        }
        if ((4U & (IData)(vlSelf->soc_sram__DOT__dmem_be))) {
            vlSymsp->__Vcoverage[274].fetch_add(1, std::memory_order_relaxed);
            __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v2 
                = (0xffU & (vlSelf->soc_sram__DOT__dmem_wdata 
                            >> 0x10U));
            __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v2 = 1U;
            __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v2 = 0x10U;
            __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v2 
                = (0xffffU & (vlSelf->soc_sram__DOT__dmem_addr 
                              >> 2U));
        }
        if ((8U & (IData)(vlSelf->soc_sram__DOT__dmem_be))) {
            vlSymsp->__Vcoverage[274].fetch_add(1, std::memory_order_relaxed);
            __Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v3 
                = (vlSelf->soc_sram__DOT__dmem_wdata 
                   >> 0x18U);
            __Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v3 = 1U;
            __Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v3 = 0x18U;
            __Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v3 
                = (0xffffU & (vlSelf->soc_sram__DOT__dmem_addr 
                              >> 2U));
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__dmem_be) 
                      >> 3U)))) {
            vlSymsp->__Vcoverage[275].fetch_add(1, std::memory_order_relaxed);
        }
        vlSelf->soc_sram__DOT__i_memory__DOT__i = 1U;
        vlSelf->soc_sram__DOT__i_memory__DOT__i = 2U;
        vlSelf->soc_sram__DOT__i_memory__DOT__i = 3U;
        vlSelf->soc_sram__DOT__i_memory__DOT__i = 4U;
        vlSelf->soc_sram__DOT__i_memory__DOT__pA_data_o 
            = vlSelf->soc_sram__DOT__i_memory__DOT__ram_block
            [(0xffffU & (vlSelf->soc_sram__DOT__dmem_addr 
                         >> 2U))];
    }
    vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
        = vlSelf->soc_sram__DOT__sram__DOT__cs_inst;
    vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS 
        = ((IData)(vlSelf->rst_ni) & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__NS));
    vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
        = vlSelf->soc_sram__DOT__sram__DOT__cs_data;
    vlSelf->soc_sram__DOT__is_sram_wrap_prev = vlSelf->soc_sram__DOT__is_sram_wrap;
    vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
        = vlSelf->soc_sram__DOT__i_memory__DOT__ram_block
        [(0xffffU & (vlSelf->soc_sram__DOT__imem_addr 
                     >> 2U))];
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS 
        = ((IData)(vlSelf->rst_ni) & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__NS));
    if (__Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v0) {
        vlSelf->soc_sram__DOT__i_memory__DOT__ram_block[__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v0] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v0))) 
                & vlSelf->soc_sram__DOT__i_memory__DOT__ram_block
                [__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v0]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v0) 
                                   << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v0))));
    }
    if (__Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v1) {
        vlSelf->soc_sram__DOT__i_memory__DOT__ram_block[__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v1] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v1))) 
                & vlSelf->soc_sram__DOT__i_memory__DOT__ram_block
                [__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v1]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v1) 
                                   << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v1))));
    }
    if (__Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v2) {
        vlSelf->soc_sram__DOT__i_memory__DOT__ram_block[__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v2] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v2))) 
                & vlSelf->soc_sram__DOT__i_memory__DOT__ram_block
                [__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v2]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v2) 
                                   << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v2))));
    }
    if (__Vdlyvset__soc_sram__DOT__i_memory__DOT__ram_block__v3) {
        vlSelf->soc_sram__DOT__i_memory__DOT__ram_block[__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v3] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v3))) 
                & vlSelf->soc_sram__DOT__i_memory__DOT__ram_block
                [__Vdlyvdim0__soc_sram__DOT__i_memory__DOT__ram_block__v3]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__soc_sram__DOT__i_memory__DOT__ram_block__v3) 
                                   << (IData)(__Vdlyvlsb__soc_sram__DOT__i_memory__DOT__ram_block__v3))));
    }
    if (vlSelf->rst_ni) {
        vlSymsp->__Vcoverage[212].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[231].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[243].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[254].fetch_add(1, std::memory_order_relaxed);
        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl))) {
            vlSymsp->__Vcoverage[24].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl)))) {
            vlSymsp->__Vcoverage[23].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_o 
                = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__fetch_valid) 
                   & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl) 
                         >> 1U)));
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__exec_ctrl)))) {
            vlSymsp->__Vcoverage[104].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[108].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__last_dmem_addr 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr;
        }
        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__exec_ctrl))) {
            vlSymsp->__Vcoverage[105].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[109].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__fetch_ctrl)))) {
            vlSymsp->__Vcoverage[12].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[15].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__valid_o 
                = (1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__fetch_ctrl) 
                            >> 1U)));
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__fetch_state_o 
                = (((QData)((IData)(vlSelf->soc_sram__DOT__imem_addr)) 
                    << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_plus_4)));
        }
        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__fetch_ctrl))) {
            vlSymsp->__Vcoverage[16].fetch_add(1, std::memory_order_relaxed);
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__imem_stall) 
                          & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved)))))) {
                vlSymsp->__Vcoverage[11].fetch_add(1, std::memory_order_relaxed);
            }
            if (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__imem_stall) 
                 & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved)))) {
                vlSymsp->__Vcoverage[10].fetch_add(1, std::memory_order_relaxed);
            }
            if (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__imem_stall) 
                 & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved)))) {
                vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_saved 
                    = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
                vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_saved 
                    = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
                vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved = 1U;
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved = 0U;
        }
        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl))) {
            vlSymsp->__Vcoverage[149].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl)))) {
            vlSymsp->__Vcoverage[148].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT____Vcellinp__i_prog_cntr__stall_i) {
            vlSymsp->__Vcoverage[20].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT____Vcellinp__i_prog_cntr__stall_i)))) {
            vlSymsp->__Vcoverage[19].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__last_pc 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__pc_raw;
        }
        if (((IData)(((0U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                      & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                         >> 3U))) & ((IData)(vlSelf->soc_sram__DOT__m_ext_intr) 
                                     | (IData)(vlSelf->soc_sram__DOT__timer_intr)))) {
            vlSymsp->__Vcoverage[209].fetch_add(1, std::memory_order_relaxed);
            if (((IData)(vlSelf->soc_sram__DOT__m_ext_intr) 
                 & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                    >> 0xbU))) {
                vlSymsp->__Vcoverage[169].fetch_add(1, std::memory_order_relaxed);
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                    = ((0xffffff7fU & __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus) 
                       | (0x80U & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                                   << 4U)));
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
                    = (0x80000000U | vlSelf->soc_sram__DOT__mcause);
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state = 0xcU;
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                    = (0xfffffff7U & __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus);
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                    = vlSelf->soc_sram__DOT__i_core__DOT__pre_intr_pc;
            } else if (((IData)(vlSelf->soc_sram__DOT__timer_intr) 
                        & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                           >> 7U))) {
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                    = ((0xffffff7fU & __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus) 
                       | (0x80U & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                                   << 4U)));
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause = 0x80000007U;
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state = 0xcU;
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                    = (0xfffffff7U & __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus);
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                    = vlSelf->soc_sram__DOT__i_core__DOT__pre_intr_pc;
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__m_ext_intr) 
                          & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                             >> 0xbU))))) {
                if (((IData)(vlSelf->soc_sram__DOT__timer_intr) 
                     & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                        >> 7U))) {
                    vlSymsp->__Vcoverage[167].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__timer_intr) 
                              & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                                 >> 7U))))) {
                    vlSymsp->__Vcoverage[168].fetch_add(1, std::memory_order_relaxed);
                }
            }
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__p_int_read_o = 1U;
        } else {
            if ((1U == (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                              >> 3U)))) {
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall)))) {
                    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state 
                        = ((0x18U & (IData)(__Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state)) 
                           | (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                                    >> 1U)));
                }
                if (vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel) {
                    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                        = vlSelf->soc_sram__DOT__i_core__DOT__pre_intr_pc;
                }
                if ((1U & ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall)) 
                           & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__csr_hold))))) {
                    __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state 
                        = (0x10U | (7U & (IData)(__Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state)));
                }
            } else if ((IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                                & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                   >> 0x14U)))) {
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                    = ((0xfffffff7U & __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus) 
                       | (8U & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                                >> 4U)));
                __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state 
                    = (7U & (IData)(__Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state));
            } else if ((0x200000U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U])) {
                if ((0x341U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data;
                    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                               | vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data);
                    } else if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
                               & (~ vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data));
                    }
                } else if ((0x342U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                 >> 8U)))) {
                    if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
                            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data;
                    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
                               | vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data);
                    } else if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
                               & (~ vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data));
                    }
                }
            }
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__p_int_read_o = 0U;
            if ((0x200000U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U])) {
                if ((0x300U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data;
                    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                               | vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data);
                    } else if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                               & (~ vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data));
                    }
                } else if ((0x304U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                 >> 8U)))) {
                    if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data;
                    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                               | vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data);
                    } else if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
                               & (~ vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data));
                    }
                } else if ((0x305U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                 >> 8U)))) {
                    if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec 
                            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data;
                    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec 
                               | vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data);
                    } else if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 6U)))) {
                        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec 
                            = (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec 
                               & (~ vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data));
                    }
                }
            }
        }
        if ((1U & (~ ((IData)(((0U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                               & (vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
                                  >> 3U))) & ((IData)(vlSelf->soc_sram__DOT__m_ext_intr) 
                                              | (IData)(vlSelf->soc_sram__DOT__timer_intr)))))) {
            if ((1U == (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                              >> 3U)))) {
                vlSymsp->__Vcoverage[190].fetch_add(1, std::memory_order_relaxed);
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall)))) {
                    vlSymsp->__Vcoverage[170].fetch_add(1, std::memory_order_relaxed);
                }
                if (vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall) {
                    vlSymsp->__Vcoverage[171].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall)) 
                           & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__csr_hold))))) {
                    vlSymsp->__Vcoverage[174].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall)) 
                              & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__csr_hold)))))) {
                    vlSymsp->__Vcoverage[175].fetch_add(1, std::memory_order_relaxed);
                }
                if (vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel) {
                    vlSymsp->__Vcoverage[172].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel)))) {
                    vlSymsp->__Vcoverage[173].fetch_add(1, std::memory_order_relaxed);
                }
            }
            vlSymsp->__Vcoverage[210].fetch_add(1, std::memory_order_relaxed);
            if ((0x200000U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U])) {
                if ((0x300U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    if ((1U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 6U)))) {
                        if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 6U)))) {
                            if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                vlSymsp->__Vcoverage[193].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((3U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                vlSymsp->__Vcoverage[194].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 6U)))) {
                            vlSymsp->__Vcoverage[192].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 6U)))) {
                        vlSymsp->__Vcoverage[191].fetch_add(1, std::memory_order_relaxed);
                    }
                    vlSymsp->__Vcoverage[195].fetch_add(1, std::memory_order_relaxed);
                }
                vlSymsp->__Vcoverage[207].fetch_add(1, std::memory_order_relaxed);
                if ((0x300U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    if ((0x304U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 8U)))) {
                        if ((0x305U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            vlSymsp->__Vcoverage[205].fetch_add(1, std::memory_order_relaxed);
                            if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                vlSymsp->__Vcoverage[201].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    vlSymsp->__Vcoverage[202].fetch_add(1, std::memory_order_relaxed);
                                }
                                if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    if ((3U == (3U 
                                                & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                   >> 6U)))) {
                                        vlSymsp->__Vcoverage[203].fetch_add(1, std::memory_order_relaxed);
                                    }
                                    if ((3U != (3U 
                                                & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                   >> 6U)))) {
                                        vlSymsp->__Vcoverage[204].fetch_add(1, std::memory_order_relaxed);
                                    }
                                }
                            }
                        }
                        if ((0x305U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            vlSymsp->__Vcoverage[206].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((0x304U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 8U)))) {
                        if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 6U)))) {
                            vlSymsp->__Vcoverage[196].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 6U)))) {
                            if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                vlSymsp->__Vcoverage[197].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    vlSymsp->__Vcoverage[198].fetch_add(1, std::memory_order_relaxed);
                                }
                                if ((3U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    vlSymsp->__Vcoverage[199].fetch_add(1, std::memory_order_relaxed);
                                }
                            }
                        }
                        vlSymsp->__Vcoverage[200].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
            if ((1U != (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                              >> 3U)))) {
                if ((1U & (~ (IData)(((0x10U == (0x18U 
                                                 & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                                      & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                         >> 0x14U)))))) {
                    if ((0x200000U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U])) {
                        if ((0x341U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            if ((0x342U != (0xfffU 
                                            & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                               >> 8U)))) {
                                vlSymsp->__Vcoverage[186].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((0x342U == (0xfffU 
                                            & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                               >> 8U)))) {
                                if ((1U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    if ((2U != (3U 
                                                & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                   >> 6U)))) {
                                        if ((3U != 
                                             (3U & 
                                              (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                               >> 6U)))) {
                                            vlSymsp->__Vcoverage[184].fetch_add(1, std::memory_order_relaxed);
                                        }
                                        if ((3U == 
                                             (3U & 
                                              (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                               >> 6U)))) {
                                            vlSymsp->__Vcoverage[183].fetch_add(1, std::memory_order_relaxed);
                                        }
                                    }
                                    if ((2U == (3U 
                                                & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                   >> 6U)))) {
                                        vlSymsp->__Vcoverage[182].fetch_add(1, std::memory_order_relaxed);
                                    }
                                }
                                if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    vlSymsp->__Vcoverage[181].fetch_add(1, std::memory_order_relaxed);
                                }
                                vlSymsp->__Vcoverage[185].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((0x341U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            vlSymsp->__Vcoverage[180].fetch_add(1, std::memory_order_relaxed);
                            if ((1U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    if ((3U != (3U 
                                                & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                   >> 6U)))) {
                                        vlSymsp->__Vcoverage[179].fetch_add(1, std::memory_order_relaxed);
                                    }
                                    if ((3U == (3U 
                                                & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                   >> 6U)))) {
                                        vlSymsp->__Vcoverage[178].fetch_add(1, std::memory_order_relaxed);
                                    }
                                }
                                if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 6U)))) {
                                    vlSymsp->__Vcoverage[177].fetch_add(1, std::memory_order_relaxed);
                                }
                            }
                            if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 6U)))) {
                                vlSymsp->__Vcoverage[176].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        vlSymsp->__Vcoverage[187].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                  >> 0x15U)))) {
                        vlSymsp->__Vcoverage[188].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                             & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                >> 0x14U)))) {
                    vlSymsp->__Vcoverage[189].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                          >> 0x15U)))) {
                vlSymsp->__Vcoverage[208].fetch_add(1, std::memory_order_relaxed);
            }
        }
        vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__PS 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__valid_o = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__PS = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__fetch_state_o = 0ULL;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_saved = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_saved = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__last_pc 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__reset_addr;
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__last_dmem_addr = 0U;
        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus = 0U;
        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state = 0U;
        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie = 0U;
        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec = 0U;
        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc = 0U;
        __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause 
        = __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie 
        = __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mie;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc 
        = __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec 
        = __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus 
        = __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state 
        = __Vdly__soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state;
    if ((0x10000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x8000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x4000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x2000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x1000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x800U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xaU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x400U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 9U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x200U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 8U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x100U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 2U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 1U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((2U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((4U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xdU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 7U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xbU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 5U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x17U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xcU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 6U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xeU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x800000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((8U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 3U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0xfU)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x10U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 4U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x10U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x20U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x40U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x80U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x20000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x11U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x40000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x12U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x80000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x13U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x100000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x14U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x200000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x15U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x400000U & vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev)) {
        vlSymsp->__Vcoverage[268].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_inst_prev 
                  >> 0x16U)))) {
        vlSymsp->__Vcoverage[269].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__fetch_valid 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__valid_o;
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS)))) {
            vlSymsp->__Vcoverage[228].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[235].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS) {
            vlSymsp->__Vcoverage[227].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[234].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_imem_obi_driver__DOT__PS)))) {
        vlSymsp->__Vcoverage[226].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[233].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xaU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x400U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 9U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x200U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 8U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x100U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x4000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xdU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 7U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x2000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x80U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 2U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x800U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x20U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xbU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 5U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xeU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x20000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x800000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 3U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x1000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x40U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((4U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((8U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xcU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 6U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((2U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 1U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x8000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0xfU)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x10U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 4U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x10000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x10U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x11U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x40000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x12U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x80000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x13U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x100000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x14U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x200000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x15U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x400000U & vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev)) {
        vlSymsp->__Vcoverage[266].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x16U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__sram__DOT__cs_data_prev 
                  >> 0x17U)))) {
        vlSymsp->__Vcoverage[267].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__dmem_rdata_2 = vlSelf->soc_sram__DOT__i_memory__DOT__pA_data_o;
    vlSelf->soc_sram__DOT__rf_port1_reg = (0x1fU & 
                                           (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                            >> 0xfU));
    vlSelf->soc_sram__DOT__rf_port2_reg = (0x1fU & 
                                           (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                            >> 0x14U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7 
        = (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
           >> 0x19U);
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3 
        = (7U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                 >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode 
        = (0x7fU & vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o);
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS) {
        if (vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS) {
            vlSymsp->__Vcoverage[239].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[246].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS)))) {
            vlSymsp->__Vcoverage[240].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[247].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__PS)))) {
        vlSymsp->__Vcoverage[238].fetch_add(1, std::memory_order_relaxed);
        vlSymsp->__Vcoverage[245].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__decode_valid 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_o;
    vlSelf->soc_sram__DOT__p_int_read = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__p_int_read_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_busy_o 
        = (0U != (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                        >> 3U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_flush_o = 0U;
    if (vlSelf->rst_ni) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[0U] 
                = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[0U];
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[1U] 
                = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[1U];
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[2U] 
                = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[2U];
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[0U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[1U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[2U] = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[2U];
    vlSelf->soc_sram__DOT__rf_wr_reg = (0x1fU & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_o[0U]);
    if (vlSelf->rst_ni) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o 
                = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__exec_valid) 
                   & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl) 
                         >> 1U)));
        }
        vlSelf->soc_sram__DOT__i_core__DOT__mem_valid 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o;
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__exec_ctrl)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[0U] 
                = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[0U];
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[1U] 
                = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U];
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[2U] 
                = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[2U];
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid;
        }
        vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[0U] 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[0U];
        vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[1U] 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[1U];
        vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[2U] 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[2U];
        vlSelf->soc_sram__DOT__i_core__DOT__exec_valid 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o;
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                = ((0xfffU & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U]) 
                   | ((IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used)) 
                                << 0x25U) | (((QData)((IData)(
                                                              (0x1fU 
                                                               & (vlSelf->soc_sram__DOT__imem_rdata 
                                                                  >> 0xfU)))) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlSelf->soc_sram__DOT__rf_rs1))))) 
                      << 0xcU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                = (0x3ffffU & (((IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used)) 
                                          << 0x25U) 
                                         | (((QData)((IData)(
                                                             (0x1fU 
                                                              & (vlSelf->soc_sram__DOT__imem_rdata 
                                                                 >> 0xfU)))) 
                                             << 0x20U) 
                                            | (QData)((IData)(vlSelf->soc_sram__DOT__rf_rs1))))) 
                                >> 0x14U) | ((IData)(
                                                     ((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used)) 
                                                        << 0x25U) 
                                                       | (((QData)((IData)(
                                                                           (0x1fU 
                                                                            & (vlSelf->soc_sram__DOT__imem_rdata 
                                                                               >> 0xfU)))) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(vlSelf->soc_sram__DOT__rf_rs1)))) 
                                                      >> 0x20U)) 
                                             << 0xcU)));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U] 
                = ((0x3fU & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U]) 
                   | ((IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used)) 
                                << 0x25U) | (((QData)((IData)(
                                                              (0x1fU 
                                                               & (vlSelf->soc_sram__DOT__imem_rdata 
                                                                  >> 0x14U)))) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlSelf->soc_sram__DOT__rf_rs2))))) 
                      << 6U));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                = ((0xfffff000U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U]) 
                   | (((IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used)) 
                                 << 0x25U) | (((QData)((IData)(
                                                               (0x1fU 
                                                                & (vlSelf->soc_sram__DOT__imem_rdata 
                                                                   >> 0x14U)))) 
                                               << 0x20U) 
                                              | (QData)((IData)(vlSelf->soc_sram__DOT__rf_rs2))))) 
                       >> 0x1aU) | ((IData)(((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used)) 
                                               << 0x25U) 
                                              | (((QData)((IData)(
                                                                  (0x1fU 
                                                                   & (vlSelf->soc_sram__DOT__imem_rdata 
                                                                      >> 0x14U)))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(vlSelf->soc_sram__DOT__rf_rs2)))) 
                                             >> 0x20U)) 
                                    << 6U)));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U] 
                = ((0xffffffc0U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U]) 
                   | (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en) 
                       << 5U) | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_addr)));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__mem_valid 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o;
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[0U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[1U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[2U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[0U] 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[0U];
        vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[1U] 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[1U];
        vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[2U] 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[2U];
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__exec_valid 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_i 
        = (0x1fU & (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                                          (((IData)(4U) 
                                            + (IData)(0x4cU)) 
                                           >> 5U)] 
                                          << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
                    | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                       >> 0xcU)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_i 
        = (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                                 (((IData)(0x1fU) + (IData)(0x2cU)) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
              >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_used_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                 >> 0x11U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_i 
        = (0x1fU & (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                                        (((IData)(4U) 
                                          + (IData)(0x26U)) 
                                         >> 5U)] << 
                                        ((IData)(0x20U) 
                                         - (IData)(6U)))) 
                    | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                       >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_i 
        = (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[
                               (((IData)(0x1fU) + (IData)(6U)) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (IData)(6U)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U] 
              >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_used_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                 >> 0xbU));
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U];
    if (vlSelf->rst_ni) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__exec_ctrl)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                = ((0x7fU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U]) 
                   | ((IData)((((QData)((IData)(((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
                                                  << 2U) 
                                                 | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
                                                    >> 0x1eU)))) 
                                << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr)))) 
                      << 7U));
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[2U] 
                = (((IData)((((QData)((IData)(((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
                                                << 2U) 
                                               | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
                                                  >> 0x1eU)))) 
                              << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr)))) 
                    >> 0x19U) | ((IData)(((((QData)((IData)(
                                                            ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
                                                              << 2U) 
                                                             | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
                                                                >> 0x1eU)))) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr))) 
                                          >> 0x20U)) 
                                 << 7U));
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[3U] 
                = ((IData)(((((QData)((IData)(((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
                                                << 2U) 
                                               | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
                                                  >> 0x1eU)))) 
                              << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr))) 
                            >> 0x20U)) >> 0x19U);
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[0U] 
                = vlSelf->soc_sram__DOT__i_core__DOT__csr_out;
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                = ((0xffffff83U & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U]) 
                   | (0xfffffffcU & ((0x70U & (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
                                               >> 0x17U)) 
                                     | (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
                                         << 3U) | (4U 
                                                   & (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
                                                      >> 0x16U))))));
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                = ((0xfffffffcU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U]) 
                   | (3U & (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
                            >> 0x16U)));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[0U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[2U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[3U] = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__byte_offset 
        = (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                 >> 7U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa 
        = ((0xffffffffULL & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa) 
           | ((QData)((IData)(((0x80U & (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                                         << 1U)) | 
                               ((0x40U & (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U] 
                                          << 3U)) | 
                                (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_o) 
                                  << 5U) | (0x1fU & 
                                            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_o[0U])))))) 
              << 0x20U));
    if (vlSelf->rst_ni) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_ctrl)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] 
                = ((0xfU & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U]) 
                   | (0xfffffff0U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]));
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[3U] 
                = ((0xfU & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U]) 
                   | (0xfffffff0U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U]));
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[4U] 
                = (0x7fU & ((0xfU & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U]) 
                            | (0x70U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U])));
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[0U] 
                = (IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__pre_data)) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U]))));
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[1U] 
                = (IData)(((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__pre_data)) 
                             << 0x20U) | (QData)((IData)(
                                                         vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U]))) 
                           >> 0x20U));
            vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] 
                = ((0xfffffff0U & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U]) 
                   | (0xfU & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[0U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[1U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[3U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[4U] = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__exec_state_o[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT___unused 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] 
                 >> 3U));
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_state[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__fetch_valid;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__read1_i 
        = vlSelf->soc_sram__DOT__rf_port1_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_port1_reg_o 
        = vlSelf->soc_sram__DOT__rf_port1_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_port1_reg_o 
        = vlSelf->soc_sram__DOT__rf_port1_reg;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__read2_i 
        = vlSelf->soc_sram__DOT__rf_port2_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_port2_reg_o 
        = vlSelf->soc_sram__DOT__rf_port2_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_port2_reg_o 
        = vlSelf->soc_sram__DOT__rf_port2_reg;
    if ((0x6fU == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[27].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x6fU != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x67U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSymsp->__Vcoverage[28].fetch_add(1, std::memory_order_relaxed);
        }
        if ((0x67U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSymsp->__Vcoverage[29].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((0x63U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[38].fetch_add(1, std::memory_order_relaxed);
        if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
            if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                    vlSymsp->__Vcoverage[35].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[36].fetch_add(1, std::memory_order_relaxed);
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o = 7U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o = 6U;
                }
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o 
                    = ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? 5U : 4U);
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 1U)))) {
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[34].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                    vlSymsp->__Vcoverage[33].fetch_add(1, std::memory_order_relaxed);
                }
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o 
                = ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                    ? 2U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                             ? 1U : 0U));
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                    vlSymsp->__Vcoverage[31].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[32].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                vlSymsp->__Vcoverage[37].fetch_add(1, std::memory_order_relaxed);
            }
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o = 2U;
    }
    if ((0x63U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[39].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0x13U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        vlSymsp->__Vcoverage[52].fetch_add(1, std::memory_order_relaxed);
        if ((1U & (~ ((5U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)) 
                      & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                         >> 5U))))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[41].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[42].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[43].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[44].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
            if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[46].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[45].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[47].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[48].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
        }
        if (((5U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)) 
             & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                >> 5U))) {
            if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[50].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o = 0U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
                        = ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 0xdU : 0U);
                }
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
                    = ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? 0U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                 ? 0U : 8U));
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                          >> 2U)))) {
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[51].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                        vlSymsp->__Vcoverage[49].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
                = ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                    ? ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 7U : 6U) : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                           ? 5U : 4U))
                    : ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 3U : 2U) : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                           ? 1U : 0U)));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o 
            = ((0x33U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                ? ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7))
                    ? ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                        ? ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                            ? 0U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                     ? 0xdU : 0U)) : 
                       ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                         ? 0U : ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                  ? 0U : 8U))) : ((4U 
                                                   & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                   ? 
                                                  ((2U 
                                                    & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 7U
                                                     : 6U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 5U
                                                     : 4U))
                                                   : 
                                                  ((2U 
                                                    & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 3U
                                                     : 2U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))
                                                     ? 1U
                                                     : 0U))))
                : ((0x37U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? 0xfU : 0U));
    }
    if ((0x13U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x33U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSymsp->__Vcoverage[64].fetch_add(1, std::memory_order_relaxed);
            if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 2U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[61].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[62].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        vlSymsp->__Vcoverage[63].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                          >> 5U)))) {
                if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[60].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[59].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[58].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[57].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                              >> 2U)))) {
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[56].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[55].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3) 
                                  >> 1U)))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))) {
                            vlSymsp->__Vcoverage[54].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3)))) {
                            vlSymsp->__Vcoverage[53].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
            }
        }
        if ((0x33U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((0x37U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSymsp->__Vcoverage[65].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x37U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSymsp->__Vcoverage[66].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    if ((0x40U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                          >> 4U)))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[76].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[84].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[71].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[77].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[70].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[75].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[83].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                    }
                }
            }
            if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[86].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                }
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o 
                        = ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                            ? 0U : ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                     ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                         ? 2U : 0U)
                                     : 0U));
                }
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            } else if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 2U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 3U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 3U;
                        } else {
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                        }
                    } else {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                    }
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                }
            } else if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 1U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 3U;
                    } else {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                    }
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
                }
            } else {
                if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 3U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 3U;
                    } else {
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                    }
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                }
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                      >> 5U)))) {
            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
        }
    } else if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o 
                = ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? 0U : ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                             ? ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                 ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                     ? 1U : 0U) : 0U)
                             : 0U));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o 
                = ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? 0U : ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                             ? 0U : ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                      ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                                          ? 2U : 0U)
                                      : 0U)));
        }
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
    } else if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
        if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
        } else if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 1U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 3U;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                }
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o 
                = ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                    ? ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))
                        ? 1U : 0U) : 0U);
        }
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o = 0U;
        if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        } else if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        } else if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 1U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 1U;
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
                vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o = 0U;
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o = 0U;
        }
    }
    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                  >> 6U)))) {
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                      >> 5U)))) {
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                          >> 4U)))) {
                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                    vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[78].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[85].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
            }
            if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                    vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[69].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[74].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[80].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x20U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
            if ((0x10U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[68].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                }
                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
            }
            if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                          >> 4U)))) {
                vlSymsp->__Vcoverage[72].fetch_add(1, std::memory_order_relaxed);
                if ((8U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                    vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode) 
                                      >> 1U)))) {
                            vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((2U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                            if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                                vlSymsp->__Vcoverage[79].fetch_add(1, std::memory_order_relaxed);
                            }
                            if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) {
                                vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                            }
                        }
                    }
                    if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))) {
                        vlSymsp->__Vcoverage[81].fetch_add(1, std::memory_order_relaxed);
                    }
                }
            }
            vlSymsp->__Vcoverage[87].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__pc_src_o 
        = ((0x6fU == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           | (0x67U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_valid;
    vlSelf->soc_sram__DOT__i_core__DOT__p_int_read_o 
        = vlSelf->soc_sram__DOT__p_int_read;
    vlSelf->soc_sram__DOT__csr_busy = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_busy_o;
    if ((1U == (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                      >> 3U)))) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state)))) {
            vlSymsp->__Vcoverage[162].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) {
            vlSymsp->__Vcoverage[161].fetch_add(1, std::memory_order_relaxed);
        }
        if ((4U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) {
            vlSymsp->__Vcoverage[159].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_flush_o = 1U;
        }
        if ((1U & (~ ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                      >> 2U)))) {
            vlSymsp->__Vcoverage[160].fetch_add(1, std::memory_order_relaxed);
        }
        vlSymsp->__Vcoverage[165].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__csr_flush = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_flush_o;
    if (vlSelf->rst_ni) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT____Vcellinp__i_prog_cntr__stall_i)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__pc_raw 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__pc_next;
        }
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__decode_ctrl)))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                = (0x3ffU & (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__pc_src) 
                              << 9U) | (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__branch_op) 
                                         << 6U) | (
                                                   ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_op) 
                                                    << 2U) 
                                                   | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_a_src)))));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[4U] 
                = ((0x3fffffffU & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[4U]) 
                   | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__b_immed 
                      << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[5U] 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__b_immed 
                    >> 2U) | ((IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed)) 
                                        << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed)))) 
                              << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[6U] 
                = (((IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed)) 
                              << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed)))) 
                    >> 2U) | ((IData)(((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed)) 
                                         << 0x20U) 
                                        | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed))) 
                                       >> 0x20U)) << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[7U] 
                = (((IData)(((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed)) 
                               << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed))) 
                             >> 0x20U)) >> 2U) | ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_b_src) 
                                                  << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                = ((0x3fffffffU & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U]) 
                   | ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__fetch_state) 
                      << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[1U] 
                = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__fetch_state) 
                    >> 2U) | ((IData)((vlSelf->soc_sram__DOT__i_core__DOT__fetch_state 
                                       >> 0x20U)) << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[2U] 
                = (((IData)((vlSelf->soc_sram__DOT__i_core__DOT__fetch_state 
                             >> 0x20U)) >> 2U) | ((IData)(
                                                          (((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed)) 
                                                            << 0x20U) 
                                                           | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed)))) 
                                                  << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[3U] 
                = (((IData)((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed)) 
                              << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed)))) 
                    >> 2U) | ((IData)(((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed)) 
                                         << 0x20U) 
                                        | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed))) 
                                       >> 0x20U)) << 0x1eU));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[4U] 
                = ((0xc0000000U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[4U]) 
                   | ((IData)(((((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed)) 
                                 << 0x20U) | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed))) 
                               >> 0x20U)) >> 2U));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                = ((0xc7ffffffU & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U]) 
                   | (0xf8000000U & ((((0U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_addr)) 
                                       & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en)) 
                                      << 0x1dU) | ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_src) 
                                                   << 0x1bU))));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                = ((0xf83fffffU & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U]) 
                   | (0xffc00000U & (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_read) 
                                      << 0x1aU) | (
                                                   ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write) 
                                                    << 0x19U) 
                                                   | (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_sign) 
                                                       << 0x18U) 
                                                      | ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width) 
                                                         << 0x16U))))));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                = ((0xffc000ffU & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U]) 
                   | (0xffffff00U & (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr) 
                                      << 0x15U) | (
                                                   ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_mret) 
                                                    << 0x14U) 
                                                   | (0xfff00U 
                                                      & (vlSelf->soc_sram__DOT__imem_rdata 
                                                         >> 0xcU))))));
            vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                = ((0xffffff00U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U]) 
                   | ((0xc0U & (vlSelf->soc_sram__DOT__imem_rdata 
                                >> 6U)) | (0x3fU & 
                                           (vlSelf->soc_sram__DOT__imem_rdata 
                                            >> 0xeU))));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__pc_raw 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__i_prog_cntr__DOT__reset_addr;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[1U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[2U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[3U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[4U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[5U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[6U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[7U] = 0U;
        vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed 
        = VL_EXTENDS_II(32,12, (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                >> 0x14U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__b_immed 
        = VL_EXTENDS_II(32,13, ((0x1000U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                            >> 0x13U)) 
                                | ((0x800U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                              << 4U)) 
                                   | ((0x7e0U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                 >> 0x14U)) 
                                      | (0x1eU & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                  >> 7U))))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed 
        = (0xfffff000U & vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o);
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed 
        = VL_EXTENDS_II(32,21, ((0x100000U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                              >> 0xbU)) 
                                | ((0xff000U & vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o) 
                                   | ((0x800U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                 >> 9U)) 
                                      | (0x7feU & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                                                   >> 0x14U))))));
    vlSelf->soc_sram__DOT__i_core__DOT__fetch_state 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__fetch_state_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_read 
        = (3U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_sign 
        = (1U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                 >> 0xeU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_mret 
        = ((0x73U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           & ((0x18U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7)) 
              & (0U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func3))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_addr 
        = (0x1fU & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                    >> 7U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write 
        = (0x23U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode));
    vlSelf->soc_sram__DOT__imem_rdata = vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width 
        = (3U & (vlSelf->soc_sram__DOT__i_memory__DOT__pB_data_o 
                 >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__reg_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__reg_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__reg_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_reg_meta[2U];
    vlSelf->soc_sram__DOT__i_reg_file__DOT__wr_reg_i 
        = vlSelf->soc_sram__DOT__rf_wr_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_wr_reg_o 
        = vlSelf->soc_sram__DOT__rf_wr_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_reg_oa 
        = vlSelf->soc_sram__DOT__rf_wr_reg;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_valid;
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__reg_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_reg_meta[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_valid;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[2U];
    if ((0U != (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
        if ((1U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
            vlSymsp->__Vcoverage[139].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U != (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
            if ((2U != (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
                vlSymsp->__Vcoverage[141].fetch_add(1, std::memory_order_relaxed);
            }
            if ((2U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
                vlSymsp->__Vcoverage[140].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    if ((0U == (3U & vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U]))) {
        vlSymsp->__Vcoverage[138].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                      >> 4U)))) {
        vlSymsp->__Vcoverage[143].fetch_add(1, std::memory_order_relaxed);
    }
    if ((0U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                      >> 4U)))) {
        if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                          >> 4U)))) {
            vlSymsp->__Vcoverage[144].fetch_add(1, std::memory_order_relaxed);
        }
        if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                          >> 4U)))) {
            if ((3U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                              >> 4U)))) {
                vlSymsp->__Vcoverage[145].fetch_add(1, std::memory_order_relaxed);
            }
            if ((3U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                              >> 4U)))) {
                vlSymsp->__Vcoverage[146].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__exec_state_i[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa 
        = ((0xff00000000ULL & vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa) 
           | (IData)((IData)(((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                            >> 4U)))
                               ? ((vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
                                   << 0x19U) | (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                                >> 7U))
                               : ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                                >> 4U)))
                                   ? vlSelf->soc_sram__DOT__i_core__DOT__exec_state[0U]
                                   : ((3U == (3U & 
                                              (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                               >> 4U)))
                                       ? ((vlSelf->soc_sram__DOT__i_core__DOT__exec_state[3U] 
                                           << 0x19U) 
                                          | (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
                                             >> 7U))
                                       : ((vlSelf->soc_sram__DOT__i_core__DOT__exec_state[2U] 
                                           << 0x19U) 
                                          | (vlSelf->soc_sram__DOT__i_core__DOT__exec_state[1U] 
                                             >> 7U))))))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT___unused 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT___unused;
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                  >> 5U)))) {
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])) {
            vlSymsp->__Vcoverage[153].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                      >> 4U)))) {
            vlSymsp->__Vcoverage[152].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__mem_state_i[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data = 0U;
    if ((0x20U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                      >> 4U)))) {
            vlSymsp->__Vcoverage[154].fetch_add(1, std::memory_order_relaxed);
        }
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])) {
            vlSymsp->__Vcoverage[155].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__mem_state[4U] 
                    << 0x19U) | (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U] 
                                 >> 7U));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data 
                = vlSelf->soc_sram__DOT__i_core__DOT__mem_state[0U];
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data 
            = ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U])
                ? vlSelf->soc_sram__DOT__i_core__DOT__mem_state[1U]
                : ((vlSelf->soc_sram__DOT__i_core__DOT__mem_state[3U] 
                    << 0x19U) | (vlSelf->soc_sram__DOT__i_core__DOT__mem_state[2U] 
                                 >> 7U)));
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__pc_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__pc_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_a_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_a_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_b_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_b_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_src 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_src_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__branch_op 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__branch_op_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__alu_op 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__alu_op_o;
    vlSelf->soc_sram__DOT__i_core__DOT__csr_busy_o 
        = vlSelf->soc_sram__DOT__csr_busy;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_flush_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_flush;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS = 0U;
    if (vlSelf->rst_ni) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__csr_flush)))) {
            vlSymsp->__Vcoverage[250].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__csr_flush) {
            vlSymsp->__Vcoverage[249].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS 
                = (2U | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS 
                = (7U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__PS) 
                         << 1U));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__NS = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__flush_in_progess 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__csr_flush) 
           | (0U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__PS)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__i_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__b_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__b_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__u_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__u_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__j_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__j_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__fetch_state_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__fetch_state;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_read_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_read;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_sign_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_sign;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_mret_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_mret;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed 
        = VL_EXTENDS_II(32,12, (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__func7) 
                                 << 5U) | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_addr)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_write_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used 
        = ((0x63U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           | ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_write) 
              | (0x33U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode))));
    vlSelf->soc_sram__DOT__i_core__DOT__imem_rdata_i 
        = vlSelf->soc_sram__DOT__imem_rdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__mem_width_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr 
        = ((0x73U == (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
           & (0U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__mem_width)));
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                  >> 5U)))) {
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[116].fetch_add(1, std::memory_order_relaxed);
                }
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[117].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[115].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[114].fetch_add(1, std::memory_order_relaxed);
                }
            }
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 4U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[112].fetch_add(1, std::memory_order_relaxed);
                }
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[118].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[121].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[120].fetch_add(1, std::memory_order_relaxed);
                }
            }
        }
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                  >> 8U)))) {
        if ((0x80U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            vlSymsp->__Vcoverage[131].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 7U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 6U)))) {
                vlSymsp->__Vcoverage[125].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[126].fetch_add(1, std::memory_order_relaxed);
            }
        }
    }
    if ((0U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                      >> 0x16U)))) {
        if ((1U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                          >> 0x16U)))) {
            if ((2U != (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 0x16U)))) {
                vlSymsp->__Vcoverage[136].fetch_add(1, std::memory_order_relaxed);
            }
            if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 0x16U)))) {
                vlSymsp->__Vcoverage[135].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                          >> 0x16U)))) {
            vlSymsp->__Vcoverage[134].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((0x300U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 8U)))) {
        if ((0x304U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                  >> 8U)))) {
            if ((0x305U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 8U)))) {
                if ((0x341U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    if ((0x342U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 8U)))) {
                        vlSymsp->__Vcoverage[218].fetch_add(1, std::memory_order_relaxed);
                    }
                    if ((0x342U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                              >> 8U)))) {
                        if ((0xf14U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            vlSymsp->__Vcoverage[219].fetch_add(1, std::memory_order_relaxed);
                        }
                        if ((0xf14U != (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                  >> 8U)))) {
                            vlSymsp->__Vcoverage[220].fetch_add(1, std::memory_order_relaxed);
                        }
                    }
                }
                if ((0x341U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                          >> 8U)))) {
                    vlSymsp->__Vcoverage[217].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((0x305U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                      >> 8U)))) {
                vlSymsp->__Vcoverage[216].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x304U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                  >> 8U)))) {
            vlSymsp->__Vcoverage[215].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((0x300U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                              >> 8U)))) {
        vlSymsp->__Vcoverage[214].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_data_o 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mstatus;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_data_o 
            = ((0x304U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                     >> 8U))) ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mie
                : ((0x305U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                         >> 8U))) ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec
                    : ((0x341U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                             >> 8U)))
                        ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc
                        : ((0x342U == (0xfffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                 >> 8U)))
                            ? vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mcause
                            : 0U))));
    }
    if ((1U != (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                      >> 3U)))) {
        if ((1U & (~ (IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                              & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                 >> 0x14U)))))) {
            vlSymsp->__Vcoverage[164].fetch_add(1, std::memory_order_relaxed);
        }
        if ((IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                     & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                        >> 0x14U)))) {
            vlSymsp->__Vcoverage[163].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__op_i 
        = (0xfU & (((0U == 2U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                       (((IData)(3U) 
                                         + (IData)(0x102U)) 
                                        >> 5U)] << 
                                       ((IData)(0x20U) 
                                        - (IData)(2U)))) 
                   | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 2U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__op_i 
        = (7U & (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                     (((IData)(2U) 
                                       + (IData)(0x106U)) 
                                      >> 5U)] << ((IData)(0x20U) 
                                                  - (IData)(6U)))) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                    >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_width_i 
        = (3U & (((0U == 0x16U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                        (((IData)(1U) 
                                          + (IData)(0x16U)) 
                                         >> 5U)] << 
                                        ((IData)(0x20U) 
                                         - (IData)(0x16U)))) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                    >> 0x16U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_wr_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x15U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__addr_i 
        = (0xfffU & (((0U == 8U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                         (((IData)(0xbU) 
                                           + (IData)(8U)) 
                                          >> 5U)] << 
                                         ((IData)(0x20U) 
                                          - (IData)(8U)))) 
                     | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                        >> 8U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mode_sel_i 
        = (3U & (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                     (((IData)(1U) 
                                       + (IData)(6U)) 
                                      >> 5U)] << ((IData)(0x20U) 
                                                  - (IData)(6U)))) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                    >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__immed_i 
        = (0x1fU & (((0U == 1U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[
                                        (((IData)(4U) 
                                          + (IData)(1U)) 
                                         >> 5U)] << 
                                        ((IData)(0x20U) 
                                         - (IData)(1U)))) 
                    | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                       >> 1U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__immed_sel_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mret_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x14U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_mret_i 
        = (1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x14U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__pre_width 
        = (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                 >> 0x16U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr = 0U;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel = 0U;
    if ((1U == (3U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state) 
                      >> 3U)))) {
        if ((1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) {
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr 
                = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mtvec;
            vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel = 1U;
        }
    } else if ((IData)(((0x10U == (0x18U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__int_state))) 
                        & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                           >> 0x14U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__mepc;
        vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel = 1U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[5U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[6U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[7U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U];
    vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__data_fwd_oa;
    vlSelf->soc_sram__DOT__rf_wr_data = vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data 
        = (((QData)((IData)((1U & (vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__mem_state_o[2U] 
                                   >> 6U)))) << 0x27U) 
           | (((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT___unused)) 
               << 0x26U) | (((QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_mem_slice_stage__DOT__valid_o)) 
                             << 0x25U) | (((QData)((IData)(vlSelf->soc_sram__DOT__rf_wr_reg)) 
                                           << 0x20U) 
                                          | (QData)((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data))))));
    vlSelf->soc_sram__DOT__i_core__DOT__csr_hold = vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__flush_in_progess;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__s_immed_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__s_immed;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rs2_valid_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs2_used;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__inst_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__imem_rdata_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_wr_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__csr_en 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used 
        = (((0x37U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
            & ((0x17U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
               & (0x6fU != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr));
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en 
        = (((0x23U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
            & ((0x63U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)) 
               & (0x73U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__opcode)))) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__csr_wr));
    vlSelf->soc_sram__DOT__i_core__DOT__csr_out = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_data_o;
    vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_addr 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel;
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U] 
                  >> 1U)))) {
        if ((1U & (~ vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U]))) {
            vlSymsp->__Vcoverage[92].fetch_add(1, std::memory_order_relaxed);
        }
        if ((1U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])) {
            vlSymsp->__Vcoverage[93].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                  >> 0x1fU)))) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                      >> 0x1eU)))) {
            vlSymsp->__Vcoverage[98].fetch_add(1, std::memory_order_relaxed);
        }
        if ((0x40000000U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U])) {
            vlSymsp->__Vcoverage[99].fetch_add(1, std::memory_order_relaxed);
        }
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[3U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[4U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[5U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[6U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[7U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__decode_state_i[8U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__ex_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data;
    vlSelf->soc_sram__DOT__i_reg_file__DOT__wr_data_i 
        = vlSelf->soc_sram__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__rf_wr_data_o 
        = vlSelf->soc_sram__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__rf_wr_data_oa 
        = vlSelf->soc_sram__DOT__rf_wr_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_wb_stage__DOT__data_fwd_oa 
        = vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__mem_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                     >> 0xcU)) == (0x1fU & (IData)(
                                                   (vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data 
                                                    >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                     >> 0xcU)) == (0x1fU & (IData)(
                                                   (vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                                                    >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
              >> 0x11U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
              >> 0x11U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__data_updated_mem 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_raw)
            ? (IData)(vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data)
            : ((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[2U] 
                << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                             >> 0xcU)));
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_raw) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_ao 
            = (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data);
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__load_use_hazard_ao 
            = (1U & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                             >> 0x26U)));
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_ao 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__data_updated_mem;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__load_use_hazard_ao = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                     >> 6U)) == (0x1fU & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data 
                                                  >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_conflict 
        = ((0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                     >> 6U)) == (0x1fU & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                                                  >> 0x20U))));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
              >> 0xbU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_raw 
        = (((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_conflict) 
            & (0xa000000000ULL == (0xa000000000ULL 
                                   & vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data))) 
           & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
              >> 0xbU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__data_updated_mem 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_raw)
            ? (IData)(vlSelf->soc_sram__DOT__i_core__DOT__wb_fwd_data)
            : ((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[1U] 
                << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__reg_meta_o[0U] 
                             >> 6U)));
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_raw) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_ao 
            = (IData)(vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data);
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__load_use_hazard_ao 
            = (1U & (IData)((vlSelf->soc_sram__DOT__i_core__DOT__mem_fwd_data 
                             >> 0x26U)));
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_ao 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__data_updated_mem;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__load_use_hazard_ao = 0U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__csr_hold_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_hold;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__csr_hold_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_hold;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__inst_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__inst_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_immed_gen__DOT__inst_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__inst_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rs1_valid_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rs1_used;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rd_used 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rd_valid_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__i_decoder__DOT__rf_wr_en_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__rf_wr_en;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__csr_read_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__csr_out;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__intr_addr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_addr;
    if (vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel)))) {
            vlSymsp->__Vcoverage[8].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel) {
            vlSymsp->__Vcoverage[7].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel)))) {
        vlSymsp->__Vcoverage[6].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__intr_sel_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_intr_sel;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__ex_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__ex_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__ex_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__ex_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__mem_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__mem_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__mem_stage_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__mem_stage_i;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_updated 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__rs_data_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_lus 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_fwd_unit__DOT__load_use_hazard_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_updated 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__rs_data_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_lus 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_fwd_unit__DOT__load_use_hazard_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
        = ((0xfffU & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U]) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_updated 
              << 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
        = ((0x3f000U & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U]) 
           | (0x3ffffU & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_updated 
                          >> 0x14U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
        = ((0x3fU & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U]) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_updated 
              << 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
        = ((0xffffffc0U & vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U]) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_updated 
              >> 0x1aU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs1_lus) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__rs2_lus));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__rs1_data_i 
        = (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                                 (((IData)(0x1fU) + (IData)(0x2cU)) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
              >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__rs2_data_i 
        = (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                               (((IData)(0x1fU) + (IData)(6U)) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (IData)(6U)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
              >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_data_i 
        = (((0U == 6U) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                               (((IData)(0x1fU) + (IData)(6U)) 
                                >> 5U)] << ((IData)(0x20U) 
                                            - (IData)(6U)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
              >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__rs1 
        = (((0U == 0xcU) ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[
                                 (((IData)(0x1fU) + (IData)(0x2cU)) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (IData)(0xcU)))) 
           | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
              >> 0xcU));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__pre_write_data 
        = ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
            << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                         >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__write_data 
        = ((1U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U])
            ? (0x1fU & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                        >> 1U)) : ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
                                    << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                                 >> 0xcU)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__eq 
        = (((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
             << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                          >> 0xcU)) == ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                         << 0x1aU) 
                                        | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                           >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__lt 
        = VL_LTS_III(32, ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
                           << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                        >> 0xcU)), 
                     ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                       << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                    >> 6U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__ltu 
        = (((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U] 
             << 0x14U) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                          >> 0xcU)) < ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                                        << 0x1aU) | 
                                       (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                        >> 6U)));
    if ((0x100U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 7U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 6U)))) {
                vlSymsp->__Vcoverage[127].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[128].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x80U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 6U)))) {
                vlSymsp->__Vcoverage[129].fetch_add(1, std::memory_order_relaxed);
            }
            if ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[130].fetch_add(1, std::memory_order_relaxed);
                vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o 
                    = (1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__ltu)));
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o 
                    = (1U & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__ltu));
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o 
                = (1U & ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                          ? (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__lt))
                          : (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__lt)));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o 
            = (1U & ((~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                         >> 7U)) & ((0x40U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                                     ? (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__eq))
                                     : (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__eq))));
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
        = ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
            << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                         >> 6U));
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[2U];
    if ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
         >> 0x1fU)) {
        if ((0x40000000U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U])) {
            vlSymsp->__Vcoverage[101].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[1U] 
                              >> 0x1eU));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U] 
                              >> 0x1eU));
        }
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                      >> 0x1eU)))) {
            vlSymsp->__Vcoverage[100].fetch_add(1, std::memory_order_relaxed);
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in 
            = ((0x40000000U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U])
                ? ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[7U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[6U] 
                              >> 0x1eU)) : ((vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U] 
                                             << 0x1aU) 
                                            | (vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[0U] 
                                               >> 6U)));
    }
    if ((2U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])) {
        if ((1U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])) {
            vlSymsp->__Vcoverage[95].fetch_add(1, std::memory_order_relaxed);
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[5U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U] 
                              >> 0x1eU));
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                = ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[2U] 
                              >> 0x1eU));
        }
        if ((1U & (~ vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U]))) {
            vlSymsp->__Vcoverage[94].fetch_add(1, std::memory_order_relaxed);
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
            = ((1U & vlSelf->soc_sram__DOT__i_core__DOT__decode_state[8U])
                ? ((vlSelf->soc_sram__DOT__i_core__DOT__decode_state[4U] 
                    << 2U) | (vlSelf->soc_sram__DOT__i_core__DOT__decode_state[3U] 
                              >> 0x1eU)) : ((vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[2U] 
                                             << 0x14U) 
                                            | (vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U] 
                                               >> 0xcU)));
    }
    if ((0x20U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
        if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                      >> 4U)))) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[113].fetch_add(1, std::memory_order_relaxed);
                }
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
            }
        }
        if ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
            if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                          >> 3U)))) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[119].fetch_add(1, std::memory_order_relaxed);
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
                }
            }
            if ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                if ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])) {
                    vlSymsp->__Vcoverage[122].fetch_add(1, std::memory_order_relaxed);
                    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o 
                        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in;
                } else {
                    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o = 0U;
                }
                if ((1U & (~ (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
                              >> 2U)))) {
                    vlSymsp->__Vcoverage[123].fetch_add(1, std::memory_order_relaxed);
                }
            } else {
                vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o 
                    = ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? VL_SHIFTRS_III(32,32,5, vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in, 
                                         (0x1fU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                        : 0U);
            }
        } else {
            vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o 
                = ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                    ? 0U : ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                             ? 0U : (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                                     - vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)));
        }
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o 
            = ((0x10U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                ? ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                    ? ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)
                        : (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           | vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                    : ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           >> (0x1fU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                        : (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           ^ vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)))
                : ((8U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                    ? ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? ((vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                            < vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)
                            ? 1U : 0U) : (VL_LTS_III(32, vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in, vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in)
                                           ? 1U : 0U))
                    : ((4U & vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U])
                        ? (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           << (0x1fU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))
                        : (vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in 
                           + vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in))));
    }
    vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid 
        = ((~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__load_use_stall_ao)) 
           & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__valid_o));
    if ((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                      >> 0x16U)))) {
        vlSymsp->__Vcoverage[133].fetch_add(1, std::memory_order_relaxed);
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
            = ((0xff000000U & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                               << 0x12U)) | ((0xff0000U 
                                              & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                                 << 0xaU)) 
                                             | ((0xff00U 
                                                 & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                                    << 2U)) 
                                                | (0xffU 
                                                   & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                                      >> 6U)))));
    } else if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
            = ((0xffff0000U & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                               << 0xaU)) | (0xffffU 
                                            & (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                                               >> 6U)));
    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data 
            = ((vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[1U] 
                << 0x1aU) | (vlSelf->soc_sram__DOT__i_core__DOT__i_fwd_unit__DOT__dest_meta_o[0U] 
                             >> 6U));
    }
    vlSelf->soc_sram__DOT__dmem_wdata = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_write_data;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_i[0U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[0U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_i[1U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[1U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__reg_meta_i[2U] 
        = vlSelf->soc_sram__DOT__i_core__DOT__decode_reg_meta_updated[2U];
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__stall_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__load_use_stall_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__load_use_stall;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd = (
                                                   (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                                    >> 0x1aU) 
                                                   & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid));
    vlSelf->soc_sram__DOT__dmem_we = ((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                                       >> 0x19U) & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__branch_taken 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o;
    vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel 
        = (((vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[8U] 
             >> 9U) | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_branch_gen__DOT__taken_o)) 
           & (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__valid));
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_wdata_i 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.din0 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_memory__DOT__pA_data_i 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_wdata_o 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_data_ao 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_wdata 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_write_data_ao 
        = vlSelf->soc_sram__DOT__dmem_wdata;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__a_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_a_in;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__b_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_b_in;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_read_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__rd_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_read_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_read 
        = vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_write_i 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_dmem_obi_driver__DOT__wr_i 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_we_i = vlSelf->soc_sram__DOT__dmem_we;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.web0 
        = (1U & (~ (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_we_o = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_wr = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_write_ao 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_write 
        = vlSelf->soc_sram__DOT__dmem_we;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
    vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pcSource 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__target_sel_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_ctrl_saved) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel_saved;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_saved;
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel 
            = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_sel;
        vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr 
            = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx 
        = (3U & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o);
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr 
        = (0xfffffffcU & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o);
    if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel) {
        if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel)))) {
            vlSymsp->__Vcoverage[4].fetch_add(1, std::memory_order_relaxed);
        }
        if (vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel) {
            vlSymsp->__Vcoverage[3].fetch_add(1, std::memory_order_relaxed);
        }
    }
    if ((1U & (~ (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel)))) {
        vlSymsp->__Vcoverage[2].fetch_add(1, std::memory_order_relaxed);
    }
    vlSelf->soc_sram__DOT__i_core__DOT__branch_taken 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_sel) 
           | (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_csr__DOT__pc_intr_sel));
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__target_addr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_addr_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__target_addr_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__alu_out 
        = vlSelf->soc_sram__DOT__i_core__DOT__pc_target_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr = 0U;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe = 0U;
    if ((0U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                      >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe 
            = (0xfU & ((IData)(1U) << (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx)));
    } else if ((1U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr 
            = (1U & vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_alu__DOT__out_o);
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr)
                ? 0U : (0xfU & ((IData)(3U) << (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx))));
    } else if ((2U == (3U & (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                             >> 0x16U)))) {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr 
            = (0U != (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_byte_idx));
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe 
            = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr)
                ? 0U : 0xfU);
    } else {
        vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr = 1U;
    }
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_word_addr_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_addr;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch_taken_i 
        = vlSelf->soc_sram__DOT__i_core__DOT__branch_taken;
    vlSelf->soc_sram__DOT__i_core__DOT__i_fetch_stage__DOT__branch_taken_o 
        = vlSelf->soc_sram__DOT__i_core__DOT__branch_taken;
    vlSelf->soc_sram__DOT__i_core__DOT__i_hazard_unit__DOT__branch 
        = (1U & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__branch_taken) 
                 | (vlSelf->soc_sram__DOT__i_core__DOT__i_decode_stage__DOT__decode_state_o[0U] 
                    >> 0x14U)));
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_illegal 
        = ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__illegal_addr) 
           & ((IData)(vlSelf->soc_sram__DOT__i_core__DOT__dmem_rd) 
              | (IData)(vlSelf->soc_sram__DOT__dmem_we)));
    vlSelf->soc_sram__DOT__dmem_be = ((IData)(vlSelf->soc_sram__DOT__dmem_we)
                                       ? (IData)(vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__req_strobe)
                                       : 0U);
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_illegal_ao 
        = vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_illegal;
    vlSelf->soc_sram__DOT__sram__DOT__sram_d_be_i = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__0__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__1__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__2__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__3__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__4__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__5__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__6__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__7__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__8__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__9__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__10__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__11__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__12__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__13__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__14__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__15__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__16__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__17__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__18__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__19__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__20__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__21__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__22__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSymsp->TOP__soc_sram__DOT__sram__DOT__genblk1__BRA__23__KET____DOT__sram1.wmask0 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_memory__DOT__pA_strobe_i 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__dmem_be_o = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_strb_ao 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__mem_strb 
        = vlSelf->soc_sram__DOT__dmem_be;
    vlSelf->soc_sram__DOT__i_core__DOT__i_exec_stage__DOT__i_mem_prep__DOT__mem_strobe_ao 
        = vlSelf->soc_sram__DOT__dmem_be;
}
