# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# Date created = 22:34:40  July 10, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Auto_manual_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM240T100C5
set_global_assignment -name TOP_LEVEL_ENTITY Auto_manual
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:34:40  JULY 10, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY ON -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name BDF_FILE Auto_manual.bdf
set_global_assignment -name VERILOG_FILE PulseWidth.v
set_global_assignment -name VERILOG_FILE Switch_Mode.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_location_assignment PIN_20 -to Chan1
set_location_assignment PIN_21 -to Chan2
set_location_assignment PIN_34 -to Chan3
set_location_assignment PIN_33 -to Chan4
set_location_assignment PIN_5 -to MCU_Chan1
set_location_assignment PIN_35 -to Trigger
set_location_assignment PIN_15 -to RCV_Chan1
set_location_assignment PIN_6 -to MCU_Chan2
set_location_assignment PIN_16 -to RCV_Chan2
set_location_assignment PIN_7 -to MCU_Chan3
set_location_assignment PIN_17 -to RCV_Chan3
set_location_assignment PIN_8 -to MCU_Chan4
set_location_assignment PIN_18 -to RCV_Chan4
set_location_assignment PIN_12 -to clk
set_location_assignment PIN_19 -to RCV_Chan5
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_location_assignment PIN_37 -to src1
set_location_assignment PIN_39 -to src2
set_location_assignment PIN_88 -to src3
set_location_assignment PIN_90 -to src4
set_global_assignment -name VERILOG_FILE PulseWidth_1.v
set_location_assignment PIN_77 -to AD[15]
set_location_assignment PIN_78 -to AD[14]
set_location_assignment PIN_81 -to AD[13]
set_location_assignment PIN_82 -to AD[12]
set_location_assignment PIN_83 -to AD[11]
set_location_assignment PIN_84 -to AD[10]
set_location_assignment PIN_85 -to AD[9]
set_location_assignment PIN_86 -to AD[8]
set_location_assignment PIN_87 -to AD[7]
set_location_assignment PIN_89 -to AD[6]
set_location_assignment PIN_91 -to AD[5]
set_location_assignment PIN_92 -to AD[4]
set_location_assignment PIN_70 -to AD[3]
set_location_assignment PIN_71 -to AD[2]
set_location_assignment PIN_72 -to AD[1]
set_location_assignment PIN_73 -to AD[0]
set_location_assignment PIN_57 -to NADV
set_location_assignment PIN_58 -to NE1
set_location_assignment PIN_67 -to NOE
set_location_assignment PIN_66 -to NWE
set_global_assignment -name VERILOG_FILE DataOut_MUX.v
set_location_assignment PIN_38 -to Alter