
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (5 0)  (143 528)  (143 528)  routing T_3_33.span4_vert_17 <X> T_3_33.lc_trk_g0_1
 (6 0)  (144 528)  (144 528)  routing T_3_33.span4_vert_17 <X> T_3_33.lc_trk_g0_1
 (7 0)  (145 528)  (145 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 3)  (142 530)  (142 530)  routing T_3_33.span4_horz_r_2 <X> T_3_33.lc_trk_g0_2
 (5 3)  (143 530)  (143 530)  routing T_3_33.span4_horz_r_2 <X> T_3_33.lc_trk_g0_2
 (7 3)  (145 530)  (145 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (10 11)  (158 538)  (158 538)  routing T_3_33.lc_trk_g0_2 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g1_6 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_6 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (10 5)  (212 533)  (212 533)  routing T_4_33.lc_trk_g1_6 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (5 6)  (197 535)  (197 535)  routing T_4_33.span4_vert_23 <X> T_4_33.lc_trk_g0_7
 (6 6)  (198 535)  (198 535)  routing T_4_33.span4_vert_23 <X> T_4_33.lc_trk_g0_7
 (7 6)  (199 535)  (199 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (4 7)  (196 534)  (196 534)  routing T_4_33.span4_horz_r_6 <X> T_4_33.lc_trk_g0_6
 (5 7)  (197 534)  (197 534)  routing T_4_33.span4_horz_r_6 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (215 539)  (215 539)  routing T_4_33.lc_trk_g0_7 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (10 11)  (212 538)  (212 538)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g0_7 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (6 14)  (198 543)  (198 543)  routing T_4_33.span12_vert_23 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit
 (4 15)  (196 542)  (196 542)  routing T_4_33.span4_horz_r_6 <X> T_4_33.lc_trk_g1_6
 (5 15)  (197 542)  (197 542)  routing T_4_33.span4_horz_r_6 <X> T_4_33.lc_trk_g1_6
 (7 15)  (199 542)  (199 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6
 (8 15)  (200 542)  (200 542)  routing T_4_33.span12_vert_23 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_2 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (10 5)  (266 533)  (266 533)  routing T_5_33.lc_trk_g1_2 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (4 10)  (250 539)  (250 539)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g1_2
 (5 11)  (251 538)  (251 538)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g1_2
 (7 11)  (253 538)  (253 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (6 14)  (252 543)  (252 543)  routing T_5_33.span12_vert_23 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (8 15)  (254 542)  (254 542)  routing T_5_33.span12_vert_23 <X> T_5_33.lc_trk_g1_7


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (10 4)  (320 532)  (320 532)  routing T_6_33.lc_trk_g1_6 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (321 532)  (321 532)  routing T_6_33.lc_trk_g1_6 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (10 5)  (320 533)  (320 533)  routing T_6_33.lc_trk_g1_6 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (4 6)  (304 535)  (304 535)  routing T_6_33.span4_horz_r_14 <X> T_6_33.lc_trk_g0_6
 (6 6)  (306 535)  (306 535)  routing T_6_33.span4_vert_15 <X> T_6_33.lc_trk_g0_7
 (7 6)  (307 535)  (307 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (308 535)  (308 535)  routing T_6_33.span4_vert_15 <X> T_6_33.lc_trk_g0_7
 (5 7)  (305 534)  (305 534)  routing T_6_33.span4_horz_r_14 <X> T_6_33.lc_trk_g0_6
 (7 7)  (307 534)  (307 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (8 7)  (308 534)  (308 534)  routing T_6_33.span4_vert_15 <X> T_6_33.lc_trk_g0_7
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (320 539)  (320 539)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g0_7 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (10 11)  (320 538)  (320 538)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g0_7 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (305 540)  (305 540)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (7 12)  (307 540)  (307 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (308 541)  (308 541)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (4 14)  (304 543)  (304 543)  routing T_6_33.span4_horz_r_14 <X> T_6_33.lc_trk_g1_6
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit
 (5 15)  (305 542)  (305 542)  routing T_6_33.span4_horz_r_14 <X> T_6_33.lc_trk_g1_6
 (7 15)  (307 542)  (307 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_7_33

 (5 0)  (359 528)  (359 528)  routing T_7_33.span4_horz_r_1 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (8 1)  (362 529)  (362 529)  routing T_7_33.span4_horz_r_1 <X> T_7_33.lc_trk_g0_1
 (17 2)  (347 531)  (347 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (10 5)  (374 533)  (374 533)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (12 6)  (376 535)  (376 535)  routing T_7_33.span4_vert_37 <X> T_7_33.span4_horz_l_14
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (359 540)  (359 540)  routing T_7_33.span4_horz_r_5 <X> T_7_33.lc_trk_g1_5
 (7 12)  (361 540)  (361 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (362 541)  (362 541)  routing T_7_33.span4_horz_r_5 <X> T_7_33.lc_trk_g1_5
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (4 14)  (358 543)  (358 543)  routing T_7_33.span4_vert_38 <X> T_7_33.lc_trk_g1_6
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (5 15)  (359 542)  (359 542)  routing T_7_33.span4_vert_38 <X> T_7_33.lc_trk_g1_6
 (6 15)  (360 542)  (360 542)  routing T_7_33.span4_vert_38 <X> T_7_33.lc_trk_g1_6
 (7 15)  (361 542)  (361 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (8 1)  (416 529)  (416 529)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (413 540)  (413 540)  routing T_8_33.span4_vert_29 <X> T_8_33.lc_trk_g1_5
 (6 12)  (414 540)  (414 540)  routing T_8_33.span4_vert_29 <X> T_8_33.lc_trk_g1_5
 (7 12)  (415 540)  (415 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_29 lc_trk_g1_5
 (8 13)  (416 541)  (416 541)  routing T_8_33.span4_vert_29 <X> T_8_33.lc_trk_g1_5
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (11 2)  (525 531)  (525 531)  routing T_10_33.span4_horz_r_1 <X> T_10_33.span4_horz_l_13
 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (11 2)  (579 531)  (579 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (11 2)  (633 531)  (633 531)  routing T_12_33.span4_horz_r_1 <X> T_12_33.span4_horz_l_13
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (11 2)  (741 531)  (741 531)  routing T_14_33.span4_horz_r_1 <X> T_14_33.span4_horz_l_13
 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (11 2)  (849 531)  (849 531)  routing T_16_33.span4_vert_7 <X> T_16_33.span4_horz_l_13
 (12 2)  (850 531)  (850 531)  routing T_16_33.span4_vert_7 <X> T_16_33.span4_horz_l_13
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (11 2)  (961 531)  (961 531)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_l_13
 (12 2)  (962 531)  (962 531)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_l_13
 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 9)  (986 537)  (986 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 1)  (1041 529)  (1041 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (8 3)  (1056 530)  (1056 530)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (10 4)  (1068 532)  (1068 532)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1069 532)  (1069 532)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (10 5)  (1068 533)  (1068 533)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (4 9)  (1052 537)  (1052 537)  routing T_20_33.span4_vert_24 <X> T_20_33.lc_trk_g1_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_vert_24 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_24 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_vert_22 <X> T_20_33.lc_trk_g1_6
 (6 15)  (1054 542)  (1054 542)  routing T_20_33.span4_vert_22 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_22 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 1)  (1311 529)  (1311 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (8 1)  (1368 529)  (1368 529)  routing T_26_33.span4_vert_9 <X> T_26_33.lc_trk_g0_1
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (1 9)  (1373 537)  (1373 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1381 539)  (1381 539)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1365 540)  (1365 540)  routing T_26_33.span4_vert_29 <X> T_26_33.lc_trk_g1_5
 (6 12)  (1366 540)  (1366 540)  routing T_26_33.span4_vert_29 <X> T_26_33.lc_trk_g1_5
 (7 12)  (1367 540)  (1367 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_29 lc_trk_g1_5
 (8 13)  (1368 541)  (1368 541)  routing T_26_33.span4_vert_29 <X> T_26_33.lc_trk_g1_5
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (13 3)  (1437 530)  (1437 530)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_r_1
 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_2 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (10 5)  (1434 533)  (1434 533)  routing T_27_33.lc_trk_g1_2 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span4_vert_17 <X> T_27_33.lc_trk_g1_1
 (6 8)  (1420 536)  (1420 536)  routing T_27_33.span4_vert_17 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (4 10)  (1418 539)  (1418 539)  routing T_27_33.span4_vert_2 <X> T_27_33.lc_trk_g1_2
 (6 11)  (1420 538)  (1420 538)  routing T_27_33.span4_vert_2 <X> T_27_33.lc_trk_g1_2
 (7 11)  (1421 538)  (1421 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
 (13 13)  (1437 541)  (1437 541)  routing T_27_33.span4_vert_19 <X> T_27_33.span4_horz_r_3
 (14 13)  (1438 541)  (1438 541)  routing T_27_33.span4_vert_19 <X> T_27_33.span4_horz_r_3


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (4 1)  (1472 529)  (1472 529)  routing T_28_33.span4_vert_24 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span4_vert_24 <X> T_28_33.lc_trk_g0_0
 (6 1)  (1474 529)  (1474 529)  routing T_28_33.span4_vert_24 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (13 3)  (1491 530)  (1491 530)  routing T_28_33.span4_vert_31 <X> T_28_33.span4_horz_r_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (0 9)  (1479 537)  (1479 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span12_vert_11 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (4 3)  (1526 530)  (1526 530)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (8 5)  (1530 533)  (1530 533)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 540)  (1527 540)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (7 12)  (1529 540)  (1529 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1530 541)  (1530 541)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (5 6)  (1581 535)  (1581 535)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1584 535)  (1584 535)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g0_7
 (5 8)  (1581 536)  (1581 536)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1584 536)  (1584 536)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g1_1
 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1581 540)  (1581 540)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g1_5
 (7 12)  (1583 540)  (1583 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1584 540)  (1584 540)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g1_5
 (13 13)  (1599 541)  (1599 541)  routing T_30_33.span4_vert_43 <X> T_30_33.span4_horz_r_3
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1638 532)  (1638 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (10 4)  (1650 532)  (1650 532)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (5 6)  (1635 535)  (1635 535)  routing T_31_33.span4_horz_r_7 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span4_horz_r_7 <X> T_31_33.lc_trk_g0_7
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1650 539)  (1650 539)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1651 539)  (1651 539)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1638 540)  (1638 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (6 14)  (1636 543)  (1636 543)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g1_7
 (7 14)  (1637 543)  (1637 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1638 543)  (1638 543)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g1_7
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit
 (8 15)  (1638 542)  (1638 542)  routing T_31_33.span4_vert_15 <X> T_31_33.lc_trk_g1_7


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (14 3)  (1708 530)  (1708 530)  routing T_32_33.span4_horz_l_13 <X> T_32_33.span4_horz_r_1
 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_4_32

 (3 6)  (183 518)  (183 518)  routing T_4_32.sp12_h_r_0 <X> T_4_32.sp12_v_t_23
 (3 7)  (183 519)  (183 519)  routing T_4_32.sp12_h_r_0 <X> T_4_32.sp12_v_t_23


LogicTile_5_32

 (3 6)  (237 518)  (237 518)  routing T_5_32.sp12_h_r_0 <X> T_5_32.sp12_v_t_23
 (3 7)  (237 519)  (237 519)  routing T_5_32.sp12_h_r_0 <X> T_5_32.sp12_v_t_23


LogicTile_7_32

 (4 2)  (346 514)  (346 514)  routing T_7_32.sp4_v_b_0 <X> T_7_32.sp4_v_t_37
 (6 6)  (348 518)  (348 518)  routing T_7_32.sp4_v_b_0 <X> T_7_32.sp4_v_t_38
 (5 7)  (347 519)  (347 519)  routing T_7_32.sp4_v_b_0 <X> T_7_32.sp4_v_t_38


LogicTile_9_32

 (19 7)  (457 519)  (457 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_16_32

 (3 3)  (819 515)  (819 515)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_l_23


LogicTile_17_32

 (3 3)  (877 515)  (877 515)  routing T_17_32.sp12_v_b_0 <X> T_17_32.sp12_h_l_23


LogicTile_27_32

 (19 7)  (1421 519)  (1421 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_30_32

 (6 10)  (1570 522)  (1570 522)  routing T_30_32.sp4_v_b_3 <X> T_30_32.sp4_v_t_43
 (5 11)  (1569 523)  (1569 523)  routing T_30_32.sp4_v_b_3 <X> T_30_32.sp4_v_t_43


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_31

 (13 6)  (409 502)  (409 502)  routing T_8_31.sp4_h_r_5 <X> T_8_31.sp4_v_t_40
 (12 7)  (408 503)  (408 503)  routing T_8_31.sp4_h_r_5 <X> T_8_31.sp4_v_t_40


LogicTile_11_31

 (3 4)  (549 500)  (549 500)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_r_0
 (3 5)  (549 501)  (549 501)  routing T_11_31.sp12_v_b_0 <X> T_11_31.sp12_h_r_0


LogicTile_12_31

 (13 7)  (613 503)  (613 503)  routing T_12_31.sp4_v_b_0 <X> T_12_31.sp4_h_l_40


LogicTile_15_31

 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0


LogicTile_17_31

 (2 4)  (876 500)  (876 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 15)  (893 511)  (893 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_31

 (3 0)  (931 496)  (931 496)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0
 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0


LogicTile_19_31

 (3 4)  (985 500)  (985 500)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (3 5)  (985 501)  (985 501)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0


LogicTile_20_31

 (3 0)  (1039 496)  (1039 496)  routing T_20_31.sp12_h_r_0 <X> T_20_31.sp12_v_b_0
 (3 1)  (1039 497)  (1039 497)  routing T_20_31.sp12_h_r_0 <X> T_20_31.sp12_v_b_0
 (6 2)  (1042 498)  (1042 498)  routing T_20_31.sp4_h_l_42 <X> T_20_31.sp4_v_t_37
 (11 10)  (1047 506)  (1047 506)  routing T_20_31.sp4_h_l_38 <X> T_20_31.sp4_v_t_45


LogicTile_23_31

 (2 0)  (1200 496)  (1200 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


RAM_Tile_25_31

 (2 4)  (1308 500)  (1308 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18


LogicTile_26_31

 (12 7)  (1360 503)  (1360 503)  routing T_26_31.sp4_h_l_40 <X> T_26_31.sp4_v_t_40


LogicTile_28_31

 (6 2)  (1462 498)  (1462 498)  routing T_28_31.sp4_h_l_42 <X> T_28_31.sp4_v_t_37
 (8 11)  (1464 507)  (1464 507)  routing T_28_31.sp4_h_l_42 <X> T_28_31.sp4_v_t_42


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23
 (19 3)  (1583 499)  (1583 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_31_31

 (3 4)  (1621 500)  (1621 500)  routing T_31_31.sp12_v_b_0 <X> T_31_31.sp12_h_r_0
 (3 5)  (1621 501)  (1621 501)  routing T_31_31.sp12_v_b_0 <X> T_31_31.sp12_h_r_0


LogicTile_32_31

 (3 2)  (1675 498)  (1675 498)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23
 (3 3)  (1675 499)  (1675 499)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 498)  (1731 498)  routing T_33_31.span12_horz_3 <X> T_33_31.lc_trk_g0_3
 (7 2)  (1733 498)  (1733 498)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (1734 498)  (1734 498)  routing T_33_31.span12_horz_3 <X> T_33_31.lc_trk_g0_3
 (8 3)  (1734 499)  (1734 499)  routing T_33_31.span12_horz_3 <X> T_33_31.lc_trk_g0_3
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (10 5)  (1736 501)  (1736 501)  routing T_33_31.lc_trk_g0_3 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (13 482)  (13 482)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g0_2
 (5 2)  (12 482)  (12 482)  routing T_0_30.span4_vert_b_11 <X> T_0_30.lc_trk_g0_3
 (7 2)  (10 482)  (10 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 482)  (9 482)  routing T_0_30.span4_vert_b_11 <X> T_0_30.lc_trk_g0_3
 (5 3)  (12 483)  (12 483)  routing T_0_30.span4_vert_b_10 <X> T_0_30.lc_trk_g0_2
 (7 3)  (10 483)  (10 483)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (10 5)  (7 485)  (7 485)  routing T_0_30.lc_trk_g0_3 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 490)  (13 490)  routing T_0_30.span4_horz_2 <X> T_0_30.lc_trk_g1_2
 (6 10)  (11 490)  (11 490)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g1_3
 (7 10)  (10 490)  (10 490)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (6 11)  (11 491)  (11 491)  routing T_0_30.span4_horz_2 <X> T_0_30.lc_trk_g1_2
 (7 11)  (10 491)  (10 491)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
 (8 11)  (9 491)  (9 491)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g1_3
 (10 11)  (7 491)  (7 491)  routing T_0_30.lc_trk_g0_2 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_3_30

 (3 3)  (129 483)  (129 483)  routing T_3_30.sp12_v_b_0 <X> T_3_30.sp12_h_l_23
 (9 7)  (135 487)  (135 487)  routing T_3_30.sp4_v_b_8 <X> T_3_30.sp4_v_t_41
 (10 7)  (136 487)  (136 487)  routing T_3_30.sp4_v_b_8 <X> T_3_30.sp4_v_t_41


LogicTile_4_30

 (12 2)  (192 482)  (192 482)  routing T_4_30.sp4_v_b_2 <X> T_4_30.sp4_h_l_39
 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0
 (8 15)  (188 495)  (188 495)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_v_t_47
 (9 15)  (189 495)  (189 495)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_v_t_47


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0
 (11 2)  (299 482)  (299 482)  routing T_6_30.sp4_v_b_11 <X> T_6_30.sp4_v_t_39
 (12 3)  (300 483)  (300 483)  routing T_6_30.sp4_v_b_11 <X> T_6_30.sp4_v_t_39


RAM_Tile_8_30

 (8 14)  (404 494)  (404 494)  routing T_8_30.sp4_h_r_2 <X> T_8_30.sp4_h_l_47
 (10 14)  (406 494)  (406 494)  routing T_8_30.sp4_h_r_2 <X> T_8_30.sp4_h_l_47


LogicTile_10_30

 (2 8)  (494 488)  (494 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0
 (11 3)  (611 483)  (611 483)  routing T_12_30.sp4_h_r_2 <X> T_12_30.sp4_h_l_39


LogicTile_13_30

 (6 13)  (660 493)  (660 493)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_h_r_9


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0
 (12 2)  (828 482)  (828 482)  routing T_16_30.sp4_v_b_2 <X> T_16_30.sp4_h_l_39


LogicTile_17_30

 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_r_3 <X> T_17_30.sp4_v_b_3
 (4 12)  (878 492)  (878 492)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9
 (5 13)  (879 493)  (879 493)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9


LogicTile_18_30

 (19 15)  (947 495)  (947 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_30

 (11 14)  (1047 494)  (1047 494)  routing T_20_30.sp4_v_b_3 <X> T_20_30.sp4_v_t_46
 (13 14)  (1049 494)  (1049 494)  routing T_20_30.sp4_v_b_3 <X> T_20_30.sp4_v_t_46


LogicTile_21_30

 (6 8)  (1096 488)  (1096 488)  routing T_21_30.sp4_h_r_1 <X> T_21_30.sp4_v_b_6


LogicTile_22_30

 (8 1)  (1152 481)  (1152 481)  routing T_22_30.sp4_h_r_1 <X> T_22_30.sp4_v_b_1
 (19 13)  (1163 493)  (1163 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_30

 (8 0)  (1206 480)  (1206 480)  routing T_23_30.sp4_v_b_7 <X> T_23_30.sp4_h_r_1
 (9 0)  (1207 480)  (1207 480)  routing T_23_30.sp4_v_b_7 <X> T_23_30.sp4_h_r_1
 (10 0)  (1208 480)  (1208 480)  routing T_23_30.sp4_v_b_7 <X> T_23_30.sp4_h_r_1
 (12 12)  (1210 492)  (1210 492)  routing T_23_30.sp4_v_b_11 <X> T_23_30.sp4_h_r_11
 (11 13)  (1209 493)  (1209 493)  routing T_23_30.sp4_v_b_11 <X> T_23_30.sp4_h_r_11


LogicTile_26_30

 (8 2)  (1356 482)  (1356 482)  routing T_26_30.sp4_v_t_36 <X> T_26_30.sp4_h_l_36
 (9 2)  (1357 482)  (1357 482)  routing T_26_30.sp4_v_t_36 <X> T_26_30.sp4_h_l_36


LogicTile_27_30

 (10 7)  (1412 487)  (1412 487)  routing T_27_30.sp4_h_l_46 <X> T_27_30.sp4_v_t_41
 (6 10)  (1408 490)  (1408 490)  routing T_27_30.sp4_h_l_36 <X> T_27_30.sp4_v_t_43


LogicTile_28_30

 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_29_30

 (5 4)  (1515 484)  (1515 484)  routing T_29_30.sp4_v_b_9 <X> T_29_30.sp4_h_r_3
 (4 5)  (1514 485)  (1514 485)  routing T_29_30.sp4_v_b_9 <X> T_29_30.sp4_h_r_3
 (6 5)  (1516 485)  (1516 485)  routing T_29_30.sp4_v_b_9 <X> T_29_30.sp4_h_r_3
 (8 8)  (1518 488)  (1518 488)  routing T_29_30.sp4_v_b_1 <X> T_29_30.sp4_h_r_7
 (9 8)  (1519 488)  (1519 488)  routing T_29_30.sp4_v_b_1 <X> T_29_30.sp4_h_r_7
 (10 8)  (1520 488)  (1520 488)  routing T_29_30.sp4_v_b_1 <X> T_29_30.sp4_h_r_7


LogicTile_31_30

 (13 2)  (1631 482)  (1631 482)  routing T_31_30.sp4_v_b_2 <X> T_31_30.sp4_v_t_39


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 482)  (1730 482)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (1730 483)  (1730 483)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (5 3)  (1731 483)  (1731 483)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (6 3)  (1732 483)  (1732 483)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (7 3)  (1733 483)  (1733 483)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (5 4)  (1731 484)  (1731 484)  routing T_33_30.span4_vert_b_13 <X> T_33_30.lc_trk_g0_5
 (7 4)  (1733 484)  (1733 484)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 484)  (1734 484)  routing T_33_30.span4_vert_b_13 <X> T_33_30.lc_trk_g0_5
 (10 4)  (1736 484)  (1736 484)  routing T_33_30.lc_trk_g0_5 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g0_2 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (10 10)  (1736 490)  (1736 490)  routing T_33_30.lc_trk_g1_5 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 490)  (1737 490)  routing T_33_30.lc_trk_g1_5 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 492)  (1731 492)  routing T_33_30.span4_vert_b_13 <X> T_33_30.lc_trk_g1_5
 (7 12)  (1733 492)  (1733 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 492)  (1734 492)  routing T_33_30.span4_vert_b_13 <X> T_33_30.lc_trk_g1_5
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (4 14)  (1730 494)  (1730 494)  routing T_33_30.span4_horz_38 <X> T_33_30.lc_trk_g1_6
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit
 (5 15)  (1731 495)  (1731 495)  routing T_33_30.span4_horz_38 <X> T_33_30.lc_trk_g1_6
 (6 15)  (1732 495)  (1732 495)  routing T_33_30.span4_horz_38 <X> T_33_30.lc_trk_g1_6
 (7 15)  (1733 495)  (1733 495)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_5_29

 (3 4)  (237 468)  (237 468)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_h_r_0


LogicTile_6_29

 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0


LogicTile_11_29

 (8 11)  (554 475)  (554 475)  routing T_11_29.sp4_v_b_4 <X> T_11_29.sp4_v_t_42
 (10 11)  (556 475)  (556 475)  routing T_11_29.sp4_v_b_4 <X> T_11_29.sp4_v_t_42


LogicTile_13_29

 (2 8)  (656 472)  (656 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (2 8)  (710 472)  (710 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_29

 (5 0)  (821 464)  (821 464)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_h_r_0
 (4 1)  (820 465)  (820 465)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_h_r_0
 (8 1)  (824 465)  (824 465)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_v_b_1
 (5 5)  (821 469)  (821 469)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_v_b_3
 (9 11)  (825 475)  (825 475)  routing T_16_29.sp4_v_b_11 <X> T_16_29.sp4_v_t_42
 (10 11)  (826 475)  (826 475)  routing T_16_29.sp4_v_b_11 <X> T_16_29.sp4_v_t_42
 (12 12)  (828 476)  (828 476)  routing T_16_29.sp4_v_b_11 <X> T_16_29.sp4_h_r_11
 (11 13)  (827 477)  (827 477)  routing T_16_29.sp4_v_b_11 <X> T_16_29.sp4_h_r_11


LogicTile_17_29

 (5 0)  (879 464)  (879 464)  routing T_17_29.sp4_h_l_44 <X> T_17_29.sp4_h_r_0
 (4 1)  (878 465)  (878 465)  routing T_17_29.sp4_h_l_44 <X> T_17_29.sp4_h_r_0
 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_l_23 <X> T_18_29.sp12_v_b_0
 (8 1)  (936 465)  (936 465)  routing T_18_29.sp4_h_r_1 <X> T_18_29.sp4_v_b_1
 (9 11)  (937 475)  (937 475)  routing T_18_29.sp4_v_b_7 <X> T_18_29.sp4_v_t_42


LogicTile_19_29

 (10 5)  (992 469)  (992 469)  routing T_19_29.sp4_h_r_11 <X> T_19_29.sp4_v_b_4
 (19 13)  (1001 477)  (1001 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_29

 (5 0)  (1041 464)  (1041 464)  routing T_20_29.sp4_v_b_0 <X> T_20_29.sp4_h_r_0
 (6 1)  (1042 465)  (1042 465)  routing T_20_29.sp4_v_b_0 <X> T_20_29.sp4_h_r_0
 (3 4)  (1039 468)  (1039 468)  routing T_20_29.sp12_v_b_0 <X> T_20_29.sp12_h_r_0
 (3 5)  (1039 469)  (1039 469)  routing T_20_29.sp12_v_b_0 <X> T_20_29.sp12_h_r_0
 (4 8)  (1040 472)  (1040 472)  routing T_20_29.sp4_h_l_37 <X> T_20_29.sp4_v_b_6
 (6 8)  (1042 472)  (1042 472)  routing T_20_29.sp4_h_l_37 <X> T_20_29.sp4_v_b_6
 (5 9)  (1041 473)  (1041 473)  routing T_20_29.sp4_h_l_37 <X> T_20_29.sp4_v_b_6
 (2 12)  (1038 476)  (1038 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 12)  (1047 476)  (1047 476)  routing T_20_29.sp4_h_r_6 <X> T_20_29.sp4_v_b_11
 (12 15)  (1048 479)  (1048 479)  routing T_20_29.sp4_h_l_46 <X> T_20_29.sp4_v_t_46


LogicTile_21_29

 (4 0)  (1094 464)  (1094 464)  routing T_21_29.sp4_h_l_37 <X> T_21_29.sp4_v_b_0
 (5 1)  (1095 465)  (1095 465)  routing T_21_29.sp4_h_l_37 <X> T_21_29.sp4_v_b_0


LogicTile_22_29

 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_v_b_0 <X> T_22_29.sp12_h_l_23
 (5 12)  (1149 476)  (1149 476)  routing T_22_29.sp4_v_b_3 <X> T_22_29.sp4_h_r_9
 (4 13)  (1148 477)  (1148 477)  routing T_22_29.sp4_v_b_3 <X> T_22_29.sp4_h_r_9
 (6 13)  (1150 477)  (1150 477)  routing T_22_29.sp4_v_b_3 <X> T_22_29.sp4_h_r_9


LogicTile_24_29

 (5 4)  (1257 468)  (1257 468)  routing T_24_29.sp4_h_l_37 <X> T_24_29.sp4_h_r_3
 (4 5)  (1256 469)  (1256 469)  routing T_24_29.sp4_h_l_37 <X> T_24_29.sp4_h_r_3
 (4 11)  (1256 475)  (1256 475)  routing T_24_29.sp4_h_r_10 <X> T_24_29.sp4_h_l_43
 (6 11)  (1258 475)  (1258 475)  routing T_24_29.sp4_h_r_10 <X> T_24_29.sp4_h_l_43


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (5 15)  (1353 479)  (1353 479)  routing T_26_29.sp4_h_l_44 <X> T_26_29.sp4_v_t_44


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (13 2)  (1415 466)  (1415 466)  routing T_27_29.sp4_h_r_2 <X> T_27_29.sp4_v_t_39
 (12 3)  (1414 467)  (1414 467)  routing T_27_29.sp4_h_r_2 <X> T_27_29.sp4_v_t_39


LogicTile_28_29

 (5 7)  (1461 471)  (1461 471)  routing T_28_29.sp4_h_l_38 <X> T_28_29.sp4_v_t_38
 (8 14)  (1464 478)  (1464 478)  routing T_28_29.sp4_v_t_41 <X> T_28_29.sp4_h_l_47
 (9 14)  (1465 478)  (1465 478)  routing T_28_29.sp4_v_t_41 <X> T_28_29.sp4_h_l_47
 (10 14)  (1466 478)  (1466 478)  routing T_28_29.sp4_v_t_41 <X> T_28_29.sp4_h_l_47


LogicTile_29_29

 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (19 9)  (1529 473)  (1529 473)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (8 15)  (1518 479)  (1518 479)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_v_t_47
 (10 15)  (1520 479)  (1520 479)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_v_t_47


LogicTile_30_29

 (2 12)  (1566 476)  (1566 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_31_29

 (12 0)  (1630 464)  (1630 464)  routing T_31_29.sp4_v_b_2 <X> T_31_29.sp4_h_r_2
 (11 1)  (1629 465)  (1629 465)  routing T_31_29.sp4_v_b_2 <X> T_31_29.sp4_h_r_2
 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (12 2)  (1630 466)  (1630 466)  routing T_31_29.sp4_v_b_2 <X> T_31_29.sp4_h_l_39


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 474)  (1737 474)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 474)  (1738 474)  routing T_33_29.lc_trk_g1_6 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g1_6 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (10 11)  (1736 475)  (1736 475)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 475)  (1738 475)  routing T_33_29.lc_trk_g1_6 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (4 14)  (1730 478)  (1730 478)  routing T_33_29.span4_horz_46 <X> T_33_29.lc_trk_g1_6
 (6 14)  (1732 478)  (1732 478)  routing T_33_29.span4_horz_15 <X> T_33_29.lc_trk_g1_7
 (7 14)  (1733 478)  (1733 478)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (1734 478)  (1734 478)  routing T_33_29.span4_horz_15 <X> T_33_29.lc_trk_g1_7
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit
 (4 15)  (1730 479)  (1730 479)  routing T_33_29.span4_horz_46 <X> T_33_29.lc_trk_g1_6
 (5 15)  (1731 479)  (1731 479)  routing T_33_29.span4_horz_46 <X> T_33_29.lc_trk_g1_6
 (6 15)  (1732 479)  (1732 479)  routing T_33_29.span4_horz_46 <X> T_33_29.lc_trk_g1_6
 (7 15)  (1733 479)  (1733 479)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6
 (8 15)  (1734 479)  (1734 479)  routing T_33_29.span4_horz_15 <X> T_33_29.lc_trk_g1_7


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 450)  (12 450)  routing T_0_28.span4_vert_b_3 <X> T_0_28.lc_trk_g0_3
 (7 2)  (10 450)  (10 450)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (9 451)  (9 451)  routing T_0_28.span4_vert_b_3 <X> T_0_28.lc_trk_g0_3
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (4 5)  (13 453)  (13 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (10 5)  (7 453)  (7 453)  routing T_0_28.lc_trk_g0_3 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (11 6)  (6 454)  (6 454)  routing T_0_28.span4_horz_13 <X> T_0_28.span4_vert_t_14
 (12 6)  (5 454)  (5 454)  routing T_0_28.span4_horz_13 <X> T_0_28.span4_vert_t_14
 (8 7)  (9 455)  (9 455)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g0_7
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 458)  (12 458)  routing T_0_28.span4_vert_b_3 <X> T_0_28.lc_trk_g1_3
 (7 10)  (10 458)  (10 458)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (11 10)  (6 458)  (6 458)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (8 11)  (9 459)  (9 459)  routing T_0_28.span4_vert_b_3 <X> T_0_28.lc_trk_g1_3
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 460)  (6 460)  routing T_0_28.span4_vert_b_3 <X> T_0_28.span4_vert_t_15
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_3_28

 (5 2)  (131 450)  (131 450)  routing T_3_28.sp4_h_r_9 <X> T_3_28.sp4_h_l_37
 (4 3)  (130 451)  (130 451)  routing T_3_28.sp4_h_r_9 <X> T_3_28.sp4_h_l_37


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0


LogicTile_7_28

 (4 2)  (346 450)  (346 450)  routing T_7_28.sp4_v_b_4 <X> T_7_28.sp4_v_t_37
 (6 2)  (348 450)  (348 450)  routing T_7_28.sp4_v_b_4 <X> T_7_28.sp4_v_t_37
 (4 15)  (346 463)  (346 463)  routing T_7_28.sp4_v_b_4 <X> T_7_28.sp4_h_l_44


RAM_Tile_8_28

 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_18_28

 (3 1)  (931 449)  (931 449)  routing T_18_28.sp12_h_l_23 <X> T_18_28.sp12_v_b_0
 (2 12)  (930 460)  (930 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_28

 (5 4)  (1095 452)  (1095 452)  routing T_21_28.sp4_v_b_9 <X> T_21_28.sp4_h_r_3
 (11 4)  (1101 452)  (1101 452)  routing T_21_28.sp4_h_l_46 <X> T_21_28.sp4_v_b_5
 (13 4)  (1103 452)  (1103 452)  routing T_21_28.sp4_h_l_46 <X> T_21_28.sp4_v_b_5
 (4 5)  (1094 453)  (1094 453)  routing T_21_28.sp4_v_b_9 <X> T_21_28.sp4_h_r_3
 (6 5)  (1096 453)  (1096 453)  routing T_21_28.sp4_v_b_9 <X> T_21_28.sp4_h_r_3
 (12 5)  (1102 453)  (1102 453)  routing T_21_28.sp4_h_l_46 <X> T_21_28.sp4_v_b_5


RAM_Tile_25_28

 (5 8)  (1311 456)  (1311 456)  routing T_25_28.sp4_h_l_38 <X> T_25_28.sp4_h_r_6
 (4 9)  (1310 457)  (1310 457)  routing T_25_28.sp4_h_l_38 <X> T_25_28.sp4_h_r_6


LogicTile_29_28

 (6 9)  (1516 457)  (1516 457)  routing T_29_28.sp4_h_l_43 <X> T_29_28.sp4_h_r_6


LogicTile_31_28

 (19 2)  (1637 450)  (1637 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (12 12)  (1738 460)  (1738 460)  routing T_33_28.span4_horz_43 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (10 4)  (7 436)  (7 436)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (10 5)  (7 437)  (7 437)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (4 7)  (13 439)  (13 439)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g0_6
 (5 7)  (12 439)  (12 439)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g0_6
 (7 7)  (10 439)  (10 439)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (16 8)  (1 440)  (1 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (13 442)  (13 442)  routing T_0_27.span4_horz_2 <X> T_0_27.lc_trk_g1_2
 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_2 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (6 11)  (11 443)  (11 443)  routing T_0_27.span4_horz_2 <X> T_0_27.lc_trk_g1_2
 (7 11)  (10 443)  (10 443)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_2 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (8 15)  (9 447)  (9 447)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g1_7


LogicTile_2_27

 (3 5)  (75 437)  (75 437)  routing T_2_27.sp12_h_l_23 <X> T_2_27.sp12_h_r_0


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (11 3)  (191 435)  (191 435)  routing T_4_27.sp4_h_r_6 <X> T_4_27.sp4_h_l_39
 (13 3)  (193 435)  (193 435)  routing T_4_27.sp4_h_r_6 <X> T_4_27.sp4_h_l_39


LogicTile_6_27

 (3 4)  (291 436)  (291 436)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_h_r_0


RAM_Tile_8_27

 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_h_r_0
 (6 11)  (402 443)  (402 443)  routing T_8_27.sp4_h_r_6 <X> T_8_27.sp4_h_l_43


LogicTile_10_27

 (3 5)  (495 437)  (495 437)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_h_r_0


LogicTile_12_27

 (4 2)  (604 434)  (604 434)  routing T_12_27.sp4_v_b_0 <X> T_12_27.sp4_v_t_37
 (4 11)  (604 443)  (604 443)  routing T_12_27.sp4_h_r_10 <X> T_12_27.sp4_h_l_43
 (6 11)  (606 443)  (606 443)  routing T_12_27.sp4_h_r_10 <X> T_12_27.sp4_h_l_43


LogicTile_13_27

 (2 12)  (656 444)  (656 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_27

 (3 1)  (711 433)  (711 433)  routing T_14_27.sp12_h_l_23 <X> T_14_27.sp12_v_b_0


LogicTile_16_27

 (2 8)  (818 440)  (818 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (824 440)  (824 440)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_h_r_7
 (10 8)  (826 440)  (826 440)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_h_r_7
 (2 12)  (818 444)  (818 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (13 12)  (829 444)  (829 444)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_b_11
 (12 13)  (828 445)  (828 445)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_b_11
 (8 14)  (824 446)  (824 446)  routing T_16_27.sp4_h_r_2 <X> T_16_27.sp4_h_l_47
 (10 14)  (826 446)  (826 446)  routing T_16_27.sp4_h_r_2 <X> T_16_27.sp4_h_l_47


LogicTile_18_27

 (2 8)  (930 440)  (930 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (939 440)  (939 440)  routing T_18_27.sp4_h_r_3 <X> T_18_27.sp4_v_b_8


LogicTile_19_27

 (4 4)  (986 436)  (986 436)  routing T_19_27.sp4_h_l_44 <X> T_19_27.sp4_v_b_3
 (6 4)  (988 436)  (988 436)  routing T_19_27.sp4_h_l_44 <X> T_19_27.sp4_v_b_3
 (11 4)  (993 436)  (993 436)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (13 4)  (995 436)  (995 436)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (5 5)  (987 437)  (987 437)  routing T_19_27.sp4_h_l_44 <X> T_19_27.sp4_v_b_3
 (12 5)  (994 437)  (994 437)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (19 15)  (1001 447)  (1001 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_27

 (13 3)  (1049 435)  (1049 435)  routing T_20_27.sp4_v_b_9 <X> T_20_27.sp4_h_l_39
 (11 8)  (1047 440)  (1047 440)  routing T_20_27.sp4_h_r_3 <X> T_20_27.sp4_v_b_8
 (8 9)  (1044 441)  (1044 441)  routing T_20_27.sp4_h_l_42 <X> T_20_27.sp4_v_b_7
 (9 9)  (1045 441)  (1045 441)  routing T_20_27.sp4_h_l_42 <X> T_20_27.sp4_v_b_7


LogicTile_21_27

 (4 12)  (1094 444)  (1094 444)  routing T_21_27.sp4_h_l_44 <X> T_21_27.sp4_v_b_9
 (5 13)  (1095 445)  (1095 445)  routing T_21_27.sp4_h_l_44 <X> T_21_27.sp4_v_b_9
 (19 15)  (1109 447)  (1109 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_27

 (12 0)  (1264 432)  (1264 432)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_h_r_2
 (11 1)  (1263 433)  (1263 433)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_h_r_2


LogicTile_28_27

 (12 4)  (1468 436)  (1468 436)  routing T_28_27.sp4_h_l_39 <X> T_28_27.sp4_h_r_5
 (13 5)  (1469 437)  (1469 437)  routing T_28_27.sp4_h_l_39 <X> T_28_27.sp4_h_r_5


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


LogicTile_32_27

 (12 8)  (1684 440)  (1684 440)  routing T_32_27.sp4_h_l_40 <X> T_32_27.sp4_h_r_8
 (13 9)  (1685 441)  (1685 441)  routing T_32_27.sp4_h_l_40 <X> T_32_27.sp4_h_r_8


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 440)  (1730 440)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (4 9)  (1730 441)  (1730 441)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (6 9)  (1732 441)  (1732 441)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (7 9)  (1733 441)  (1733 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_0 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (11 10)  (137 426)  (137 426)  routing T_3_26.sp4_h_r_2 <X> T_3_26.sp4_v_t_45
 (13 10)  (139 426)  (139 426)  routing T_3_26.sp4_h_r_2 <X> T_3_26.sp4_v_t_45
 (12 11)  (138 427)  (138 427)  routing T_3_26.sp4_h_r_2 <X> T_3_26.sp4_v_t_45


LogicTile_4_26

 (13 2)  (193 418)  (193 418)  routing T_4_26.sp4_h_r_2 <X> T_4_26.sp4_v_t_39
 (12 3)  (192 419)  (192 419)  routing T_4_26.sp4_h_r_2 <X> T_4_26.sp4_v_t_39
 (19 14)  (199 430)  (199 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_5_26

 (19 14)  (253 430)  (253 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_6_26

 (11 14)  (299 430)  (299 430)  routing T_6_26.sp4_h_r_5 <X> T_6_26.sp4_v_t_46
 (13 14)  (301 430)  (301 430)  routing T_6_26.sp4_h_r_5 <X> T_6_26.sp4_v_t_46
 (12 15)  (300 431)  (300 431)  routing T_6_26.sp4_h_r_5 <X> T_6_26.sp4_v_t_46


LogicTile_7_26

 (2 0)  (344 416)  (344 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_26

 (3 14)  (441 430)  (441 430)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22
 (3 15)  (441 431)  (441 431)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22


LogicTile_13_26

 (3 10)  (657 426)  (657 426)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_h_l_22
 (3 11)  (657 427)  (657 427)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_h_l_22


LogicTile_14_26

 (3 10)  (711 426)  (711 426)  routing T_14_26.sp12_h_r_1 <X> T_14_26.sp12_h_l_22
 (3 11)  (711 427)  (711 427)  routing T_14_26.sp12_h_r_1 <X> T_14_26.sp12_h_l_22


LogicTile_15_26

 (3 2)  (765 418)  (765 418)  routing T_15_26.sp12_h_r_0 <X> T_15_26.sp12_h_l_23
 (3 3)  (765 419)  (765 419)  routing T_15_26.sp12_h_r_0 <X> T_15_26.sp12_h_l_23


LogicTile_16_26

 (12 0)  (828 416)  (828 416)  routing T_16_26.sp4_v_b_2 <X> T_16_26.sp4_h_r_2
 (11 1)  (827 417)  (827 417)  routing T_16_26.sp4_v_b_2 <X> T_16_26.sp4_h_r_2
 (11 2)  (827 418)  (827 418)  routing T_16_26.sp4_h_r_8 <X> T_16_26.sp4_v_t_39
 (13 2)  (829 418)  (829 418)  routing T_16_26.sp4_h_r_8 <X> T_16_26.sp4_v_t_39
 (12 3)  (828 419)  (828 419)  routing T_16_26.sp4_h_r_8 <X> T_16_26.sp4_v_t_39
 (27 6)  (843 422)  (843 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 422)  (844 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 422)  (846 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 422)  (847 422)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 422)  (849 422)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 422)  (852 422)  LC_3 Logic Functioning bit
 (37 6)  (853 422)  (853 422)  LC_3 Logic Functioning bit
 (38 6)  (854 422)  (854 422)  LC_3 Logic Functioning bit
 (39 6)  (855 422)  (855 422)  LC_3 Logic Functioning bit
 (41 6)  (857 422)  (857 422)  LC_3 Logic Functioning bit
 (43 6)  (859 422)  (859 422)  LC_3 Logic Functioning bit
 (47 6)  (863 422)  (863 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (844 423)  (844 423)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 423)  (845 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 423)  (846 423)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 423)  (847 423)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 423)  (853 423)  LC_3 Logic Functioning bit
 (39 7)  (855 423)  (855 423)  LC_3 Logic Functioning bit
 (15 8)  (831 424)  (831 424)  routing T_16_26.sp4_h_r_33 <X> T_16_26.lc_trk_g2_1
 (16 8)  (832 424)  (832 424)  routing T_16_26.sp4_h_r_33 <X> T_16_26.lc_trk_g2_1
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 424)  (834 424)  routing T_16_26.sp4_h_r_33 <X> T_16_26.lc_trk_g2_1
 (25 10)  (841 426)  (841 426)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g2_6
 (22 11)  (838 427)  (838 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 427)  (839 427)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g2_6
 (25 11)  (841 427)  (841 427)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g2_6
 (26 12)  (842 428)  (842 428)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 428)  (843 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 428)  (844 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 428)  (846 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 428)  (849 428)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 428)  (850 428)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 428)  (852 428)  LC_6 Logic Functioning bit
 (38 12)  (854 428)  (854 428)  LC_6 Logic Functioning bit
 (52 12)  (868 428)  (868 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (842 429)  (842 429)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 429)  (843 429)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 429)  (844 429)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 429)  (845 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 429)  (847 429)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 429)  (852 429)  LC_6 Logic Functioning bit
 (37 13)  (853 429)  (853 429)  LC_6 Logic Functioning bit
 (38 13)  (854 429)  (854 429)  LC_6 Logic Functioning bit
 (39 13)  (855 429)  (855 429)  LC_6 Logic Functioning bit
 (41 13)  (857 429)  (857 429)  LC_6 Logic Functioning bit
 (43 13)  (859 429)  (859 429)  LC_6 Logic Functioning bit
 (14 14)  (830 430)  (830 430)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g3_4
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (40 14)  (856 430)  (856 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (42 14)  (858 430)  (858 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (51 14)  (867 430)  (867 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (830 431)  (830 431)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g3_4
 (16 15)  (832 431)  (832 431)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g3_4
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (36 15)  (852 431)  (852 431)  LC_7 Logic Functioning bit
 (37 15)  (853 431)  (853 431)  LC_7 Logic Functioning bit
 (38 15)  (854 431)  (854 431)  LC_7 Logic Functioning bit
 (39 15)  (855 431)  (855 431)  LC_7 Logic Functioning bit
 (40 15)  (856 431)  (856 431)  LC_7 Logic Functioning bit
 (41 15)  (857 431)  (857 431)  LC_7 Logic Functioning bit
 (42 15)  (858 431)  (858 431)  LC_7 Logic Functioning bit
 (43 15)  (859 431)  (859 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (14 2)  (888 418)  (888 418)  routing T_17_26.sp4_v_t_1 <X> T_17_26.lc_trk_g0_4
 (22 2)  (896 418)  (896 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 418)  (897 418)  routing T_17_26.sp4_v_b_23 <X> T_17_26.lc_trk_g0_7
 (24 2)  (898 418)  (898 418)  routing T_17_26.sp4_v_b_23 <X> T_17_26.lc_trk_g0_7
 (14 3)  (888 419)  (888 419)  routing T_17_26.sp4_v_t_1 <X> T_17_26.lc_trk_g0_4
 (16 3)  (890 419)  (890 419)  routing T_17_26.sp4_v_t_1 <X> T_17_26.lc_trk_g0_4
 (17 3)  (891 419)  (891 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 6)  (895 422)  (895 422)  routing T_17_26.sp4_h_l_2 <X> T_17_26.lc_trk_g1_7
 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 422)  (897 422)  routing T_17_26.sp4_h_l_2 <X> T_17_26.lc_trk_g1_7
 (24 6)  (898 422)  (898 422)  routing T_17_26.sp4_h_l_2 <X> T_17_26.lc_trk_g1_7
 (6 8)  (880 424)  (880 424)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (5 9)  (879 425)  (879 425)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (5 12)  (879 428)  (879 428)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_h_r_9
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (900 428)  (900 428)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 428)  (903 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 428)  (904 428)  routing T_17_26.lc_trk_g0_7 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 428)  (905 428)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 428)  (906 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 428)  (907 428)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 428)  (908 428)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 428)  (910 428)  LC_6 Logic Functioning bit
 (37 12)  (911 428)  (911 428)  LC_6 Logic Functioning bit
 (38 12)  (912 428)  (912 428)  LC_6 Logic Functioning bit
 (39 12)  (913 428)  (913 428)  LC_6 Logic Functioning bit
 (41 12)  (915 428)  (915 428)  LC_6 Logic Functioning bit
 (43 12)  (917 428)  (917 428)  LC_6 Logic Functioning bit
 (52 12)  (926 428)  (926 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (900 429)  (900 429)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 429)  (901 429)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 429)  (903 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 429)  (904 429)  routing T_17_26.lc_trk_g0_7 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 429)  (911 429)  LC_6 Logic Functioning bit
 (39 13)  (913 429)  (913 429)  LC_6 Logic Functioning bit
 (14 14)  (888 430)  (888 430)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g3_4
 (26 14)  (900 430)  (900 430)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 430)  (903 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 430)  (904 430)  routing T_17_26.lc_trk_g0_4 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 430)  (906 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 430)  (907 430)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 430)  (908 430)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 430)  (910 430)  LC_7 Logic Functioning bit
 (37 14)  (911 430)  (911 430)  LC_7 Logic Functioning bit
 (38 14)  (912 430)  (912 430)  LC_7 Logic Functioning bit
 (39 14)  (913 430)  (913 430)  LC_7 Logic Functioning bit
 (41 14)  (915 430)  (915 430)  LC_7 Logic Functioning bit
 (43 14)  (917 430)  (917 430)  LC_7 Logic Functioning bit
 (47 14)  (921 430)  (921 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (888 431)  (888 431)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g3_4
 (16 15)  (890 431)  (890 431)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g3_4
 (17 15)  (891 431)  (891 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (28 15)  (902 431)  (902 431)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 431)  (903 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 431)  (911 431)  LC_7 Logic Functioning bit
 (39 15)  (913 431)  (913 431)  LC_7 Logic Functioning bit


LogicTile_18_26

 (19 0)  (947 416)  (947 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (29 0)  (957 416)  (957 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 416)  (958 416)  routing T_18_26.lc_trk_g0_5 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 416)  (959 416)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 416)  (960 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 416)  (961 416)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 416)  (964 416)  LC_0 Logic Functioning bit
 (38 0)  (966 416)  (966 416)  LC_0 Logic Functioning bit
 (22 1)  (950 417)  (950 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (954 417)  (954 417)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 417)  (957 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 417)  (959 417)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 417)  (964 417)  LC_0 Logic Functioning bit
 (37 1)  (965 417)  (965 417)  LC_0 Logic Functioning bit
 (38 1)  (966 417)  (966 417)  LC_0 Logic Functioning bit
 (39 1)  (967 417)  (967 417)  LC_0 Logic Functioning bit
 (41 1)  (969 417)  (969 417)  LC_0 Logic Functioning bit
 (43 1)  (971 417)  (971 417)  LC_0 Logic Functioning bit
 (47 1)  (975 417)  (975 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (943 418)  (943 418)  routing T_18_26.sp4_v_b_21 <X> T_18_26.lc_trk_g0_5
 (16 2)  (944 418)  (944 418)  routing T_18_26.sp4_v_b_21 <X> T_18_26.lc_trk_g0_5
 (17 2)  (945 418)  (945 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 418)  (959 418)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 418)  (961 418)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 418)  (964 418)  LC_1 Logic Functioning bit
 (37 2)  (965 418)  (965 418)  LC_1 Logic Functioning bit
 (38 2)  (966 418)  (966 418)  LC_1 Logic Functioning bit
 (39 2)  (967 418)  (967 418)  LC_1 Logic Functioning bit
 (41 2)  (969 418)  (969 418)  LC_1 Logic Functioning bit
 (43 2)  (971 418)  (971 418)  LC_1 Logic Functioning bit
 (47 2)  (975 418)  (975 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (955 419)  (955 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 419)  (956 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 419)  (957 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 419)  (958 419)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 419)  (965 419)  LC_1 Logic Functioning bit
 (39 3)  (967 419)  (967 419)  LC_1 Logic Functioning bit
 (19 4)  (947 420)  (947 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (16 5)  (944 421)  (944 421)  routing T_18_26.sp12_h_r_8 <X> T_18_26.lc_trk_g1_0
 (17 5)  (945 421)  (945 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 6)  (950 422)  (950 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 422)  (951 422)  routing T_18_26.sp4_h_r_7 <X> T_18_26.lc_trk_g1_7
 (24 6)  (952 422)  (952 422)  routing T_18_26.sp4_h_r_7 <X> T_18_26.lc_trk_g1_7
 (21 7)  (949 423)  (949 423)  routing T_18_26.sp4_h_r_7 <X> T_18_26.lc_trk_g1_7
 (14 10)  (942 426)  (942 426)  routing T_18_26.sp4_v_b_36 <X> T_18_26.lc_trk_g2_4
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 426)  (951 426)  routing T_18_26.sp12_v_t_12 <X> T_18_26.lc_trk_g2_7
 (27 10)  (955 426)  (955 426)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 426)  (957 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 426)  (958 426)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 426)  (960 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 426)  (964 426)  LC_5 Logic Functioning bit
 (38 10)  (966 426)  (966 426)  LC_5 Logic Functioning bit
 (41 10)  (969 426)  (969 426)  LC_5 Logic Functioning bit
 (43 10)  (971 426)  (971 426)  LC_5 Logic Functioning bit
 (51 10)  (979 426)  (979 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (942 427)  (942 427)  routing T_18_26.sp4_v_b_36 <X> T_18_26.lc_trk_g2_4
 (16 11)  (944 427)  (944 427)  routing T_18_26.sp4_v_b_36 <X> T_18_26.lc_trk_g2_4
 (17 11)  (945 427)  (945 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (955 427)  (955 427)  routing T_18_26.lc_trk_g1_0 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 427)  (957 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 427)  (958 427)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 427)  (959 427)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 427)  (965 427)  LC_5 Logic Functioning bit
 (39 11)  (967 427)  (967 427)  LC_5 Logic Functioning bit
 (41 11)  (969 427)  (969 427)  LC_5 Logic Functioning bit
 (43 11)  (971 427)  (971 427)  LC_5 Logic Functioning bit
 (14 13)  (942 429)  (942 429)  routing T_18_26.sp12_v_b_16 <X> T_18_26.lc_trk_g3_0
 (16 13)  (944 429)  (944 429)  routing T_18_26.sp12_v_b_16 <X> T_18_26.lc_trk_g3_0
 (17 13)  (945 429)  (945 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (4 15)  (932 431)  (932 431)  routing T_18_26.sp4_v_b_4 <X> T_18_26.sp4_h_l_44


LogicTile_19_26

 (27 0)  (1009 416)  (1009 416)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 416)  (1010 416)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 416)  (1011 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 416)  (1012 416)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 416)  (1014 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 416)  (1015 416)  routing T_19_26.lc_trk_g2_1 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 416)  (1018 416)  LC_0 Logic Functioning bit
 (38 0)  (1020 416)  (1020 416)  LC_0 Logic Functioning bit
 (47 0)  (1029 416)  (1029 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1008 417)  (1008 417)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 417)  (1010 417)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 417)  (1011 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 417)  (1012 417)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 417)  (1018 417)  LC_0 Logic Functioning bit
 (37 1)  (1019 417)  (1019 417)  LC_0 Logic Functioning bit
 (38 1)  (1020 417)  (1020 417)  LC_0 Logic Functioning bit
 (39 1)  (1021 417)  (1021 417)  LC_0 Logic Functioning bit
 (41 1)  (1023 417)  (1023 417)  LC_0 Logic Functioning bit
 (43 1)  (1025 417)  (1025 417)  LC_0 Logic Functioning bit
 (22 2)  (1004 418)  (1004 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 418)  (1005 418)  routing T_19_26.sp4_v_b_23 <X> T_19_26.lc_trk_g0_7
 (24 2)  (1006 418)  (1006 418)  routing T_19_26.sp4_v_b_23 <X> T_19_26.lc_trk_g0_7
 (26 2)  (1008 418)  (1008 418)  routing T_19_26.lc_trk_g2_5 <X> T_19_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 418)  (1009 418)  routing T_19_26.lc_trk_g3_1 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 418)  (1010 418)  routing T_19_26.lc_trk_g3_1 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 418)  (1011 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 418)  (1013 418)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 418)  (1014 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 418)  (1015 418)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 418)  (1018 418)  LC_1 Logic Functioning bit
 (38 2)  (1020 418)  (1020 418)  LC_1 Logic Functioning bit
 (41 2)  (1023 418)  (1023 418)  LC_1 Logic Functioning bit
 (43 2)  (1025 418)  (1025 418)  LC_1 Logic Functioning bit
 (28 3)  (1010 419)  (1010 419)  routing T_19_26.lc_trk_g2_5 <X> T_19_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 419)  (1011 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 419)  (1013 419)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 419)  (1019 419)  LC_1 Logic Functioning bit
 (39 3)  (1021 419)  (1021 419)  LC_1 Logic Functioning bit
 (41 3)  (1023 419)  (1023 419)  LC_1 Logic Functioning bit
 (43 3)  (1025 419)  (1025 419)  LC_1 Logic Functioning bit
 (46 3)  (1028 419)  (1028 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (26 4)  (1008 420)  (1008 420)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 420)  (1010 420)  routing T_19_26.lc_trk_g2_3 <X> T_19_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 420)  (1011 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 420)  (1014 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 420)  (1016 420)  routing T_19_26.lc_trk_g1_0 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 420)  (1018 420)  LC_2 Logic Functioning bit
 (37 4)  (1019 420)  (1019 420)  LC_2 Logic Functioning bit
 (38 4)  (1020 420)  (1020 420)  LC_2 Logic Functioning bit
 (39 4)  (1021 420)  (1021 420)  LC_2 Logic Functioning bit
 (41 4)  (1023 420)  (1023 420)  LC_2 Logic Functioning bit
 (43 4)  (1025 420)  (1025 420)  LC_2 Logic Functioning bit
 (15 5)  (997 421)  (997 421)  routing T_19_26.sp4_v_t_5 <X> T_19_26.lc_trk_g1_0
 (16 5)  (998 421)  (998 421)  routing T_19_26.sp4_v_t_5 <X> T_19_26.lc_trk_g1_0
 (17 5)  (999 421)  (999 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1008 421)  (1008 421)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 421)  (1010 421)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 421)  (1011 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 421)  (1012 421)  routing T_19_26.lc_trk_g2_3 <X> T_19_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 421)  (1018 421)  LC_2 Logic Functioning bit
 (38 5)  (1020 421)  (1020 421)  LC_2 Logic Functioning bit
 (53 5)  (1035 421)  (1035 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 8)  (997 424)  (997 424)  routing T_19_26.sp4_v_t_28 <X> T_19_26.lc_trk_g2_1
 (16 8)  (998 424)  (998 424)  routing T_19_26.sp4_v_t_28 <X> T_19_26.lc_trk_g2_1
 (17 8)  (999 424)  (999 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1003 424)  (1003 424)  routing T_19_26.sp12_v_t_0 <X> T_19_26.lc_trk_g2_3
 (22 8)  (1004 424)  (1004 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1006 424)  (1006 424)  routing T_19_26.sp12_v_t_0 <X> T_19_26.lc_trk_g2_3
 (25 8)  (1007 424)  (1007 424)  routing T_19_26.sp4_v_b_26 <X> T_19_26.lc_trk_g2_2
 (21 9)  (1003 425)  (1003 425)  routing T_19_26.sp12_v_t_0 <X> T_19_26.lc_trk_g2_3
 (22 9)  (1004 425)  (1004 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 425)  (1005 425)  routing T_19_26.sp4_v_b_26 <X> T_19_26.lc_trk_g2_2
 (15 10)  (997 426)  (997 426)  routing T_19_26.sp12_v_t_2 <X> T_19_26.lc_trk_g2_5
 (17 10)  (999 426)  (999 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1000 426)  (1000 426)  routing T_19_26.sp12_v_t_2 <X> T_19_26.lc_trk_g2_5
 (21 10)  (1003 426)  (1003 426)  routing T_19_26.sp12_v_b_7 <X> T_19_26.lc_trk_g2_7
 (22 10)  (1004 426)  (1004 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1006 426)  (1006 426)  routing T_19_26.sp12_v_b_7 <X> T_19_26.lc_trk_g2_7
 (18 11)  (1000 427)  (1000 427)  routing T_19_26.sp12_v_t_2 <X> T_19_26.lc_trk_g2_5
 (21 11)  (1003 427)  (1003 427)  routing T_19_26.sp12_v_b_7 <X> T_19_26.lc_trk_g2_7
 (22 11)  (1004 427)  (1004 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (15 12)  (997 428)  (997 428)  routing T_19_26.sp4_h_r_33 <X> T_19_26.lc_trk_g3_1
 (16 12)  (998 428)  (998 428)  routing T_19_26.sp4_h_r_33 <X> T_19_26.lc_trk_g3_1
 (17 12)  (999 428)  (999 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 428)  (1000 428)  routing T_19_26.sp4_h_r_33 <X> T_19_26.lc_trk_g3_1
 (26 12)  (1008 428)  (1008 428)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 428)  (1010 428)  routing T_19_26.lc_trk_g2_7 <X> T_19_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 428)  (1011 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 428)  (1012 428)  routing T_19_26.lc_trk_g2_7 <X> T_19_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 428)  (1013 428)  routing T_19_26.lc_trk_g0_7 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 428)  (1014 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 428)  (1018 428)  LC_6 Logic Functioning bit
 (37 12)  (1019 428)  (1019 428)  LC_6 Logic Functioning bit
 (38 12)  (1020 428)  (1020 428)  LC_6 Logic Functioning bit
 (39 12)  (1021 428)  (1021 428)  LC_6 Logic Functioning bit
 (41 12)  (1023 428)  (1023 428)  LC_6 Logic Functioning bit
 (43 12)  (1025 428)  (1025 428)  LC_6 Logic Functioning bit
 (47 12)  (1029 428)  (1029 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1008 429)  (1008 429)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 429)  (1010 429)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 429)  (1011 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 429)  (1012 429)  routing T_19_26.lc_trk_g2_7 <X> T_19_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 429)  (1013 429)  routing T_19_26.lc_trk_g0_7 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 429)  (1018 429)  LC_6 Logic Functioning bit
 (38 13)  (1020 429)  (1020 429)  LC_6 Logic Functioning bit
 (22 15)  (1004 431)  (1004 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 431)  (1007 431)  routing T_19_26.sp4_r_v_b_46 <X> T_19_26.lc_trk_g3_6


LogicTile_20_26

 (16 2)  (1052 418)  (1052 418)  routing T_20_26.sp4_v_b_5 <X> T_20_26.lc_trk_g0_5
 (17 2)  (1053 418)  (1053 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1054 418)  (1054 418)  routing T_20_26.sp4_v_b_5 <X> T_20_26.lc_trk_g0_5
 (25 2)  (1061 418)  (1061 418)  routing T_20_26.sp4_v_t_3 <X> T_20_26.lc_trk_g0_6
 (26 2)  (1062 418)  (1062 418)  routing T_20_26.lc_trk_g0_5 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 418)  (1063 418)  routing T_20_26.lc_trk_g3_3 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 418)  (1064 418)  routing T_20_26.lc_trk_g3_3 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 418)  (1065 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 418)  (1067 418)  routing T_20_26.lc_trk_g0_6 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 418)  (1068 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 418)  (1072 418)  LC_1 Logic Functioning bit
 (38 2)  (1074 418)  (1074 418)  LC_1 Logic Functioning bit
 (41 2)  (1077 418)  (1077 418)  LC_1 Logic Functioning bit
 (43 2)  (1079 418)  (1079 418)  LC_1 Logic Functioning bit
 (47 2)  (1083 418)  (1083 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (1058 419)  (1058 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1059 419)  (1059 419)  routing T_20_26.sp4_v_t_3 <X> T_20_26.lc_trk_g0_6
 (25 3)  (1061 419)  (1061 419)  routing T_20_26.sp4_v_t_3 <X> T_20_26.lc_trk_g0_6
 (29 3)  (1065 419)  (1065 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 419)  (1066 419)  routing T_20_26.lc_trk_g3_3 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 419)  (1067 419)  routing T_20_26.lc_trk_g0_6 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 419)  (1073 419)  LC_1 Logic Functioning bit
 (39 3)  (1075 419)  (1075 419)  LC_1 Logic Functioning bit
 (41 3)  (1077 419)  (1077 419)  LC_1 Logic Functioning bit
 (43 3)  (1079 419)  (1079 419)  LC_1 Logic Functioning bit
 (22 5)  (1058 421)  (1058 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 421)  (1059 421)  routing T_20_26.sp4_v_b_18 <X> T_20_26.lc_trk_g1_2
 (24 5)  (1060 421)  (1060 421)  routing T_20_26.sp4_v_b_18 <X> T_20_26.lc_trk_g1_2
 (6 6)  (1042 422)  (1042 422)  routing T_20_26.sp4_v_b_0 <X> T_20_26.sp4_v_t_38
 (26 6)  (1062 422)  (1062 422)  routing T_20_26.lc_trk_g2_5 <X> T_20_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 422)  (1064 422)  routing T_20_26.lc_trk_g2_0 <X> T_20_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 422)  (1065 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 422)  (1067 422)  routing T_20_26.lc_trk_g0_6 <X> T_20_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 422)  (1068 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 422)  (1072 422)  LC_3 Logic Functioning bit
 (38 6)  (1074 422)  (1074 422)  LC_3 Logic Functioning bit
 (41 6)  (1077 422)  (1077 422)  LC_3 Logic Functioning bit
 (43 6)  (1079 422)  (1079 422)  LC_3 Logic Functioning bit
 (46 6)  (1082 422)  (1082 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (1041 423)  (1041 423)  routing T_20_26.sp4_v_b_0 <X> T_20_26.sp4_v_t_38
 (28 7)  (1064 423)  (1064 423)  routing T_20_26.lc_trk_g2_5 <X> T_20_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 423)  (1065 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 423)  (1067 423)  routing T_20_26.lc_trk_g0_6 <X> T_20_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 423)  (1072 423)  LC_3 Logic Functioning bit
 (38 7)  (1074 423)  (1074 423)  LC_3 Logic Functioning bit
 (40 7)  (1076 423)  (1076 423)  LC_3 Logic Functioning bit
 (42 7)  (1078 423)  (1078 423)  LC_3 Logic Functioning bit
 (26 8)  (1062 424)  (1062 424)  routing T_20_26.lc_trk_g0_6 <X> T_20_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 424)  (1063 424)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 424)  (1064 424)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 424)  (1065 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 424)  (1066 424)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 424)  (1068 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 424)  (1070 424)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 424)  (1072 424)  LC_4 Logic Functioning bit
 (37 8)  (1073 424)  (1073 424)  LC_4 Logic Functioning bit
 (38 8)  (1074 424)  (1074 424)  LC_4 Logic Functioning bit
 (39 8)  (1075 424)  (1075 424)  LC_4 Logic Functioning bit
 (41 8)  (1077 424)  (1077 424)  LC_4 Logic Functioning bit
 (43 8)  (1079 424)  (1079 424)  LC_4 Logic Functioning bit
 (47 8)  (1083 424)  (1083 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (16 9)  (1052 425)  (1052 425)  routing T_20_26.sp12_v_b_8 <X> T_20_26.lc_trk_g2_0
 (17 9)  (1053 425)  (1053 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (1062 425)  (1062 425)  routing T_20_26.lc_trk_g0_6 <X> T_20_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 425)  (1065 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 425)  (1067 425)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 425)  (1072 425)  LC_4 Logic Functioning bit
 (38 9)  (1074 425)  (1074 425)  LC_4 Logic Functioning bit
 (17 10)  (1053 426)  (1053 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1054 427)  (1054 427)  routing T_20_26.sp4_r_v_b_37 <X> T_20_26.lc_trk_g2_5
 (22 12)  (1058 428)  (1058 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 428)  (1059 428)  routing T_20_26.sp4_v_t_30 <X> T_20_26.lc_trk_g3_3
 (24 12)  (1060 428)  (1060 428)  routing T_20_26.sp4_v_t_30 <X> T_20_26.lc_trk_g3_3
 (14 14)  (1050 430)  (1050 430)  routing T_20_26.sp12_v_t_3 <X> T_20_26.lc_trk_g3_4
 (14 15)  (1050 431)  (1050 431)  routing T_20_26.sp12_v_t_3 <X> T_20_26.lc_trk_g3_4
 (15 15)  (1051 431)  (1051 431)  routing T_20_26.sp12_v_t_3 <X> T_20_26.lc_trk_g3_4
 (17 15)  (1053 431)  (1053 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_21_26

 (11 0)  (1101 416)  (1101 416)  routing T_21_26.sp4_v_t_43 <X> T_21_26.sp4_v_b_2
 (13 0)  (1103 416)  (1103 416)  routing T_21_26.sp4_v_t_43 <X> T_21_26.sp4_v_b_2
 (10 13)  (1100 429)  (1100 429)  routing T_21_26.sp4_h_r_5 <X> T_21_26.sp4_v_b_10


LogicTile_22_26

 (2 0)  (1146 416)  (1146 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 10)  (1152 426)  (1152 426)  routing T_22_26.sp4_v_t_36 <X> T_22_26.sp4_h_l_42
 (9 10)  (1153 426)  (1153 426)  routing T_22_26.sp4_v_t_36 <X> T_22_26.sp4_h_l_42
 (10 10)  (1154 426)  (1154 426)  routing T_22_26.sp4_v_t_36 <X> T_22_26.sp4_h_l_42


LogicTile_23_26

 (10 11)  (1208 427)  (1208 427)  routing T_23_26.sp4_h_l_39 <X> T_23_26.sp4_v_t_42
 (12 15)  (1210 431)  (1210 431)  routing T_23_26.sp4_h_l_46 <X> T_23_26.sp4_v_t_46


LogicTile_24_26

 (19 2)  (1271 418)  (1271 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_26_26

 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23


LogicTile_27_26

 (3 15)  (1405 431)  (1405 431)  routing T_27_26.sp12_h_l_22 <X> T_27_26.sp12_v_t_22


LogicTile_28_26

 (2 8)  (1458 424)  (1458 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_26

 (9 3)  (1519 419)  (1519 419)  routing T_29_26.sp4_v_b_1 <X> T_29_26.sp4_v_t_36
 (3 7)  (1513 423)  (1513 423)  routing T_29_26.sp12_h_l_23 <X> T_29_26.sp12_v_t_23


LogicTile_30_26

 (3 3)  (1567 419)  (1567 419)  routing T_30_26.sp12_v_b_0 <X> T_30_26.sp12_h_l_23


LogicTile_31_26

 (11 2)  (1629 418)  (1629 418)  routing T_31_26.sp4_h_l_44 <X> T_31_26.sp4_v_t_39


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (12 0)  (5 400)  (5 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (10 4)  (7 404)  (7 404)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (10 5)  (7 405)  (7 405)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 406)  (12 406)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g0_7
 (7 6)  (10 406)  (10 406)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 406)  (9 406)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g0_7
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (5 11)  (12 411)  (12 411)  routing T_0_25.span4_horz_18 <X> T_0_25.lc_trk_g1_2
 (6 11)  (11 411)  (11 411)  routing T_0_25.span4_horz_18 <X> T_0_25.lc_trk_g1_2
 (7 11)  (10 411)  (10 411)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (10 11)  (7 411)  (7 411)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (5 412)  (5 412)  routing T_0_25.span4_horz_43 <X> T_0_25.span4_vert_t_15
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (5 14)  (12 414)  (12 414)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g1_7
 (7 14)  (10 414)  (10 414)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 414)  (9 414)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g1_7
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25

 (5 10)  (23 410)  (23 410)  routing T_1_25.sp4_h_r_3 <X> T_1_25.sp4_h_l_43
 (4 11)  (22 411)  (22 411)  routing T_1_25.sp4_h_r_3 <X> T_1_25.sp4_h_l_43
 (19 13)  (37 413)  (37 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_25

 (19 15)  (91 415)  (91 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_25

 (9 10)  (135 410)  (135 410)  routing T_3_25.sp4_v_b_7 <X> T_3_25.sp4_h_l_42


LogicTile_4_25

 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0


LogicTile_6_25

 (3 5)  (291 405)  (291 405)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25

 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_t_23 <X> T_7_25.sp12_h_r_0


RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (8 7)  (554 407)  (554 407)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_v_t_41
 (10 7)  (556 407)  (556 407)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_v_t_41


LogicTile_12_25

 (3 2)  (603 402)  (603 402)  routing T_12_25.sp12_h_r_0 <X> T_12_25.sp12_h_l_23
 (3 3)  (603 403)  (603 403)  routing T_12_25.sp12_h_r_0 <X> T_12_25.sp12_h_l_23
 (2 4)  (602 404)  (602 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_25

 (3 2)  (657 402)  (657 402)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_h_l_23
 (3 3)  (657 403)  (657 403)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_h_l_23


LogicTile_14_25

 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_25

 (2 8)  (764 408)  (764 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (770 409)  (770 409)  routing T_15_25.sp4_h_l_42 <X> T_15_25.sp4_v_b_7
 (9 9)  (771 409)  (771 409)  routing T_15_25.sp4_h_l_42 <X> T_15_25.sp4_v_b_7


LogicTile_16_25

 (19 2)  (835 402)  (835 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_17_25

 (22 0)  (896 400)  (896 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 400)  (897 400)  routing T_17_25.sp4_v_b_19 <X> T_17_25.lc_trk_g0_3
 (24 0)  (898 400)  (898 400)  routing T_17_25.sp4_v_b_19 <X> T_17_25.lc_trk_g0_3
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 400)  (905 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 400)  (908 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (38 0)  (912 400)  (912 400)  LC_0 Logic Functioning bit
 (47 0)  (921 400)  (921 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 401)  (900 401)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 401)  (902 401)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 401)  (903 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 401)  (904 401)  routing T_17_25.lc_trk_g0_3 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 401)  (905 401)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (37 1)  (911 401)  (911 401)  LC_0 Logic Functioning bit
 (38 1)  (912 401)  (912 401)  LC_0 Logic Functioning bit
 (39 1)  (913 401)  (913 401)  LC_0 Logic Functioning bit
 (41 1)  (915 401)  (915 401)  LC_0 Logic Functioning bit
 (43 1)  (917 401)  (917 401)  LC_0 Logic Functioning bit
 (8 3)  (882 403)  (882 403)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_36
 (9 3)  (883 403)  (883 403)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_36
 (25 6)  (899 406)  (899 406)  routing T_17_25.sp4_h_r_14 <X> T_17_25.lc_trk_g1_6
 (22 7)  (896 407)  (896 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 407)  (897 407)  routing T_17_25.sp4_h_r_14 <X> T_17_25.lc_trk_g1_6
 (24 7)  (898 407)  (898 407)  routing T_17_25.sp4_h_r_14 <X> T_17_25.lc_trk_g1_6
 (8 8)  (882 408)  (882 408)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_h_r_7
 (10 8)  (884 408)  (884 408)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_h_r_7
 (25 8)  (899 408)  (899 408)  routing T_17_25.sp4_v_t_23 <X> T_17_25.lc_trk_g2_2
 (22 9)  (896 409)  (896 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 409)  (897 409)  routing T_17_25.sp4_v_t_23 <X> T_17_25.lc_trk_g2_2
 (25 9)  (899 409)  (899 409)  routing T_17_25.sp4_v_t_23 <X> T_17_25.lc_trk_g2_2
 (2 12)  (876 412)  (876 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_18_25

 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 12)  (930 412)  (930 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (932 412)  (932 412)  routing T_18_25.sp4_h_l_44 <X> T_18_25.sp4_v_b_9
 (5 13)  (933 413)  (933 413)  routing T_18_25.sp4_h_l_44 <X> T_18_25.sp4_v_b_9
 (19 13)  (947 413)  (947 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_25

 (3 5)  (985 405)  (985 405)  routing T_19_25.sp12_h_l_23 <X> T_19_25.sp12_h_r_0
 (8 9)  (990 409)  (990 409)  routing T_19_25.sp4_h_r_7 <X> T_19_25.sp4_v_b_7


LogicTile_20_25

 (21 0)  (1057 400)  (1057 400)  routing T_20_25.sp12_h_r_3 <X> T_20_25.lc_trk_g0_3
 (22 0)  (1058 400)  (1058 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1060 400)  (1060 400)  routing T_20_25.sp12_h_r_3 <X> T_20_25.lc_trk_g0_3
 (21 1)  (1057 401)  (1057 401)  routing T_20_25.sp12_h_r_3 <X> T_20_25.lc_trk_g0_3
 (22 1)  (1058 401)  (1058 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 401)  (1061 401)  routing T_20_25.sp4_r_v_b_33 <X> T_20_25.lc_trk_g0_2
 (31 2)  (1067 402)  (1067 402)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 402)  (1068 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 402)  (1070 402)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 402)  (1072 402)  LC_1 Logic Functioning bit
 (37 2)  (1073 402)  (1073 402)  LC_1 Logic Functioning bit
 (38 2)  (1074 402)  (1074 402)  LC_1 Logic Functioning bit
 (41 2)  (1077 402)  (1077 402)  LC_1 Logic Functioning bit
 (26 3)  (1062 403)  (1062 403)  routing T_20_25.lc_trk_g0_3 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 403)  (1065 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 403)  (1067 403)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 403)  (1068 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1069 403)  (1069 403)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.input_2_1
 (35 3)  (1071 403)  (1071 403)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.input_2_1
 (36 3)  (1072 403)  (1072 403)  LC_1 Logic Functioning bit
 (37 3)  (1073 403)  (1073 403)  LC_1 Logic Functioning bit
 (39 3)  (1075 403)  (1075 403)  LC_1 Logic Functioning bit
 (40 3)  (1076 403)  (1076 403)  LC_1 Logic Functioning bit
 (47 3)  (1083 403)  (1083 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (1038 404)  (1038 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 5)  (1058 405)  (1058 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1061 405)  (1061 405)  routing T_20_25.sp4_r_v_b_26 <X> T_20_25.lc_trk_g1_2
 (5 6)  (1041 406)  (1041 406)  routing T_20_25.sp4_v_b_3 <X> T_20_25.sp4_h_l_38
 (22 6)  (1058 406)  (1058 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 406)  (1059 406)  routing T_20_25.sp4_v_b_23 <X> T_20_25.lc_trk_g1_7
 (24 6)  (1060 406)  (1060 406)  routing T_20_25.sp4_v_b_23 <X> T_20_25.lc_trk_g1_7
 (4 8)  (1040 408)  (1040 408)  routing T_20_25.sp4_v_t_43 <X> T_20_25.sp4_v_b_6
 (21 8)  (1057 408)  (1057 408)  routing T_20_25.sp4_v_t_14 <X> T_20_25.lc_trk_g2_3
 (22 8)  (1058 408)  (1058 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1059 408)  (1059 408)  routing T_20_25.sp4_v_t_14 <X> T_20_25.lc_trk_g2_3
 (26 8)  (1062 408)  (1062 408)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 408)  (1063 408)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 408)  (1065 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 408)  (1068 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 408)  (1069 408)  routing T_20_25.lc_trk_g3_0 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 408)  (1070 408)  routing T_20_25.lc_trk_g3_0 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 408)  (1072 408)  LC_4 Logic Functioning bit
 (37 8)  (1073 408)  (1073 408)  LC_4 Logic Functioning bit
 (38 8)  (1074 408)  (1074 408)  LC_4 Logic Functioning bit
 (39 8)  (1075 408)  (1075 408)  LC_4 Logic Functioning bit
 (41 8)  (1077 408)  (1077 408)  LC_4 Logic Functioning bit
 (43 8)  (1079 408)  (1079 408)  LC_4 Logic Functioning bit
 (48 8)  (1084 408)  (1084 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1062 409)  (1062 409)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 409)  (1063 409)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 409)  (1064 409)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 409)  (1065 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 409)  (1066 409)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 409)  (1073 409)  LC_4 Logic Functioning bit
 (39 9)  (1075 409)  (1075 409)  LC_4 Logic Functioning bit
 (13 12)  (1049 412)  (1049 412)  routing T_20_25.sp4_h_l_46 <X> T_20_25.sp4_v_b_11
 (14 12)  (1050 412)  (1050 412)  routing T_20_25.sp4_v_t_21 <X> T_20_25.lc_trk_g3_0
 (21 12)  (1057 412)  (1057 412)  routing T_20_25.sp12_v_t_0 <X> T_20_25.lc_trk_g3_3
 (22 12)  (1058 412)  (1058 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 412)  (1060 412)  routing T_20_25.sp12_v_t_0 <X> T_20_25.lc_trk_g3_3
 (12 13)  (1048 413)  (1048 413)  routing T_20_25.sp4_h_l_46 <X> T_20_25.sp4_v_b_11
 (14 13)  (1050 413)  (1050 413)  routing T_20_25.sp4_v_t_21 <X> T_20_25.lc_trk_g3_0
 (16 13)  (1052 413)  (1052 413)  routing T_20_25.sp4_v_t_21 <X> T_20_25.lc_trk_g3_0
 (17 13)  (1053 413)  (1053 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (1057 413)  (1057 413)  routing T_20_25.sp12_v_t_0 <X> T_20_25.lc_trk_g3_3
 (22 14)  (1058 414)  (1058 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (1063 414)  (1063 414)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 414)  (1064 414)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 414)  (1065 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 414)  (1068 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 414)  (1072 414)  LC_7 Logic Functioning bit
 (37 14)  (1073 414)  (1073 414)  LC_7 Logic Functioning bit
 (38 14)  (1074 414)  (1074 414)  LC_7 Logic Functioning bit
 (39 14)  (1075 414)  (1075 414)  LC_7 Logic Functioning bit
 (41 14)  (1077 414)  (1077 414)  LC_7 Logic Functioning bit
 (43 14)  (1079 414)  (1079 414)  LC_7 Logic Functioning bit
 (47 14)  (1083 414)  (1083 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (1062 415)  (1062 415)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 415)  (1064 415)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 415)  (1065 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 415)  (1066 415)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 415)  (1067 415)  routing T_20_25.lc_trk_g0_2 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 415)  (1072 415)  LC_7 Logic Functioning bit
 (38 15)  (1074 415)  (1074 415)  LC_7 Logic Functioning bit


LogicTile_21_25

 (8 1)  (1098 401)  (1098 401)  routing T_21_25.sp4_h_l_42 <X> T_21_25.sp4_v_b_1
 (9 1)  (1099 401)  (1099 401)  routing T_21_25.sp4_h_l_42 <X> T_21_25.sp4_v_b_1
 (10 1)  (1100 401)  (1100 401)  routing T_21_25.sp4_h_l_42 <X> T_21_25.sp4_v_b_1
 (11 8)  (1101 408)  (1101 408)  routing T_21_25.sp4_v_t_37 <X> T_21_25.sp4_v_b_8
 (13 8)  (1103 408)  (1103 408)  routing T_21_25.sp4_v_t_37 <X> T_21_25.sp4_v_b_8
 (13 12)  (1103 412)  (1103 412)  routing T_21_25.sp4_h_l_46 <X> T_21_25.sp4_v_b_11
 (12 13)  (1102 413)  (1102 413)  routing T_21_25.sp4_h_l_46 <X> T_21_25.sp4_v_b_11


LogicTile_22_25

 (6 6)  (1150 406)  (1150 406)  routing T_22_25.sp4_h_l_47 <X> T_22_25.sp4_v_t_38


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25

 (9 11)  (1519 411)  (1519 411)  routing T_29_25.sp4_v_b_7 <X> T_29_25.sp4_v_t_42
 (3 15)  (1513 415)  (1513 415)  routing T_29_25.sp12_h_l_22 <X> T_29_25.sp12_v_t_22


LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (11 12)  (6 396)  (6 396)  routing T_0_24.span4_vert_b_3 <X> T_0_24.span4_vert_t_15


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (4 3)  (130 387)  (130 387)  routing T_3_24.sp4_h_r_4 <X> T_3_24.sp4_h_l_37
 (6 3)  (132 387)  (132 387)  routing T_3_24.sp4_h_r_4 <X> T_3_24.sp4_h_l_37


LogicTile_4_24

 (1 3)  (181 387)  (181 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (9 7)  (351 391)  (351 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41
 (10 7)  (352 391)  (352 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41


RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (3 10)  (549 394)  (549 394)  routing T_11_24.sp12_h_r_1 <X> T_11_24.sp12_h_l_22
 (3 11)  (549 395)  (549 395)  routing T_11_24.sp12_h_r_1 <X> T_11_24.sp12_h_l_22


LogicTile_12_24



LogicTile_13_24



LogicTile_14_24

 (3 12)  (711 396)  (711 396)  routing T_14_24.sp12_v_b_1 <X> T_14_24.sp12_h_r_1
 (3 13)  (711 397)  (711 397)  routing T_14_24.sp12_v_b_1 <X> T_14_24.sp12_h_r_1


LogicTile_15_24



LogicTile_16_24

 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_24

 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_24

 (26 4)  (954 388)  (954 388)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 388)  (955 388)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 388)  (956 388)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 388)  (961 388)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 388)  (964 388)  LC_2 Logic Functioning bit
 (38 4)  (966 388)  (966 388)  LC_2 Logic Functioning bit
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (43 4)  (971 388)  (971 388)  LC_2 Logic Functioning bit
 (46 4)  (974 388)  (974 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (954 389)  (954 389)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 389)  (956 389)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 389)  (958 389)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 389)  (964 389)  LC_2 Logic Functioning bit
 (38 5)  (966 389)  (966 389)  LC_2 Logic Functioning bit
 (40 5)  (968 389)  (968 389)  LC_2 Logic Functioning bit
 (42 5)  (970 389)  (970 389)  LC_2 Logic Functioning bit
 (16 8)  (944 392)  (944 392)  routing T_18_24.sp4_v_t_12 <X> T_18_24.lc_trk_g2_1
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 392)  (946 392)  routing T_18_24.sp4_v_t_12 <X> T_18_24.lc_trk_g2_1
 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 395)  (953 395)  routing T_18_24.sp4_r_v_b_38 <X> T_18_24.lc_trk_g2_6
 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 397)  (951 397)  routing T_18_24.sp12_v_t_9 <X> T_18_24.lc_trk_g3_2
 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_24

 (11 2)  (993 386)  (993 386)  routing T_19_24.sp4_v_b_6 <X> T_19_24.sp4_v_t_39
 (13 2)  (995 386)  (995 386)  routing T_19_24.sp4_v_b_6 <X> T_19_24.sp4_v_t_39
 (7 11)  (989 395)  (989 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (989 398)  (989 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_24

 (21 0)  (1057 384)  (1057 384)  routing T_20_24.sp4_h_r_11 <X> T_20_24.lc_trk_g0_3
 (22 0)  (1058 384)  (1058 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 384)  (1059 384)  routing T_20_24.sp4_h_r_11 <X> T_20_24.lc_trk_g0_3
 (24 0)  (1060 384)  (1060 384)  routing T_20_24.sp4_h_r_11 <X> T_20_24.lc_trk_g0_3
 (16 2)  (1052 386)  (1052 386)  routing T_20_24.sp12_h_r_13 <X> T_20_24.lc_trk_g0_5
 (17 2)  (1053 386)  (1053 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 5)  (1058 389)  (1058 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1061 389)  (1061 389)  routing T_20_24.sp4_r_v_b_26 <X> T_20_24.lc_trk_g1_2
 (16 6)  (1052 390)  (1052 390)  routing T_20_24.sp12_h_r_13 <X> T_20_24.lc_trk_g1_5
 (17 6)  (1053 390)  (1053 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 10)  (1063 394)  (1063 394)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 394)  (1069 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 394)  (1070 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (37 10)  (1073 394)  (1073 394)  LC_5 Logic Functioning bit
 (38 10)  (1074 394)  (1074 394)  LC_5 Logic Functioning bit
 (39 10)  (1075 394)  (1075 394)  LC_5 Logic Functioning bit
 (41 10)  (1077 394)  (1077 394)  LC_5 Logic Functioning bit
 (43 10)  (1079 394)  (1079 394)  LC_5 Logic Functioning bit
 (48 10)  (1084 394)  (1084 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (1062 395)  (1062 395)  routing T_20_24.lc_trk_g0_3 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 395)  (1067 395)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 395)  (1073 395)  LC_5 Logic Functioning bit
 (39 11)  (1075 395)  (1075 395)  LC_5 Logic Functioning bit
 (21 12)  (1057 396)  (1057 396)  routing T_20_24.sp12_v_t_0 <X> T_20_24.lc_trk_g3_3
 (22 12)  (1058 396)  (1058 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 396)  (1060 396)  routing T_20_24.sp12_v_t_0 <X> T_20_24.lc_trk_g3_3
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 396)  (1066 396)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 396)  (1070 396)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 396)  (1072 396)  LC_6 Logic Functioning bit
 (37 12)  (1073 396)  (1073 396)  LC_6 Logic Functioning bit
 (38 12)  (1074 396)  (1074 396)  LC_6 Logic Functioning bit
 (39 12)  (1075 396)  (1075 396)  LC_6 Logic Functioning bit
 (41 12)  (1077 396)  (1077 396)  LC_6 Logic Functioning bit
 (43 12)  (1079 396)  (1079 396)  LC_6 Logic Functioning bit
 (51 12)  (1087 396)  (1087 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1057 397)  (1057 397)  routing T_20_24.sp12_v_t_0 <X> T_20_24.lc_trk_g3_3
 (26 13)  (1062 397)  (1062 397)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 397)  (1063 397)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 397)  (1064 397)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 397)  (1067 397)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 397)  (1073 397)  LC_6 Logic Functioning bit
 (39 13)  (1075 397)  (1075 397)  LC_6 Logic Functioning bit
 (7 14)  (1043 398)  (1043 398)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1059 398)  (1059 398)  routing T_20_24.sp12_v_t_12 <X> T_20_24.lc_trk_g3_7


LogicTile_21_24

 (13 4)  (1103 388)  (1103 388)  routing T_21_24.sp4_v_t_40 <X> T_21_24.sp4_v_b_5
 (5 15)  (1095 399)  (1095 399)  routing T_21_24.sp4_h_l_44 <X> T_21_24.sp4_v_t_44


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (13 15)  (1265 399)  (1265 399)  routing T_24_24.sp4_v_b_6 <X> T_24_24.sp4_h_l_46


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_23

 (4 2)  (604 370)  (604 370)  routing T_12_23.sp4_h_r_0 <X> T_12_23.sp4_v_t_37
 (5 3)  (605 371)  (605 371)  routing T_12_23.sp4_h_r_0 <X> T_12_23.sp4_v_t_37
 (2 8)  (602 376)  (602 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_23

 (26 0)  (734 368)  (734 368)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 368)  (736 368)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 368)  (739 368)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (38 0)  (746 368)  (746 368)  LC_0 Logic Functioning bit
 (46 0)  (754 368)  (754 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (734 369)  (734 369)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 369)  (735 369)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 369)  (738 369)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (38 1)  (746 369)  (746 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (14 7)  (722 375)  (722 375)  routing T_14_23.sp12_h_r_20 <X> T_14_23.lc_trk_g1_4
 (16 7)  (724 375)  (724 375)  routing T_14_23.sp12_h_r_20 <X> T_14_23.lc_trk_g1_4
 (17 7)  (725 375)  (725 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (729 375)  (729 375)  routing T_14_23.sp4_r_v_b_31 <X> T_14_23.lc_trk_g1_7
 (31 8)  (739 376)  (739 376)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 376)  (741 376)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 376)  (748 376)  LC_4 Logic Functioning bit
 (41 8)  (749 376)  (749 376)  LC_4 Logic Functioning bit
 (42 8)  (750 376)  (750 376)  LC_4 Logic Functioning bit
 (43 8)  (751 376)  (751 376)  LC_4 Logic Functioning bit
 (46 8)  (754 376)  (754 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (748 377)  (748 377)  LC_4 Logic Functioning bit
 (41 9)  (749 377)  (749 377)  LC_4 Logic Functioning bit
 (42 9)  (750 377)  (750 377)  LC_4 Logic Functioning bit
 (43 9)  (751 377)  (751 377)  LC_4 Logic Functioning bit
 (15 10)  (723 378)  (723 378)  routing T_14_23.sp4_h_l_16 <X> T_14_23.lc_trk_g2_5
 (16 10)  (724 378)  (724 378)  routing T_14_23.sp4_h_l_16 <X> T_14_23.lc_trk_g2_5
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (726 379)  (726 379)  routing T_14_23.sp4_h_l_16 <X> T_14_23.lc_trk_g2_5
 (25 12)  (733 380)  (733 380)  routing T_14_23.sp12_v_t_1 <X> T_14_23.lc_trk_g3_2
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (732 381)  (732 381)  routing T_14_23.sp12_v_t_1 <X> T_14_23.lc_trk_g3_2
 (25 13)  (733 381)  (733 381)  routing T_14_23.sp12_v_t_1 <X> T_14_23.lc_trk_g3_2


LogicTile_15_23

 (11 5)  (773 373)  (773 373)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_h_r_5
 (13 5)  (775 373)  (775 373)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_h_r_5


LogicTile_16_23

 (12 6)  (828 374)  (828 374)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_l_40
 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (13 12)  (829 380)  (829 380)  routing T_16_23.sp4_v_t_46 <X> T_16_23.sp4_v_b_11


LogicTile_17_23

 (8 3)  (882 371)  (882 371)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_v_t_36
 (10 3)  (884 371)  (884 371)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_v_t_36
 (11 5)  (885 373)  (885 373)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_5
 (8 11)  (882 379)  (882 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (9 11)  (883 379)  (883 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (10 11)  (884 379)  (884 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (9 15)  (883 383)  (883 383)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_v_t_47


LogicTile_18_23

 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_23

 (3 0)  (985 368)  (985 368)  routing T_19_23.sp12_v_t_23 <X> T_19_23.sp12_v_b_0
 (13 4)  (995 372)  (995 372)  routing T_19_23.sp4_h_l_40 <X> T_19_23.sp4_v_b_5
 (12 5)  (994 373)  (994 373)  routing T_19_23.sp4_h_l_40 <X> T_19_23.sp4_v_b_5
 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_v_b_8
 (12 9)  (994 377)  (994 377)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_v_b_8
 (11 12)  (993 380)  (993 380)  routing T_19_23.sp4_v_t_38 <X> T_19_23.sp4_v_b_11
 (13 12)  (995 380)  (995 380)  routing T_19_23.sp4_v_t_38 <X> T_19_23.sp4_v_b_11
 (10 15)  (992 383)  (992 383)  routing T_19_23.sp4_h_l_40 <X> T_19_23.sp4_v_t_47


LogicTile_20_23

 (6 6)  (1042 374)  (1042 374)  routing T_20_23.sp4_v_b_0 <X> T_20_23.sp4_v_t_38
 (5 7)  (1041 375)  (1041 375)  routing T_20_23.sp4_v_b_0 <X> T_20_23.sp4_v_t_38
 (9 9)  (1045 377)  (1045 377)  routing T_20_23.sp4_v_t_42 <X> T_20_23.sp4_v_b_7


LogicTile_21_23

 (8 0)  (1098 368)  (1098 368)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_h_r_1
 (10 0)  (1100 368)  (1100 368)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_h_r_1
 (11 2)  (1101 370)  (1101 370)  routing T_21_23.sp4_v_b_6 <X> T_21_23.sp4_v_t_39
 (13 2)  (1103 370)  (1103 370)  routing T_21_23.sp4_v_b_6 <X> T_21_23.sp4_v_t_39
 (8 4)  (1098 372)  (1098 372)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_h_r_4
 (9 4)  (1099 372)  (1099 372)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_h_r_4
 (10 4)  (1100 372)  (1100 372)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_h_r_4
 (11 4)  (1101 372)  (1101 372)  routing T_21_23.sp4_v_t_44 <X> T_21_23.sp4_v_b_5
 (13 4)  (1103 372)  (1103 372)  routing T_21_23.sp4_v_t_44 <X> T_21_23.sp4_v_b_5


LogicTile_24_23

 (19 6)  (1271 374)  (1271 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_23

 (8 4)  (1314 372)  (1314 372)  routing T_25_23.sp4_h_l_41 <X> T_25_23.sp4_h_r_4
 (4 13)  (1310 381)  (1310 381)  routing T_25_23.sp4_h_l_36 <X> T_25_23.sp4_h_r_9
 (6 13)  (1312 381)  (1312 381)  routing T_25_23.sp4_h_l_36 <X> T_25_23.sp4_h_r_9


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


LogicTile_29_23

 (5 0)  (1515 368)  (1515 368)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0
 (4 1)  (1514 369)  (1514 369)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0
 (8 4)  (1518 372)  (1518 372)  routing T_29_23.sp4_h_l_41 <X> T_29_23.sp4_h_r_4


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (5 0)  (1731 368)  (1731 368)  routing T_33_23.span4_horz_41 <X> T_33_23.lc_trk_g0_1
 (6 0)  (1732 368)  (1732 368)  routing T_33_23.span4_horz_41 <X> T_33_23.lc_trk_g0_1
 (7 0)  (1733 368)  (1733 368)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 368)  (1734 368)  routing T_33_23.span4_horz_41 <X> T_33_23.lc_trk_g0_1
 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 369)  (1734 369)  routing T_33_23.span4_horz_41 <X> T_33_23.lc_trk_g0_1
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 375)  (1739 375)  routing T_33_23.span4_horz_37 <X> T_33_23.span4_vert_b_2
 (5 8)  (1731 376)  (1731 376)  routing T_33_23.span4_vert_b_1 <X> T_33_23.lc_trk_g1_1
 (7 8)  (1733 376)  (1733 376)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (1734 377)  (1734 377)  routing T_33_23.span4_vert_b_1 <X> T_33_23.lc_trk_g1_1
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_1 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 354)  (12 354)  routing T_0_22.span4_vert_b_11 <X> T_0_22.lc_trk_g0_3
 (7 2)  (10 354)  (10 354)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 354)  (9 354)  routing T_0_22.span4_vert_b_11 <X> T_0_22.lc_trk_g0_3
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (5 4)  (12 356)  (12 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 356)  (9 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g0_3 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 362)  (12 362)  routing T_0_22.span4_vert_b_11 <X> T_0_22.lc_trk_g1_3
 (7 10)  (10 362)  (10 362)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 362)  (9 362)  routing T_0_22.span4_vert_b_11 <X> T_0_22.lc_trk_g1_3
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_3 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (10 11)  (7 363)  (7 363)  routing T_0_22.lc_trk_g1_3 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0


LogicTile_10_22

 (3 5)  (495 357)  (495 357)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_h_r_0


LogicTile_12_22

 (2 8)  (602 360)  (602 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_22

 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9


LogicTile_18_22

 (14 2)  (942 354)  (942 354)  routing T_18_22.sp4_v_t_1 <X> T_18_22.lc_trk_g0_4
 (9 3)  (937 355)  (937 355)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_v_t_36
 (10 3)  (938 355)  (938 355)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_v_t_36
 (14 3)  (942 355)  (942 355)  routing T_18_22.sp4_v_t_1 <X> T_18_22.lc_trk_g0_4
 (16 3)  (944 355)  (944 355)  routing T_18_22.sp4_v_t_1 <X> T_18_22.lc_trk_g0_4
 (17 3)  (945 355)  (945 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (3 6)  (931 358)  (931 358)  routing T_18_22.sp12_v_b_0 <X> T_18_22.sp12_v_t_23
 (16 6)  (944 358)  (944 358)  routing T_18_22.sp4_v_b_5 <X> T_18_22.lc_trk_g1_5
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (946 358)  (946 358)  routing T_18_22.sp4_v_b_5 <X> T_18_22.lc_trk_g1_5
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 358)  (958 358)  routing T_18_22.lc_trk_g0_4 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (38 6)  (966 358)  (966 358)  LC_3 Logic Functioning bit
 (41 6)  (969 358)  (969 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (52 6)  (980 358)  (980 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (943 359)  (943 359)  routing T_18_22.bot_op_4 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (38 7)  (966 359)  (966 359)  LC_3 Logic Functioning bit
 (40 7)  (968 359)  (968 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (2 8)  (930 360)  (930 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (934 360)  (934 360)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_v_b_6
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (46 8)  (974 360)  (974 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (39 9)  (967 361)  (967 361)  LC_4 Logic Functioning bit
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (946 365)  (946 365)  routing T_18_22.sp4_r_v_b_41 <X> T_18_22.lc_trk_g3_1
 (16 15)  (944 367)  (944 367)  routing T_18_22.sp12_v_b_12 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_22

 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (31 4)  (1013 356)  (1013 356)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (48 4)  (1030 356)  (1030 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (1008 357)  (1008 357)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 357)  (1009 357)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 357)  (1010 357)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 357)  (1013 357)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (38 5)  (1020 357)  (1020 357)  LC_2 Logic Functioning bit
 (22 9)  (1004 361)  (1004 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 361)  (1005 361)  routing T_19_22.sp4_v_b_42 <X> T_19_22.lc_trk_g2_2
 (24 9)  (1006 361)  (1006 361)  routing T_19_22.sp4_v_b_42 <X> T_19_22.lc_trk_g2_2
 (22 10)  (1004 362)  (1004 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 362)  (1005 362)  routing T_19_22.sp4_v_b_47 <X> T_19_22.lc_trk_g2_7
 (24 10)  (1006 362)  (1006 362)  routing T_19_22.sp4_v_b_47 <X> T_19_22.lc_trk_g2_7
 (0 12)  (982 364)  (982 364)  routing T_19_22.glb_netwk_2 <X> T_19_22.glb2local_3
 (1 12)  (983 364)  (983 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (21 12)  (1003 364)  (1003 364)  routing T_19_22.sp12_v_t_0 <X> T_19_22.lc_trk_g3_3
 (22 12)  (1004 364)  (1004 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1006 364)  (1006 364)  routing T_19_22.sp12_v_t_0 <X> T_19_22.lc_trk_g3_3
 (27 12)  (1009 364)  (1009 364)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 364)  (1010 364)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 364)  (1012 364)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 364)  (1013 364)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 364)  (1015 364)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (21 13)  (1003 365)  (1003 365)  routing T_19_22.sp12_v_t_0 <X> T_19_22.lc_trk_g3_3
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 365)  (1010 365)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (37 13)  (1019 365)  (1019 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (39 13)  (1021 365)  (1021 365)  LC_6 Logic Functioning bit
 (46 13)  (1028 365)  (1028 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 15)  (996 367)  (996 367)  routing T_19_22.sp4_r_v_b_44 <X> T_19_22.lc_trk_g3_4
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_20_22

 (16 2)  (1052 354)  (1052 354)  routing T_20_22.sp4_v_b_13 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1054 354)  (1054 354)  routing T_20_22.sp4_v_b_13 <X> T_20_22.lc_trk_g0_5
 (5 3)  (1041 355)  (1041 355)  routing T_20_22.sp4_h_l_37 <X> T_20_22.sp4_v_t_37
 (18 3)  (1054 355)  (1054 355)  routing T_20_22.sp4_v_b_13 <X> T_20_22.lc_trk_g0_5
 (11 6)  (1047 358)  (1047 358)  routing T_20_22.sp4_v_b_2 <X> T_20_22.sp4_v_t_40
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1062 358)  (1062 358)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 358)  (1069 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (53 6)  (1089 358)  (1089 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (1048 359)  (1048 359)  routing T_20_22.sp4_v_b_2 <X> T_20_22.sp4_v_t_40
 (18 7)  (1054 359)  (1054 359)  routing T_20_22.sp4_r_v_b_29 <X> T_20_22.lc_trk_g1_5
 (26 7)  (1062 359)  (1062 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 359)  (1063 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1059 361)  (1059 361)  routing T_20_22.sp12_v_b_18 <X> T_20_22.lc_trk_g2_2
 (25 9)  (1061 361)  (1061 361)  routing T_20_22.sp12_v_b_18 <X> T_20_22.lc_trk_g2_2
 (14 11)  (1050 363)  (1050 363)  routing T_20_22.sp4_r_v_b_36 <X> T_20_22.lc_trk_g2_4
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 14)  (1062 366)  (1062 366)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 366)  (1064 366)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 366)  (1067 366)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 366)  (1070 366)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (37 14)  (1073 366)  (1073 366)  LC_7 Logic Functioning bit
 (38 14)  (1074 366)  (1074 366)  LC_7 Logic Functioning bit
 (39 14)  (1075 366)  (1075 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (47 14)  (1083 366)  (1083 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (8 15)  (1044 367)  (1044 367)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_v_t_47
 (10 15)  (1046 367)  (1046 367)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_v_t_47
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 367)  (1061 367)  routing T_20_22.sp4_r_v_b_46 <X> T_20_22.lc_trk_g3_6
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (38 15)  (1074 367)  (1074 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (4 4)  (1094 356)  (1094 356)  routing T_21_22.sp4_h_l_44 <X> T_21_22.sp4_v_b_3
 (6 4)  (1096 356)  (1096 356)  routing T_21_22.sp4_h_l_44 <X> T_21_22.sp4_v_b_3
 (5 5)  (1095 357)  (1095 357)  routing T_21_22.sp4_h_l_44 <X> T_21_22.sp4_v_b_3


LogicTile_26_22

 (2 10)  (1350 362)  (1350 362)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_22

 (10 3)  (1520 355)  (1520 355)  routing T_29_22.sp4_h_l_45 <X> T_29_22.sp4_v_t_36


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_3_21

 (8 11)  (134 347)  (134 347)  routing T_3_21.sp4_h_r_7 <X> T_3_21.sp4_v_t_42
 (9 11)  (135 347)  (135 347)  routing T_3_21.sp4_h_r_7 <X> T_3_21.sp4_v_t_42


LogicTile_4_21

 (2 4)  (182 340)  (182 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_7 <X> T_4_21.sp4_h_l_42


RAM_Tile_8_21

 (8 10)  (404 346)  (404 346)  routing T_8_21.sp4_h_r_11 <X> T_8_21.sp4_h_l_42
 (10 10)  (406 346)  (406 346)  routing T_8_21.sp4_h_r_11 <X> T_8_21.sp4_h_l_42


LogicTile_10_21

 (3 2)  (495 338)  (495 338)  routing T_10_21.sp12_h_r_0 <X> T_10_21.sp12_h_l_23
 (3 3)  (495 339)  (495 339)  routing T_10_21.sp12_h_r_0 <X> T_10_21.sp12_h_l_23


LogicTile_11_21

 (8 3)  (554 339)  (554 339)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_36
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_36
 (6 8)  (552 344)  (552 344)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_6


LogicTile_12_21

 (19 13)  (619 349)  (619 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (12 14)  (612 350)  (612 350)  routing T_12_21.sp4_h_r_8 <X> T_12_21.sp4_h_l_46
 (13 15)  (613 351)  (613 351)  routing T_12_21.sp4_h_r_8 <X> T_12_21.sp4_h_l_46


LogicTile_14_21

 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (47 1)  (755 337)  (755 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 344)  (736 344)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (47 8)  (755 344)  (755 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 345)  (738 345)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp12_v_b_19 <X> T_14_21.lc_trk_g3_3
 (14 13)  (722 349)  (722 349)  routing T_14_21.sp12_v_b_16 <X> T_14_21.lc_trk_g3_0
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp12_v_b_16 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (729 349)  (729 349)  routing T_14_21.sp12_v_b_19 <X> T_14_21.lc_trk_g3_3
 (25 14)  (733 350)  (733 350)  routing T_14_21.sp12_v_b_6 <X> T_14_21.lc_trk_g3_6
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (732 351)  (732 351)  routing T_14_21.sp12_v_b_6 <X> T_14_21.lc_trk_g3_6
 (25 15)  (733 351)  (733 351)  routing T_14_21.sp12_v_b_6 <X> T_14_21.lc_trk_g3_6


LogicTile_16_21

 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_18_21

 (0 0)  (928 336)  (928 336)  Negative Clock bit

 (6 0)  (934 336)  (934 336)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_v_b_0
 (5 1)  (933 337)  (933 337)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_v_b_0
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (942 338)  (942 338)  routing T_18_21.wire_logic_cluster/lc_4/out <X> T_18_21.lc_trk_g0_4
 (0 3)  (928 339)  (928 339)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (3 6)  (931 342)  (931 342)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (14 6)  (942 342)  (942 342)  routing T_18_21.sp4_v_t_1 <X> T_18_21.lc_trk_g1_4
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (14 7)  (942 343)  (942 343)  routing T_18_21.sp4_v_t_1 <X> T_18_21.lc_trk_g1_4
 (16 7)  (944 343)  (944 343)  routing T_18_21.sp4_v_t_1 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 343)  (951 343)  routing T_18_21.sp4_v_b_22 <X> T_18_21.lc_trk_g1_6
 (24 7)  (952 343)  (952 343)  routing T_18_21.sp4_v_b_22 <X> T_18_21.lc_trk_g1_6
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 344)  (963 344)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.input_2_4
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (42 8)  (970 344)  (970 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (44 9)  (972 345)  (972 345)  LC_4 Logic Functioning bit
 (14 11)  (942 347)  (942 347)  routing T_18_21.sp4_r_v_b_36 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (3 12)  (931 348)  (931 348)  routing T_18_21.sp12_v_t_22 <X> T_18_21.sp12_h_r_1
 (0 14)  (928 350)  (928 350)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r


LogicTile_19_21

 (0 0)  (982 336)  (982 336)  Negative Clock bit

 (31 0)  (1013 336)  (1013 336)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 336)  (1018 336)  LC_0 Logic Functioning bit
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (45 0)  (1027 336)  (1027 336)  LC_0 Logic Functioning bit
 (52 0)  (1034 336)  (1034 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (38 1)  (1020 337)  (1020 337)  LC_0 Logic Functioning bit
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 339)  (982 339)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (14 3)  (996 339)  (996 339)  routing T_19_21.sp4_r_v_b_28 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 339)  (1005 339)  routing T_19_21.sp4_v_b_22 <X> T_19_21.lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.sp4_v_b_22 <X> T_19_21.lc_trk_g0_6
 (0 4)  (982 340)  (982 340)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (1 4)  (983 340)  (983 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 341)  (982 341)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (1 5)  (983 341)  (983 341)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (8 7)  (990 343)  (990 343)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_v_t_41
 (10 7)  (992 343)  (992 343)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_v_t_41
 (16 10)  (998 346)  (998 346)  routing T_19_21.sp4_v_t_16 <X> T_19_21.lc_trk_g2_5
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1000 346)  (1000 346)  routing T_19_21.sp4_v_t_16 <X> T_19_21.lc_trk_g2_5
 (14 12)  (996 348)  (996 348)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g3_0
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g3_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (45 12)  (1027 348)  (1027 348)  LC_6 Logic Functioning bit
 (52 12)  (1034 348)  (1034 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (987 349)  (987 349)  routing T_19_21.sp4_h_r_9 <X> T_19_21.sp4_v_b_9
 (14 13)  (996 349)  (996 349)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g3_0
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g3_3
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (1013 350)  (1013 350)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (52 14)  (1034 350)  (1034 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (983 351)  (983 351)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (9 15)  (991 351)  (991 351)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_v_t_47
 (10 15)  (992 351)  (992 351)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_v_t_47
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 351)  (1018 351)  LC_7 Logic Functioning bit
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_v_t_23 <X> T_20_21.sp12_v_b_0
 (11 0)  (1047 336)  (1047 336)  routing T_20_21.sp4_v_t_43 <X> T_20_21.sp4_v_b_2
 (13 0)  (1049 336)  (1049 336)  routing T_20_21.sp4_v_t_43 <X> T_20_21.sp4_v_b_2
 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (52 0)  (1088 336)  (1088 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 337)  (1064 337)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (40 1)  (1076 337)  (1076 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 338)  (1060 338)  routing T_20_21.bot_op_7 <X> T_20_21.lc_trk_g0_7
 (15 4)  (1051 340)  (1051 340)  routing T_20_21.bot_op_1 <X> T_20_21.lc_trk_g1_1
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (16 5)  (1052 341)  (1052 341)  routing T_20_21.sp12_h_r_8 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (4 6)  (1040 342)  (1040 342)  routing T_20_21.sp4_v_b_3 <X> T_20_21.sp4_v_t_38
 (27 8)  (1063 344)  (1063 344)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (41 8)  (1077 344)  (1077 344)  LC_4 Logic Functioning bit
 (43 8)  (1079 344)  (1079 344)  LC_4 Logic Functioning bit
 (47 8)  (1083 344)  (1083 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (6 9)  (1042 345)  (1042 345)  routing T_20_21.sp4_h_l_43 <X> T_20_21.sp4_h_r_6
 (9 9)  (1045 345)  (1045 345)  routing T_20_21.sp4_v_t_46 <X> T_20_21.sp4_v_b_7
 (10 9)  (1046 345)  (1046 345)  routing T_20_21.sp4_v_t_46 <X> T_20_21.sp4_v_b_7
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (41 9)  (1077 345)  (1077 345)  LC_4 Logic Functioning bit
 (43 9)  (1079 345)  (1079 345)  LC_4 Logic Functioning bit
 (5 10)  (1041 346)  (1041 346)  routing T_20_21.sp4_v_b_6 <X> T_20_21.sp4_h_l_43
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (11 12)  (1047 348)  (1047 348)  routing T_20_21.sp4_h_r_6 <X> T_20_21.sp4_v_b_11
 (14 12)  (1050 348)  (1050 348)  routing T_20_21.sp4_v_b_24 <X> T_20_21.lc_trk_g3_0
 (16 13)  (1052 349)  (1052 349)  routing T_20_21.sp4_v_b_24 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (4 14)  (1040 350)  (1040 350)  routing T_20_21.sp4_h_r_9 <X> T_20_21.sp4_v_t_44
 (5 15)  (1041 351)  (1041 351)  routing T_20_21.sp4_h_r_9 <X> T_20_21.sp4_v_t_44


LogicTile_21_21

 (9 5)  (1099 341)  (1099 341)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_v_b_4
 (10 5)  (1100 341)  (1100 341)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_v_b_4
 (2 8)  (1092 344)  (1092 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 12)  (1094 348)  (1094 348)  routing T_21_21.sp4_v_t_36 <X> T_21_21.sp4_v_b_9
 (6 12)  (1096 348)  (1096 348)  routing T_21_21.sp4_v_t_36 <X> T_21_21.sp4_v_b_9


LogicTile_22_21

 (3 2)  (1147 338)  (1147 338)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23
 (3 3)  (1147 339)  (1147 339)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23
 (19 10)  (1163 346)  (1163 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (6 12)  (1150 348)  (1150 348)  routing T_22_21.sp4_h_r_4 <X> T_22_21.sp4_v_b_9


LogicTile_23_21

 (4 15)  (1202 351)  (1202 351)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_h_l_44
 (6 15)  (1204 351)  (1204 351)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_h_l_44


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (19 13)  (1271 349)  (1271 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_21

 (3 2)  (1309 338)  (1309 338)  routing T_25_21.sp12_v_t_23 <X> T_25_21.sp12_h_l_23


LogicTile_26_21

 (3 1)  (1351 337)  (1351 337)  routing T_26_21.sp12_h_l_23 <X> T_26_21.sp12_v_b_0
 (2 4)  (1350 340)  (1350 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 6)  (1356 342)  (1356 342)  routing T_26_21.sp4_h_r_8 <X> T_26_21.sp4_h_l_41
 (10 6)  (1358 342)  (1358 342)  routing T_26_21.sp4_h_r_8 <X> T_26_21.sp4_h_l_41


LogicTile_29_21

 (8 11)  (1518 347)  (1518 347)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_t_42


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (11 11)  (1575 347)  (1575 347)  routing T_30_21.sp4_h_r_0 <X> T_30_21.sp4_h_l_45
 (13 11)  (1577 347)  (1577 347)  routing T_30_21.sp4_h_r_0 <X> T_30_21.sp4_h_l_45
 (3 15)  (1567 351)  (1567 351)  routing T_30_21.sp12_h_l_22 <X> T_30_21.sp12_v_t_22


IO_Tile_33_21

 (1 0)  (1727 336)  (1727 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (5 8)  (1731 344)  (1731 344)  routing T_33_21.span4_vert_b_9 <X> T_33_21.lc_trk_g1_1
 (7 8)  (1733 344)  (1733 344)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 344)  (1734 344)  routing T_33_21.span4_vert_b_9 <X> T_33_21.lc_trk_g1_1
 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (1730 346)  (1730 346)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_1 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (5 11)  (1731 347)  (1731 347)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (4 5)  (13 325)  (13 325)  routing T_0_20.span12_horz_20 <X> T_0_20.lc_trk_g0_4
 (6 5)  (11 325)  (11 325)  routing T_0_20.span12_horz_20 <X> T_0_20.lc_trk_g0_4
 (7 5)  (10 325)  (10 325)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g0_4 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_2 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (5 11)  (12 331)  (12 331)  routing T_0_20.span4_horz_18 <X> T_0_20.lc_trk_g1_2
 (6 11)  (11 331)  (11 331)  routing T_0_20.span4_horz_18 <X> T_0_20.lc_trk_g1_2
 (7 11)  (10 331)  (10 331)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g1_2 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 332)  (6 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (12 12)  (5 332)  (5 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (4 13)  (13 333)  (13 333)  routing T_0_20.span12_horz_20 <X> T_0_20.lc_trk_g1_4
 (6 13)  (11 333)  (11 333)  routing T_0_20.span12_horz_20 <X> T_0_20.lc_trk_g1_4
 (7 13)  (10 333)  (10 333)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (13 13)  (4 333)  (4 333)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_b_3
 (14 13)  (3 333)  (3 333)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_b_3
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 2)  (75 322)  (75 322)  routing T_2_20.sp12_h_r_0 <X> T_2_20.sp12_h_l_23
 (3 3)  (75 323)  (75 323)  routing T_2_20.sp12_h_r_0 <X> T_2_20.sp12_h_l_23
 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_3_20

 (5 10)  (131 330)  (131 330)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_h_l_43
 (9 10)  (135 330)  (135 330)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_h_l_42
 (4 11)  (130 331)  (130 331)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_h_l_43


LogicTile_4_20

 (19 15)  (199 335)  (199 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_20

 (11 10)  (353 330)  (353 330)  routing T_7_20.sp4_h_l_38 <X> T_7_20.sp4_v_t_45


RAM_Tile_8_20

 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0


LogicTile_10_20

 (3 5)  (495 325)  (495 325)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_h_r_0
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (40 8)  (532 328)  (532 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (48 8)  (540 328)  (540 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (544 328)  (544 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (518 329)  (518 329)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (38 9)  (530 329)  (530 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_14_20

 (2 4)  (710 324)  (710 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_16_20

 (5 8)  (821 328)  (821 328)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_r_6


LogicTile_17_20

 (11 0)  (885 320)  (885 320)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_v_b_2
 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_b_1
 (9 1)  (883 321)  (883 321)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_b_1
 (10 1)  (884 321)  (884 321)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_b_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 322)  (914 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (42 2)  (916 322)  (916 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (41 3)  (915 323)  (915 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (47 3)  (921 323)  (921 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 6)  (874 326)  (874 326)  routing T_17_20.glb_netwk_7 <X> T_17_20.glb2local_0
 (1 6)  (875 326)  (875 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (874 327)  (874 327)  routing T_17_20.glb_netwk_7 <X> T_17_20.glb2local_0
 (1 7)  (875 327)  (875 327)  routing T_17_20.glb_netwk_7 <X> T_17_20.glb2local_0
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_h_l_15 <X> T_17_20.lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.sp4_h_l_15 <X> T_17_20.lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.sp4_h_l_15 <X> T_17_20.lc_trk_g2_2
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (47 10)  (921 330)  (921 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (926 330)  (926 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit


LogicTile_18_20

 (0 0)  (928 320)  (928 320)  Negative Clock bit

 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (954 322)  (954 322)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (52 2)  (980 322)  (980 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (26 3)  (954 323)  (954 323)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (0 4)  (928 324)  (928 324)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (1 4)  (929 324)  (929 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (1 5)  (929 325)  (929 325)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (51 5)  (979 325)  (979 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (2 8)  (930 328)  (930 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 329)  (953 329)  routing T_18_20.sp4_r_v_b_34 <X> T_18_20.lc_trk_g2_2
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 331)  (951 331)  routing T_18_20.sp4_h_r_30 <X> T_18_20.lc_trk_g2_6
 (24 11)  (952 331)  (952 331)  routing T_18_20.sp4_h_r_30 <X> T_18_20.lc_trk_g2_6
 (25 11)  (953 331)  (953 331)  routing T_18_20.sp4_h_r_30 <X> T_18_20.lc_trk_g2_6
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (48 11)  (976 331)  (976 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 13)  (942 333)  (942 333)  routing T_18_20.sp12_v_b_16 <X> T_18_20.lc_trk_g3_0
 (16 13)  (944 333)  (944 333)  routing T_18_20.sp12_v_b_16 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (928 334)  (928 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 334)  (943 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (0 15)  (928 335)  (928 335)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 335)  (929 335)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 335)  (953 335)  routing T_18_20.sp4_r_v_b_46 <X> T_18_20.lc_trk_g3_6


LogicTile_19_20

 (0 0)  (982 320)  (982 320)  Negative Clock bit

 (9 0)  (991 320)  (991 320)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_h_r_1
 (10 0)  (992 320)  (992 320)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_h_r_1
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (994 322)  (994 322)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_h_l_39
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 322)  (1012 322)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (53 2)  (1035 322)  (1035 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (982 323)  (982 323)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (8 3)  (990 323)  (990 323)  routing T_19_20.sp4_h_r_1 <X> T_19_20.sp4_v_t_36
 (9 3)  (991 323)  (991 323)  routing T_19_20.sp4_h_r_1 <X> T_19_20.sp4_v_t_36
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 323)  (1006 323)  routing T_19_20.bot_op_6 <X> T_19_20.lc_trk_g0_6
 (30 3)  (1012 323)  (1012 323)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (41 3)  (1023 323)  (1023 323)  LC_1 Logic Functioning bit
 (43 3)  (1025 323)  (1025 323)  LC_1 Logic Functioning bit
 (51 3)  (1033 323)  (1033 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1035 323)  (1035 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (1007 324)  (1007 324)  routing T_19_20.sp4_v_b_2 <X> T_19_20.lc_trk_g1_2
 (15 5)  (997 325)  (997 325)  routing T_19_20.bot_op_0 <X> T_19_20.lc_trk_g1_0
 (17 5)  (999 325)  (999 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1005 325)  (1005 325)  routing T_19_20.sp4_v_b_2 <X> T_19_20.lc_trk_g1_2
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 326)  (1000 326)  routing T_19_20.wire_logic_cluster/lc_5/out <X> T_19_20.lc_trk_g1_5
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 326)  (1006 326)  routing T_19_20.bot_op_7 <X> T_19_20.lc_trk_g1_7
 (11 8)  (993 328)  (993 328)  routing T_19_20.sp4_h_r_3 <X> T_19_20.sp4_v_b_8
 (25 8)  (1007 328)  (1007 328)  routing T_19_20.bnl_op_2 <X> T_19_20.lc_trk_g2_2
 (26 8)  (1008 328)  (1008 328)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 328)  (1009 328)  routing T_19_20.lc_trk_g1_0 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 328)  (1013 328)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (43 8)  (1025 328)  (1025 328)  LC_4 Logic Functioning bit
 (22 9)  (1004 329)  (1004 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 329)  (1007 329)  routing T_19_20.bnl_op_2 <X> T_19_20.lc_trk_g2_2
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 329)  (1013 329)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 329)  (1014 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1015 329)  (1015 329)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.input_2_4
 (35 9)  (1017 329)  (1017 329)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.input_2_4
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (40 9)  (1022 329)  (1022 329)  LC_4 Logic Functioning bit
 (41 9)  (1023 329)  (1023 329)  LC_4 Logic Functioning bit
 (43 9)  (1025 329)  (1025 329)  LC_4 Logic Functioning bit
 (4 10)  (986 330)  (986 330)  routing T_19_20.sp4_v_b_6 <X> T_19_20.sp4_v_t_43
 (21 10)  (1003 330)  (1003 330)  routing T_19_20.bnl_op_7 <X> T_19_20.lc_trk_g2_7
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (45 10)  (1027 330)  (1027 330)  LC_5 Logic Functioning bit
 (50 10)  (1032 330)  (1032 330)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1034 330)  (1034 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (13 11)  (995 331)  (995 331)  routing T_19_20.sp4_v_b_3 <X> T_19_20.sp4_h_l_45
 (21 11)  (1003 331)  (1003 331)  routing T_19_20.bnl_op_7 <X> T_19_20.lc_trk_g2_7
 (26 11)  (1008 331)  (1008 331)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 331)  (1009 331)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (5 12)  (987 332)  (987 332)  routing T_19_20.sp4_v_b_3 <X> T_19_20.sp4_h_r_9
 (4 13)  (986 333)  (986 333)  routing T_19_20.sp4_v_b_3 <X> T_19_20.sp4_h_r_9
 (6 13)  (988 333)  (988 333)  routing T_19_20.sp4_v_b_3 <X> T_19_20.sp4_h_r_9


LogicTile_20_20

 (0 0)  (1036 320)  (1036 320)  Negative Clock bit

 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (37 0)  (1073 320)  (1073 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (45 0)  (1081 320)  (1081 320)  LC_0 Logic Functioning bit
 (52 0)  (1088 320)  (1088 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (1067 321)  (1067 321)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_7 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_7 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 322)  (1050 322)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (38 2)  (1074 322)  (1074 322)  LC_1 Logic Functioning bit
 (41 2)  (1077 322)  (1077 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (45 2)  (1081 322)  (1081 322)  LC_1 Logic Functioning bit
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_7 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 323)  (1050 323)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (15 3)  (1051 323)  (1051 323)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (16 3)  (1052 323)  (1052 323)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (1063 323)  (1063 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (40 3)  (1076 323)  (1076 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (0 4)  (1036 324)  (1036 324)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 324)  (1037 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (52 4)  (1088 324)  (1088 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1036 325)  (1036 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 325)  (1037 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (21 5)  (1057 325)  (1057 325)  routing T_20_20.sp4_r_v_b_27 <X> T_20_20.lc_trk_g1_3
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 326)  (1059 326)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g1_7
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 326)  (1069 326)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (45 6)  (1081 326)  (1081 326)  LC_3 Logic Functioning bit
 (52 6)  (1088 326)  (1088 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (1057 327)  (1057 327)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g1_7
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (38 7)  (1074 327)  (1074 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (25 10)  (1061 330)  (1061 330)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (45 10)  (1081 330)  (1081 330)  LC_5 Logic Functioning bit
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 331)  (1059 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (24 11)  (1060 331)  (1060 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (25 11)  (1061 331)  (1061 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (31 11)  (1067 331)  (1067 331)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (51 11)  (1087 331)  (1087 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.sp4_v_t_22 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_v_t_22 <X> T_20_20.lc_trk_g3_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 332)  (1070 332)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 332)  (1072 332)  LC_6 Logic Functioning bit
 (37 12)  (1073 332)  (1073 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (39 12)  (1075 332)  (1075 332)  LC_6 Logic Functioning bit
 (45 12)  (1081 332)  (1081 332)  LC_6 Logic Functioning bit
 (52 12)  (1088 332)  (1088 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (1050 333)  (1050 333)  routing T_20_20.sp4_r_v_b_40 <X> T_20_20.lc_trk_g3_0
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1057 333)  (1057 333)  routing T_20_20.sp4_v_t_22 <X> T_20_20.lc_trk_g3_3
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1059 333)  (1059 333)  routing T_20_20.sp4_v_b_42 <X> T_20_20.lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.sp4_v_b_42 <X> T_20_20.lc_trk_g3_2
 (36 13)  (1072 333)  (1072 333)  LC_6 Logic Functioning bit
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (38 13)  (1074 333)  (1074 333)  LC_6 Logic Functioning bit
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 334)  (1070 334)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (39 14)  (1075 334)  (1075 334)  LC_7 Logic Functioning bit
 (45 14)  (1081 334)  (1081 334)  LC_7 Logic Functioning bit
 (1 15)  (1037 335)  (1037 335)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (19 15)  (1055 335)  (1055 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (31 15)  (1067 335)  (1067 335)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit


LogicTile_21_20

 (4 4)  (1094 324)  (1094 324)  routing T_21_20.sp4_h_l_44 <X> T_21_20.sp4_v_b_3
 (6 4)  (1096 324)  (1096 324)  routing T_21_20.sp4_h_l_44 <X> T_21_20.sp4_v_b_3
 (5 5)  (1095 325)  (1095 325)  routing T_21_20.sp4_h_l_44 <X> T_21_20.sp4_v_b_3
 (12 14)  (1102 334)  (1102 334)  routing T_21_20.sp4_v_t_40 <X> T_21_20.sp4_h_l_46
 (11 15)  (1101 335)  (1101 335)  routing T_21_20.sp4_v_t_40 <X> T_21_20.sp4_h_l_46
 (13 15)  (1103 335)  (1103 335)  routing T_21_20.sp4_v_t_40 <X> T_21_20.sp4_h_l_46


LogicTile_22_20

 (3 6)  (1147 326)  (1147 326)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_t_23
 (3 7)  (1147 327)  (1147 327)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_t_23


LogicTile_27_20

 (2 14)  (1404 334)  (1404 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_20

 (9 0)  (1573 320)  (1573 320)  routing T_30_20.sp4_h_l_47 <X> T_30_20.sp4_h_r_1
 (10 0)  (1574 320)  (1574 320)  routing T_30_20.sp4_h_l_47 <X> T_30_20.sp4_h_r_1
 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 321)  (1739 321)  routing T_33_20.span4_horz_25 <X> T_33_20.span4_vert_b_0
 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_19

 (3 6)  (549 310)  (549 310)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_v_t_23


LogicTile_15_19

 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_v_t_23
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_h_r_6
 (4 9)  (766 313)  (766 313)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_h_r_6
 (6 9)  (768 313)  (768 313)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_h_r_6


LogicTile_16_19

 (11 6)  (827 310)  (827 310)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_v_t_40
 (12 7)  (828 311)  (828 311)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_v_t_40
 (12 8)  (828 312)  (828 312)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (11 9)  (827 313)  (827 313)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (13 9)  (829 313)  (829 313)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (13 12)  (829 316)  (829 316)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_11


LogicTile_17_19

 (8 0)  (882 304)  (882 304)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_h_r_1
 (9 0)  (883 304)  (883 304)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_h_r_1
 (10 0)  (884 304)  (884 304)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_h_r_1
 (14 2)  (888 306)  (888 306)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g0_4
 (14 3)  (888 307)  (888 307)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g0_4
 (16 3)  (890 307)  (890 307)  routing T_17_19.sp4_v_t_1 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp4_r_v_b_24 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 6)  (895 310)  (895 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 310)  (897 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.lc_trk_g1_7
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (47 10)  (921 314)  (921 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (8 15)  (882 319)  (882 319)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_47
 (10 15)  (884 319)  (884 319)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_47


LogicTile_18_19

 (0 0)  (928 304)  (928 304)  Negative Clock bit

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (25 0)  (953 304)  (953 304)  routing T_18_19.wire_logic_cluster/lc_2/out <X> T_18_19.lc_trk_g0_2
 (26 0)  (954 304)  (954 304)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 304)  (958 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (954 305)  (954 305)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 305)  (955 305)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_0
 (34 1)  (962 305)  (962 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_0
 (35 1)  (963 305)  (963 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_0
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (38 1)  (966 305)  (966 305)  LC_0 Logic Functioning bit
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (949 306)  (949 306)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g0_7
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g0_7
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 306)  (961 306)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (21 3)  (949 307)  (949 307)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g0_7
 (26 3)  (954 307)  (954 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (962 307)  (962 307)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (14 4)  (942 308)  (942 308)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g1_0
 (28 4)  (956 308)  (956 308)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (45 4)  (973 308)  (973 308)  LC_2 Logic Functioning bit
 (50 4)  (978 308)  (978 308)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (953 309)  (953 309)  routing T_18_19.sp4_r_v_b_26 <X> T_18_19.lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 309)  (958 309)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (51 5)  (979 309)  (979 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (943 310)  (943 310)  routing T_18_19.sp4_h_r_5 <X> T_18_19.lc_trk_g1_5
 (16 6)  (944 310)  (944 310)  routing T_18_19.sp4_h_r_5 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (18 7)  (946 311)  (946 311)  routing T_18_19.sp4_h_r_5 <X> T_18_19.lc_trk_g1_5
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (0 8)  (928 312)  (928 312)  routing T_18_19.glb_netwk_2 <X> T_18_19.glb2local_1
 (1 8)  (929 312)  (929 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (14 8)  (942 312)  (942 312)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 312)  (951 312)  routing T_18_19.sp4_v_t_30 <X> T_18_19.lc_trk_g2_3
 (24 8)  (952 312)  (952 312)  routing T_18_19.sp4_v_t_30 <X> T_18_19.lc_trk_g2_3
 (25 8)  (953 312)  (953 312)  routing T_18_19.rgt_op_2 <X> T_18_19.lc_trk_g2_2
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (46 8)  (974 312)  (974 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (975 312)  (975 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (978 312)  (978 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 312)  (979 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (943 313)  (943 313)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (16 9)  (944 313)  (944 313)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 313)  (952 313)  routing T_18_19.rgt_op_2 <X> T_18_19.lc_trk_g2_2
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (48 9)  (976 313)  (976 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 12)  (942 316)  (942 316)  routing T_18_19.rgt_op_0 <X> T_18_19.lc_trk_g3_0
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (15 13)  (943 317)  (943 317)  routing T_18_19.rgt_op_0 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (949 317)  (949 317)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (14 14)  (942 318)  (942 318)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g3_4
 (21 14)  (949 318)  (949 318)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 318)  (956 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 318)  (958 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 318)  (959 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 318)  (962 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (38 14)  (966 318)  (966 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (45 14)  (973 318)  (973 318)  LC_7 Logic Functioning bit
 (50 14)  (978 318)  (978 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 318)  (979 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (0 0)  (982 304)  (982 304)  Negative Clock bit

 (14 0)  (996 304)  (996 304)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g0_0
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 304)  (1017 304)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.input_2_0
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (46 0)  (1028 304)  (1028 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (999 305)  (999 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1008 305)  (1008 305)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 305)  (1013 305)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.input_2_0
 (43 1)  (1025 305)  (1025 305)  LC_0 Logic Functioning bit
 (51 1)  (1033 305)  (1033 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 306)  (1003 306)  routing T_19_19.lft_op_7 <X> T_19_19.lc_trk_g0_7
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.lft_op_7 <X> T_19_19.lc_trk_g0_7
 (25 2)  (1007 306)  (1007 306)  routing T_19_19.sp4_v_b_6 <X> T_19_19.lc_trk_g0_6
 (26 2)  (1008 306)  (1008 306)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 306)  (1013 306)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (37 2)  (1019 306)  (1019 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (40 2)  (1022 306)  (1022 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (42 2)  (1024 306)  (1024 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1005 307)  (1005 307)  routing T_19_19.sp4_v_b_6 <X> T_19_19.lc_trk_g0_6
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 307)  (1018 307)  LC_1 Logic Functioning bit
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (14 4)  (996 308)  (996 308)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g1_0
 (26 4)  (1008 308)  (1008 308)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 308)  (1010 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 308)  (1016 308)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (45 4)  (1027 308)  (1027 308)  LC_2 Logic Functioning bit
 (50 4)  (1032 308)  (1032 308)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (1033 308)  (1033 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (9 5)  (991 309)  (991 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (10 5)  (992 309)  (992 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (0 6)  (982 310)  (982 310)  routing T_19_19.glb_netwk_2 <X> T_19_19.glb2local_0
 (1 6)  (983 310)  (983 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (3 6)  (985 310)  (985 310)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_v_t_23
 (14 6)  (996 310)  (996 310)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g1_4
 (15 6)  (997 310)  (997 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (16 6)  (998 310)  (998 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1003 310)  (1003 310)  routing T_19_19.sp4_v_b_15 <X> T_19_19.lc_trk_g1_7
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 310)  (1005 310)  routing T_19_19.sp4_v_b_15 <X> T_19_19.lc_trk_g1_7
 (3 7)  (985 311)  (985 311)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_v_t_23
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1003 311)  (1003 311)  routing T_19_19.sp4_v_b_15 <X> T_19_19.lc_trk_g1_7
 (4 8)  (986 312)  (986 312)  routing T_19_19.sp4_h_l_43 <X> T_19_19.sp4_v_b_6
 (15 8)  (997 312)  (997 312)  routing T_19_19.sp4_v_t_28 <X> T_19_19.lc_trk_g2_1
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp4_v_t_28 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 312)  (1017 312)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.input_2_4
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (5 9)  (987 313)  (987 313)  routing T_19_19.sp4_h_l_43 <X> T_19_19.sp4_v_b_6
 (8 9)  (990 313)  (990 313)  routing T_19_19.sp4_h_r_7 <X> T_19_19.sp4_v_b_7
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1016 313)  (1016 313)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.input_2_4
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (40 9)  (1022 313)  (1022 313)  LC_4 Logic Functioning bit
 (42 9)  (1024 313)  (1024 313)  LC_4 Logic Functioning bit
 (13 12)  (995 316)  (995 316)  routing T_19_19.sp4_v_t_46 <X> T_19_19.sp4_v_b_11
 (16 12)  (998 316)  (998 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (25 12)  (1007 316)  (1007 316)  routing T_19_19.wire_logic_cluster/lc_2/out <X> T_19_19.lc_trk_g3_2
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 316)  (1012 316)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (18 13)  (1000 317)  (1000 317)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (41 13)  (1023 317)  (1023 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (40 14)  (1022 318)  (1022 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (42 14)  (1024 318)  (1024 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (50 14)  (1032 318)  (1032 318)  Cascade bit: LH_LC07_inmux02_5

 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (40 15)  (1022 319)  (1022 319)  LC_7 Logic Functioning bit
 (41 15)  (1023 319)  (1023 319)  LC_7 Logic Functioning bit
 (42 15)  (1024 319)  (1024 319)  LC_7 Logic Functioning bit
 (43 15)  (1025 319)  (1025 319)  LC_7 Logic Functioning bit
 (47 15)  (1029 319)  (1029 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (1030 319)  (1030 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_19

 (0 0)  (1036 304)  (1036 304)  Negative Clock bit

 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_7 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_7 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 307)  (1036 307)  routing T_20_19.glb_netwk_7 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (5 3)  (1041 307)  (1041 307)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_v_t_37
 (0 4)  (1036 308)  (1036 308)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 308)  (1038 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (1047 308)  (1047 308)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_b_5
 (13 4)  (1049 308)  (1049 308)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_b_5
 (31 4)  (1067 308)  (1067 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (39 4)  (1075 308)  (1075 308)  LC_2 Logic Functioning bit
 (45 4)  (1081 308)  (1081 308)  LC_2 Logic Functioning bit
 (0 5)  (1036 309)  (1036 309)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 309)  (1037 309)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 309)  (1048 309)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_b_5
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (16 6)  (1052 310)  (1052 310)  routing T_20_19.sp4_v_b_5 <X> T_20_19.lc_trk_g1_5
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1054 310)  (1054 310)  routing T_20_19.sp4_v_b_5 <X> T_20_19.lc_trk_g1_5
 (10 7)  (1046 311)  (1046 311)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_t_41
 (26 8)  (1062 312)  (1062 312)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (41 8)  (1077 312)  (1077 312)  LC_4 Logic Functioning bit
 (43 8)  (1079 312)  (1079 312)  LC_4 Logic Functioning bit
 (45 8)  (1081 312)  (1081 312)  LC_4 Logic Functioning bit
 (11 9)  (1047 313)  (1047 313)  routing T_20_19.sp4_h_l_45 <X> T_20_19.sp4_h_r_8
 (26 9)  (1062 313)  (1062 313)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 313)  (1064 313)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (40 9)  (1076 313)  (1076 313)  LC_4 Logic Functioning bit
 (42 9)  (1078 313)  (1078 313)  LC_4 Logic Functioning bit
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (39 10)  (1075 314)  (1075 314)  LC_5 Logic Functioning bit
 (45 10)  (1081 314)  (1081 314)  LC_5 Logic Functioning bit
 (51 10)  (1087 314)  (1087 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1058 315)  (1058 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (21 12)  (1057 316)  (1057 316)  routing T_20_19.sp4_v_t_22 <X> T_20_19.lc_trk_g3_3
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 316)  (1059 316)  routing T_20_19.sp4_v_t_22 <X> T_20_19.lc_trk_g3_3
 (21 13)  (1057 317)  (1057 317)  routing T_20_19.sp4_v_t_22 <X> T_20_19.lc_trk_g3_3
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 318)  (1057 318)  routing T_20_19.sp4_v_t_18 <X> T_20_19.lc_trk_g3_7
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1059 318)  (1059 318)  routing T_20_19.sp4_v_t_18 <X> T_20_19.lc_trk_g3_7
 (0 15)  (1036 319)  (1036 319)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 319)  (1037 319)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 319)  (1050 319)  routing T_20_19.sp4_r_v_b_44 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_21_19

 (15 2)  (1105 306)  (1105 306)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (16 2)  (1106 306)  (1106 306)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (18 3)  (1108 307)  (1108 307)  routing T_21_19.sp4_h_r_21 <X> T_21_19.lc_trk_g0_5
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1108 313)  (1108 313)  routing T_21_19.sp4_r_v_b_33 <X> T_21_19.lc_trk_g2_1
 (6 10)  (1096 314)  (1096 314)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_t_43
 (26 12)  (1116 316)  (1116 316)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 316)  (1118 316)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (47 12)  (1137 316)  (1137 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1116 317)  (1116 317)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 317)  (1117 317)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 317)  (1126 317)  LC_6 Logic Functioning bit
 (38 13)  (1128 317)  (1128 317)  LC_6 Logic Functioning bit
 (22 14)  (1112 318)  (1112 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1111 319)  (1111 319)  routing T_21_19.sp4_r_v_b_47 <X> T_21_19.lc_trk_g3_7


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23


LogicTile_27_19

 (2 14)  (1404 318)  (1404 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_19

 (2 12)  (1512 316)  (1512 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_19

 (9 0)  (1573 304)  (1573 304)  routing T_30_19.sp4_h_l_47 <X> T_30_19.sp4_h_r_1
 (10 0)  (1574 304)  (1574 304)  routing T_30_19.sp4_h_l_47 <X> T_30_19.sp4_h_r_1


LogicTile_31_19

 (3 5)  (1621 309)  (1621 309)  routing T_31_19.sp12_h_l_23 <X> T_31_19.sp12_h_r_0
 (3 7)  (1621 311)  (1621 311)  routing T_31_19.sp12_h_l_23 <X> T_31_19.sp12_v_t_23


LogicTile_32_19

 (8 8)  (1680 312)  (1680 312)  routing T_32_19.sp4_h_l_46 <X> T_32_19.sp4_h_r_7
 (10 8)  (1682 312)  (1682 312)  routing T_32_19.sp4_h_l_46 <X> T_32_19.sp4_h_r_7


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 305)  (1739 305)  routing T_33_19.span4_horz_25 <X> T_33_19.span4_vert_b_0
 (11 2)  (1737 306)  (1737 306)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_t_13
 (12 2)  (1738 306)  (1738 306)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_t_13
 (14 3)  (1740 307)  (1740 307)  routing T_33_19.span4_vert_t_13 <X> T_33_19.span4_vert_b_1
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 314)  (1731 314)  routing T_33_19.span12_horz_3 <X> T_33_19.lc_trk_g1_3
 (7 10)  (1733 314)  (1733 314)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (1734 314)  (1734 314)  routing T_33_19.span12_horz_3 <X> T_33_19.lc_trk_g1_3
 (11 10)  (1737 314)  (1737 314)  routing T_33_19.lc_trk_g1_3 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (8 11)  (1734 315)  (1734 315)  routing T_33_19.span12_horz_3 <X> T_33_19.lc_trk_g1_3
 (10 11)  (1736 315)  (1736 315)  routing T_33_19.lc_trk_g1_3 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (4 14)  (1730 318)  (1730 318)  routing T_33_19.span4_vert_b_14 <X> T_33_19.lc_trk_g1_6
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit
 (5 15)  (1731 319)  (1731 319)  routing T_33_19.span4_vert_b_14 <X> T_33_19.lc_trk_g1_6
 (7 15)  (1733 319)  (1733 319)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 290)  (12 290)  routing T_0_18.span4_vert_b_11 <X> T_0_18.lc_trk_g0_3
 (7 2)  (10 290)  (10 290)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 290)  (9 290)  routing T_0_18.span4_vert_b_11 <X> T_0_18.lc_trk_g0_3
 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_6 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (10 5)  (7 293)  (7 293)  routing T_0_18.lc_trk_g0_3 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g0_6 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 294)  (13 294)  routing T_0_18.span4_horz_14 <X> T_0_18.lc_trk_g0_6
 (4 7)  (13 295)  (13 295)  routing T_0_18.span4_horz_14 <X> T_0_18.lc_trk_g0_6
 (6 7)  (11 295)  (11 295)  routing T_0_18.span4_horz_14 <X> T_0_18.lc_trk_g0_6
 (7 7)  (10 295)  (10 295)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_14 lc_trk_g0_6
 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 297)  (13 297)  routing T_0_18.span4_horz_24 <X> T_0_18.lc_trk_g1_0
 (5 9)  (12 297)  (12 297)  routing T_0_18.span4_horz_24 <X> T_0_18.lc_trk_g1_0
 (6 9)  (11 297)  (11 297)  routing T_0_18.span4_horz_24 <X> T_0_18.lc_trk_g1_0
 (7 9)  (10 297)  (10 297)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 298)  (12 298)  routing T_0_18.span4_vert_b_11 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 298)  (9 298)  routing T_0_18.span4_vert_b_11 <X> T_0_18.lc_trk_g1_3
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_0 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (10 11)  (7 299)  (7 299)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 1)  (75 289)  (75 289)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_v_b_0
 (5 2)  (77 290)  (77 290)  routing T_2_18.sp4_h_r_9 <X> T_2_18.sp4_h_l_37
 (4 3)  (76 291)  (76 291)  routing T_2_18.sp4_h_r_9 <X> T_2_18.sp4_h_l_37


LogicTile_3_18

 (3 6)  (129 294)  (129 294)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23
 (3 7)  (129 295)  (129 295)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23
 (6 7)  (132 295)  (132 295)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_h_l_38


LogicTile_4_18

 (19 15)  (199 303)  (199 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_18

 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0
 (6 15)  (294 303)  (294 303)  routing T_6_18.sp4_h_r_9 <X> T_6_18.sp4_h_l_44


RAM_Tile_8_18

 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_h_l_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_h_r_0
 (5 14)  (497 302)  (497 302)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_h_l_44
 (4 15)  (496 303)  (496 303)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_h_l_44


LogicTile_12_18

 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0


LogicTile_14_18

 (3 3)  (711 291)  (711 291)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_h_l_23
 (4 11)  (712 299)  (712 299)  routing T_14_18.sp4_v_b_1 <X> T_14_18.sp4_h_l_43
 (11 12)  (719 300)  (719 300)  routing T_14_18.sp4_h_r_6 <X> T_14_18.sp4_v_b_11


LogicTile_15_18

 (19 0)  (781 288)  (781 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 2)  (765 290)  (765 290)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_h_l_23
 (3 3)  (765 291)  (765 291)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_h_l_23
 (9 3)  (771 291)  (771 291)  routing T_15_18.sp4_v_b_1 <X> T_15_18.sp4_v_t_36
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_v_b_5


LogicTile_16_18

 (2 0)  (818 288)  (818 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 12)  (818 300)  (818 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_18_18

 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 288)  (956 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (46 0)  (974 288)  (974 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 289)  (965 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (14 3)  (942 291)  (942 291)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (12 4)  (940 292)  (940 292)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_r_5
 (3 6)  (931 294)  (931 294)  routing T_18_18.sp12_v_b_0 <X> T_18_18.sp12_v_t_23
 (14 7)  (942 295)  (942 295)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g1_4
 (15 7)  (943 295)  (943 295)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 295)  (953 295)  routing T_18_18.sp4_r_v_b_30 <X> T_18_18.lc_trk_g1_6
 (2 8)  (930 296)  (930 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (47 8)  (975 296)  (975 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 297)  (958 297)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (5 10)  (933 298)  (933 298)  routing T_18_18.sp4_v_t_43 <X> T_18_18.sp4_h_l_43
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 298)  (951 298)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (6 11)  (934 299)  (934 299)  routing T_18_18.sp4_v_t_43 <X> T_18_18.sp4_h_l_43
 (21 11)  (949 299)  (949 299)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g2_7
 (14 12)  (942 300)  (942 300)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g3_0
 (14 13)  (942 301)  (942 301)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g3_0
 (15 13)  (943 301)  (943 301)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g3_0
 (16 13)  (944 301)  (944 301)  routing T_18_18.sp4_h_r_40 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_19_18

 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 288)  (1012 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (47 0)  (1029 288)  (1029 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 289)  (1005 289)  routing T_19_18.sp4_v_b_18 <X> T_19_18.lc_trk_g0_2
 (24 1)  (1006 289)  (1006 289)  routing T_19_18.sp4_v_b_18 <X> T_19_18.lc_trk_g0_2
 (26 1)  (1008 289)  (1008 289)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 289)  (1012 289)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (39 1)  (1021 289)  (1021 289)  LC_0 Logic Functioning bit
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (16 8)  (998 296)  (998 296)  routing T_19_18.sp4_v_b_33 <X> T_19_18.lc_trk_g2_1
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 296)  (1000 296)  routing T_19_18.sp4_v_b_33 <X> T_19_18.lc_trk_g2_1
 (18 9)  (1000 297)  (1000 297)  routing T_19_18.sp4_v_b_33 <X> T_19_18.lc_trk_g2_1
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.sp4_v_b_30 <X> T_19_18.lc_trk_g3_6
 (12 15)  (994 303)  (994 303)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_t_46
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 303)  (1005 303)  routing T_19_18.sp4_v_b_30 <X> T_19_18.lc_trk_g3_6


LogicTile_20_18

 (14 3)  (1050 291)  (1050 291)  routing T_20_18.top_op_4 <X> T_20_18.lc_trk_g0_4
 (15 3)  (1051 291)  (1051 291)  routing T_20_18.top_op_4 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1057 293)  (1057 293)  routing T_20_18.sp4_r_v_b_27 <X> T_20_18.lc_trk_g1_3
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1060 293)  (1060 293)  routing T_20_18.top_op_2 <X> T_20_18.lc_trk_g1_2
 (25 5)  (1061 293)  (1061 293)  routing T_20_18.top_op_2 <X> T_20_18.lc_trk_g1_2
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (15 10)  (1051 298)  (1051 298)  routing T_20_18.sp4_h_l_16 <X> T_20_18.lc_trk_g2_5
 (16 10)  (1052 298)  (1052 298)  routing T_20_18.sp4_h_l_16 <X> T_20_18.lc_trk_g2_5
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (47 10)  (1083 298)  (1083 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (15 11)  (1051 299)  (1051 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1054 299)  (1054 299)  routing T_20_18.sp4_h_l_16 <X> T_20_18.lc_trk_g2_5
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 299)  (1072 299)  LC_5 Logic Functioning bit
 (38 11)  (1074 299)  (1074 299)  LC_5 Logic Functioning bit
 (26 12)  (1062 300)  (1062 300)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 300)  (1063 300)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (28 13)  (1064 301)  (1064 301)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 301)  (1072 301)  LC_6 Logic Functioning bit
 (38 13)  (1074 301)  (1074 301)  LC_6 Logic Functioning bit
 (40 13)  (1076 301)  (1076 301)  LC_6 Logic Functioning bit
 (42 13)  (1078 301)  (1078 301)  LC_6 Logic Functioning bit
 (52 13)  (1088 301)  (1088 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_21_18

 (12 8)  (1102 296)  (1102 296)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_h_r_8
 (13 9)  (1103 297)  (1103 297)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_h_r_8
 (5 15)  (1095 303)  (1095 303)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_t_44


LogicTile_24_18

 (3 6)  (1255 294)  (1255 294)  routing T_24_18.sp12_v_b_0 <X> T_24_18.sp12_v_t_23


RAM_Tile_25_18

 (8 4)  (1314 292)  (1314 292)  routing T_25_18.sp4_h_l_45 <X> T_25_18.sp4_h_r_4
 (10 4)  (1316 292)  (1316 292)  routing T_25_18.sp4_h_l_45 <X> T_25_18.sp4_h_r_4


LogicTile_26_18

 (19 2)  (1367 290)  (1367 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 6)  (1350 294)  (1350 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_18

 (4 1)  (1514 289)  (1514 289)  routing T_29_18.sp4_h_l_41 <X> T_29_18.sp4_h_r_0
 (6 1)  (1516 289)  (1516 289)  routing T_29_18.sp4_h_l_41 <X> T_29_18.sp4_h_r_0
 (6 9)  (1516 297)  (1516 297)  routing T_29_18.sp4_h_l_43 <X> T_29_18.sp4_h_r_6


LogicTile_30_18

 (3 1)  (1567 289)  (1567 289)  routing T_30_18.sp12_h_l_23 <X> T_30_18.sp12_v_b_0


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0

 (12 6)  (1738 294)  (1738 294)  routing T_33_18.span4_horz_37 <X> T_33_18.span4_vert_t_14
 (13 13)  (1739 301)  (1739 301)  routing T_33_18.span4_horz_43 <X> T_33_18.span4_vert_b_3


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (10 11)  (7 283)  (7 283)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (5 14)  (12 286)  (12 286)  routing T_0_17.span4_vert_b_15 <X> T_0_17.lc_trk_g1_7
 (7 14)  (10 286)  (10 286)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 286)  (9 286)  routing T_0_17.span4_vert_b_15 <X> T_0_17.lc_trk_g1_7
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_16_17

 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (837 275)  (837 275)  routing T_16_17.sp4_r_v_b_31 <X> T_16_17.lc_trk_g0_7
 (3 4)  (819 276)  (819 276)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_r_0
 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_r_0
 (0 6)  (816 278)  (816 278)  routing T_16_17.glb_netwk_2 <X> T_16_17.glb2local_0
 (1 6)  (817 278)  (817 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 7)  (830 279)  (830 279)  routing T_16_17.sp12_h_r_20 <X> T_16_17.lc_trk_g1_4
 (16 7)  (832 279)  (832 279)  routing T_16_17.sp12_h_r_20 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (2 8)  (818 280)  (818 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (47 10)  (863 282)  (863 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (867 282)  (867 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (868 282)  (868 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (21 12)  (837 284)  (837 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (47 12)  (863 284)  (863 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit


LogicTile_19_17

 (11 2)  (993 274)  (993 274)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_t_39
 (8 3)  (990 275)  (990 275)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_v_t_36


LogicTile_20_17

 (6 6)  (1042 278)  (1042 278)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_v_t_38
 (5 7)  (1041 279)  (1041 279)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_v_t_38


LogicTile_22_17

 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23
 (2 8)  (1146 280)  (1146 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_17

 (3 6)  (1255 278)  (1255 278)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_v_t_23


RAM_Tile_25_17

 (6 13)  (1312 285)  (1312 285)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_h_r_9


LogicTile_26_17

 (2 14)  (1350 286)  (1350 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_17

 (5 0)  (1515 272)  (1515 272)  routing T_29_17.sp4_h_l_44 <X> T_29_17.sp4_h_r_0
 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_h_l_44 <X> T_29_17.sp4_h_r_0
 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6
 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (4 4)  (1730 276)  (1730 276)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g0_4
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_4 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (5 5)  (1731 277)  (1731 277)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g0_4
 (7 5)  (1733 277)  (1733 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (6 0)  (11 256)  (11 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (8 1)  (9 257)  (9 257)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (5 2)  (12 258)  (12 258)  routing T_0_16.span4_horz_19 <X> T_0_16.lc_trk_g0_3
 (6 2)  (11 258)  (11 258)  routing T_0_16.span4_horz_19 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_3 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (10 5)  (7 261)  (7 261)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_3 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (6 10)  (11 266)  (11 266)  routing T_0_16.span4_horz_11 <X> T_0_16.lc_trk_g1_3
 (7 10)  (10 266)  (10 266)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_11 lc_trk_g1_3
 (8 10)  (9 266)  (9 266)  routing T_0_16.span4_horz_11 <X> T_0_16.lc_trk_g1_3
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (8 11)  (9 267)  (9 267)  routing T_0_16.span4_horz_11 <X> T_0_16.lc_trk_g1_3
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (14 12)  (3 268)  (3 268)  routing T_0_16.span4_vert_t_15 <X> T_0_16.span4_horz_19
 (14 13)  (3 269)  (3 269)  routing T_0_16.span4_vert_t_15 <X> T_0_16.span4_vert_b_3
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (8 11)  (134 267)  (134 267)  routing T_3_16.sp4_h_r_7 <X> T_3_16.sp4_v_t_42
 (9 11)  (135 267)  (135 267)  routing T_3_16.sp4_h_r_7 <X> T_3_16.sp4_v_t_42


LogicTile_4_16

 (2 4)  (182 260)  (182 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 14)  (185 270)  (185 270)  routing T_4_16.sp4_h_r_6 <X> T_4_16.sp4_h_l_44
 (4 15)  (184 271)  (184 271)  routing T_4_16.sp4_h_r_6 <X> T_4_16.sp4_h_l_44
 (11 15)  (191 271)  (191 271)  routing T_4_16.sp4_h_r_3 <X> T_4_16.sp4_h_l_46
 (13 15)  (193 271)  (193 271)  routing T_4_16.sp4_h_r_3 <X> T_4_16.sp4_h_l_46


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0
 (4 7)  (400 263)  (400 263)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_h_l_38
 (6 7)  (402 263)  (402 263)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_h_l_38
 (4 11)  (400 267)  (400 267)  routing T_8_16.sp4_h_r_10 <X> T_8_16.sp4_h_l_43
 (6 11)  (402 267)  (402 267)  routing T_8_16.sp4_h_r_10 <X> T_8_16.sp4_h_l_43


LogicTile_10_16

 (3 2)  (495 258)  (495 258)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23
 (3 3)  (495 259)  (495 259)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23


LogicTile_12_16

 (3 4)  (603 260)  (603 260)  routing T_12_16.sp12_v_t_23 <X> T_12_16.sp12_h_r_0
 (10 10)  (610 266)  (610 266)  routing T_12_16.sp4_v_b_2 <X> T_12_16.sp4_h_l_42
 (9 14)  (609 270)  (609 270)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_h_l_47
 (10 14)  (610 270)  (610 270)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_h_l_47


LogicTile_14_16

 (2 8)  (710 264)  (710 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_16

 (12 0)  (774 256)  (774 256)  routing T_15_16.sp4_v_b_8 <X> T_15_16.sp4_h_r_2
 (11 1)  (773 257)  (773 257)  routing T_15_16.sp4_v_b_8 <X> T_15_16.sp4_h_r_2
 (13 1)  (775 257)  (775 257)  routing T_15_16.sp4_v_b_8 <X> T_15_16.sp4_h_r_2
 (5 8)  (767 264)  (767 264)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_h_r_6
 (12 8)  (774 264)  (774 264)  routing T_15_16.sp4_v_b_8 <X> T_15_16.sp4_h_r_8
 (6 9)  (768 265)  (768 265)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_h_r_6
 (11 9)  (773 265)  (773 265)  routing T_15_16.sp4_v_b_8 <X> T_15_16.sp4_h_r_8


LogicTile_16_16

 (2 0)  (818 256)  (818 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 6)  (819 262)  (819 262)  routing T_16_16.sp12_v_b_0 <X> T_16_16.sp12_v_t_23
 (8 10)  (824 266)  (824 266)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_42
 (9 10)  (825 266)  (825 266)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_42


LogicTile_17_16

 (13 0)  (887 256)  (887 256)  routing T_17_16.sp4_v_t_39 <X> T_17_16.sp4_v_b_2
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (6 4)  (880 260)  (880 260)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_3


LogicTile_18_16

 (14 7)  (942 263)  (942 263)  routing T_18_16.sp12_h_r_20 <X> T_18_16.lc_trk_g1_4
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp12_h_r_20 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 8)  (955 264)  (955 264)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 264)  (956 264)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 264)  (958 264)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 264)  (959 264)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (41 8)  (969 264)  (969 264)  LC_4 Logic Functioning bit
 (43 8)  (971 264)  (971 264)  LC_4 Logic Functioning bit
 (52 8)  (980 264)  (980 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 265)  (955 265)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 265)  (956 265)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 265)  (958 265)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (21 12)  (949 268)  (949 268)  routing T_18_16.sp4_h_r_43 <X> T_18_16.lc_trk_g3_3
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 268)  (951 268)  routing T_18_16.sp4_h_r_43 <X> T_18_16.lc_trk_g3_3
 (24 12)  (952 268)  (952 268)  routing T_18_16.sp4_h_r_43 <X> T_18_16.lc_trk_g3_3
 (21 13)  (949 269)  (949 269)  routing T_18_16.sp4_h_r_43 <X> T_18_16.lc_trk_g3_3
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 271)  (953 271)  routing T_18_16.sp4_r_v_b_46 <X> T_18_16.lc_trk_g3_6


LogicTile_19_16

 (4 0)  (986 256)  (986 256)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_b_0
 (6 0)  (988 256)  (988 256)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_b_0
 (5 1)  (987 257)  (987 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_b_0
 (10 3)  (992 259)  (992 259)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_v_t_36
 (12 3)  (994 259)  (994 259)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_t_39
 (5 11)  (987 267)  (987 267)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_v_t_43
 (5 12)  (987 268)  (987 268)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_9
 (11 12)  (993 268)  (993 268)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_v_b_11
 (13 12)  (995 268)  (995 268)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_v_b_11
 (4 13)  (986 269)  (986 269)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_9
 (12 13)  (994 269)  (994 269)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_v_b_11
 (4 14)  (986 270)  (986 270)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_44
 (6 14)  (988 270)  (988 270)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_44
 (5 15)  (987 271)  (987 271)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_44


LogicTile_20_16

 (19 0)  (1055 256)  (1055 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (14 3)  (1050 259)  (1050 259)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (15 3)  (1051 259)  (1051 259)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp4_h_l_9 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (14 4)  (1050 260)  (1050 260)  routing T_20_16.sp12_h_r_0 <X> T_20_16.lc_trk_g1_0
 (14 5)  (1050 261)  (1050 261)  routing T_20_16.sp12_h_r_0 <X> T_20_16.lc_trk_g1_0
 (15 5)  (1051 261)  (1051 261)  routing T_20_16.sp12_h_r_0 <X> T_20_16.lc_trk_g1_0
 (17 5)  (1053 261)  (1053 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 268)  (1070 268)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 268)  (1072 268)  LC_6 Logic Functioning bit
 (38 12)  (1074 268)  (1074 268)  LC_6 Logic Functioning bit
 (48 12)  (1084 268)  (1084 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 269)  (1061 269)  routing T_20_16.sp4_r_v_b_42 <X> T_20_16.lc_trk_g3_2
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 269)  (1072 269)  LC_6 Logic Functioning bit
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (38 13)  (1074 269)  (1074 269)  LC_6 Logic Functioning bit
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (19 15)  (1055 271)  (1055 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_16

 (3 3)  (1567 259)  (1567 259)  routing T_30_16.sp12_v_b_0 <X> T_30_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (5 4)  (1731 260)  (1731 260)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g0_5
 (7 4)  (1733 260)  (1733 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 260)  (1734 260)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g0_5
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g0_5 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 10)  (1731 266)  (1731 266)  routing T_33_16.span4_vert_b_11 <X> T_33_16.lc_trk_g1_3
 (7 10)  (1733 266)  (1733 266)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 266)  (1734 266)  routing T_33_16.span4_vert_b_11 <X> T_33_16.lc_trk_g1_3
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (13 3)  (4 243)  (4 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (14 3)  (3 243)  (3 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (10 10)  (190 250)  (190 250)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_l_42
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_15

 (19 2)  (619 242)  (619 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_14_15

 (3 0)  (711 240)  (711 240)  routing T_14_15.sp12_v_t_23 <X> T_14_15.sp12_v_b_0
 (16 0)  (724 240)  (724 240)  routing T_14_15.sp4_v_b_9 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.sp4_v_b_9 <X> T_14_15.lc_trk_g0_1
 (18 1)  (726 241)  (726 241)  routing T_14_15.sp4_v_b_9 <X> T_14_15.lc_trk_g0_1
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 241)  (731 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (25 1)  (733 241)  (733 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (14 2)  (722 242)  (722 242)  routing T_14_15.sp12_h_l_3 <X> T_14_15.lc_trk_g0_4
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (46 2)  (754 242)  (754 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (756 242)  (756 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (760 242)  (760 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (761 242)  (761 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (14 3)  (722 243)  (722 243)  routing T_14_15.sp12_h_l_3 <X> T_14_15.lc_trk_g0_4
 (15 3)  (723 243)  (723 243)  routing T_14_15.sp12_h_l_3 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (50 4)  (758 244)  (758 244)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (51 5)  (759 245)  (759 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 251)  (731 251)  routing T_14_15.sp4_v_b_46 <X> T_14_15.lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.sp4_v_b_46 <X> T_14_15.lc_trk_g2_6
 (14 15)  (722 255)  (722 255)  routing T_14_15.sp12_v_b_20 <X> T_14_15.lc_trk_g3_4
 (16 15)  (724 255)  (724 255)  routing T_14_15.sp12_v_b_20 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_17_15

 (8 9)  (882 249)  (882 249)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_b_7
 (9 9)  (883 249)  (883 249)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_b_7
 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_t_42


LogicTile_18_15

 (12 2)  (940 242)  (940 242)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_l_39
 (11 3)  (939 243)  (939 243)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_l_39
 (13 3)  (941 243)  (941 243)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_l_39
 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (3 7)  (931 247)  (931 247)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23


LogicTile_19_15

 (8 9)  (990 249)  (990 249)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_v_b_7
 (10 9)  (992 249)  (992 249)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_v_b_7


LogicTile_21_15

 (5 0)  (1095 240)  (1095 240)  routing T_21_15.sp4_v_t_37 <X> T_21_15.sp4_h_r_0
 (8 11)  (1098 251)  (1098 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (9 11)  (1099 251)  (1099 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (10 11)  (1100 251)  (1100 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42


LogicTile_22_15

 (3 4)  (1147 244)  (1147 244)  routing T_22_15.sp12_v_b_0 <X> T_22_15.sp12_h_r_0
 (3 5)  (1147 245)  (1147 245)  routing T_22_15.sp12_v_b_0 <X> T_22_15.sp12_h_r_0
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_15

 (3 2)  (1255 242)  (1255 242)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23
 (3 3)  (1255 243)  (1255 243)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23


RAM_Tile_25_15

 (11 9)  (1317 249)  (1317 249)  routing T_25_15.sp4_h_l_37 <X> T_25_15.sp4_h_r_8
 (13 9)  (1319 249)  (1319 249)  routing T_25_15.sp4_h_l_37 <X> T_25_15.sp4_h_r_8


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (10 8)  (1358 248)  (1358 248)  routing T_26_15.sp4_v_t_39 <X> T_26_15.sp4_h_r_7


LogicTile_29_15

 (11 9)  (1521 249)  (1521 249)  routing T_29_15.sp4_h_l_45 <X> T_29_15.sp4_h_r_8


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (4 5)  (1568 245)  (1568 245)  routing T_30_15.sp4_h_l_42 <X> T_30_15.sp4_h_r_3
 (6 5)  (1570 245)  (1570 245)  routing T_30_15.sp4_h_l_42 <X> T_30_15.sp4_h_r_3


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 241)  (1740 241)  routing T_33_15.span4_vert_t_12 <X> T_33_15.span4_vert_b_0
 (5 2)  (1731 242)  (1731 242)  routing T_33_15.span4_horz_27 <X> T_33_15.lc_trk_g0_3
 (6 2)  (1732 242)  (1732 242)  routing T_33_15.span4_horz_27 <X> T_33_15.lc_trk_g0_3
 (7 2)  (1733 242)  (1733 242)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 243)  (1734 243)  routing T_33_15.span4_horz_27 <X> T_33_15.lc_trk_g0_3
 (11 3)  (1737 243)  (1737 243)  routing T_33_15.span4_vert_t_13 <X> T_33_15.span4_horz_31
 (13 3)  (1739 243)  (1739 243)  routing T_33_15.span4_horz_31 <X> T_33_15.span4_vert_b_1
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_5 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g1_5 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (10 5)  (1736 245)  (1736 245)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 246)  (1731 246)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (6 6)  (1732 246)  (1732 246)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (7 6)  (1733 246)  (1733 246)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 247)  (1734 247)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 250)  (1737 250)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (10 11)  (1736 251)  (1736 251)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_3 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 252)  (1731 252)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g1_5
 (6 12)  (1732 252)  (1732 252)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g1_5
 (7 12)  (1733 252)  (1733 252)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
 (8 12)  (1734 252)  (1734 252)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g1_5
 (8 13)  (1734 253)  (1734 253)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g1_5
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (5 14)  (1731 254)  (1731 254)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g1_7
 (6 14)  (1732 254)  (1732 254)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g1_7
 (7 14)  (1733 254)  (1733 254)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit
 (8 15)  (1734 255)  (1734 255)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g1_7


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_4_14

 (19 2)  (199 226)  (199 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_15_14

 (8 3)  (770 227)  (770 227)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_v_t_36
 (9 3)  (771 227)  (771 227)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_v_t_36
 (13 4)  (775 228)  (775 228)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_v_b_5


LogicTile_16_14

 (19 13)  (835 237)  (835 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23
 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23


LogicTile_28_14

 (3 3)  (1459 227)  (1459 227)  routing T_28_14.sp12_v_b_0 <X> T_28_14.sp12_h_l_23


LogicTile_30_14

 (3 6)  (1567 230)  (1567 230)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_v_t_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 234)  (1736 234)  routing T_33_14.lc_trk_g1_5 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_5 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 236)  (1731 236)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g1_5
 (7 12)  (1733 236)  (1733 236)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (1730 237)  (1730 237)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g1_4
 (5 13)  (1731 237)  (1731 237)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g1_4
 (7 13)  (1733 237)  (1733 237)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (1734 237)  (1734 237)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g1_5
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


LogicTile_7_13

 (3 8)  (345 216)  (345 216)  routing T_7_13.sp12_h_r_1 <X> T_7_13.sp12_v_b_1
 (3 9)  (345 217)  (345 217)  routing T_7_13.sp12_h_r_1 <X> T_7_13.sp12_v_b_1


LogicTile_11_13

 (2 4)  (548 212)  (548 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_13

 (3 6)  (711 214)  (711 214)  routing T_14_13.sp12_v_b_0 <X> T_14_13.sp12_v_t_23
 (8 9)  (716 217)  (716 217)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_7
 (9 9)  (717 217)  (717 217)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_7


LogicTile_17_13

 (3 8)  (877 216)  (877 216)  routing T_17_13.sp12_v_t_22 <X> T_17_13.sp12_v_b_1


LogicTile_19_13

 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 208)  (1012 208)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (47 0)  (1029 208)  (1029 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1008 209)  (1008 209)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 209)  (1009 209)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 209)  (1010 209)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 209)  (1019 209)  LC_0 Logic Functioning bit
 (39 1)  (1021 209)  (1021 209)  LC_0 Logic Functioning bit
 (15 8)  (997 216)  (997 216)  routing T_19_13.sp4_v_t_28 <X> T_19_13.lc_trk_g2_1
 (16 8)  (998 216)  (998 216)  routing T_19_13.sp4_v_t_28 <X> T_19_13.lc_trk_g2_1
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1008 216)  (1008 216)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 216)  (1010 216)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 216)  (1015 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 216)  (1016 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 216)  (1018 216)  LC_4 Logic Functioning bit
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (41 8)  (1023 216)  (1023 216)  LC_4 Logic Functioning bit
 (43 8)  (1025 216)  (1025 216)  LC_4 Logic Functioning bit
 (52 8)  (1034 216)  (1034 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 217)  (1010 217)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 217)  (1019 217)  LC_4 Logic Functioning bit
 (39 9)  (1021 217)  (1021 217)  LC_4 Logic Functioning bit
 (3 10)  (985 218)  (985 218)  routing T_19_13.sp12_v_t_22 <X> T_19_13.sp12_h_l_22
 (16 10)  (998 218)  (998 218)  routing T_19_13.sp4_v_b_37 <X> T_19_13.lc_trk_g2_5
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1000 218)  (1000 218)  routing T_19_13.sp4_v_b_37 <X> T_19_13.lc_trk_g2_5
 (18 11)  (1000 219)  (1000 219)  routing T_19_13.sp4_v_b_37 <X> T_19_13.lc_trk_g2_5
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1005 219)  (1005 219)  routing T_19_13.sp4_v_b_46 <X> T_19_13.lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.sp4_v_b_46 <X> T_19_13.lc_trk_g2_6
 (21 14)  (1003 222)  (1003 222)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g3_7
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 222)  (1005 222)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g3_7
 (15 15)  (997 223)  (997 223)  routing T_19_13.sp4_v_t_33 <X> T_19_13.lc_trk_g3_4
 (16 15)  (998 223)  (998 223)  routing T_19_13.sp4_v_t_33 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_20_13

 (3 6)  (1039 214)  (1039 214)  routing T_20_13.sp12_v_b_0 <X> T_20_13.sp12_v_t_23


LogicTile_27_13

 (3 1)  (1405 209)  (1405 209)  routing T_27_13.sp12_h_l_23 <X> T_27_13.sp12_v_b_0


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 215)  (1740 215)  routing T_33_13.span4_vert_t_14 <X> T_33_13.span4_vert_b_2


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (4 4)  (13 196)  (13 196)  routing T_0_12.span12_horz_4 <X> T_0_12.lc_trk_g0_4
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 196)  (6 196)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span12_horz_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span12_horz_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 204)  (13 204)  routing T_0_12.span12_horz_4 <X> T_0_12.lc_trk_g1_4
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (4 13)  (13 205)  (13 205)  routing T_0_12.span12_horz_4 <X> T_0_12.lc_trk_g1_4
 (5 13)  (12 205)  (12 205)  routing T_0_12.span12_horz_4 <X> T_0_12.lc_trk_g1_4
 (7 13)  (10 205)  (10 205)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (14 13)  (3 205)  (3 205)  routing T_0_12.span4_vert_t_15 <X> T_0_12.span4_vert_b_3
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (3 2)  (495 194)  (495 194)  routing T_10_12.sp12_v_t_23 <X> T_10_12.sp12_h_l_23


LogicTile_14_12

 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (726 199)  (726 199)  routing T_14_12.sp4_r_v_b_29 <X> T_14_12.lc_trk_g1_5
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (52 8)  (760 200)  (760 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (735 201)  (735 201)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 201)  (738 201)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 201)  (745 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (729 202)  (729 202)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 202)  (731 202)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (18 11)  (726 203)  (726 203)  routing T_14_12.sp4_r_v_b_37 <X> T_14_12.lc_trk_g2_5
 (21 11)  (729 203)  (729 203)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g3_7
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (47 14)  (755 206)  (755 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (729 207)  (729 207)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g3_7
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (11 10)  (773 202)  (773 202)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_v_t_45
 (12 11)  (774 203)  (774 203)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_v_t_45


LogicTile_16_12

 (2 8)  (818 200)  (818 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (818 204)  (818 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_12

 (11 4)  (885 196)  (885 196)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_5
 (12 5)  (886 197)  (886 197)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_5
 (11 12)  (885 204)  (885 204)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_v_b_11
 (13 12)  (887 204)  (887 204)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_v_b_11


LogicTile_19_12

 (10 7)  (992 199)  (992 199)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_v_t_41
 (5 15)  (987 207)  (987 207)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_t_44


LogicTile_22_12

 (2 14)  (1146 206)  (1146 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_12

 (4 9)  (1310 201)  (1310 201)  routing T_25_12.sp4_h_l_47 <X> T_25_12.sp4_h_r_6
 (6 9)  (1312 201)  (1312 201)  routing T_25_12.sp4_h_l_47 <X> T_25_12.sp4_h_r_6


LogicTile_29_12

 (4 8)  (1514 200)  (1514 200)  routing T_29_12.sp4_h_l_43 <X> T_29_12.sp4_v_b_6
 (5 9)  (1515 201)  (1515 201)  routing T_29_12.sp4_h_l_43 <X> T_29_12.sp4_v_b_6


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (10 4)  (7 180)  (7 180)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 182)  (12 182)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g0_7
 (7 6)  (10 182)  (10 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 183)  (9 183)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g0_7
 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 186)  (7 186)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (10 11)  (7 187)  (7 187)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 188)  (12 188)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g1_5
 (7 12)  (10 188)  (10 188)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 189)  (9 189)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g1_5
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


RAM_Tile_8_11

 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_11

 (5 12)  (497 188)  (497 188)  routing T_10_11.sp4_v_b_3 <X> T_10_11.sp4_h_r_9
 (4 13)  (496 189)  (496 189)  routing T_10_11.sp4_v_b_3 <X> T_10_11.sp4_h_r_9
 (6 13)  (498 189)  (498 189)  routing T_10_11.sp4_v_b_3 <X> T_10_11.sp4_h_r_9


LogicTile_11_11

 (5 0)  (551 176)  (551 176)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_0
 (4 1)  (550 177)  (550 177)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_0


LogicTile_14_11

 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_v_t_23
 (5 15)  (713 191)  (713 191)  routing T_14_11.sp4_h_l_44 <X> T_14_11.sp4_v_t_44


LogicTile_15_11

 (5 3)  (767 179)  (767 179)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_v_t_37


LogicTile_17_11

 (4 4)  (878 180)  (878 180)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_v_b_3
 (6 4)  (880 180)  (880 180)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_v_b_3


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 179)  (1740 179)  routing T_33_11.span4_vert_t_13 <X> T_33_11.span4_vert_b_1
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_10

 (3 4)  (291 164)  (291 164)  routing T_6_10.sp12_v_t_23 <X> T_6_10.sp12_h_r_0


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (19 4)  (727 164)  (727 164)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 8)  (710 168)  (710 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_10

 (3 8)  (819 168)  (819 168)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_v_b_1
 (3 12)  (819 172)  (819 172)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_h_r_1


LogicTile_17_10

 (4 4)  (878 164)  (878 164)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_b_3
 (6 4)  (880 164)  (880 164)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_b_3
 (5 5)  (879 165)  (879 165)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_b_3


LogicTile_18_10

 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23


LogicTile_19_10

 (19 10)  (1001 170)  (1001 170)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_20_10

 (19 10)  (1055 170)  (1055 170)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_10

 (1 3)  (1091 163)  (1091 163)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_10

 (8 13)  (1260 173)  (1260 173)  routing T_24_10.sp4_h_l_41 <X> T_24_10.sp4_v_b_10
 (9 13)  (1261 173)  (1261 173)  routing T_24_10.sp4_h_l_41 <X> T_24_10.sp4_v_b_10
 (10 13)  (1262 173)  (1262 173)  routing T_24_10.sp4_h_l_41 <X> T_24_10.sp4_v_b_10


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_30_10

 (3 2)  (1567 162)  (1567 162)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23
 (3 3)  (1567 163)  (1567 163)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_h_l_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g1_5 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_5 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 172)  (1731 172)  routing T_33_10.span4_vert_b_5 <X> T_33_10.lc_trk_g1_5
 (7 12)  (1733 172)  (1733 172)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 173)  (1734 173)  routing T_33_10.span4_vert_b_5 <X> T_33_10.lc_trk_g1_5
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (4 14)  (1730 174)  (1730 174)  routing T_33_10.span4_vert_b_14 <X> T_33_10.lc_trk_g1_6
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit
 (5 15)  (1731 175)  (1731 175)  routing T_33_10.span4_vert_b_14 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9

 (27 0)  (843 144)  (843 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 144)  (844 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 144)  (852 144)  LC_0 Logic Functioning bit
 (37 0)  (853 144)  (853 144)  LC_0 Logic Functioning bit
 (38 0)  (854 144)  (854 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (43 0)  (859 144)  (859 144)  LC_0 Logic Functioning bit
 (47 0)  (863 144)  (863 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 145)  (842 145)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 145)  (843 145)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 145)  (852 145)  LC_0 Logic Functioning bit
 (38 1)  (854 145)  (854 145)  LC_0 Logic Functioning bit
 (22 4)  (838 148)  (838 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (837 149)  (837 149)  routing T_16_9.sp4_r_v_b_27 <X> T_16_9.lc_trk_g1_3
 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23
 (17 8)  (833 152)  (833 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 10)  (842 154)  (842 154)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 154)  (843 154)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 154)  (847 154)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 154)  (849 154)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (52 10)  (868 154)  (868 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (843 155)  (843 155)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 155)  (844 155)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 155)  (846 155)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 155)  (847 155)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (37 11)  (853 155)  (853 155)  LC_5 Logic Functioning bit
 (38 11)  (854 155)  (854 155)  LC_5 Logic Functioning bit
 (39 11)  (855 155)  (855 155)  LC_5 Logic Functioning bit
 (40 11)  (856 155)  (856 155)  LC_5 Logic Functioning bit
 (42 11)  (858 155)  (858 155)  LC_5 Logic Functioning bit
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 156)  (839 156)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (14 13)  (830 157)  (830 157)  routing T_16_9.sp4_r_v_b_40 <X> T_16_9.lc_trk_g3_0
 (17 13)  (833 157)  (833 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (837 157)  (837 157)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (26 14)  (842 158)  (842 158)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 158)  (843 158)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 158)  (845 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 158)  (848 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 158)  (849 158)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 158)  (850 158)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 158)  (852 158)  LC_7 Logic Functioning bit
 (37 14)  (853 158)  (853 158)  LC_7 Logic Functioning bit
 (38 14)  (854 158)  (854 158)  LC_7 Logic Functioning bit
 (39 14)  (855 158)  (855 158)  LC_7 Logic Functioning bit
 (41 14)  (857 158)  (857 158)  LC_7 Logic Functioning bit
 (43 14)  (859 158)  (859 158)  LC_7 Logic Functioning bit
 (47 14)  (863 158)  (863 158)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (838 159)  (838 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 159)  (841 159)  routing T_16_9.sp4_r_v_b_46 <X> T_16_9.lc_trk_g3_6
 (26 15)  (842 159)  (842 159)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 159)  (843 159)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 159)  (844 159)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 159)  (845 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 159)  (846 159)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 159)  (847 159)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 159)  (853 159)  LC_7 Logic Functioning bit
 (39 15)  (855 159)  (855 159)  LC_7 Logic Functioning bit


LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9

 (2 12)  (1146 156)  (1146 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (8 8)  (1314 152)  (1314 152)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_h_r_7
 (10 8)  (1316 152)  (1316 152)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_h_r_7
 (3 13)  (1309 157)  (1309 157)  routing T_25_9.sp12_h_l_22 <X> T_25_9.sp12_h_r_1


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (8 9)  (1518 153)  (1518 153)  routing T_29_9.sp4_h_l_42 <X> T_29_9.sp4_v_b_7
 (9 9)  (1519 153)  (1519 153)  routing T_29_9.sp4_h_l_42 <X> T_29_9.sp4_v_b_7


LogicTile_30_9

 (19 8)  (1583 152)  (1583 152)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_31_9



LogicTile_32_9

 (2 6)  (1674 150)  (1674 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_19 <X> T_33_9.span4_vert_b_3
 (14 13)  (1740 157)  (1740 157)  routing T_33_9.span4_horz_19 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (12 2)  (5 130)  (5 130)  routing T_0_8.span4_horz_31 <X> T_0_8.span4_vert_t_13
 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (14 13)  (3 141)  (3 141)  routing T_0_8.span4_vert_t_15 <X> T_0_8.span4_vert_b_3


LogicTile_1_8



LogicTile_2_8

 (8 10)  (80 138)  (80 138)  routing T_2_8.sp4_h_r_11 <X> T_2_8.sp4_h_l_42
 (10 10)  (82 138)  (82 138)  routing T_2_8.sp4_h_r_11 <X> T_2_8.sp4_h_l_42


LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36


LogicTile_5_8



LogicTile_6_8

 (12 14)  (300 142)  (300 142)  routing T_6_8.sp4_h_r_8 <X> T_6_8.sp4_h_l_46
 (13 15)  (301 143)  (301 143)  routing T_6_8.sp4_h_r_8 <X> T_6_8.sp4_h_l_46


LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8

 (12 10)  (504 138)  (504 138)  routing T_10_8.sp4_v_b_8 <X> T_10_8.sp4_h_l_45


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (13 6)  (775 134)  (775 134)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_v_t_40
 (7 11)  (769 139)  (769 139)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_16_8

 (19 0)  (835 128)  (835 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_17_8



LogicTile_18_8

 (3 4)  (931 132)  (931 132)  routing T_18_8.sp12_v_t_23 <X> T_18_8.sp12_h_r_0


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8

 (2 8)  (1350 136)  (1350 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_8

 (19 4)  (1421 132)  (1421 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_8



LogicTile_29_8

 (5 0)  (1515 128)  (1515 128)  routing T_29_8.sp4_h_l_44 <X> T_29_8.sp4_h_r_0
 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_h_l_44 <X> T_29_8.sp4_h_r_0
 (4 8)  (1514 136)  (1514 136)  routing T_29_8.sp4_v_t_43 <X> T_29_8.sp4_v_b_6


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (5 0)  (185 112)  (185 112)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (6 1)  (186 113)  (186 113)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_7

 (10 5)  (298 117)  (298 117)  routing T_6_7.sp4_h_r_11 <X> T_6_7.sp4_v_b_4


LogicTile_7_7

 (21 2)  (363 114)  (363 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (22 2)  (364 114)  (364 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 114)  (366 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (21 3)  (363 115)  (363 115)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (21 4)  (363 116)  (363 116)  routing T_7_7.sp12_h_r_3 <X> T_7_7.lc_trk_g1_3
 (22 4)  (364 116)  (364 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (366 116)  (366 116)  routing T_7_7.sp12_h_r_3 <X> T_7_7.lc_trk_g1_3
 (21 5)  (363 117)  (363 117)  routing T_7_7.sp12_h_r_3 <X> T_7_7.lc_trk_g1_3
 (26 6)  (368 118)  (368 118)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (32 6)  (374 118)  (374 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 118)  (376 118)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (41 6)  (383 118)  (383 118)  LC_3 Logic Functioning bit
 (43 6)  (385 118)  (385 118)  LC_3 Logic Functioning bit
 (46 6)  (388 118)  (388 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (370 119)  (370 119)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 119)  (371 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 119)  (373 119)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (40 7)  (382 119)  (382 119)  LC_3 Logic Functioning bit
 (42 7)  (384 119)  (384 119)  LC_3 Logic Functioning bit
 (15 10)  (357 122)  (357 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (16 10)  (358 122)  (358 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (17 10)  (359 122)  (359 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 122)  (360 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (16 14)  (358 126)  (358 126)  routing T_7_7.sp12_v_t_10 <X> T_7_7.lc_trk_g3_5
 (17 14)  (359 126)  (359 126)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (368 126)  (368 126)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 126)  (369 126)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 126)  (371 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 126)  (373 126)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 126)  (374 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 126)  (375 126)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 126)  (376 126)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 126)  (378 126)  LC_7 Logic Functioning bit
 (38 14)  (380 126)  (380 126)  LC_7 Logic Functioning bit
 (26 15)  (368 127)  (368 127)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 127)  (371 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 127)  (372 127)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 127)  (378 127)  LC_7 Logic Functioning bit
 (37 15)  (379 127)  (379 127)  LC_7 Logic Functioning bit
 (38 15)  (380 127)  (380 127)  LC_7 Logic Functioning bit
 (39 15)  (381 127)  (381 127)  LC_7 Logic Functioning bit
 (40 15)  (382 127)  (382 127)  LC_7 Logic Functioning bit
 (42 15)  (384 127)  (384 127)  LC_7 Logic Functioning bit
 (46 15)  (388 127)  (388 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (390 127)  (390 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_7

 (5 7)  (497 119)  (497 119)  routing T_10_7.sp4_h_l_38 <X> T_10_7.sp4_v_t_38
 (19 8)  (511 120)  (511 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_11_7

 (3 6)  (549 118)  (549 118)  routing T_11_7.sp12_v_b_0 <X> T_11_7.sp12_v_t_23


LogicTile_12_7

 (5 13)  (605 125)  (605 125)  routing T_12_7.sp4_h_r_9 <X> T_12_7.sp4_v_b_9


LogicTile_14_7

 (9 4)  (717 116)  (717 116)  routing T_14_7.sp4_v_t_41 <X> T_14_7.sp4_h_r_4


LogicTile_15_7

 (0 0)  (762 112)  (762 112)  Negative Clock bit

 (15 1)  (777 113)  (777 113)  routing T_15_7.sp4_v_t_5 <X> T_15_7.lc_trk_g0_0
 (16 1)  (778 113)  (778 113)  routing T_15_7.sp4_v_t_5 <X> T_15_7.lc_trk_g0_0
 (17 1)  (779 113)  (779 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (762 114)  (762 114)  routing T_15_7.glb_netwk_2 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (2 2)  (764 114)  (764 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 4)  (777 116)  (777 116)  routing T_15_7.sp4_h_l_4 <X> T_15_7.lc_trk_g1_1
 (16 4)  (778 116)  (778 116)  routing T_15_7.sp4_h_l_4 <X> T_15_7.lc_trk_g1_1
 (17 4)  (779 116)  (779 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 116)  (780 116)  routing T_15_7.sp4_h_l_4 <X> T_15_7.lc_trk_g1_1
 (25 4)  (787 116)  (787 116)  routing T_15_7.sp4_h_r_10 <X> T_15_7.lc_trk_g1_2
 (14 5)  (776 117)  (776 117)  routing T_15_7.sp4_r_v_b_24 <X> T_15_7.lc_trk_g1_0
 (17 5)  (779 117)  (779 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (780 117)  (780 117)  routing T_15_7.sp4_h_l_4 <X> T_15_7.lc_trk_g1_1
 (22 5)  (784 117)  (784 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 117)  (785 117)  routing T_15_7.sp4_h_r_10 <X> T_15_7.lc_trk_g1_2
 (24 5)  (786 117)  (786 117)  routing T_15_7.sp4_h_r_10 <X> T_15_7.lc_trk_g1_2
 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23
 (16 6)  (778 118)  (778 118)  routing T_15_7.sp4_v_b_13 <X> T_15_7.lc_trk_g1_5
 (17 6)  (779 118)  (779 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 118)  (780 118)  routing T_15_7.sp4_v_b_13 <X> T_15_7.lc_trk_g1_5
 (18 7)  (780 119)  (780 119)  routing T_15_7.sp4_v_b_13 <X> T_15_7.lc_trk_g1_5
 (15 8)  (777 120)  (777 120)  routing T_15_7.sp4_v_t_28 <X> T_15_7.lc_trk_g2_1
 (16 8)  (778 120)  (778 120)  routing T_15_7.sp4_v_t_28 <X> T_15_7.lc_trk_g2_1
 (17 8)  (779 120)  (779 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (784 120)  (784 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 120)  (785 120)  routing T_15_7.sp4_h_r_27 <X> T_15_7.lc_trk_g2_3
 (24 8)  (786 120)  (786 120)  routing T_15_7.sp4_h_r_27 <X> T_15_7.lc_trk_g2_3
 (25 8)  (787 120)  (787 120)  routing T_15_7.sp4_v_b_26 <X> T_15_7.lc_trk_g2_2
 (26 8)  (788 120)  (788 120)  routing T_15_7.lc_trk_g1_5 <X> T_15_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 120)  (790 120)  routing T_15_7.lc_trk_g2_3 <X> T_15_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 120)  (791 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 120)  (794 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 120)  (795 120)  routing T_15_7.lc_trk_g2_1 <X> T_15_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 120)  (798 120)  LC_4 Logic Functioning bit
 (38 8)  (800 120)  (800 120)  LC_4 Logic Functioning bit
 (48 8)  (810 120)  (810 120)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (783 121)  (783 121)  routing T_15_7.sp4_h_r_27 <X> T_15_7.lc_trk_g2_3
 (22 9)  (784 121)  (784 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 121)  (785 121)  routing T_15_7.sp4_v_b_26 <X> T_15_7.lc_trk_g2_2
 (27 9)  (789 121)  (789 121)  routing T_15_7.lc_trk_g1_5 <X> T_15_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 121)  (791 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 121)  (792 121)  routing T_15_7.lc_trk_g2_3 <X> T_15_7.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 121)  (798 121)  LC_4 Logic Functioning bit
 (37 9)  (799 121)  (799 121)  LC_4 Logic Functioning bit
 (38 9)  (800 121)  (800 121)  LC_4 Logic Functioning bit
 (39 9)  (801 121)  (801 121)  LC_4 Logic Functioning bit
 (40 9)  (802 121)  (802 121)  LC_4 Logic Functioning bit
 (42 9)  (804 121)  (804 121)  LC_4 Logic Functioning bit
 (37 10)  (799 122)  (799 122)  LC_5 Logic Functioning bit
 (39 10)  (801 122)  (801 122)  LC_5 Logic Functioning bit
 (40 10)  (802 122)  (802 122)  LC_5 Logic Functioning bit
 (42 10)  (804 122)  (804 122)  LC_5 Logic Functioning bit
 (52 10)  (814 122)  (814 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (789 123)  (789 123)  routing T_15_7.lc_trk_g1_0 <X> T_15_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 123)  (791 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 123)  (798 123)  LC_5 Logic Functioning bit
 (38 11)  (800 123)  (800 123)  LC_5 Logic Functioning bit
 (41 11)  (803 123)  (803 123)  LC_5 Logic Functioning bit
 (43 11)  (805 123)  (805 123)  LC_5 Logic Functioning bit
 (27 12)  (789 124)  (789 124)  routing T_15_7.lc_trk_g1_0 <X> T_15_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 124)  (791 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 124)  (794 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 124)  (796 124)  routing T_15_7.lc_trk_g1_2 <X> T_15_7.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 124)  (799 124)  LC_6 Logic Functioning bit
 (39 12)  (801 124)  (801 124)  LC_6 Logic Functioning bit
 (40 12)  (802 124)  (802 124)  LC_6 Logic Functioning bit
 (41 12)  (803 124)  (803 124)  LC_6 Logic Functioning bit
 (42 12)  (804 124)  (804 124)  LC_6 Logic Functioning bit
 (43 12)  (805 124)  (805 124)  LC_6 Logic Functioning bit
 (45 12)  (807 124)  (807 124)  LC_6 Logic Functioning bit
 (29 13)  (791 125)  (791 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 125)  (793 125)  routing T_15_7.lc_trk_g1_2 <X> T_15_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 125)  (798 125)  LC_6 Logic Functioning bit
 (37 13)  (799 125)  (799 125)  LC_6 Logic Functioning bit
 (38 13)  (800 125)  (800 125)  LC_6 Logic Functioning bit
 (39 13)  (801 125)  (801 125)  LC_6 Logic Functioning bit
 (40 13)  (802 125)  (802 125)  LC_6 Logic Functioning bit
 (41 13)  (803 125)  (803 125)  LC_6 Logic Functioning bit
 (42 13)  (804 125)  (804 125)  LC_6 Logic Functioning bit
 (43 13)  (805 125)  (805 125)  LC_6 Logic Functioning bit
 (47 13)  (809 125)  (809 125)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (27 14)  (789 126)  (789 126)  routing T_15_7.lc_trk_g1_1 <X> T_15_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 126)  (791 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 126)  (794 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 126)  (795 126)  routing T_15_7.lc_trk_g2_2 <X> T_15_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 126)  (798 126)  LC_7 Logic Functioning bit
 (37 14)  (799 126)  (799 126)  LC_7 Logic Functioning bit
 (38 14)  (800 126)  (800 126)  LC_7 Logic Functioning bit
 (39 14)  (801 126)  (801 126)  LC_7 Logic Functioning bit
 (41 14)  (803 126)  (803 126)  LC_7 Logic Functioning bit
 (43 14)  (805 126)  (805 126)  LC_7 Logic Functioning bit
 (52 14)  (814 126)  (814 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (788 127)  (788 127)  routing T_15_7.lc_trk_g2_3 <X> T_15_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 127)  (790 127)  routing T_15_7.lc_trk_g2_3 <X> T_15_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 127)  (791 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 127)  (793 127)  routing T_15_7.lc_trk_g2_2 <X> T_15_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 127)  (798 127)  LC_7 Logic Functioning bit
 (38 15)  (800 127)  (800 127)  LC_7 Logic Functioning bit


LogicTile_16_7

 (8 13)  (824 125)  (824 125)  routing T_16_7.sp4_h_r_10 <X> T_16_7.sp4_v_b_10


LogicTile_17_7

 (5 6)  (879 118)  (879 118)  routing T_17_7.sp4_v_t_38 <X> T_17_7.sp4_h_l_38
 (6 7)  (880 119)  (880 119)  routing T_17_7.sp4_v_t_38 <X> T_17_7.sp4_h_l_38


LogicTile_18_7

 (3 2)  (931 114)  (931 114)  routing T_18_7.sp12_v_t_23 <X> T_18_7.sp12_h_l_23


LogicTile_19_7

 (3 5)  (985 117)  (985 117)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_h_r_0
 (8 14)  (990 126)  (990 126)  routing T_19_7.sp4_v_t_47 <X> T_19_7.sp4_h_l_47
 (9 14)  (991 126)  (991 126)  routing T_19_7.sp4_v_t_47 <X> T_19_7.sp4_h_l_47


LogicTile_20_7

 (8 14)  (1044 126)  (1044 126)  routing T_20_7.sp4_v_t_47 <X> T_20_7.sp4_h_l_47
 (9 14)  (1045 126)  (1045 126)  routing T_20_7.sp4_v_t_47 <X> T_20_7.sp4_h_l_47


LogicTile_31_7

 (3 1)  (1621 113)  (1621 113)  routing T_31_7.sp12_h_l_23 <X> T_31_7.sp12_v_b_0


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 115)  (1740 115)  routing T_33_7.span4_vert_t_13 <X> T_33_7.span4_vert_b_1
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 98)  (12 98)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g0_3
 (7 2)  (10 98)  (10 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 98)  (9 98)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g0_3
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (10 5)  (7 101)  (7 101)  routing T_0_6.lc_trk_g0_3 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 106)  (12 106)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g1_3
 (7 10)  (10 106)  (10 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 106)  (9 106)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g1_3
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (10 11)  (7 107)  (7 107)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 4)  (75 100)  (75 100)  routing T_2_6.sp12_v_t_23 <X> T_2_6.sp12_h_r_0


LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (3 6)  (603 102)  (603 102)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23
 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23
 (2 12)  (602 108)  (602 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_6

 (3 6)  (711 102)  (711 102)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_6

 (10 7)  (772 103)  (772 103)  routing T_15_6.sp4_h_l_46 <X> T_15_6.sp4_v_t_41


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (5 15)  (879 111)  (879 111)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_44


LogicTile_18_6

 (3 6)  (931 102)  (931 102)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23
 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23


LogicTile_24_6

 (3 2)  (1255 98)  (1255 98)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (3 3)  (1255 99)  (1255 99)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (3 6)  (1255 102)  (1255 102)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_v_t_23
 (3 7)  (1255 103)  (1255 103)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_v_t_23
 (4 8)  (1256 104)  (1256 104)  routing T_24_6.sp4_v_t_47 <X> T_24_6.sp4_v_b_6
 (6 8)  (1258 104)  (1258 104)  routing T_24_6.sp4_v_t_47 <X> T_24_6.sp4_v_b_6


LogicTile_26_6

 (3 2)  (1351 98)  (1351 98)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (3 3)  (1351 99)  (1351 99)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23


LogicTile_30_6

 (3 2)  (1567 98)  (1567 98)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23
 (3 3)  (1567 99)  (1567 99)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23
 (12 8)  (1576 104)  (1576 104)  routing T_30_6.sp4_v_t_45 <X> T_30_6.sp4_h_r_8


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_vert_b_10 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_vert_b_10 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 100)  (1736 100)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g0_5
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 101)  (1743 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 104)  (1730 104)  routing T_33_6.span4_horz_32 <X> T_33_6.lc_trk_g1_0
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 105)  (1731 105)  routing T_33_6.span4_horz_32 <X> T_33_6.lc_trk_g1_0
 (6 9)  (1732 105)  (1732 105)  routing T_33_6.span4_horz_32 <X> T_33_6.lc_trk_g1_0
 (7 9)  (1733 105)  (1733 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (16 9)  (1742 105)  (1742 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_0 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 109)  (1734 109)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 86)  (12 86)  routing T_0_5.span4_vert_b_15 <X> T_0_5.lc_trk_g0_7
 (7 6)  (10 86)  (10 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 86)  (9 86)  routing T_0_5.span4_vert_b_15 <X> T_0_5.lc_trk_g0_7
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (5 14)  (12 94)  (12 94)  routing T_0_5.span4_vert_b_15 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 94)  (9 94)  routing T_0_5.span4_vert_b_15 <X> T_0_5.lc_trk_g1_7
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23
 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_11_5

 (6 13)  (552 93)  (552 93)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_h_r_9


LogicTile_12_5

 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (2 8)  (710 88)  (710 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_5

 (11 2)  (773 82)  (773 82)  routing T_15_5.sp4_h_l_44 <X> T_15_5.sp4_v_t_39


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_v_b_0 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (5 15)  (879 95)  (879 95)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_t_44


LogicTile_19_5

 (3 4)  (985 84)  (985 84)  routing T_19_5.sp12_v_t_23 <X> T_19_5.sp12_h_r_0


LogicTile_20_5

 (3 6)  (1039 86)  (1039 86)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23
 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23


LogicTile_22_5

 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23


LogicTile_24_5

 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_l_23 <X> T_24_5.sp12_v_t_23


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_27_5

 (4 13)  (1406 93)  (1406 93)  routing T_27_5.sp4_v_t_41 <X> T_27_5.sp4_h_r_9


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (4 1)  (1514 81)  (1514 81)  routing T_29_5.sp4_v_t_42 <X> T_29_5.sp4_h_r_0


LogicTile_31_5

 (3 5)  (1621 85)  (1621 85)  routing T_31_5.sp12_h_l_23 <X> T_31_5.sp12_h_r_0
 (11 5)  (1629 85)  (1629 85)  routing T_31_5.sp4_h_l_44 <X> T_31_5.sp4_h_r_5
 (13 5)  (1631 85)  (1631 85)  routing T_31_5.sp4_h_l_44 <X> T_31_5.sp4_h_r_5


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_37 <X> T_33_5.span4_vert_b_2
 (5 8)  (1731 88)  (1731 88)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g1_1
 (7 8)  (1733 88)  (1733 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 88)  (1734 88)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g1_1
 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 89)  (1731 89)  routing T_33_5.span4_horz_16 <X> T_33_5.lc_trk_g1_0
 (6 9)  (1732 89)  (1732 89)  routing T_33_5.span4_horz_16 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span12_horz_3 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span12_horz_3 <X> T_33_5.lc_trk_g1_3
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_1 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span12_horz_3 <X> T_33_5.lc_trk_g1_3
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 74)  (12 74)  routing T_0_4.span4_horz_43 <X> T_0_4.lc_trk_g1_3
 (6 10)  (11 74)  (11 74)  routing T_0_4.span4_horz_43 <X> T_0_4.lc_trk_g1_3
 (7 10)  (10 74)  (10 74)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (9 74)  (9 74)  routing T_0_4.span4_horz_43 <X> T_0_4.lc_trk_g1_3
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_3 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (8 11)  (9 75)  (9 75)  routing T_0_4.span4_horz_43 <X> T_0_4.lc_trk_g1_3
 (10 11)  (7 75)  (7 75)  routing T_0_4.lc_trk_g1_3 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 13)  (6 77)  (6 77)  routing T_0_4.span4_vert_t_15 <X> T_0_4.span4_horz_43
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


LogicTile_7_4

 (6 8)  (348 72)  (348 72)  routing T_7_4.sp4_v_t_38 <X> T_7_4.sp4_v_b_6
 (5 9)  (347 73)  (347 73)  routing T_7_4.sp4_v_t_38 <X> T_7_4.sp4_v_b_6


RAM_Tile_8_4

 (2 8)  (398 72)  (398 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_4

 (3 6)  (495 70)  (495 70)  routing T_10_4.sp12_h_r_0 <X> T_10_4.sp12_v_t_23
 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_r_0 <X> T_10_4.sp12_v_t_23


LogicTile_11_4

 (5 0)  (551 64)  (551 64)  routing T_11_4.sp4_h_l_44 <X> T_11_4.sp4_h_r_0
 (4 1)  (550 65)  (550 65)  routing T_11_4.sp4_h_l_44 <X> T_11_4.sp4_h_r_0


LogicTile_12_4

 (2 4)  (602 68)  (602 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_4

 (3 4)  (711 68)  (711 68)  routing T_14_4.sp12_v_t_23 <X> T_14_4.sp12_h_r_0


LogicTile_15_4

 (6 2)  (768 66)  (768 66)  routing T_15_4.sp4_h_l_42 <X> T_15_4.sp4_v_t_37
 (11 6)  (773 70)  (773 70)  routing T_15_4.sp4_h_l_37 <X> T_15_4.sp4_v_t_40


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 6)  (819 70)  (819 70)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23
 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23


LogicTile_22_4

 (3 2)  (1147 66)  (1147 66)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_h_l_23
 (3 3)  (1147 67)  (1147 67)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_h_l_23


LogicTile_26_4

 (3 5)  (1351 69)  (1351 69)  routing T_26_4.sp12_h_l_23 <X> T_26_4.sp12_h_r_0


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (5 8)  (1515 72)  (1515 72)  routing T_29_4.sp4_v_t_43 <X> T_29_4.sp4_h_r_6


LogicTile_30_4

 (3 6)  (1567 70)  (1567 70)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (3 7)  (1567 71)  (1567 71)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23


LogicTile_31_4

 (19 2)  (1637 66)  (1637 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (10 4)  (1736 68)  (1736 68)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 72)  (1742 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 73)  (1742 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (1731 74)  (1731 74)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g1_3
 (6 10)  (1732 74)  (1732 74)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g1_3
 (7 10)  (1733 74)  (1733 74)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 74)  (1734 74)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g1_3
 (10 10)  (1736 74)  (1736 74)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 74)  (1737 74)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (8 11)  (1734 75)  (1734 75)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g1_3
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 76)  (1734 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (6 13)  (1732 77)  (1732 77)  routing T_33_4.span12_horz_12 <X> T_33_4.lc_trk_g1_4
 (7 13)  (1733 77)  (1733 77)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (4 2)  (184 50)  (184 50)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_37
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (8 9)  (296 57)  (296 57)  routing T_6_3.sp4_v_t_41 <X> T_6_3.sp4_v_b_7
 (10 9)  (298 57)  (298 57)  routing T_6_3.sp4_v_t_41 <X> T_6_3.sp4_v_b_7


LogicTile_12_3

 (4 12)  (604 60)  (604 60)  routing T_12_3.sp4_v_t_44 <X> T_12_3.sp4_v_b_9


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_16_3

 (8 1)  (824 49)  (824 49)  routing T_16_3.sp4_v_t_47 <X> T_16_3.sp4_v_b_1
 (10 1)  (826 49)  (826 49)  routing T_16_3.sp4_v_t_47 <X> T_16_3.sp4_v_b_1


LogicTile_17_3

 (19 11)  (893 59)  (893 59)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_22_3

 (3 6)  (1147 54)  (1147 54)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23
 (3 7)  (1147 55)  (1147 55)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (11 3)  (1737 51)  (1737 51)  routing T_33_3.span4_vert_t_13 <X> T_33_3.span4_horz_31
 (13 3)  (1739 51)  (1739 51)  routing T_33_3.span4_horz_31 <X> T_33_3.span4_vert_b_1
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 56)  (1742 56)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 58)  (1730 58)  routing T_33_3.span4_vert_b_10 <X> T_33_3.lc_trk_g1_2
 (10 10)  (1736 58)  (1736 58)  routing T_33_3.lc_trk_g1_7 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 58)  (1737 58)  routing T_33_3.lc_trk_g1_7 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (5 11)  (1731 59)  (1731 59)  routing T_33_3.span4_vert_b_10 <X> T_33_3.lc_trk_g1_2
 (7 11)  (1733 59)  (1733 59)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (1736 59)  (1736 59)  routing T_33_3.lc_trk_g1_7 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (5 14)  (1731 62)  (1731 62)  routing T_33_3.span4_horz_31 <X> T_33_3.lc_trk_g1_7
 (6 14)  (1732 62)  (1732 62)  routing T_33_3.span4_horz_31 <X> T_33_3.lc_trk_g1_7
 (7 14)  (1733 62)  (1733 62)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit
 (8 15)  (1734 63)  (1734 63)  routing T_33_3.span4_horz_31 <X> T_33_3.lc_trk_g1_7


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_15_2

 (3 12)  (765 44)  (765 44)  routing T_15_2.sp12_v_t_22 <X> T_15_2.sp12_h_r_1


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 12)  (819 44)  (819 44)  routing T_16_2.sp12_v_t_22 <X> T_16_2.sp12_h_r_1


LogicTile_24_2

 (6 12)  (1258 44)  (1258 44)  routing T_24_2.sp4_v_t_43 <X> T_24_2.sp4_v_b_9
 (5 13)  (1257 45)  (1257 45)  routing T_24_2.sp4_v_t_43 <X> T_24_2.sp4_v_b_9


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (2 14)  (1350 46)  (1350 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 6)  (1459 38)  (1459 38)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_v_t_23
 (3 7)  (1459 39)  (1459 39)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_v_t_23
 (3 13)  (1459 45)  (1459 45)  routing T_28_2.sp12_h_l_22 <X> T_28_2.sp12_h_r_1


LogicTile_29_2

 (4 9)  (1514 41)  (1514 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6
 (6 9)  (1516 41)  (1516 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6


LogicTile_30_2

 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (5 4)  (1731 36)  (1731 36)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (8 5)  (1734 37)  (1734 37)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g0_5
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span12_horz_9 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 42)  (1736 42)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 44)  (1731 44)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g1_5
 (7 12)  (1733 44)  (1733 44)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 45)  (1734 45)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g1_5
 (13 13)  (1739 45)  (1739 45)  routing T_33_2.span4_horz_43 <X> T_33_2.span4_vert_b_3
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 6)  (711 22)  (711 22)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_v_t_23
 (3 7)  (711 23)  (711 23)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_v_t_23


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23


LogicTile_20_1

 (3 6)  (1039 22)  (1039 22)  routing T_20_1.sp12_h_r_0 <X> T_20_1.sp12_v_t_23
 (3 7)  (1039 23)  (1039 23)  routing T_20_1.sp12_h_r_0 <X> T_20_1.sp12_v_t_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23


LogicTile_31_1

 (12 0)  (1630 16)  (1630 16)  routing T_31_1.sp4_v_t_39 <X> T_31_1.sp4_h_r_2


LogicTile_32_1

 (3 2)  (1675 18)  (1675 18)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_h_l_23
 (3 3)  (1675 19)  (1675 19)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_h_l_23


IO_Tile_33_1

 (5 0)  (1731 16)  (1731 16)  routing T_33_1.span4_vert_b_9 <X> T_33_1.lc_trk_g0_1
 (7 0)  (1733 16)  (1733 16)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 16)  (1734 16)  routing T_33_1.span4_vert_b_9 <X> T_33_1.lc_trk_g0_1
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 1)  (1743 17)  (1743 17)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_15 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_horz_15 <X> T_33_1.lc_trk_g0_7
 (8 7)  (1734 23)  (1734 23)  routing T_33_1.span4_horz_15 <X> T_33_1.lc_trk_g0_7
 (5 8)  (1731 24)  (1731 24)  routing T_33_1.span4_vert_b_9 <X> T_33_1.lc_trk_g1_1
 (7 8)  (1733 24)  (1733 24)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 24)  (1734 24)  routing T_33_1.span4_vert_b_9 <X> T_33_1.lc_trk_g1_1
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 26)  (1737 26)  routing T_33_1.lc_trk_g1_1 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (305 8)  (305 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (6 6)  (306 8)  (306 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (7 6)  (307 8)  (307 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (308 9)  (308 9)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (5 2)  (359 12)  (359 12)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (6 2)  (360 12)  (360 12)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (7 2)  (361 12)  (361 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (362 12)  (362 12)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (8 3)  (362 13)  (362 13)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g0_3 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (551 6)  (551 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (5 0)  (617 15)  (617 15)  routing T_12_0.span4_vert_33 <X> T_12_0.lc_trk_g0_1
 (6 0)  (618 15)  (618 15)  routing T_12_0.span4_vert_33 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (620 15)  (620 15)  routing T_12_0.span4_vert_33 <X> T_12_0.lc_trk_g0_1
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (4 7)  (778 9)  (778 9)  routing T_15_0.span12_vert_22 <X> T_15_0.lc_trk_g0_6
 (6 7)  (780 9)  (780 9)  routing T_15_0.span12_vert_22 <X> T_15_0.lc_trk_g0_6
 (7 7)  (781 9)  (781 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (778 3)  (778 3)  routing T_15_0.span4_horz_r_12 <X> T_15_0.lc_trk_g1_4
 (5 13)  (779 2)  (779 2)  routing T_15_0.span4_horz_r_12 <X> T_15_0.lc_trk_g1_4
 (7 13)  (781 2)  (781 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_25 <X> T_16_0.span4_horz_l_12
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (17 2)  (821 12)  (821 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 5)  (821 10)  (821 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (12 10)  (850 4)  (850 4)  routing T_16_0.lc_trk_g1_2 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (4 11)  (832 5)  (832 5)  routing T_16_0.span12_vert_18 <X> T_16_0.lc_trk_g1_2
 (6 11)  (834 5)  (834 5)  routing T_16_0.span12_vert_18 <X> T_16_0.lc_trk_g1_2
 (7 11)  (835 5)  (835 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g1_2 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (4 6)  (890 8)  (890 8)  routing T_17_0.span4_vert_46 <X> T_17_0.lc_trk_g0_6
 (4 7)  (890 9)  (890 9)  routing T_17_0.span4_vert_46 <X> T_17_0.lc_trk_g0_6
 (5 7)  (891 9)  (891 9)  routing T_17_0.span4_vert_46 <X> T_17_0.lc_trk_g0_6
 (6 7)  (892 9)  (892 9)  routing T_17_0.span4_vert_46 <X> T_17_0.lc_trk_g0_6
 (7 7)  (893 9)  (893 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_46 lc_trk_g0_6


IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (1171 8)  (1171 8)  IO control bit: BIODOWN_IE_1

 (1 11)  (1169 5)  (1169 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (14 7)  (1384 9)  (1384 9)  routing T_26_0.span4_horz_l_14 <X> T_26_0.span4_horz_r_2


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (4 14)  (1526 0)  (1526 0)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit
 (5 15)  (1527 1)  (1527 1)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (7 15)  (1529 1)  (1529 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


