Time resolution is 1 ps
$finish called at time : 150 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/sequence_detector_101/sequence_detector_101.srcs/sim_1/new/sequence_detector_101_tb.v" Line 51
