library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity test1 is
	port (z:IN STD_LOGIC_VECTOR(3 downto 0);
			f:OUT STD_LOGIC_VECTOR(3 downto 0));
end test1;

architecture arch of test1 is
	signal temp:STD_LOGIC_VECTOR(3 downto 0);
	begin
	process(z)
	begin
		temp(3)<=z(3);
		for i in 2 downto 0 loop
			temp(i)<=z(i+1) xor z(i);
		end loop;
		f<=temp;
	end process;
end arch;
