Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Dec  4 22:05:19 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ProjectPariVo_impl_1.twr ProjectPariVo_impl_1.udb -gui -msgset C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {scki_c} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 27.1642%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
coretest/finalVal_i0_i0/Q               |          No required time
coretest/finalVal_i0_i1/Q               |          No required time
coretest/finalVal_i0_i2/Q               |          No required time
coretest/finalVal_i0_i3/Q               |          No required time
coretest/finalVal_i0_i4/Q               |          No required time
coretest/finalVal_i0_i5/Q               |          No required time
coretest/finalVal_i0_i6/Q               |          No required time
coretest/finalVal_i0_i7/Q               |          No required time
getsignal/signalWindow[9]__i131/Q       |          No required time
getsignal/signalWindow[9]__i132/Q       |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        12
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
nowitllwork/prescaler_24_36__i8/SR      |           No arrival time
{nowitllwork/prescaler_24_36__i6/SR   nowitllwork/prescaler_24_36__i7/SR}                           
                                        |           No arrival time
{nowitllwork/prescaler_24_36__i4/SR   nowitllwork/prescaler_24_36__i5/SR}                           
                                        |           No arrival time
{nowitllwork/prescaler_24_36__i2/SR   nowitllwork/prescaler_24_36__i3/SR}                           
                                        |           No arrival time
nowitllwork/prescaler_24_36__i1/SR      |           No arrival time
nowitllwork/left__i1/D                  |           No arrival time
nowitllwork/left__i1/SR                 |           No arrival time
nowitllwork/left__i4/D                  |           No arrival time
nowitllwork/left__i3/D                  |           No arrival time
{nowitllwork/left__i3/SR   nowitllwork/left__i4/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        34
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
nreset                                  |                     input
load                                    |                     input
sdi                                     |                     input
sck                                     |                     input
din                                     |                     input
bclk                                    |                    output
done                                    |                    output
sigwin2                                 |                    output
sigwin3                                 |                    output
signal_en                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
bclk_c                                  |nowitllwork/prescaler_24_36__i2/Q
sck_c                                   |         sck_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "scki_c"
=======================
create_clock -name {scki_c} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock scki_c              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From scki_c                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{nowitllwork/left__i15/SP   nowitllwork/left__i16/SP}              
                                         |   72.191 ns 
{nowitllwork/left__i13/SP   nowitllwork/left__i14/SP}              
                                         |   72.191 ns 
{nowitllwork/left__i11/SP   nowitllwork/left__i12/SP}              
                                         |   72.191 ns 
{nowitllwork/left__i9/SP   nowitllwork/left__i10/SP}              
                                         |   72.191 ns 
getsignal/signalWindow[9]__i129/SP       |   72.363 ns 
getsignal/signalWindow[9]__i132/SP       |   72.363 ns 
getsignal/signalWindow[9]__i131/SP       |   72.363 ns 
{nowitllwork/left__i3/SP   nowitllwork/left__i4/SP}              
                                         |   72.707 ns 
nowitllwork/left__i1/SP                  |   72.707 ns 
nowitllwork/prescaler_24_36__i8/D        |   76.028 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : {nowitllwork/left__i15/SP   nowitllwork/left__i16/SP}  (SLICE_R16C6A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.191 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
nowitllwork.i26_4_lut/D->nowitllwork.i26_4_lut/Z
                                          SLICE_R14C3B       D1_TO_F1_DELAY      0.449                 13.125  6       
nowitllwork/n346                                             NET DELAY           3.318                 16.443  6       
{nowitllwork/left__i15/SP   nowitllwork/left__i16/SP}
                                                             ENDPOINT            0.000                 16.443  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
{nowitllwork/left__i15/CK   nowitllwork/left__i16/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.442)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.191  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : {nowitllwork/left__i13/SP   nowitllwork/left__i14/SP}  (SLICE_R16C6D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.191 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
nowitllwork.i26_4_lut/D->nowitllwork.i26_4_lut/Z
                                          SLICE_R14C3B       D1_TO_F1_DELAY      0.449                 13.125  6       
nowitllwork/n346                                             NET DELAY           3.318                 16.443  6       
{nowitllwork/left__i13/SP   nowitllwork/left__i14/SP}
                                                             ENDPOINT            0.000                 16.443  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
{nowitllwork/left__i13/CK   nowitllwork/left__i14/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.442)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.191  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : {nowitllwork/left__i11/SP   nowitllwork/left__i12/SP}  (SLICE_R16C6C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.191 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
nowitllwork.i26_4_lut/D->nowitllwork.i26_4_lut/Z
                                          SLICE_R14C3B       D1_TO_F1_DELAY      0.449                 13.125  6       
nowitllwork/n346                                             NET DELAY           3.318                 16.443  6       
{nowitllwork/left__i11/SP   nowitllwork/left__i12/SP}
                                                             ENDPOINT            0.000                 16.443  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
{nowitllwork/left__i11/CK   nowitllwork/left__i12/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.442)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.191  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : {nowitllwork/left__i9/SP   nowitllwork/left__i10/SP}  (SLICE_R16C6B)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.191 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
nowitllwork.i26_4_lut/D->nowitllwork.i26_4_lut/Z
                                          SLICE_R14C3B       D1_TO_F1_DELAY      0.449                 13.125  6       
nowitllwork/n346                                             NET DELAY           3.318                 16.443  6       
{nowitllwork/left__i9/SP   nowitllwork/left__i10/SP}
                                                             ENDPOINT            0.000                 16.443  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
{nowitllwork/left__i9/CK   nowitllwork/left__i10/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.442)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.191  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : getsignal/signalWindow[9]__i129/SP  (SLICE_R13C2A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.363 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
getsignal/i27_2_lut_3_lut_4_lut/C->getsignal/i27_2_lut_3_lut_4_lut/Z
                                          SLICE_R14C3C       D1_TO_F1_DELAY      0.449                 13.125  3       
getsignal/n348                                               NET DELAY           3.146                 16.271  3       
getsignal/signalWindow[9]__i129/SP                           ENDPOINT            0.000                 16.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
getsignal/signalWindow[9]__i129/CK                           CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.363  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : getsignal/signalWindow[9]__i132/SP  (SLICE_R13C2C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.363 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
getsignal/i27_2_lut_3_lut_4_lut/C->getsignal/i27_2_lut_3_lut_4_lut/Z
                                          SLICE_R14C3C       D1_TO_F1_DELAY      0.449                 13.125  3       
getsignal/n348                                               NET DELAY           3.146                 16.271  3       
getsignal/signalWindow[9]__i132/SP                           ENDPOINT            0.000                 16.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
getsignal/signalWindow[9]__i132/CK                           CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.363  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : getsignal/signalWindow[9]__i131/SP  (SLICE_R13C2D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.363 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
getsignal/i27_2_lut_3_lut_4_lut/C->getsignal/i27_2_lut_3_lut_4_lut/Z
                                          SLICE_R14C3C       D1_TO_F1_DELAY      0.449                 13.125  3       
getsignal/n348                                               NET DELAY           3.146                 16.271  3       
getsignal/signalWindow[9]__i131/SP                           ENDPOINT            0.000                 16.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
getsignal/signalWindow[9]__i131/CK                           CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.363  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : {nowitllwork/left__i3/SP   nowitllwork/left__i4/SP}  (SLICE_R14C2A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
nowitllwork.i26_4_lut/D->nowitllwork.i26_4_lut/Z
                                          SLICE_R14C3B       D1_TO_F1_DELAY      0.449                 13.125  6       
nowitllwork/n346                                             NET DELAY           2.802                 15.927  6       
{nowitllwork/left__i3/SP   nowitllwork/left__i4/SP}
                                                             ENDPOINT            0.000                 15.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
{nowitllwork/left__i3/CK   nowitllwork/left__i4/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(15.926)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.707  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i8/Q  (SLICE_R13C4A)
Path End         : nowitllwork/left__i1/SP  (SLICE_R14C2C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY           5.499                  5.499  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i8/CK->nowitllwork/prescaler_24_36__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY     1.388                  6.887  4       
nowitllwork/lrck_c                                           NET DELAY           3.172                 10.059  4       
nowitllwork/i3_4_lut/B->nowitllwork/i3_4_lut/Z
                                          SLICE_R14C3A       A1_TO_F1_DELAY      0.449                 10.508  3       
getsignal/n439                                               NET DELAY           2.168                 12.676  3       
nowitllwork.i26_4_lut/D->nowitllwork.i26_4_lut/Z
                                          SLICE_R14C3B       D1_TO_F1_DELAY      0.449                 13.125  6       
nowitllwork/n346                                             NET DELAY           2.802                 15.927  6       
nowitllwork/left__i1/SP                                      ENDPOINT            0.000                 15.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY           5.499                 88.832  25      
nowitllwork/left__i1/CK                                      CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(15.926)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.707  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_24_36__i1/Q  (SLICE_R13C3A)
Path End         : nowitllwork/prescaler_24_36__i8/D  (SLICE_R13C4A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 76.028 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  25      
getsignal/scki_c                                             NET DELAY               5.499                  5.499  25      
nowitllwork/prescaler_24_36__i1/CK                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nowitllwork/prescaler_24_36__i1/CK->nowitllwork/prescaler_24_36__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
nowitllwork/prescaler[0]                                     NET DELAY               2.022                  8.909  2       
nowitllwork/prescaler_24_36_add_4_1/C1->nowitllwork/prescaler_24_36_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nowitllwork/n490                                             NET DELAY               0.000                  9.252  2       
nowitllwork/prescaler_24_36_add_4_3/CI0->nowitllwork/prescaler_24_36_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nowitllwork/n654                                             NET DELAY               0.000                  9.529  2       
nowitllwork/prescaler_24_36_add_4_3/CI1->nowitllwork/prescaler_24_36_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nowitllwork/n492                                             NET DELAY               0.000                  9.806  2       
nowitllwork/prescaler_24_36_add_4_5/CI0->nowitllwork/prescaler_24_36_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nowitllwork/n657                                             NET DELAY               0.000                 10.083  2       
nowitllwork/prescaler_24_36_add_4_5/CI1->nowitllwork/prescaler_24_36_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nowitllwork/n494                                             NET DELAY               0.000                 10.360  2       
nowitllwork/prescaler_24_36_add_4_7/CI0->nowitllwork/prescaler_24_36_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nowitllwork/n660                                             NET DELAY               0.000                 10.637  2       
nowitllwork/prescaler_24_36_add_4_7/CI1->nowitllwork/prescaler_24_36_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nowitllwork/n496                                             NET DELAY               1.216                 12.130  2       
nowitllwork/prescaler_24_36_add_4_9/D0->nowitllwork/prescaler_24_36_add_4_9/S0
                                          SLICE_R13C4A       D0_TO_F0_DELAY          0.476                 12.606  1       
nowitllwork/n37[7]                                           NET DELAY               0.000                 12.606  1       
nowitllwork/prescaler_24_36__i8/D                            ENDPOINT                0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  25      
getsignal/scki_c                                             NET DELAY               5.499                 88.832  25      
nowitllwork/prescaler_24_36__i8/CK                           CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       76.028  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
coretest/finalVal_i0_i2/D                |    1.743 ns 
coretest/finalVal_i0_i3/D                |    1.743 ns 
coretest/leftTemp_i0_i1/D                |    1.743 ns 
coretest/leftTemp_i0_i0/D                |    1.743 ns 
coretest/leftTemp_i0_i3/D                |    1.743 ns 
coretest/leftTemp_i0_i2/D                |    1.743 ns 
coretest/leftTemp_i0_i5/D                |    1.743 ns 
coretest/leftTemp_i0_i4/D                |    1.743 ns 
coretest/finalVal_i0_i0/D                |    1.743 ns 
coretest/finalVal_i0_i1/D                |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : coretest/leftTemp_i0_i2/Q  (SLICE_R17C6C)
Path End         : coretest/finalVal_i0_i2/D  (SLICE_R18C6D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i3/CK   coretest/leftTemp_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i2/CK->coretest/leftTemp_i0_i2/Q
                                          SLICE_R17C6C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/leftTemp[2]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_89/D0->coretest.SLICE_89/F0
                                          SLICE_R18C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
coretest.leftTemp[2].sig_076.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i2/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/finalVal_i0_i2/CK   coretest/finalVal_i0_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i3/Q  (SLICE_R17C6C)
Path End         : coretest/finalVal_i0_i3/D  (SLICE_R18C6D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i3/CK   coretest/leftTemp_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i3/CK->coretest/leftTemp_i0_i3/Q
                                          SLICE_R17C6C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/leftTemp[3]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_89/D1->coretest.SLICE_89/F1
                                          SLICE_R18C6D       D1_TO_F1_DELAY   0.252                  4.827  1       
coretest.leftTemp[3].sig_077.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i3/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/finalVal_i0_i2/CK   coretest/finalVal_i0_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i10/Q  (SLICE_R16C6B)
Path End         : coretest/leftTemp_i0_i1/D  (SLICE_R17C6B)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{nowitllwork/left__i9/CK   nowitllwork/left__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i10/CK->nowitllwork/left__i10/Q
                                          SLICE_R16C6B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/left[17]                                            NET DELAY        0.712                  4.575  1       
SLICE_87/D0->SLICE_87/F0                  SLICE_R17C6B       D0_TO_F0_DELAY   0.252                  4.827  1       
left[17].sig_074.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i1/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i1/CK   coretest/leftTemp_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i9/Q  (SLICE_R16C6B)
Path End         : coretest/leftTemp_i0_i0/D  (SLICE_R17C6B)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{nowitllwork/left__i9/CK   nowitllwork/left__i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i9/CK->nowitllwork/left__i9/Q
                                          SLICE_R16C6B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/left[16]                                            NET DELAY        0.712                  4.575  1       
SLICE_87/D1->SLICE_87/F1                  SLICE_R17C6B       D1_TO_F1_DELAY   0.252                  4.827  1       
left[16].sig_082.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i0/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i1/CK   coretest/leftTemp_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i12/Q  (SLICE_R16C6C)
Path End         : coretest/leftTemp_i0_i3/D  (SLICE_R17C6C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{nowitllwork/left__i11/CK   nowitllwork/left__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i12/CK->nowitllwork/left__i12/Q
                                          SLICE_R16C6C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/left[19]                                            NET DELAY        0.712                  4.575  1       
SLICE_85/D0->SLICE_85/F0                  SLICE_R17C6C       D0_TO_F0_DELAY   0.252                  4.827  1       
left[19].sig_072.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i3/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i3/CK   coretest/leftTemp_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i11/Q  (SLICE_R16C6C)
Path End         : coretest/leftTemp_i0_i2/D  (SLICE_R17C6C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{nowitllwork/left__i11/CK   nowitllwork/left__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i11/CK->nowitllwork/left__i11/Q
                                          SLICE_R16C6C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/left[18]                                            NET DELAY        0.712                  4.575  1       
SLICE_85/D1->SLICE_85/F1                  SLICE_R17C6C       D1_TO_F1_DELAY   0.252                  4.827  1       
left[18].sig_073.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i2/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i3/CK   coretest/leftTemp_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i14/Q  (SLICE_R16C6D)
Path End         : coretest/leftTemp_i0_i5/D  (SLICE_R17C6A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{nowitllwork/left__i13/CK   nowitllwork/left__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i14/CK->nowitllwork/left__i14/Q
                                          SLICE_R16C6D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/left[21]                                            NET DELAY        0.712                  4.575  1       
SLICE_83/D0->SLICE_83/F0                  SLICE_R17C6A       D0_TO_F0_DELAY   0.252                  4.827  1       
left[21].sig_070.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i5/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i5/CK   coretest/leftTemp_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i13/Q  (SLICE_R16C6D)
Path End         : coretest/leftTemp_i0_i4/D  (SLICE_R17C6A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{nowitllwork/left__i13/CK   nowitllwork/left__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i13/CK->nowitllwork/left__i13/Q
                                          SLICE_R16C6D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/left[20]                                            NET DELAY        0.712                  4.575  1       
SLICE_83/D1->SLICE_83/F1                  SLICE_R17C6A       D1_TO_F1_DELAY   0.252                  4.827  1       
left[20].sig_071.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i4/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i5/CK   coretest/leftTemp_i0_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i0/Q  (SLICE_R17C6B)
Path End         : coretest/finalVal_i0_i0/D  (SLICE_R18C6A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i1/CK   coretest/leftTemp_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i0/CK->coretest/leftTemp_i0_i0/Q
                                          SLICE_R17C6B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/leftTemp[0]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_81/D0->coretest.SLICE_81/F0
                                          SLICE_R18C6A       D0_TO_F0_DELAY   0.252                  4.827  1       
coretest.leftTemp[0].sig_068.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i0/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/finalVal_i0_i0/CK   coretest/finalVal_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i1/Q  (SLICE_R17C6B)
Path End         : coretest/finalVal_i0_i1/D  (SLICE_R18C6A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/leftTemp_i0_i1/CK   coretest/leftTemp_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i1/CK->coretest/leftTemp_i0_i1/Q
                                          SLICE_R17C6B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/leftTemp[1]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_81/D1->coretest.SLICE_81/F1
                                          SLICE_R18C6A       D1_TO_F1_DELAY   0.252                  4.827  1       
coretest.leftTemp[1].sig_075.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i1/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  26      
getsignal/scki_c                                             NET DELAY        3.084                  3.084  26      
{coretest/finalVal_i0_i0/CK   coretest/finalVal_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



