--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/pierre/developpement/Perso/KNJN/PF/ISE_Test/myeth/myeth.ise -intstyle ise
-v 3 -s 6 -xml TENBASET TENBASET.ncd -o TENBASET.twr TENBASET.pcf -ucf
TENBASET.ucf

Design file:              TENBASET.ncd
Physical constraint file: TENBASET.pcf
Device,package,speed:     xc2s100,tq144,-6 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_USB
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Ethernet_RDp|    3.800(R)|   -3.149(R)|CLK_USB_BUFGP     |   0.000|
            |    3.130(F)|   -2.431(F)|CLK_USB_BUFGP     |   0.000|
USB_FRDn    |    1.788(R)|   -0.902(R)|CLK_USB_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_USB to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    9.490(R)|CLK_USB_BUFGP     |   0.000|
LED<1>      |    9.249(R)|CLK_USB_BUFGP     |   0.000|
LED<2>      |    9.664(R)|CLK_USB_BUFGP     |   0.000|
USB_D<0>    |   12.545(R)|CLK_USB_BUFGP     |   0.000|
USB_D<1>    |   11.767(R)|CLK_USB_BUFGP     |   0.000|
USB_D<2>    |   11.740(R)|CLK_USB_BUFGP     |   0.000|
USB_D<3>    |   11.979(R)|CLK_USB_BUFGP     |   0.000|
USB_D<4>    |   11.874(R)|CLK_USB_BUFGP     |   0.000|
USB_D<5>    |   11.257(R)|CLK_USB_BUFGP     |   0.000|
USB_D<6>    |   10.776(R)|CLK_USB_BUFGP     |   0.000|
USB_D<7>    |   10.825(R)|CLK_USB_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK40          |    2.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_USB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_USB        |   10.303|    4.403|    3.502|    2.672|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
USB_FRDn       |USB_D<0>       |    9.637|
USB_FRDn       |USB_D<1>       |   10.431|
USB_FRDn       |USB_D<2>       |   10.431|
USB_FRDn       |USB_D<3>       |   10.233|
USB_FRDn       |USB_D<4>       |    7.081|
USB_FRDn       |USB_D<5>       |    7.341|
USB_FRDn       |USB_D<6>       |    7.341|
USB_FRDn       |USB_D<7>       |    7.657|
---------------+---------------+---------+


Analysis completed Wed Aug 17 10:57:21 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 63 MB



