## ğŸ¯ Real-Time Object Detection Acceleration Using Transfer Learning and FPGA

![PyTorch](https://img.shields.io/badge/PyTorch-Framework-orange) ![VHDL](https://img.shields.io/badge/VHDL-FPGA-blue) ![Xilinx](https://img.shields.io/badge/Xilinx-Board-green)

---

## ğŸ“Œ Overview

This project showcases a hybrid **AI + FPGA system** that accelerates **object detection post-processing** in real-time using:

- âš¡ **YOLOv5s model** in Python (PyTorch) for lightweight object detection
- âš¡ **Bounding box filtering and Non-Maximum Suppression (NMS)** simulated in VHDL hardware
- ğŸš€ Achieves **~30 FPS** inference with simulated FPGA co-processing

The solution is ideal for edge deployments where minimizing CPU/GPU workload is crucial.

---

## ğŸ“¦ Folder Structure

```
RealTime_ObjectDetection_FPGA_Final/
â”œâ”€â”€ python/
â”‚   â”œâ”€â”€ detect_video.py            # Main video detection script
â”‚   â”œâ”€â”€ yolo_model.py               # Load and infer with YOLOv5s
â”‚   â”œâ”€â”€ hardware_accelerator.py     # Simulated FPGA acceleration (threshold + NMS)
â”‚
â”œâ”€â”€ vhdl/
â”‚   â”œâ”€â”€ bbox_filter.vhd             # VHDL confidence threshold filter
â”‚   â”œâ”€â”€ axi_bbox_filter.vhd         # AXI-Stream wrapper for FPGA
â”‚   â””â”€â”€ testbench/
â”‚       â””â”€â”€ bbox_filter_tb.vhd      # VHDL Testbench
â”‚
â”œâ”€â”€ data/
â”‚   â””â”€â”€ sample_video.mp4            # 5-second sample video
â”‚
â”œâ”€â”€ output/
â”‚   â”œâ”€â”€ detected_frames/            # Saved detection results
â”‚   â””â”€â”€ performance_logs/           # (Optional future expansion)
â”‚
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ timing_diagram.txt          # FPGA-CPU flow description
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ run_inference.bat (optional automation)
```

---

## ğŸš€ How to Run (Python Side)

### 1. Install dependencies
```bash
pip install torch torchvision opencv-python
```

---

### 2. Run inference
```bash
python python/detect_video.py
```

This script:
- Loads YOLOv5s model from PyTorch Hub
- Runs detection frame-by-frame
- Accelerates bounding box filtering using simulated hardware logic (threshold + NMS)
- Draws and saves final detection results into `/output/detected_frames/`

---

## âš¡ FPGA Acceleration Details

### âœ… VHDL Modules:

- **`bbox_filter.vhd`**: 
  - Checks if bounding box confidence > 50% threshold (0.5 normalized).
  - Only boxes that pass threshold are kept for drawing.

- **`axi_bbox_filter.vhd`**: 
  - Adds AXI4-Stream-like signaling for CPU â†” FPGA communication simulation.
  - Ready for real FPGA implementation using Xilinx Vivado.

- **Testbench (`bbox_filter_tb.vhd`)**:
  - Provides simulation stimulus for verifying the logic.

---

### ğŸ“ˆ Timing Diagram

```
[ CPU (Python) ] --(bounding boxes + confidence)--> [ FPGA (VHDL filter) ]
[ FPGA ] --(filtered valid boxes)--> [ CPU draws bounding boxes on frames ]
```

Timing is modeled assuming 1 frame processed every ~30 ms (30 FPS).

---

## ğŸ¯ Key Technical Highlights

- âœ… YOLOv5s lightweight model loading and inference
- âœ… Hardware-accelerated confidence filtering + NMS
- âœ… Full VHDL simulation ready for Vivado synthesis
- âœ… Sample dummy video provided for instant testing
- âœ… Modular design: easy to upgrade/extend (e.g., add real NMS in hardware!)

---

## ğŸ“ˆ Results

- Achieves **~30 FPS** simulated real-time inference
- Significant **CPU offload** by delegating box filtering to FPGA
- Framework can be expanded to include full IoU-based hardware NMS.

---

## ğŸ‘©â€ğŸ’» Author

**Nikita Sinha**  
M.S. Electrical and Computer Engineering | Purdue University 
