INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86159/Desktop/Computer_Architecture/lab1/lab1.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
