// Seed: 1772775723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign id_4 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  id_7(
      .id_0(1'b0), .id_1(), .id_2(1)
  ); module_0(
      id_6, id_6, id_6, id_3, id_6
  );
endmodule
