/*
 * Copyright (c) 2021 Tokita, Hiroshi <tokita.hiroshi@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <freq.h>
#include <mem.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "nuclei,evalsoc-dev", "nuclei-dev";
	model = "Nuclei,evalsoc";

	clocks {
		coreclk: core-clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(50)>;
		};

		tlclk: tl-clk {
			#clock-cells = <0>;
			compatible = "fixed-factor-clock";
			clocks = <&coreclk>;
			clock-div = <1>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu: cpu@0 {
			clock-frequency = <DT_FREQ_M(50)>;
			compatible = "nuclei,riscv", "riscv";
			riscv,isa = "rv64imafdc";
			reg = <0>;

		};
	};

	sram0: memory@90000000 {
		compatible = "mmio-sram";
		reg = <0x90000000 DT_SIZE_K(256)>;
	};

	flash0: memory@80000000 {
		compatible = "mmio-sram";
		reg = <0x80000000 DT_SIZE_K(256)>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&eclic>;
		ranges;

		systimer: timer@18030000 {
			compatible = "nuclei,systimer", "riscv,machine-timer";
			reg = <0x18030000 0x8 0x18030008 0x8>;
			interrupts-extended = <&eclic 7 0>;
		};

		eclic: interrupt-controller@18020000 {
			compatible = "nuclei,eclic";
			#address-cells = <0>;
			#interrupt-cells = <2>;
			interrupt-controller;
			reg =  <0x18020000 0x0001
				0x18020004 0x0004
				0x1802000b 0x0001
				0x18021000 0x1000>;
		};

		uart0: serial@10013000 {
			compatible = "nuclei,uart0";
			interrupts = <51 0>;
			reg = <0x10013000 0x1000>;
			reg-names = "control";
			status = "disabled";
		};

	};
};
