$date
	Sat May 26 11:21:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module myD $end
$var wire 1 ! CLK $end
$var wire 1 " D $end
$var wire 1 # Q $end
$var wire 1 $ Qm $end
$var wire 1 % RST $end
$var wire 1 & clkBar $end
$scope module masterD $end
$var wire 1 & clk $end
$var wire 1 " d $end
$var wire 1 ' notD $end
$var wire 1 ( notReset $end
$var wire 1 $ q $end
$var wire 1 ) r $end
$var wire 1 * rWithReset $end
$var wire 1 % reset $end
$var wire 1 + s $end
$var wire 1 , sWithReset $end
$scope module sr $end
$var wire 1 $ q $end
$var wire 1 - qBar $end
$var wire 1 * r $end
$var wire 1 , s $end
$upscope $end
$upscope $end
$scope module slaveD $end
$var wire 1 ! clk $end
$var wire 1 $ d $end
$var wire 1 . notD $end
$var wire 1 / notReset $end
$var wire 1 # q $end
$var wire 1 0 r $end
$var wire 1 1 rWithReset $end
$var wire 1 % reset $end
$var wire 1 2 s $end
$var wire 1 3 sWithReset $end
$scope module sr $end
$var wire 1 # q $end
$var wire 1 4 qBar $end
$var wire 1 1 r $end
$var wire 1 3 s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
14
03
02
11
10
0/
1.
1-
0,
0+
1*
0)
0(
1'
0&
1%
0$
0#
0"
1!
$end
#3
1(
0*
1/
0%
#4
0'
1"
#5
0.
1$
0-
1,
1+
01
1&
00
0!
#10
1#
0,
04
0+
13
0&
12
1!
#15
1-
1.
0$
1*
03
1)
1&
02
1'
0!
0"
#20
14
0*
0#
0)
11
0&
10
1!
#21
0'
1"
#23
1'
0"
#25
1*
1)
01
1&
00
0!
#29
0.
1$
0*
0-
0)
1,
0'
1+
1"
#30
1#
0,
04
0+
13
0&
12
1!
#34
1'
0"
#35
1-
1.
0$
1*
1)
03
1&
02
0!
#40
13
0.
12
04
1$
1#
0*
0-
01
0)
0,
0&
00
0'
0+
1!
1"
#45
1,
1+
03
1&
02
0!
#48
1-
1.
14
0,
0$
0#
0(
1*
0/
11
1%
#50
0+
0&
10
1!
#55
1+
1&
00
0!
#58
