AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-12-10T15:02:13.8540000+00:00","There is this cursed thing. The PMOS sources are floating but I think that would still be manufacturable on P-substrate? ü§î from: https://pubs.aip.org/aip/acp/article-pdf/1324/1/346/11503305/346_1_online.pdf","general_media/image-264B1.png",""
"803213471402688522","_luke_w_","2025-12-10T15:02:24.2080000+00:00","There are also GDI gates but I don't think you can do those on GF180MCU","",""
"220639106915368960","tholin","2025-12-10T15:03:52.7810000+00:00","I tried building alternative XOR layouts before, but they‚Äôre all super slow and have terrible logic high and/or logic low output levels.","","üëç (1)"
"220639106915368960","tholin","2025-12-10T15:04:36.9580000+00:00","You can do two transistor pair XOR if you want it to have nanosecond long transition times and 1V logic low, 4V logic high on the output.","",""
"803213471402688522","_luke_w_","2025-12-10T15:10:43.5660000+00:00","Yeah I figured it would need extra buffering but that the ratio might tip in its favour for larger XOR cells","",""
"803213471402688522","_luke_w_","2025-12-10T15:10:51.2930000+00:00","Guess it is on me to go prove that üòÖ","",""
"1365118310701600900","rtimothyedwards_19428","2025-12-10T15:27:18.6970000+00:00","@Tholin :  The verilog for the set-reset flop got kind of scrambled.  It should be:
```
module gf180mcu_as_sc_mcu7t3v3__dfsrtp_2(
        input VPW,
        input VNW,
        input VDD,
        input VSS,

        input CLK,
        input D,
        input RN,
        input SN,
        output Q
);

reg state;
wire sr;

assign sr = ~(RN & SN);
assign Q = state;

always @(posedge CLK or posedge sr) begin
        if (sr == 1'b1) begin
                if (RN == 1'b0) begin
                        state <= 1'b0;
                end else if (SN == 1'b0) begin
                        state <= 1'b1;
                end
        end else begin
                state <= D;
        end
end

endmodule
```","",""
