<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_vuaddp_ctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vuaddp_ctl.v</a>
time_elapsed: 0.126s
ram usage: 13032 KB
</pre>
<pre class="log">

module sctag_vuaddp_ctl (
	so,
	vuad_sel_c2,
	vuad_sel_c2_d1,
	vuad_sel_c2orc3,
	vuad_sel_c4,
	vuad_sel_rd,
	vuad_tagdp_sel_c2_d1,
	st_to_data_array_c3,
	wr64_inst_c3,
	vuad_evict_c3,
	alloc_set_cond_c3,
	alloc_rst_cond_c3,
	vuad_error_c8,
	hit_wayvld_c3,
	fill_way_c3,
	lru_way_c3,
	bistordiag_wr_vd_c4,
	bistordiag_wr_ua_c4,
	sel_ua_wr_data_byp,
	sel_vd_wr_data_byp,
	sel_diag0_data_wr_c3,
	sel_diag1_data_wr_c3,
	vuad_array_wr_en0_c4,
	vuad_array_wr_en1_c4,
	vuad_idx_c4,
	rclk,
	si,
	se,
	bist_vuad_idx_c3,
	vuad_idx_c3,
	bist_wr_vd_c3,
	tagctl_hit_way_vld_c3,
	lru_way_sel_c3,
	tagctl_st_to_data_array_c3,
	decdp_wr64_inst_c2,
	evict_c3,
	arbctl_acc_vd_c2,
	arbctl_acc_ua_c2,
	sehold,
	idx_c1c2comp_c1,
	idx_c1c3comp_c1,
	idx_c1c4comp_c1,
	idx_c1c5comp_c1,
	decdp_inst_int_c1,
	l2_bypass_mode_on,
	arbctl_inst_diag_c1,
	bist_vuad_wr_en,
	arbctl_inst_vld_c2,
	arbctl_inst_l2vuad_vld_c3,
	decdp_st_inst_c3,
	arbdp_inst_fb_c2,
	parity_c4,
	arbdp_inst_way_c2,
	arbdp_vuadctl_pst_no_ctrue_c2,
	decdp_cas1_inst_c2,
	arbdp_pst_with_ctrue_c2,
	decdp_cas2_inst_c2,
	arbdp_inst_mb_c2,
	vuadctl_no_bypass_px2
);
	input rclk;
	input si;
	input se;
	output so;
	input [9:0] bist_vuad_idx_c3;
	input [9:0] vuad_idx_c3;
	input bist_wr_vd_c3;
	input [11:0] tagctl_hit_way_vld_c3;
	input [11:0] lru_way_sel_c3;
	input tagctl_st_to_data_array_c3;
	input decdp_wr64_inst_c2;
	input evict_c3;
	input arbctl_acc_vd_c2;
	input arbctl_acc_ua_c2;
	input sehold;
	input idx_c1c2comp_c1;
	input idx_c1c3comp_c1;
	input idx_c1c4comp_c1;
	input idx_c1c5comp_c1;
	input decdp_inst_int_c1;
	input l2_bypass_mode_on;
	input arbctl_inst_diag_c1;
	input bist_vuad_wr_en;
	input arbctl_inst_vld_c2;
	input arbctl_inst_l2vuad_vld_c3;
	input decdp_st_inst_c3;
	input arbdp_inst_fb_c2;
	input [3:0] parity_c4;
	input [3:0] arbdp_inst_way_c2;
	input arbdp_vuadctl_pst_no_ctrue_c2;
	input decdp_cas1_inst_c2;
	input arbdp_pst_with_ctrue_c2;
	input decdp_cas2_inst_c2;
	input arbdp_inst_mb_c2;
	input vuadctl_no_bypass_px2;
	output vuad_sel_c2;
	output vuad_sel_c2_d1;
	output vuad_sel_c2orc3;
	output vuad_sel_c4;
	output vuad_sel_rd;
	output vuad_tagdp_sel_c2_d1;
	output st_to_data_array_c3;
	output wr64_inst_c3;
	output vuad_evict_c3;
	output alloc_set_cond_c3;
	output alloc_rst_cond_c3;
	output vuad_error_c8;
	output [11:0] hit_wayvld_c3;
	output [11:0] fill_way_c3;
	output [11:0] lru_way_c3;
	output bistordiag_wr_vd_c4;
	output bistordiag_wr_ua_c4;
	output sel_ua_wr_data_byp;
	output sel_vd_wr_data_byp;
	output sel_diag0_data_wr_c3;
	output sel_diag1_data_wr_c3;
	output vuad_array_wr_en0_c4;
	output vuad_array_wr_en1_c4;
	output [9:0] vuad_idx_c4;
	wire vuad_array_wr_en0_c3;
	wire vuad_array_wr_en0_c5;
	wire vuad_array_wr_en0_c6;
	wire vuad_array_wr_en1_c3;
	wire vuad_array_wr_en1_c5;
	wire vuad_array_wr_en1_c6;
	wire vuad_sel_wr;
	wire vuad_sel_c4orc5;
	wire inst_vld_c3;
	wire inst_vld_c4;
	wire inst_vld_c5;
	wire arbctl_inst_diag_c2;
	wire arbctl_inst_diag_c3;
	wire arbctl_inst_diag_c4;
	wire l2_bypass_mode_on_d1;
	wire wr_disable_c3;
	wire vuad_error_c4;
	wire vuad_error_c5;
	wire vuad_error_c6;
	wire vuad_error_c7;
	wire alloc_set_cond_c2;
	wire alloc_rst_cond_c2;
	wire fill_inst_vld_c2;
	wire [3:0] dec_lo_fill_way_c2;
	wire [3:0] dec_hi_fill_way_c2;
	wire [11:0] fill_way_c2;
	wire acc_vd_c3;
	wire acc_ua_c3;
	wire bistordiag_wr_vd_c3;
	wire bistordiag_wr_ua_c3;
	wire [9:0] vuad_acc_idx_c3;
	wire vuadctl_no_bypass_c1;
	wire inst_int_c2;
	wire inst_int_c3;
	wire inst_int_c4;
	wire inst_int_c5;
	assign st_to_data_array_c3 = tagctl_st_to_data_array_c3;
	assign lru_way_c3 = lru_way_sel_c3;
	assign hit_wayvld_c3 = tagctl_hit_way_vld_c3;
	dff_s #(1) ff_vuadctl_no_bypass_c1(
		.din(vuadctl_no_bypass_px2),
		.clk(rclk),
		.q(vuadctl_no_bypass_c1),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_sel_c2 = ((idx_c1c2comp_c1 &amp; arbctl_inst_vld_c2) &amp; ~(decdp_inst_int_c1 | inst_int_c2));
	assign vuad_sel_c4 = ((idx_c1c4comp_c1 &amp; inst_vld_c4) &amp; ~(decdp_inst_int_c1 | inst_int_c4));
	assign vuad_sel_c2orc3 = (((idx_c1c3comp_c1 &amp; inst_vld_c3) &amp; ~(decdp_inst_int_c1 | inst_int_c3)) | vuad_sel_c2);
	assign vuad_sel_wr = ((idx_c1c5comp_c1 &amp; inst_vld_c5) &amp; ~(decdp_inst_int_c1 | inst_int_c5));
	assign vuad_sel_c4orc5 = (vuad_sel_c4 | vuad_sel_wr);
	assign vuad_sel_rd = ((~(vuad_sel_c2orc3 | vuad_sel_c4orc5) | vuadctl_no_bypass_c1) | sehold);
	dff_s #(1) ff_vuad_sel_c2_d1(
		.din(vuad_sel_c2),
		.clk(rclk),
		.q(vuad_sel_c2_d1),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_sel_wr_d1(
		.din(vuad_sel_wr),
		.clk(rclk),
		.q(vuad_sel_wr_d1),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_tagdp_sel_c2_d1(
		.din(vuad_sel_c2),
		.clk(rclk),
		.q(vuad_tagdp_sel_c2_d1),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_evict_c3 = evict_c3;
	dff_s #(1) ff_inst_int_c2(
		.din(decdp_inst_int_c1),
		.clk(rclk),
		.q(inst_int_c2),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_inst_int_c3(
		.din(inst_int_c2),
		.clk(rclk),
		.q(inst_int_c3),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_wr64_inst_c3(
		.din(decdp_wr64_inst_c2),
		.clk(rclk),
		.q(wr64_inst_c3),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_arbctl_acc_vd_c3(
		.q(acc_vd_c3),
		.din(arbctl_acc_vd_c2),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_arbctl_acc_ua_c3(
		.q(acc_ua_c3),
		.din(arbctl_acc_ua_c2),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_inst_vld_c3(
		.q(inst_vld_c3),
		.din(arbctl_inst_vld_c2),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_inst_vld_c4(
		.q(inst_vld_c4),
		.din(inst_vld_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_inst_vld_c5(
		.q(inst_vld_c5),
		.din(inst_vld_c4),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_arbctl_inst_diag_c2(
		.q(arbctl_inst_diag_c2),
		.din(arbctl_inst_diag_c1),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_arbctl_inst_diag_c3(
		.q(arbctl_inst_diag_c3),
		.din(arbctl_inst_diag_c2),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_arbctl_inst_diag_c4(
		.q(arbctl_inst_diag_c4),
		.din(arbctl_inst_diag_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(10) mux_idx_c3(
		.dout(vuad_acc_idx_c3[9:0]),
		.in0(bist_vuad_idx_c3[9:0]),
		.in1(vuad_idx_c3[9:0]),
		.sel0(bist_vuad_wr_en),
		.sel1(~bist_vuad_wr_en)
	);
	dff_s #(10) ff_mux_idx_c4(
		.q(vuad_idx_c4[9:0]),
		.din(vuad_acc_idx_c3[9:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_l2_bypass_mode_on_d1(
		.q(l2_bypass_mode_on_d1),
		.din(l2_bypass_mode_on),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign wr_disable_c3 = ((inst_int_c3 | (l2_bypass_mode_on_d1 &amp; ~arbctl_inst_diag_c3)) | arbctl_inst_diag_c3);
	assign sel_diag0_data_wr_c3 = ((arbctl_inst_l2vuad_vld_c3 &amp; decdp_st_inst_c3) &amp; acc_vd_c3);
	assign bistordiag_wr_vd_c3 = (sel_diag0_data_wr_c3 | (bist_vuad_wr_en &amp; bist_wr_vd_c3));
	dff_s #(1) ff_bistordiag_wr_vd_c4(
		.q(bistordiag_wr_vd_c4),
		.din(bistordiag_wr_vd_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_array_wr_en1_c3 = ((inst_vld_c3 &amp; ~wr_disable_c3) | bistordiag_wr_vd_c3);
	assign sel_diag1_data_wr_c3 = ((arbctl_inst_l2vuad_vld_c3 &amp; decdp_st_inst_c3) &amp; acc_ua_c3);
	assign bistordiag_wr_ua_c3 = (sel_diag1_data_wr_c3 | (bist_vuad_wr_en &amp; ~bist_wr_vd_c3));
	dff_s #(1) ff_bistordiag_wr_ua_c4(
		.q(bistordiag_wr_ua_c4),
		.din(bistordiag_wr_ua_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_array_wr_en0_c3 = ((inst_vld_c3 &amp; ~wr_disable_c3) | bistordiag_wr_ua_c3);
	dff_s #(1) ff_vuad_array_wr_en0_c4(
		.din(vuad_array_wr_en0_c3),
		.clk(rclk),
		.q(vuad_array_wr_en0_c4),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_array_wr_en1_c4(
		.din(vuad_array_wr_en1_c3),
		.clk(rclk),
		.q(vuad_array_wr_en1_c4),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_array_wr_en0_c5(
		.din(vuad_array_wr_en0_c4),
		.clk(rclk),
		.q(vuad_array_wr_en0_c5),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_array_wr_en1_c5(
		.din(vuad_array_wr_en1_c4),
		.clk(rclk),
		.q(vuad_array_wr_en1_c5),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_array_wr_en0_c6(
		.din(vuad_array_wr_en0_c5),
		.clk(rclk),
		.q(vuad_array_wr_en0_c6),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_array_wr_en1_c6(
		.din(vuad_array_wr_en1_c5),
		.clk(rclk),
		.q(vuad_array_wr_en1_c6),
		.se(se),
		.si(),
		.so()
	);
	assign sel_ua_wr_data_byp = (vuad_sel_wr_d1 &amp; vuad_array_wr_en1_c6);
	assign sel_vd_wr_data_byp = (vuad_sel_wr_d1 &amp; vuad_array_wr_en0_c6);
	dff_s #(1) ff_inst_int_c4(
		.q(inst_int_c4),
		.din(inst_int_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_inst_int_c5(
		.q(inst_int_c5),
		.din(inst_int_c4),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_error_c4 = ((~(arbctl_inst_diag_c4 | inst_int_c4) &amp; (|parity_c4[3:2] | |parity_c4[1:0])) &amp; inst_vld_c4);
	dff_s #(1) ff_vuad_error_c5(
		.q(vuad_error_c5),
		.din(vuad_error_c4),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_error_c6(
		.q(vuad_error_c6),
		.din(vuad_error_c5),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_error_c7(
		.q(vuad_error_c7),
		.din(vuad_error_c6),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_vuad_error_c8(
		.q(vuad_error_c8),
		.din(vuad_error_c7),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign fill_inst_vld_c2 = (arbdp_inst_fb_c2 &amp; arbctl_inst_vld_c2);
	assign dec_lo_fill_way_c2[0] = ((arbdp_inst_way_c2[1:0] == 2&#39;d0) &amp; fill_inst_vld_c2);
	assign dec_lo_fill_way_c2[1] = ((arbdp_inst_way_c2[1:0] == 2&#39;d1) &amp; fill_inst_vld_c2);
	assign dec_lo_fill_way_c2[2] = ((arbdp_inst_way_c2[1:0] == 2&#39;d2) &amp; fill_inst_vld_c2);
	assign dec_lo_fill_way_c2[3] = ((arbdp_inst_way_c2[1:0] == 2&#39;d3) &amp; fill_inst_vld_c2);
	assign dec_hi_fill_way_c2[0] = (arbdp_inst_way_c2[3:2] == 2&#39;d0);
	assign dec_hi_fill_way_c2[1] = (arbdp_inst_way_c2[3:2] == 2&#39;d1);
	assign dec_hi_fill_way_c2[2] = (arbdp_inst_way_c2[3:2] == 2&#39;d2);
	assign dec_hi_fill_way_c2[3] = (arbdp_inst_way_c2[3:2] == 2&#39;d3);
	assign fill_way_c2[0] = (dec_hi_fill_way_c2[0] &amp; dec_lo_fill_way_c2[0]);
	assign fill_way_c2[1] = (dec_hi_fill_way_c2[0] &amp; dec_lo_fill_way_c2[1]);
	assign fill_way_c2[2] = (dec_hi_fill_way_c2[0] &amp; dec_lo_fill_way_c2[2]);
	assign fill_way_c2[3] = (dec_hi_fill_way_c2[0] &amp; dec_lo_fill_way_c2[3]);
	assign fill_way_c2[4] = ((dec_hi_fill_way_c2[1] | dec_hi_fill_way_c2[3]) &amp; dec_lo_fill_way_c2[0]);
	assign fill_way_c2[5] = ((dec_hi_fill_way_c2[1] | dec_hi_fill_way_c2[3]) &amp; dec_lo_fill_way_c2[1]);
	assign fill_way_c2[6] = ((dec_hi_fill_way_c2[1] | dec_hi_fill_way_c2[3]) &amp; dec_lo_fill_way_c2[2]);
	assign fill_way_c2[7] = ((dec_hi_fill_way_c2[1] | dec_hi_fill_way_c2[3]) &amp; dec_lo_fill_way_c2[3]);
	assign fill_way_c2[8] = (dec_hi_fill_way_c2[2] &amp; dec_lo_fill_way_c2[0]);
	assign fill_way_c2[9] = (dec_hi_fill_way_c2[2] &amp; dec_lo_fill_way_c2[1]);
	assign fill_way_c2[10] = (dec_hi_fill_way_c2[2] &amp; dec_lo_fill_way_c2[2]);
	assign fill_way_c2[11] = (dec_hi_fill_way_c2[2] &amp; dec_lo_fill_way_c2[3]);
	dff_s #(12) ff_fill_way_c3(
		.q(fill_way_c3[11:0]),
		.din(fill_way_c2[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign alloc_set_cond_c2 = (arbdp_vuadctl_pst_no_ctrue_c2 | decdp_cas1_inst_c2);
	assign alloc_rst_cond_c2 = ((arbdp_pst_with_ctrue_c2 | (decdp_cas2_inst_c2 &amp; arbdp_inst_mb_c2)) | (arbdp_inst_mb_c2 &amp; ~alloc_set_cond_c2));
	dff_s #(1) ff_alloc_set_cond_c3(
		.q(alloc_set_cond_c3),
		.din(alloc_set_cond_c2),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_alloc_rst_cond_c3(
		.q(alloc_rst_cond_c3),
		.din(alloc_rst_cond_c2),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
endmodule

</pre>
</body>