{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 21:25:50 2024 " "Info: Processing started: Tue May 07 21:25:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_bank -c reg_bank " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_bank -c reg_bank" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch1 " "Info: Found design unit 1: reg_bank-arch1" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_bank " "Info: Elaborating entity \"reg_bank\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "reg_bank.vhd(55) " "Warning (10027): Verilog HDL or VHDL warning at the reg_bank.vhd(55): index expression is not wide enough to address all of the elements in the array" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_reg reg_bank.vhd(49) " "Warning (10631): VHDL Process Statement warning at reg_bank.vhd(49): inferring latch(es) for signal or variable \"mem_reg\", which holds its previous value in one or more paths through the process" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[0\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[0\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[1\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[1\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[2\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[2\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[3\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[3\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[4\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[4\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[5\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[5\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[6\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[6\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[7\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[7\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regn_wr_sel\[2\] " "Warning (15610): No output dependent on input pin \"regn_wr_sel\[2\]\"" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regn_rd_sel_a\[2\] " "Warning (15610): No output dependent on input pin \"regn_rd_sel_a\[2\]\"" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regn_rd_sel_b\[2\] " "Warning (15610): No output dependent on input pin \"regn_rd_sel_b\[2\]\"" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Info: Implemented 62 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 21:25:51 2024 " "Info: Processing ended: Tue May 07 21:25:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
