
64bit elf: type=2, abi=7, sm=75, toolkit=125, flags = 0x4b054b
Sections:
Index Offset   Size ES Align        Type        Flags Link     Info Name
    1     40    10d  0  1            STRTAB       0    0        0 .shstrtab
    2    14d    11b  0  1            STRTAB       0    0        0 .strtab
    3    268     a8 18  8            SYMTAB       0    2        6 .symtab
    4    310     70  0  1          PROGBITS       0    0        0 .debug_frame
    5    380     30  0  4         CUDA_INFO       0    3        0 .nv.info
    6    3b0     60  0  4         CUDA_INFO      40    3        b .nv.info._Z4reluPKfPfi
    7    410     20  8  4    CUDA_CALLGRAPH       0    3        0 .nv.callgraph
    8    430     10  8  8    CUDA_RELOCINFO       0    0        0 .nv.rel.action
    9    440     10 10  8               REL      40    3        4 .rel.debug_frame
    a    450    174  0  4          PROGBITS      42    0        b .nv.constant0._Z4reluPKfPfi
    b    600    100  0 80          PROGBITS       6    3  a000006 .text._Z4reluPKfPfi

.section .strtab

.section .shstrtab

.section .symtab
 index           value           size      info    other  shndx    name  
   0               0               0        0        0      0     (null)
 0x1               0               0      0x3        0    0xb     .text._Z4reluPKfPfi
 0x2               0               0      0x3        0    0xa     .nv.constant0._Z4reluPKfPfi
 0x3               0               0      0x3        0    0x4     .debug_frame
 0x4               0               0      0x3        0    0x7     .nv.callgraph
 0x5               0               0      0x3        0    0x8     .nv.rel.action
 0x6               0           0x100     0x12     0x10    0xb     _Z4reluPKfPfi


.nv.constant0._Z4reluPKfPfi
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 


.nv.info
	<0x1>
	Attribute:	EIATTR_REGCOUNT
	Format:	EIFMT_SVAL
	Value:	function: _Z4reluPKfPfi(0x6)	register count: 10
	<0x2>
	Attribute:	EIATTR_MIN_STACK_SIZE
	Format:	EIFMT_SVAL
	Value:	function: _Z4reluPKfPfi(0x6)	min stack size: 0x0
	<0x3>
	Attribute:	EIATTR_FRAME_SIZE
	Format:	EIFMT_SVAL
	Value:	function: _Z4reluPKfPfi(0x6)	frame size: 0x0
	<0x4>
	Attribute:	EIATTR_MIN_STACK_SIZE
	Format:	EIFMT_SVAL
	Value:	function: _Z4reluPKfPfi(0x6)	min stack size: 0x0


.nv.info._Z4reluPKfPfi
	<0x1>
	Attribute:	EIATTR_SW_WAR
	Format:	EIFMT_SVAL
	Value:	0x1 
	<0x2>
	Attribute:	EIATTR_CUDA_API_VERSION
	Format:	EIFMT_SVAL
	Value:	0x7d 
	<0x3>
	Attribute:	EIATTR_PARAM_CBANK
	Format:	EIFMT_SVAL
	Value:	0x2 0x140160 
	<0x4>
	Attribute:	EIATTR_CBANK_PARAM_SIZE
	Format:	EIFMT_HVAL
	Value:	0x14
	<0x5>
	Attribute:	EIATTR_KPARAM_INFO
	Format:	EIFMT_SVAL
	Value:	Index : 0x0	Ordinal : 0x2	Offset  : 0x10	Size    : 0x4
		Pointee's logAlignment : 0x0	Space : 0x0	cbank : 0x1f	Parameter Space : CBANK	
	<0x6>
	Attribute:	EIATTR_KPARAM_INFO
	Format:	EIFMT_SVAL
	Value:	Index : 0x0	Ordinal : 0x1	Offset  : 0x8	Size    : 0x8
		Pointee's logAlignment : 0x0	Space : 0x0	cbank : 0x1f	Parameter Space : CBANK	
	<0x7>
	Attribute:	EIATTR_KPARAM_INFO
	Format:	EIFMT_SVAL
	Value:	Index : 0x0	Ordinal : 0x0	Offset  : 0x0	Size    : 0x8
		Pointee's logAlignment : 0x0	Space : 0x0	cbank : 0x1f	Parameter Space : CBANK	
	<0x8>
	Attribute:	EIATTR_MAXREG_COUNT
	Format:	EIFMT_HVAL
	Value:	0xff
	<0x9>
	Attribute:	EIATTR_EXIT_INSTR_OFFSETS
	Format:	EIFMT_SVAL
	Value:	0x50 0xc0 


.nv.callgraph
 <0,-1>
 <0,-2>
 <0,-3>
 <0,-4>


.nv.rel.action
Header : Base Relocation : R_CUDA_CONST_FIELD22_37
Reloc type : Symbol Kind,Addend Shift,Source Position1,length1,Destination Position1,Source Position2,length2,Destination Position2
R_CUDA_CONST_FIELD22_37 : EIVALUE_SYM_KIND_ADDR,0,0,17,37,0,5,54


.text._Z4reluPKfPfi
bar = 0	reg = 10	lmem=0	smem=0
0x00017a02 0x00000a00 0x00000f00 0x000fe400
0x00047919 0x00000000 0x00002500 0x000e2800
0x00037919 0x00000000 0x00002100 0x000e2400
0x04047a24 0x00000000 0x078e0203 0x001fca00
0x04007a0c 0x00005c00 0x03f06270 0x000fd800
0x0000094d 0x00000000 0x03800000 0x000fea00
0x00057802 0x00000004 0x00000f00 0x000fca00
0x04027625 0x00005800 0x078e0205 0x000fd000
0x02027381 0x00000000 0x001e6900 0x000ea200
0x04047625 0x00005a00 0x078e0205 0x000fe200
0xff077209 0x00000002 0x07800000 0x004fd000
0x04007386 0x00000007 0x0010e900 0x000fe200
0x0000794d 0x00000000 0x03800000 0x000fea00
0x00007947 0xfffffff0 0x0383ffff 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000


.section .debug_frame
decodeDebugFrame, frameBuf 0xffffffff, total_length 112
CIE length 36, cie_id -1
version 3
augmentation slen 1
augmentation 
code_align_factor slen 1
data_align_factor slen 1
 Debug Frame Common Information Entry
  length:                 36
  CIE_id :                -1
  version:                3
  augmentation:           
  code align factor:      4
  data align factor:      -4
  return address register 0xffffffff
  initial instructions: 19 bytes, ptr = 0x8080810c, frameBuf = 0xffffffff
  DW_CFA_def_cfa register R1, offset 0
  DW_CFA_same_value R255
  DW_CFA_same_value R1
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
 Debug Frame Description Entry
  length:                 52
  CIE_pointer:            0
  initial_location:       0x0
  address_range:          0x100
  function:               _Z4reluPKfPfi
  instructions: 28 bytes
  DW_CFA_advance_loc4 delta 4
  DW_CFA_advance_loc4 delta 20
  DW_CFA_def_cfa register R1, offset 0
  DW_CFA_advance_loc4 delta 24
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop

.section .rel.debug_frame	REL
0x44    _Z4reluPKfPfi    R_CUDA_64
