# Measurement

## baseline

```
[*] ----- Starting test bst_array -----
[*] Your register values should be
[0, 136, 10380, 0, 0, 0, 1532, 0, 0, 0, 132, 1532, 124, 473, 1780, 126, 99, -1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1132, 0, 0, 0]       
[*] Your verilog register values are
[0, 136, 10380, 0, 0, 0, 1532, 0, 0, 0, 132, 1532, 124, 473, 1780, 126, 99, -1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1132, 0, 0, 0]       
[Passed]
[*] ----- Hardware counter stats -----
[*] CORE_CYCLE: 10060


[*] ----- Starting test fibo -----
[*] Your register values should be
[0, 136, 10000, 0, 0, 0, 0, 0, 0, 0, 55, 2, 1, 2, 1, 2, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[*] Your verilog register values are
[0, 136, 10000, 0, 0, 0, 0, 0, 0, 0, 55, 2, 1, 2, 1, 2, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[Passed]
[*] ----- Hardware counter stats -----
[*] CORE_CYCLE: 871


[*] ----- Starting test matmul -----
[*] Your register values should be
[0, 136, 10244, 0, 0, 0, 0, 0, 0, 0, 36, 0, 128, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[*] Your verilog register values are
[0, 136, 10244, 0, 0, 0, 0, 0, 0, 0, 36, 0, 128, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[Passed]
[*] ----- Hardware counter stats -----
[*] CORE_CYCLE: 22431


[*] ----- Starting test prime_fact -----
[*] Your register values should be
[0, 136, 10016, 0, 0, 508, 0, 0, 0, 0, 1, 0, 128, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[*] Your verilog register values are
[0, 136, 10016, 0, 0, 508, 0, 0, 0, 0, 1, 0, 128, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[Passed]
[*] ----- Hardware counter stats -----
[*] CORE_CYCLE: 18884


[*] ----- Starting test quicksort -----
[*] Your register values should be
[0, 136, 10740, 0, 0, 0, 2272, 0, 0, 0, 0, 255, 250, 1013, 252, 1012, 1012, 1012, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2276, 0, 0, 0]     
[*] Your verilog register values are
[0, 136, 10740, 0, 0, 0, 2272, 0, 0, 0, 0, 255, 250, 1013, 252, 1012, 1012, 1012, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2276, 0, 0, 0]     
[Passed]
[*] ----- Hardware counter stats -----
[*] CORE_CYCLE: 34502


[*] ----- Starting test spmv -----
[*] Your register values should be
[0, 136, 26288, 0, 0, 0, 0, 0, 0, 0, 4083, 0, 16, 1, 0, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[*] Your verilog register values are
[0, 136, 26288, 0, 0, 0, 0, 0, 0, 0, 4083, 0, 16, 1, 0, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[Passed]
[*] ----- Hardware counter stats -----
[*] CORE_CYCLE: 42430


[*] ----- Starting test spconv -----
[*] Your register values should be
[0, 136, 26208, 0, 0, 0, 0, 0, 0, 0, 3213, 0, 18, 0, 0, 62, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[*] Your verilog register values are
[0, 136, 26208, 0, 0, 0, 0, 0, 0, 0, 3213, 0, 18, 0, 0, 62, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[Passed]
[*] ----- Hardware counter stats -----
[*] CORE_CYCLE: 249824
```

## gshare
