{"related:6fd0Ih-KoAoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"A survey of research and practices of network-on-chip","url":"https://dl.acm.org/doi/abs/10.1145/1132952.1132953","authors":["T Bjerregaard","T Bjerregaard S Mahadevan"],"year":2006,"numCitations":1426,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/A%20Survey%20of%20Research%20and%20Practices%20of%20Network-on-Chip.pdf","citationUrl":"http://scholar.google.com/scholar?cites=765763802979694569&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:6fd0Ih-KoAoJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=765763802979694569&hl=en&as_sdt=0,5","publication":"dl.acm.org","p":1,"exp":1596362155022},{"title":"Route packets, not wires: on-chip inteconnection networks","url":"https://dl.acm.org/doi/abs/10.1145/378239.379048","authors":["WJ Dally","WJ Dally B Towles"],"year":2001,"numCitations":4208,"pdf":"http://www.liacs.leidenuniv.nl/~stefanovtp/courses/StudentenSeminarium/Papers/DT/RPNW.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9712801218355401565&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:XRMOWj_NyoYJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9712801218355401565&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"Networks on chips: A new SoC paradigm","url":"https://ieeexplore.ieee.org/abstract/document/976921/","authors":["L Benini","L Benini G De Micheli"],"year":2002,"numCitations":4649,"pdf":"https://infoscience.epfl.ch/record/165542/files/00976921.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11557091623274954702&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zj_yaZkJY6AJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11557091623274954702&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Æthereal network on chip: concepts, architectures, and implementations","url":"https://ieeexplore.ieee.org/abstract/document/1511973/","authors":["K Goossens","K Goossens J Dielissen…"],"year":2005,"numCitations":1082,"pdf":"http://www.es.ele.tue.nl/~kgoossens/2005-designtest.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6833268926695687643&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:20VpduKl1F4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6833268926695687643&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Key research problems in NoC design: a holistic perspective","url":"https://dl.acm.org/doi/abs/10.1145/1084834.1084856","authors":["UY Ogras","UY Ogras J Hu","UY Ogras J Hu R Marculescu"],"year":2005,"numCitations":429,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.90.3812&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=1162775071307422269&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:PVr1RsQBIxAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1162775071307422269&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"Performance evaluation and design trade-offs for network-on-chip interconnect architectures","url":"https://ieeexplore.ieee.org/abstract/document/1453503/","authors":["PP Pande","PP Pande C Grecu","PP Pande C Grecu M Jones…"],"year":2005,"numCitations":1019,"citationUrl":"http://scholar.google.com/scholar?cites=4525134365618265078&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:9tuW97qBzD4J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4525134365618265078&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives","url":"https://ieeexplore.ieee.org/abstract/document/4723644/","authors":["R Marculescu","R Marculescu UY Ogras","R Marculescu UY Ogras LS Peh…"],"year":2008,"numCitations":791,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.151.6145&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=6259619691651973316&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:xMD01fGi3lYJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6259619691651973316&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A network on chip architecture and design methodology","url":"https://ieeexplore.ieee.org/abstract/document/1016885/","authors":["S Kumar","S Kumar A Jantsch","S Kumar A Jantsch JP Soininen…"],"year":2002,"numCitations":1616,"pdf":"http://www.academia.edu/download/49942898/A_Network_on_Chip_Architecture_and_Desig20161028-5488-htvhl8.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3065188286008466465&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:IRw5jYG8iSoJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3065188286008466465&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"HERMES: an infrastructure for low area overhead packet-switching networks on chip","url":"https://www.sciencedirect.com/science/article/pii/S0167926004000185","authors":["F Moraes","F Moraes N Calazans","F Moraes N Calazans A Mello","F Moraes N Calazans A Mello L Möller","F Moraes N Calazans A Mello L Möller L Ost"],"year":2004,"numCitations":738,"pdf":"http://www.academia.edu/download/50703425/43-Heremes_20plus_20NoC_20Survey.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11883281689226045956&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:BOo4bLzl6aQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11883281689226045956&hl=en&as_sdt=0,5","publication":"Elsevier"},{"title":"Xpipes: A network-on-chip architecture for gigascale systems-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/1330747/","authors":["D Bertozzi","D Bertozzi L Benini"],"year":2004,"numCitations":566,"pdf":"http://access.ee.ntu.edu.tw/course/under_project_95/paper/senior/NOC/02_Xpipe.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12859193055137325753&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:uWKh5fMHdbIJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12859193055137325753&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}