v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 1050 -610 1050 -560 { lab=Q0}
N 1280 -610 1280 -560 { lab=Q1}
N 1520 -610 1520 -560 { lab=Q2}
N 620 -560 890 -560 { lab=D}
N 660 -560 660 -460 { lab=D}
N 660 -460 700 -460 { lab=D}
N 800 -460 860 -460 { lab=#net1}
N 860 -510 860 -460 { lab=#net1}
N 860 -510 890 -510 { lab=#net1}
N 950 -470 950 -350 { lab=CLK}
N 980 -560 1110 -560 { lab=Q0}
N 980 -510 1110 -510 { lab=#net2}
N 1200 -560 1340 -560 { lab=Q1}
N 1430 -560 1580 -560 { lab=Q2}
N 1200 -510 1340 -510 { lab=#net3}
N 1430 -510 1580 -510 { lab=#net4}
N 1170 -470 1170 -350 { lab=CLK}
N 1400 -470 1400 -350 { lab=CLK}
N 1640 -470 1640 -350 { lab=CLK}
N 1140 -620 1140 -590 { lab=VDD}
N 1370 -620 1370 -590 { lab=VDD}
N 1610 -620 1610 -590 { lab=VDD}
N 1760 -610 1760 -560 { lab=Q3}
N 1670 -560 1820 -560 { lab=Q3}
N 1670 -510 1820 -510 { lab=#net5}
N 1880 -470 1880 -350 { lab=CLK}
N 1850 -620 1850 -590 { lab=VDD}
N 2000 -610 2000 -560 { lab=Q4}
N 1910 -560 2060 -560 { lab=Q4}
N 1910 -510 2060 -510 { lab=#net6}
N 2120 -470 2120 -350 { lab=CLK}
N 2090 -620 2090 -590 { lab=VDD}
N 2240 -610 2240 -560 { lab=Q5}
N 2150 -560 2300 -560 { lab=Q5}
N 2150 -510 2300 -510 { lab=#net7}
N 2360 -470 2360 -350 { lab=CLK}
N 2330 -620 2330 -590 { lab=VDD}
N 2480 -610 2480 -560 { lab=Q6}
N 2390 -560 2540 -560 { lab=Q6}
N 2390 -510 2540 -510 { lab=#net8}
N 2600 -470 2600 -350 { lab=CLK}
N 2570 -620 2570 -590 { lab=VDD}
N 2630 -560 2660 -560 { lab=Q7}
N 2630 -510 2660 -510 { lab=#net9}
N 2850 -610 2850 -560 { lab=Q8}
N 3080 -610 3080 -560 { lab=Q9}
N 3320 -610 3320 -560 { lab=Q10}
N 2660 -510 2690 -510 { lab=#net9}
N 2750 -470 2750 -350 { lab=CLK}
N 2780 -560 2910 -560 { lab=Q8}
N 2780 -510 2910 -510 { lab=#net10}
N 3000 -560 3140 -560 { lab=Q9}
N 3230 -560 3380 -560 { lab=Q10}
N 3000 -510 3140 -510 { lab=#net11}
N 3230 -510 3380 -510 { lab=#net12}
N 2970 -470 2970 -350 { lab=CLK}
N 3200 -470 3200 -350 { lab=CLK}
N 3440 -470 3440 -350 { lab=CLK}
N 2940 -620 2940 -590 { lab=VDD}
N 3170 -620 3170 -590 { lab=VDD}
N 3410 -620 3410 -590 { lab=VDD}
N 3560 -610 3560 -560 { lab=Q11}
N 3470 -560 3620 -560 { lab=Q11}
N 3470 -510 3620 -510 { lab=#net13}
N 3680 -470 3680 -350 { lab=CLK}
N 3650 -620 3650 -590 { lab=VDD}
N 3800 -610 3800 -560 { lab=Q12}
N 3710 -560 3860 -560 { lab=Q12}
N 3710 -510 3860 -510 { lab=#net14}
N 3920 -470 3920 -350 { lab=CLK}
N 3890 -620 3890 -590 { lab=VDD}
N 4040 -610 4040 -560 { lab=Q13}
N 3950 -560 4100 -560 { lab=Q13}
N 3950 -510 4100 -510 { lab=#net15}
N 4160 -470 4160 -350 { lab=CLK}
N 4130 -620 4130 -590 { lab=VDD}
N 4280 -610 4280 -560 { lab=Q14}
N 4190 -560 4340 -560 { lab=Q14}
N 4190 -510 4340 -510 { lab=#net16}
N 4400 -470 4400 -350 { lab=CLK}
N 4370 -620 4370 -590 { lab=VDD}
N 4430 -560 4460 -560 { lab=Q15}
N 2660 -560 2690 -560 { lab=Q7}
N 2660 -610 2660 -560 { lab=Q7}
N 760 -350 4400 -350 { lab=CLK}
N 1140 -1060 1210 -1060 { lab=#net17}
N 1460 -1060 1530 -1060 { lab=#net18}
N 1240 -1030 1240 -970 { lab=Qout-pre-buffer}
N 1240 -980 1560 -980 { lab=Qout-pre-buffer}
N 1560 -1030 1560 -970 { lab=Qout-pre-buffer}
N 1780 -1060 1850 -1060 { lab=#net19}
N 1560 -980 1880 -980 { lab=Qout-pre-buffer}
N 1880 -1030 1880 -970 { lab=Qout-pre-buffer}
N 2100 -1060 2170 -1060 { lab=#net20}
N 1880 -980 2200 -980 { lab=Qout-pre-buffer}
N 2200 -1030 2200 -970 { lab=Qout-pre-buffer}
N 2420 -1060 2490 -1060 { lab=#net21}
N 2200 -980 2520 -980 { lab=Qout-pre-buffer}
N 2520 -1030 2520 -970 { lab=Qout-pre-buffer}
N 2740 -1060 2810 -1060 { lab=#net22}
N 2520 -980 2840 -980 { lab=Qout-pre-buffer}
N 2840 -1030 2840 -970 { lab=Qout-pre-buffer}
N 3060 -1060 3130 -1060 { lab=#net23}
N 2840 -980 3160 -980 { lab=Qout-pre-buffer}
N 3160 -1030 3160 -970 { lab=Qout-pre-buffer}
N 3380 -1060 3450 -1060 { lab=#net24}
N 3160 -980 3480 -980 { lab=Qout-pre-buffer}
N 3480 -1030 3480 -970 { lab=Qout-pre-buffer}
N 3480 -980 3710 -980 { lab=Qout-pre-buffer}
N 4060 -980 4140 -980 { lab=Qout}
N 3890 -980 3960 -980 { lab=#net25}
N 3710 -980 3790 -980 { lab=Qout-pre-buffer}
N 610 -560 620 -560 { lab=D}
C {madvlsi/gnd.sym} 920 -470 0 0 {name=l1 lab=GND}
C {madvlsi/gnd.sym} 1140 -470 0 0 {name=l2 lab=GND}
C {madvlsi/gnd.sym} 1370 -470 0 0 {name=l3 lab=GND}
C {madvlsi/gnd.sym} 1610 -470 0 0 {name=l4 lab=GND}
C {madvlsi/gnd.sym} 740 -420 0 0 {name=l5 lab=GND}
C {madvlsi/vdd.sym} 740 -500 0 0 {name=l6 lab=VDD}
C {madvlsi/vdd.sym} 920 -590 0 0 {name=l7 lab=VDD}
C {madvlsi/vdd.sym} 1140 -620 0 0 {name=l8 lab=VDD}
C {madvlsi/vdd.sym} 1370 -620 0 0 {name=l9 lab=VDD}
C {madvlsi/vdd.sym} 1610 -620 0 0 {name=l10 lab=VDD}
C {devices/lab_pin.sym} 760 -350 0 0 {name=l12 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 1050 -610 1 0 {name=l13 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} 1280 -610 1 0 {name=l15 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 1520 -610 1 0 {name=l16 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 1760 -610 1 0 {name=l19 sig_type=std_logic lab=Q3}
C {devices/code_shown.sym} 490 -710 0 0 {name=SPICE only_toplevel=false value=".ic v(Q0)=0 v(Q1)=0 v(Q2)=0 v(Q3)=0 v(Q4)=0 v(Q5)=0 v(Q6)=0 v(Q7)=0 v(Q8)=0 v(Q9)=0 v(Q10)=0 v(Q11)=0 v(Q12)=0 v(Q13)=0 v(Q14)=0 v(Q15)=0
.tran 0.01u 100u
.save all"}
C {madvlsi/vsource.sym} 340 -430 0 0 {name=Vin
value="pulse(0 1.8 5u 1u 1u 4u 10u)"}
C {madvlsi/vsource.sym} 340 -300 0 0 {name=VCLK
value="pulse(0 1.8 1u 1u 1u 4u 10u)"}
C {madvlsi/vsource.sym} 350 -130 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} 340 -400 0 0 {name=l21 lab=GND}
C {madvlsi/gnd.sym} 340 -270 0 0 {name=l22 lab=GND}
C {madvlsi/gnd.sym} 350 -100 0 0 {name=l23 lab=GND}
C {devices/lab_pin.sym} 340 -460 0 0 {name=l24 sig_type=std_logic lab=D}
C {devices/lab_pin.sym} 340 -330 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 760 -350 0 0 {name=l26 sig_type=std_logic lab=CLK}
C {madvlsi/vdd.sym} 350 -160 0 0 {name=l27 lab=VDD}
C {madvlsi/gnd.sym} 1850 -470 0 0 {name=l28 lab=GND}
C {madvlsi/vdd.sym} 1850 -620 0 0 {name=l29 lab=VDD}
C {madvlsi/gnd.sym} 2090 -470 0 0 {name=l32 lab=GND}
C {madvlsi/vdd.sym} 2090 -620 0 0 {name=l33 lab=VDD}
C {devices/lab_pin.sym} 2000 -610 1 0 {name=l34 sig_type=std_logic lab=Q4}
C {madvlsi/gnd.sym} 2330 -470 0 0 {name=l36 lab=GND}
C {madvlsi/vdd.sym} 2330 -620 0 0 {name=l37 lab=VDD}
C {devices/lab_pin.sym} 2240 -610 1 0 {name=l38 sig_type=std_logic lab=Q5}
C {madvlsi/gnd.sym} 2570 -470 0 0 {name=l40 lab=GND}
C {madvlsi/vdd.sym} 2570 -620 0 0 {name=l41 lab=VDD}
C {devices/lab_pin.sym} 2480 -610 1 0 {name=l42 sig_type=std_logic lab=Q6}
C {devices/lab_pin.sym} 2660 -610 1 0 {name=l30 sig_type=std_logic lab=Q7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 740 -460 0 0 {name=X1 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 840 -530 0 0 {name=X2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1060 -530 0 0 {name=X3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1290 -530 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1530 -530 0 0 {name=X5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1770 -530 0 0 {name=X6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2010 -530 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2250 -530 0 0 {name=X8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2490 -530 0 0 {name=X9}
C {madvlsi/tt_models.sym} 320 -780 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {madvlsi/gnd.sym} 2720 -470 0 0 {name=l44 lab=GND}
C {madvlsi/gnd.sym} 2940 -470 0 0 {name=l45 lab=GND}
C {madvlsi/gnd.sym} 3170 -470 0 0 {name=l46 lab=GND}
C {madvlsi/gnd.sym} 3410 -470 0 0 {name=l47 lab=GND}
C {madvlsi/vdd.sym} 2720 -590 0 0 {name=l48 lab=VDD}
C {madvlsi/vdd.sym} 2940 -620 0 0 {name=l49 lab=VDD}
C {madvlsi/vdd.sym} 3170 -620 0 0 {name=l50 lab=VDD}
C {madvlsi/vdd.sym} 3410 -620 0 0 {name=l51 lab=VDD}
C {devices/lab_pin.sym} 2850 -610 1 0 {name=l52 sig_type=std_logic lab=Q8}
C {devices/lab_pin.sym} 3080 -610 1 0 {name=l54 sig_type=std_logic lab=Q9}
C {devices/lab_pin.sym} 3320 -610 1 0 {name=l55 sig_type=std_logic lab=Q10}
C {devices/lab_pin.sym} 3560 -610 1 0 {name=l58 sig_type=std_logic lab=Q11}
C {madvlsi/gnd.sym} 3650 -470 0 0 {name=l60 lab=GND}
C {madvlsi/vdd.sym} 3650 -620 0 0 {name=l61 lab=VDD}
C {madvlsi/gnd.sym} 3890 -470 0 0 {name=l62 lab=GND}
C {madvlsi/vdd.sym} 3890 -620 0 0 {name=l63 lab=VDD}
C {devices/lab_pin.sym} 3800 -610 1 0 {name=l64 sig_type=std_logic lab=Q12}
C {madvlsi/gnd.sym} 4130 -470 0 0 {name=l66 lab=GND}
C {madvlsi/vdd.sym} 4130 -620 0 0 {name=l67 lab=VDD}
C {devices/lab_pin.sym} 4040 -610 1 0 {name=l68 sig_type=std_logic lab=Q13}
C {madvlsi/gnd.sym} 4370 -470 0 0 {name=l70 lab=GND}
C {madvlsi/vdd.sym} 4370 -620 0 0 {name=l71 lab=VDD}
C {devices/lab_pin.sym} 4280 -610 1 0 {name=l72 sig_type=std_logic lab=Q14}
C {devices/lab_pin.sym} 4460 -560 1 0 {name=l74 sig_type=std_logic lab=Q15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2640 -530 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2860 -530 0 0 {name=X11}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3090 -530 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3330 -530 0 0 {name=X13}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3570 -530 0 0 {name=X14}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3810 -530 0 0 {name=X15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 4050 -530 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 4290 -530 0 0 {name=X17}
C {madvlsi/pmos3.sym} 1240 -1060 0 0 {name=M1
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1560 -1060 0 0 {name=M2
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1080 -1060 0 0 {name=X18 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1400 -1060 0 0 {name=X19 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/nmos3.sym} 1240 -940 0 0 {name=M3
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1560 -940 0 0 {name=M4
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 1080 -1020 0 0 {name=l14 lab=GND}
C {madvlsi/vdd.sym} 1080 -1100 0 0 {name=l17 lab=VDD}
C {madvlsi/gnd.sym} 1400 -1020 0 0 {name=l18 lab=GND}
C {madvlsi/vdd.sym} 1400 -1100 0 0 {name=l20 lab=VDD}
C {madvlsi/vdd.sym} 1240 -1090 0 0 {name=l31 lab=VDD}
C {madvlsi/vdd.sym} 1560 -1090 0 0 {name=l35 lab=VDD}
C {madvlsi/gnd.sym} 1240 -910 0 0 {name=l39 lab=GND}
C {madvlsi/gnd.sym} 1560 -910 0 0 {name=l43 lab=GND}
C {devices/lab_pin.sym} 1040 -1060 0 0 {name=l53 sig_type=std_logic lab=Q0}
C {madvlsi/pmos3.sym} 1880 -1060 0 0 {name=M5
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1720 -1060 0 0 {name=X20 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/nmos3.sym} 1880 -940 0 0 {name=M6
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 1720 -1020 0 0 {name=l56 lab=GND}
C {madvlsi/vdd.sym} 1720 -1100 0 0 {name=l57 lab=VDD}
C {madvlsi/vdd.sym} 1880 -1090 0 0 {name=l59 lab=VDD}
C {madvlsi/gnd.sym} 1880 -910 0 0 {name=l65 lab=GND}
C {madvlsi/pmos3.sym} 2200 -1060 0 0 {name=M7
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2040 -1060 0 0 {name=X21 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/nmos3.sym} 2200 -940 0 0 {name=M8
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 2040 -1020 0 0 {name=l69 lab=GND}
C {madvlsi/vdd.sym} 2040 -1100 0 0 {name=l73 lab=VDD}
C {madvlsi/vdd.sym} 2200 -1090 0 0 {name=l75 lab=VDD}
C {madvlsi/gnd.sym} 2200 -910 0 0 {name=l76 lab=GND}
C {madvlsi/pmos3.sym} 2520 -1060 0 0 {name=M9
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2360 -1060 0 0 {name=X22 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/nmos3.sym} 2520 -940 0 0 {name=M10
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 2360 -1020 0 0 {name=l77 lab=GND}
C {madvlsi/vdd.sym} 2360 -1100 0 0 {name=l78 lab=VDD}
C {madvlsi/vdd.sym} 2520 -1090 0 0 {name=l79 lab=VDD}
C {madvlsi/gnd.sym} 2520 -910 0 0 {name=l80 lab=GND}
C {madvlsi/pmos3.sym} 2840 -1060 0 0 {name=M11
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2680 -1060 0 0 {name=X23 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/nmos3.sym} 2840 -940 0 0 {name=M12
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 2680 -1020 0 0 {name=l81 lab=GND}
C {madvlsi/vdd.sym} 2680 -1100 0 0 {name=l82 lab=VDD}
C {madvlsi/vdd.sym} 2840 -1090 0 0 {name=l83 lab=VDD}
C {madvlsi/gnd.sym} 2840 -910 0 0 {name=l84 lab=GND}
C {madvlsi/pmos3.sym} 3160 -1060 0 0 {name=M13
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3000 -1060 0 0 {name=X24 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/nmos3.sym} 3160 -940 0 0 {name=M14
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 3000 -1020 0 0 {name=l85 lab=GND}
C {madvlsi/vdd.sym} 3000 -1100 0 0 {name=l86 lab=VDD}
C {madvlsi/vdd.sym} 3160 -1090 0 0 {name=l87 lab=VDD}
C {madvlsi/gnd.sym} 3160 -910 0 0 {name=l88 lab=GND}
C {madvlsi/pmos3.sym} 3480 -1060 0 0 {name=M15
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3320 -1060 0 0 {name=X25 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/nmos3.sym} 3480 -940 0 0 {name=M16
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 3320 -1020 0 0 {name=l89 lab=GND}
C {madvlsi/vdd.sym} 3320 -1100 0 0 {name=l90 lab=VDD}
C {madvlsi/vdd.sym} 3480 -1090 0 0 {name=l91 lab=VDD}
C {madvlsi/gnd.sym} 3480 -910 0 0 {name=l92 lab=GND}
C {devices/lab_pin.sym} 4140 -980 1 0 {name=l93 sig_type=std_logic lab=Qout}
C {devices/lab_pin.sym} 1360 -1060 0 0 {name=l94 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 1210 -940 0 0 {name=l95 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 1530 -940 0 0 {name=l96 sig_type=std_logic lab=Q3}
C {devices/lab_pin.sym} 1680 -1060 0 0 {name=l97 sig_type=std_logic lab=Q4}
C {devices/lab_pin.sym} 2000 -1060 0 0 {name=l98 sig_type=std_logic lab=Q5}
C {devices/lab_pin.sym} 1850 -940 0 0 {name=l99 sig_type=std_logic lab=Q6}
C {devices/lab_pin.sym} 2170 -940 0 0 {name=l100 sig_type=std_logic lab=Q7}
C {devices/lab_pin.sym} 2320 -1060 0 0 {name=l101 sig_type=std_logic lab=Q8}
C {devices/lab_pin.sym} 2640 -1060 0 0 {name=l102 sig_type=std_logic lab=Q9}
C {devices/lab_pin.sym} 2960 -1060 0 0 {name=l103 sig_type=std_logic lab=Q10}
C {devices/lab_pin.sym} 3280 -1060 0 0 {name=l104 sig_type=std_logic lab=Q11}
C {devices/lab_pin.sym} 2490 -940 0 0 {name=l105 sig_type=std_logic lab=Q12}
C {devices/lab_pin.sym} 2810 -940 0 0 {name=l106 sig_type=std_logic lab=Q13}
C {devices/lab_pin.sym} 3130 -940 0 0 {name=l107 sig_type=std_logic lab=Q14}
C {devices/lab_pin.sym} 3450 -940 0 0 {name=l108 sig_type=std_logic lab=Q15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3830 -980 0 0 {name=X26 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4000 -980 0 0 {name=X27 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3830 -940 0 0 {name=l11 lab=GND}
C {madvlsi/vdd.sym} 3830 -1020 0 0 {name=l110 lab=VDD}
C {madvlsi/gnd.sym} 4000 -940 0 0 {name=l111 lab=GND}
C {madvlsi/vdd.sym} 4000 -1020 0 0 {name=l112 lab=VDD}
C {devices/lab_pin.sym} 3710 -980 1 0 {name=l113 sig_type=std_logic lab=Qout-pre-buffer}
C {devices/lab_pin.sym} 610 -560 0 0 {name=l109 sig_type=std_logic lab=D}
