
ubuntu-preinstalled/mtr:     file format elf32-littlearm


Disassembly of section .init:

000018dc <.init>:
    18dc:	push	{r3, lr}
    18e0:	bl	247c <__assert_fail@plt+0x5d8>
    18e4:	pop	{r3, pc}

Disassembly of section .plt:

000018e8 <fdopen@plt-0x14>:
    18e8:	push	{lr}		; (str lr, [sp, #-4]!)
    18ec:	ldr	lr, [pc, #4]	; 18f8 <fdopen@plt-0x4>
    18f0:	add	lr, pc, lr
    18f4:	ldr	pc, [lr, #8]!
    18f8:	andeq	sl, r1, r0, ror #9

000018fc <fdopen@plt>:
    18fc:	add	ip, pc, #0, 12
    1900:	add	ip, ip, #106496	; 0x1a000
    1904:	ldr	pc, [ip, #1248]!	; 0x4e0

00001908 <calloc@plt>:
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #106496	; 0x1a000
    1910:	ldr	pc, [ip, #1240]!	; 0x4d8

00001914 <raise@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #106496	; 0x1a000
    191c:	ldr	pc, [ip, #1232]!	; 0x4d0

00001920 <wattrset@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #106496	; 0x1a000
    1928:	ldr	pc, [ip, #1224]!	; 0x4c8

0000192c <werase@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #106496	; 0x1a000
    1934:	ldr	pc, [ip, #1216]!	; 0x4c0

00001938 <__strncat_chk@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #106496	; 0x1a000
    1940:	ldr	pc, [ip, #1208]!	; 0x4b8

00001944 <__res_init@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #106496	; 0x1a000
    194c:	ldr	pc, [ip, #1200]!	; 0x4b0

00001950 <strcmp@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #106496	; 0x1a000
    1958:	ldr	pc, [ip, #1192]!	; 0x4a8

0000195c <__cxa_finalize@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #106496	; 0x1a000
    1964:	ldr	pc, [ip, #1184]!	; 0x4a0

00001968 <strtol@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #106496	; 0x1a000
    1970:	ldr	pc, [ip, #1176]!	; 0x498

00001974 <fopen@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #106496	; 0x1a000
    197c:	ldr	pc, [ip, #1168]!	; 0x490

00001980 <getifaddrs@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #106496	; 0x1a000
    1988:	ldr	pc, [ip, #1160]!	; 0x488

0000198c <read@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #106496	; 0x1a000
    1994:	ldr	pc, [ip, #1152]!	; 0x480

00001998 <fflush@plt>:
    1998:			; <UNDEFINED> instruction: 0x46c04778
    199c:	add	ip, pc, #0, 12
    19a0:	add	ip, ip, #106496	; 0x1a000
    19a4:	ldr	pc, [ip, #1140]!	; 0x474

000019a8 <getuid@plt>:
    19a8:	add	ip, pc, #0, 12
    19ac:	add	ip, ip, #106496	; 0x1a000
    19b0:	ldr	pc, [ip, #1132]!	; 0x46c

000019b4 <memmove@plt>:
    19b4:	add	ip, pc, #0, 12
    19b8:	add	ip, ip, #106496	; 0x1a000
    19bc:	ldr	pc, [ip, #1124]!	; 0x464

000019c0 <free@plt>:
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #106496	; 0x1a000
    19c8:	ldr	pc, [ip, #1116]!	; 0x45c

000019cc <gai_strerror@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #106496	; 0x1a000
    19d4:	ldr	pc, [ip, #1108]!	; 0x454

000019d8 <fgets@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #106496	; 0x1a000
    19e0:	ldr	pc, [ip, #1100]!	; 0x44c

000019e4 <ferror@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #106496	; 0x1a000
    19ec:	ldr	pc, [ip, #1092]!	; 0x444

000019f0 <inet_pton@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #106496	; 0x1a000
    19f8:	ldr	pc, [ip, #1084]!	; 0x43c

000019fc <_exit@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #106496	; 0x1a000
    1a04:	ldr	pc, [ip, #1076]!	; 0x434

00001a08 <wgetch@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #106496	; 0x1a000
    1a10:	ldr	pc, [ip, #1068]!	; 0x42c

00001a14 <memcpy@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #106496	; 0x1a000
    1a1c:	ldr	pc, [ip, #1060]!	; 0x424

00001a20 <execlp@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #106496	; 0x1a000
    1a28:	ldr	pc, [ip, #1052]!	; 0x41c

00001a2c <signal@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #106496	; 0x1a000
    1a34:	ldr	pc, [ip, #1044]!	; 0x414

00001a38 <time@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #106496	; 0x1a000
    1a40:	ldr	pc, [ip, #1036]!	; 0x40c

00001a44 <pow@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #106496	; 0x1a000
    1a4c:	ldr	pc, [ip, #1028]!	; 0x404

00001a50 <memcmp@plt>:
    1a50:			; <UNDEFINED> instruction: 0x46c04778
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #106496	; 0x1a000
    1a5c:	ldr	pc, [ip, #1016]!	; 0x3f8

00001a60 <inet_ntoa@plt>:
    1a60:	add	ip, pc, #0, 12
    1a64:	add	ip, ip, #106496	; 0x1a000
    1a68:	ldr	pc, [ip, #1008]!	; 0x3f0

00001a6c <select@plt>:
    1a6c:	add	ip, pc, #0, 12
    1a70:	add	ip, ip, #106496	; 0x1a000
    1a74:	ldr	pc, [ip, #1000]!	; 0x3e8

00001a78 <freeifaddrs@plt>:
    1a78:	add	ip, pc, #0, 12
    1a7c:	add	ip, ip, #106496	; 0x1a000
    1a80:	ldr	pc, [ip, #992]!	; 0x3e0

00001a84 <noecho@plt>:
    1a84:	add	ip, pc, #0, 12
    1a88:	add	ip, ip, #106496	; 0x1a000
    1a8c:	ldr	pc, [ip, #984]!	; 0x3d8

00001a90 <gethostbyaddr@plt>:
    1a90:			; <UNDEFINED> instruction: 0x46c04778
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #106496	; 0x1a000
    1a9c:	ldr	pc, [ip, #972]!	; 0x3cc

00001aa0 <strdup@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #106496	; 0x1a000
    1aa8:	ldr	pc, [ip, #964]!	; 0x3c4

00001aac <__stack_chk_fail@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #106496	; 0x1a000
    1ab4:	ldr	pc, [ip, #956]!	; 0x3bc

00001ab8 <dup2@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #106496	; 0x1a000
    1ac0:	ldr	pc, [ip, #948]!	; 0x3b4

00001ac4 <__fdelt_chk@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #106496	; 0x1a000
    1acc:	ldr	pc, [ip, #940]!	; 0x3ac

00001ad0 <use_default_colors@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #106496	; 0x1a000
    1ad8:	ldr	pc, [ip, #932]!	; 0x3a4

00001adc <geteuid@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #106496	; 0x1a000
    1ae4:	ldr	pc, [ip, #924]!	; 0x39c

00001ae8 <initscr@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #106496	; 0x1a000
    1af0:	ldr	pc, [ip, #916]!	; 0x394

00001af4 <wrefresh@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #106496	; 0x1a000
    1afc:	ldr	pc, [ip, #908]!	; 0x38c

00001b00 <index@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #106496	; 0x1a000
    1b08:	ldr	pc, [ip, #900]!	; 0x384

00001b0c <getegid@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #106496	; 0x1a000
    1b14:	ldr	pc, [ip, #892]!	; 0x37c

00001b18 <start_color@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #106496	; 0x1a000
    1b20:	ldr	pc, [ip, #884]!	; 0x374

00001b24 <fwrite@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #106496	; 0x1a000
    1b2c:	ldr	pc, [ip, #876]!	; 0x36c

00001b30 <waitpid@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #106496	; 0x1a000
    1b38:	ldr	pc, [ip, #868]!	; 0x364

00001b3c <gettimeofday@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #106496	; 0x1a000
    1b44:	ldr	pc, [ip, #860]!	; 0x35c

00001b48 <__fpending@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #106496	; 0x1a000
    1b50:	ldr	pc, [ip, #852]!	; 0x354

00001b54 <error@plt>:
    1b54:			; <UNDEFINED> instruction: 0x46c04778
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #106496	; 0x1a000
    1b60:	ldr	pc, [ip, #840]!	; 0x348

00001b64 <gethostname@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #106496	; 0x1a000
    1b6c:	ldr	pc, [ip, #832]!	; 0x340

00001b70 <wattr_on@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #106496	; 0x1a000
    1b78:	ldr	pc, [ip, #824]!	; 0x338

00001b7c <getenv@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #106496	; 0x1a000
    1b84:	ldr	pc, [ip, #816]!	; 0x330

00001b88 <puts@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #106496	; 0x1a000
    1b90:	ldr	pc, [ip, #808]!	; 0x328

00001b94 <malloc@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #106496	; 0x1a000
    1b9c:	ldr	pc, [ip, #800]!	; 0x320

00001ba0 <__libc_start_main@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #106496	; 0x1a000
    1ba8:	ldr	pc, [ip, #792]!	; 0x318

00001bac <strerror@plt>:
    1bac:			; <UNDEFINED> instruction: 0x46c04778
    1bb0:	add	ip, pc, #0, 12
    1bb4:	add	ip, ip, #106496	; 0x1a000
    1bb8:	ldr	pc, [ip, #780]!	; 0x30c

00001bbc <__fxstat@plt>:
    1bbc:	add	ip, pc, #0, 12
    1bc0:	add	ip, ip, #106496	; 0x1a000
    1bc4:	ldr	pc, [ip, #772]!	; 0x304

00001bc8 <strftime@plt>:
    1bc8:	add	ip, pc, #0, 12
    1bcc:	add	ip, ip, #106496	; 0x1a000
    1bd0:	ldr	pc, [ip, #764]!	; 0x2fc

00001bd4 <localtime@plt>:
    1bd4:	add	ip, pc, #0, 12
    1bd8:	add	ip, ip, #106496	; 0x1a000
    1bdc:	ldr	pc, [ip, #756]!	; 0x2f4

00001be0 <__ctype_tolower_loc@plt>:
    1be0:	add	ip, pc, #0, 12
    1be4:	add	ip, ip, #106496	; 0x1a000
    1be8:	ldr	pc, [ip, #748]!	; 0x2ec

00001bec <__gmon_start__@plt>:
    1bec:	add	ip, pc, #0, 12
    1bf0:	add	ip, ip, #106496	; 0x1a000
    1bf4:	ldr	pc, [ip, #740]!	; 0x2e4

00001bf8 <raw@plt>:
    1bf8:	add	ip, pc, #0, 12
    1bfc:	add	ip, ip, #106496	; 0x1a000
    1c00:	ldr	pc, [ip, #732]!	; 0x2dc

00001c04 <getopt_long@plt>:
    1c04:	add	ip, pc, #0, 12
    1c08:	add	ip, ip, #106496	; 0x1a000
    1c0c:	ldr	pc, [ip, #724]!	; 0x2d4

00001c10 <kill@plt>:
    1c10:	add	ip, pc, #0, 12
    1c14:	add	ip, ip, #106496	; 0x1a000
    1c18:	ldr	pc, [ip, #716]!	; 0x2cc

00001c1c <__ctype_b_loc@plt>:
    1c1c:	add	ip, pc, #0, 12
    1c20:	add	ip, ip, #106496	; 0x1a000
    1c24:	ldr	pc, [ip, #708]!	; 0x2c4

00001c28 <getpid@plt>:
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #106496	; 0x1a000
    1c30:	ldr	pc, [ip, #700]!	; 0x2bc

00001c34 <exit@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #106496	; 0x1a000
    1c3c:	ldr	pc, [ip, #692]!	; 0x2b4

00001c40 <mvprintw@plt>:
    1c40:	add	ip, pc, #0, 12
    1c44:	add	ip, ip, #106496	; 0x1a000
    1c48:	ldr	pc, [ip, #684]!	; 0x2ac

00001c4c <strtoul@plt>:
    1c4c:	add	ip, pc, #0, 12
    1c50:	add	ip, ip, #106496	; 0x1a000
    1c54:	ldr	pc, [ip, #676]!	; 0x2a4

00001c58 <strlen@plt>:
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #106496	; 0x1a000
    1c60:	ldr	pc, [ip, #668]!	; 0x29c

00001c64 <strchr@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #106496	; 0x1a000
    1c6c:	ldr	pc, [ip, #660]!	; 0x294

00001c70 <hcreate@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #106496	; 0x1a000
    1c78:	ldr	pc, [ip, #652]!	; 0x28c

00001c7c <srand@plt>:
    1c7c:	add	ip, pc, #0, 12
    1c80:	add	ip, ip, #106496	; 0x1a000
    1c84:	ldr	pc, [ip, #644]!	; 0x284

00001c88 <sqrt@plt>:
    1c88:	add	ip, pc, #0, 12
    1c8c:	add	ip, ip, #106496	; 0x1a000
    1c90:	ldr	pc, [ip, #636]!	; 0x27c

00001c94 <init_pair@plt>:
    1c94:	add	ip, pc, #0, 12
    1c98:	add	ip, ip, #106496	; 0x1a000
    1c9c:	ldr	pc, [ip, #628]!	; 0x274

00001ca0 <__errno_location@plt>:
    1ca0:	add	ip, pc, #0, 12
    1ca4:	add	ip, ip, #106496	; 0x1a000
    1ca8:	ldr	pc, [ip, #620]!	; 0x26c

00001cac <__strcat_chk@plt>:
    1cac:	add	ip, pc, #0, 12
    1cb0:	add	ip, ip, #106496	; 0x1a000
    1cb4:	ldr	pc, [ip, #612]!	; 0x264

00001cb8 <snprintf@plt>:
    1cb8:			; <UNDEFINED> instruction: 0x46c04778
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #106496	; 0x1a000
    1cc4:	ldr	pc, [ip, #600]!	; 0x258

00001cc8 <__cxa_atexit@plt>:
    1cc8:			; <UNDEFINED> instruction: 0x46c04778
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #106496	; 0x1a000
    1cd4:	ldr	pc, [ip, #588]!	; 0x24c

00001cd8 <__isoc99_sscanf@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #106496	; 0x1a000
    1ce0:	ldr	pc, [ip, #580]!	; 0x244

00001ce4 <fcntl@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #106496	; 0x1a000
    1cec:	ldr	pc, [ip, #572]!	; 0x23c

00001cf0 <getgid@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #106496	; 0x1a000
    1cf8:	ldr	pc, [ip, #564]!	; 0x234

00001cfc <memset@plt>:
    1cfc:			; <UNDEFINED> instruction: 0x46c04778
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #106496	; 0x1a000
    1d08:	ldr	pc, [ip, #552]!	; 0x228

00001d0c <putchar@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #106496	; 0x1a000
    1d14:	ldr	pc, [ip, #544]!	; 0x220

00001d18 <strncpy@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #106496	; 0x1a000
    1d20:	ldr	pc, [ip, #536]!	; 0x218

00001d24 <__dn_expand@plt>:
    1d24:	add	ip, pc, #0, 12
    1d28:	add	ip, ip, #106496	; 0x1a000
    1d2c:	ldr	pc, [ip, #528]!	; 0x210

00001d30 <__printf_chk@plt>:
    1d30:	add	ip, pc, #0, 12
    1d34:	add	ip, ip, #106496	; 0x1a000
    1d38:	ldr	pc, [ip, #520]!	; 0x208

00001d3c <strtod@plt>:
    1d3c:	add	ip, pc, #0, 12
    1d40:	add	ip, ip, #106496	; 0x1a000
    1d44:	ldr	pc, [ip, #512]!	; 0x200

00001d48 <write@plt>:
    1d48:	add	ip, pc, #0, 12
    1d4c:	add	ip, ip, #106496	; 0x1a000
    1d50:	ldr	pc, [ip, #504]!	; 0x1f8

00001d54 <fileno@plt>:
    1d54:	add	ip, pc, #0, 12
    1d58:	add	ip, ip, #106496	; 0x1a000
    1d5c:	ldr	pc, [ip, #496]!	; 0x1f0

00001d60 <rand@plt>:
    1d60:	add	ip, pc, #0, 12
    1d64:	add	ip, ip, #106496	; 0x1a000
    1d68:	ldr	pc, [ip, #488]!	; 0x1e8

00001d6c <fclose@plt>:
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #106496	; 0x1a000
    1d74:	ldr	pc, [ip, #480]!	; 0x1e0

00001d78 <pipe@plt>:
    1d78:	add	ip, pc, #0, 12
    1d7c:	add	ip, ip, #106496	; 0x1a000
    1d80:	ldr	pc, [ip, #472]!	; 0x1d8

00001d84 <strtok@plt>:
    1d84:	add	ip, pc, #0, 12
    1d88:	add	ip, ip, #106496	; 0x1a000
    1d8c:	ldr	pc, [ip, #464]!	; 0x1d0

00001d90 <fork@plt>:
    1d90:	add	ip, pc, #0, 12
    1d94:	add	ip, ip, #106496	; 0x1a000
    1d98:	ldr	pc, [ip, #456]!	; 0x1c8

00001d9c <getnameinfo@plt>:
    1d9c:	add	ip, pc, #0, 12
    1da0:	add	ip, ip, #106496	; 0x1a000
    1da4:	ldr	pc, [ip, #448]!	; 0x1c0

00001da8 <execl@plt>:
    1da8:	add	ip, pc, #0, 12
    1dac:	add	ip, ip, #106496	; 0x1a000
    1db0:	ldr	pc, [ip, #440]!	; 0x1b8

00001db4 <fputc@plt>:
    1db4:	add	ip, pc, #0, 12
    1db8:	add	ip, ip, #106496	; 0x1a000
    1dbc:	ldr	pc, [ip, #432]!	; 0x1b0

00001dc0 <__res_query@plt>:
    1dc0:	add	ip, pc, #0, 12
    1dc4:	add	ip, ip, #106496	; 0x1a000
    1dc8:	ldr	pc, [ip, #424]!	; 0x1a8

00001dcc <clearerr@plt>:
    1dcc:	add	ip, pc, #0, 12
    1dd0:	add	ip, ip, #106496	; 0x1a000
    1dd4:	ldr	pc, [ip, #416]!	; 0x1a0

00001dd8 <getsockname@plt>:
    1dd8:	add	ip, pc, #0, 12
    1ddc:	add	ip, ip, #106496	; 0x1a000
    1de0:	ldr	pc, [ip, #408]!	; 0x198

00001de4 <wmove@plt>:
    1de4:	add	ip, pc, #0, 12
    1de8:	add	ip, ip, #106496	; 0x1a000
    1dec:	ldr	pc, [ip, #400]!	; 0x190

00001df0 <hsearch@plt>:
    1df0:	add	ip, pc, #0, 12
    1df4:	add	ip, ip, #106496	; 0x1a000
    1df8:	ldr	pc, [ip, #392]!	; 0x188

00001dfc <printw@plt>:
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #106496	; 0x1a000
    1e04:	ldr	pc, [ip, #384]!	; 0x180

00001e08 <getaddrinfo@plt>:
    1e08:	add	ip, pc, #0, 12
    1e0c:	add	ip, ip, #106496	; 0x1a000
    1e10:	ldr	pc, [ip, #376]!	; 0x178

00001e14 <inet_ntop@plt>:
    1e14:			; <UNDEFINED> instruction: 0x46c04778
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #106496	; 0x1a000
    1e20:	ldr	pc, [ip, #364]!	; 0x16c

00001e24 <socket@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #106496	; 0x1a000
    1e2c:	ldr	pc, [ip, #356]!	; 0x164

00001e30 <endwin@plt>:
    1e30:			; <UNDEFINED> instruction: 0x46c04778
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #106496	; 0x1a000
    1e3c:	ldr	pc, [ip, #344]!	; 0x158

00001e40 <gethostbyname@plt>:
    1e40:			; <UNDEFINED> instruction: 0x46c04778
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #106496	; 0x1a000
    1e4c:	ldr	pc, [ip, #332]!	; 0x14c

00001e50 <strncat@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #106496	; 0x1a000
    1e58:	ldr	pc, [ip, #324]!	; 0x144

00001e5c <abort@plt>:
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #106496	; 0x1a000
    1e64:	ldr	pc, [ip, #316]!	; 0x13c

00001e68 <close@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #106496	; 0x1a000
    1e70:	ldr	pc, [ip, #308]!	; 0x134

00001e74 <connect@plt>:
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #106496	; 0x1a000
    1e7c:	ldr	pc, [ip, #300]!	; 0x12c

00001e80 <wattr_off@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #106496	; 0x1a000
    1e88:	ldr	pc, [ip, #292]!	; 0x124

00001e8c <hdestroy@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #106496	; 0x1a000
    1e94:	ldr	pc, [ip, #284]!	; 0x11c

00001e98 <__snprintf_chk@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #106496	; 0x1a000
    1ea0:	ldr	pc, [ip, #276]!	; 0x114

00001ea4 <__assert_fail@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #106496	; 0x1a000
    1eac:	ldr	pc, [ip, #268]!	; 0x10c

Disassembly of section .text:

00001eb0 <.text>:
    1eb0:	svcmi	0x00f0e92d
    1eb4:	lfmvc	f7, 3, [r4, #692]	; 0x2b4
    1eb8:	ldrbtpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1ebc:			; <UNDEFINED> instruction: 0xf8dfae09
    1ec0:	svcge	0x000844fc
    1ec4:			; <UNDEFINED> instruction: 0xf8df447d
    1ec8:			; <UNDEFINED> instruction: 0xf8df24f8
    1ecc:			; <UNDEFINED> instruction: 0xf10d34f8
    1ed0:	stmdbpl	ip!, {r2, r3, r5, r8, r9, fp}
    1ed4:			; <UNDEFINED> instruction: 0xf04f447a
    1ed8:	stmdavs	sp, {fp}
    1edc:			; <UNDEFINED> instruction: 0xf8cd6824
    1ee0:			; <UNDEFINED> instruction: 0xf04f47cc
    1ee4:	cfstrsge	mvf0, [r8]
    1ee8:			; <UNDEFINED> instruction: 0xf04f6030
    1eec:	ldrshtvs	r3, [r9], -pc
    1ef0:	andls	r4, r5, #32, 12	; 0x2000000
    1ef4:			; <UNDEFINED> instruction: 0xf8cb4641
    1ef8:	ldmpl	r3, {pc}^
    1efc:	eorpl	pc, ip, #64, 4
    1f00:			; <UNDEFINED> instruction: 0xf7ff601d
    1f04:			; <UNDEFINED> instruction: 0xf8dfeefe
    1f08:	eorcs	r1, r7, #192, 8	; 0xc0000000
    1f0c:	stmiage	r0!, {r1, r3, r8, r9, sp}^
    1f10:	eorvs	r4, r3, r9, ror r4
    1f14:			; <UNDEFINED> instruction: 0xf8842352
    1f18:			; <UNDEFINED> instruction: 0xf04f3528
    1f1c:			; <UNDEFINED> instruction: 0xf04f5c7e
    1f20:			; <UNDEFINED> instruction: 0xf8c40e1e
    1f24:	movtcs	ip, #4
    1f28:			; <UNDEFINED> instruction: 0xf8c42500
    1f2c:	vaddl.s8	<illegal reg q9.5>, d20, d16
    1f30:	movwcs	r0, #50592	; 0xc5a0
    1f34:	stmib	r4, {r0, r2, r5, r7, sp, lr}^
    1f38:	vcge.s8	d30, d9, d19
    1f3c:			; <UNDEFINED> instruction: 0xf8c46380
    1f40:	vshr.s64	d25, d8, #64
    1f44:			; <UNDEFINED> instruction: 0xf8c40398
    1f48:			; <UNDEFINED> instruction: 0xf8c4909c
    1f4c:	movwcs	r3, #4316	; 0x10dc
    1f50:	teqcc	r1, #196, 18	; 0x310000
    1f54:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1f58:	smlabbhi	r7, r4, r8, pc	; <UNPREDICTABLE>
    1f5c:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    1f60:			; <UNDEFINED> instruction: 0xf7ff4605
    1f64:	addmi	lr, r5, #2176	; 0x880
    1f68:	andshi	pc, lr, #64	; 0x40
    1f6c:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    1f70:			; <UNDEFINED> instruction: 0xf7ff4605
    1f74:	addmi	lr, r5, #3040	; 0xbe0
    1f78:	andshi	pc, r6, #64	; 0x40
    1f7c:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1f80:	bls	16d3d0 <data_fields@@Base+0x1518f8>
    1f84:			; <UNDEFINED> instruction: 0xf00758d0
    1f88:	strbmi	pc, [r1], -r9, lsl #19	; <UNPREDICTABLE>
    1f8c:			; <UNDEFINED> instruction: 0xf7ff4628
    1f90:			; <UNDEFINED> instruction: 0xf7ffedd6
    1f94:	strmi	lr, [r2], sl, asr #28
    1f98:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1f9c:	andcc	lr, r0, #3489792	; 0x354000
    1fa0:	subsmi	r4, r8, r3, asr r0
    1fa4:	andmi	lr, sl, r0, lsl #21
    1fa8:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1fac:			; <UNDEFINED> instruction: 0x4631463a
    1fb0:			; <UNDEFINED> instruction: 0xf0034620
    1fb4:	strbmi	pc, [r9], -pc, lsr #20	; <UNPREDICTABLE>
    1fb8:	addvc	pc, r0, #1325400064	; 0x4f000000
    1fbc:			; <UNDEFINED> instruction: 0xf8c4a8eb
    1fc0:			; <UNDEFINED> instruction: 0xf7ff8108
    1fc4:			; <UNDEFINED> instruction: 0xf8dfee9e
    1fc8:	vshl.s8	d3, d8, d13
    1fcc:	strbmi	r7, [r1], -ip, lsr #25
    1fd0:	ldrbtmi	r2, [fp], #-588	; 0xfffffdb4
    1fd4:	teqcc	r0, #32
    1fd8:	ldrmi	lr, [r0], -r3
    1fdc:	ldccs	8, cr15, [r8], {19}
    1fe0:	bl	1139ac <data_fields@@Base+0xf7ed4>
    1fe4:			; <UNDEFINED> instruction: 0xf80c0880
    1fe8:	tstcc	r8, #1024	; 0x400
    1fec:	mvfeqs	f7, f1
    1ff0:	smlabtne	ip, r8, r8, pc	; <UNPREDICTABLE>
    1ff4:	mvnsle	r2, r0, lsl #20
    1ff8:	strtmi	r4, [r6], #2294	; 0x8f6
    1ffc:	cmpcs	pc, #553648128	; 0x21000000
    2000:			; <UNDEFINED> instruction: 0xf88e4478
    2004:			; <UNDEFINED> instruction: 0xf881350c
    2008:			; <UNDEFINED> instruction: 0xf7ff250e
    200c:			; <UNDEFINED> instruction: 0x4682edb8
    2010:			; <UNDEFINED> instruction: 0xf0002800
    2014:	ldmmi	r0!, {r5, r7, r8, pc}^
    2018:	movwls	sl, #15144	; 0x3b28
    201c:			; <UNDEFINED> instruction: 0xf8df4478
    2020:			; <UNDEFINED> instruction: 0xf00493bc
    2024:	bls	1015d8 <data_fields@@Base+0xe5b00>
    2028:			; <UNDEFINED> instruction: 0x464944f9
    202c:	ldrbmi	r4, [r0], -r3, lsl #12
    2030:			; <UNDEFINED> instruction: 0xf7ff6013
    2034:	strmi	lr, [r3], -r8, lsr #29
    2038:			; <UNDEFINED> instruction: 0xf0002800
    203c:			; <UNDEFINED> instruction: 0xf10d819c
    2040:			; <UNDEFINED> instruction: 0xf04f0aa4
    2044:			; <UNDEFINED> instruction: 0xf84a0801
    2048:	strbmi	r3, [r9], -r4, lsl #22
    204c:			; <UNDEFINED> instruction: 0xf1082000
    2050:			; <UNDEFINED> instruction: 0xf7ff0801
    2054:			; <UNDEFINED> instruction: 0xf1b8ee98
    2058:	svclt	0x008c0f7f
    205c:	andcs	r2, r1, #0, 4
    2060:	svclt	0x00082800
    2064:	strmi	r2, [r3], -r0, lsl #4
    2068:	mvnle	r2, r0, lsl #20
    206c:			; <UNDEFINED> instruction: 0xb1204611
    2070:			; <UNDEFINED> instruction: 0x46084adb
    2074:			; <UNDEFINED> instruction: 0xf7ff447a
    2078:			; <UNDEFINED> instruction: 0x4642ed70
    207c:	ldrdhi	pc, [ip], -sp
    2080:			; <UNDEFINED> instruction: 0x46204659
    2084:			; <UNDEFINED> instruction: 0xf0004643
    2088:			; <UNDEFINED> instruction: 0xf8d8fc03
    208c:			; <UNDEFINED> instruction: 0xf7ff0000
    2090:	blmi	ff53d2f8 <myname@@Base+0xff36dd80>
    2094:	andcs	r9, r0, #81920	; 0x14000
    2098:	andhi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    209c:	andcs	pc, r0, r8, asr #17
    20a0:			; <UNDEFINED> instruction: 0x4659683b
    20a4:			; <UNDEFINED> instruction: 0x46206832
    20a8:	blx	ffcbe0b2 <myname@@Base+0xffaeeb3a>
    20ac:	ldrdcc	pc, [r0], -r8
    20b0:	addsmi	r6, r3, #3276800	; 0x320000
    20b4:	ldmdavs	sl!, {r0, r2, r3, r9, fp, ip, lr, pc}
    20b8:			; <UNDEFINED> instruction: 0x46581c59
    20bc:	andne	pc, r0, r8, asr #17
    20c0:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    20c4:	blx	ff03e0ce <myname@@Base+0xfee6eb56>
    20c8:	ldrdcc	pc, [r0], -r8
    20cc:	addsmi	r6, r3, #3276800	; 0x320000
    20d0:			; <UNDEFINED> instruction: 0xf8dbdbf1
    20d4:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    20d8:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    20dc:	svcge	0x000c4bc2
    20e0:	stmdavc	lr!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    20e4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    20e8:	smlsdxls	r3, fp, r4, r4
    20ec:	andscc	r4, r0, #27262976	; 0x1a00000
    20f0:	andlt	lr, r6, #3358720	; 0x334000
    20f4:	muls	r0, fp, r6
    20f8:			; <UNDEFINED> instruction: 0x46014abc
    20fc:			; <UNDEFINED> instruction: 0xf7ff447a
    2100:			; <UNDEFINED> instruction: 0xf7ffed2c
    2104:	tstcs	r6, #13184	; 0x3380
    2108:			; <UNDEFINED> instruction: 0xf8946003
    210c:	ldrbeq	r3, [r9], -r8, lsr #10
    2110:	ldmdavs	r6!, {r4, r6, sl, ip, lr, pc}^
    2114:			; <UNDEFINED> instruction: 0xf0002e00
    2118:	ldmdavs	r3!, {r0, r2, r6, r7, pc}
    211c:	strbmi	r2, [r0], -r0, lsl #3
    2120:			; <UNDEFINED> instruction: 0xf7ff60e3
    2124:	stmdacs	r0, {r5, r8, sl, fp, sp, lr, pc}
    2128:			; <UNDEFINED> instruction: 0xf8d4d147
    212c:	eorcs	sl, r0, #12
    2130:	strtmi	r2, [r8], -r0, lsl #2
    2134:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    2138:	ldrdvc	pc, [r0], #132	; 0x84
    213c:	ldrbmi	r9, [r0], -r3, lsl #22
    2140:	tstcs	r0, sl, lsr #12
    2144:	stceq	0, cr15, [r2], {79}	; 0x4f
    2148:			; <UNDEFINED> instruction: 0xf8c5606f
    214c:			; <UNDEFINED> instruction: 0xf7ffc008
    2150:			; <UNDEFINED> instruction: 0x4603ee5c
    2154:			; <UNDEFINED> instruction: 0xf0402800
    2158:	bls	e247c <data_fields@@Base+0xc69a4>
    215c:			; <UNDEFINED> instruction: 0xf10da90d
    2160:	subvs	r0, r8, r0, lsr #29
    2164:	ldrdgt	pc, [r0], -r2
    2168:	ldrdcs	pc, [r4], -ip
    216c:			; <UNDEFINED> instruction: 0xa018f8dc
    2170:			; <UNDEFINED> instruction: 0xf8c42a02
    2174:			; <UNDEFINED> instruction: 0xf8dc20c0
    2178:			; <UNDEFINED> instruction: 0xf8c17010
    217c:	addvs	sl, sl, r0
    2180:	vmlsvc.f16	s28, s7, s2	; <UNPREDICTABLE>
    2184:	bcs	2b6214 <myname@@Base+0xe6c9c>
    2188:			; <UNDEFINED> instruction: 0xf8dcd1b6
    218c:			; <UNDEFINED> instruction: 0x46203014
    2190:	andls	pc, r4, lr, asr #17
    2194:			; <UNDEFINED> instruction: 0xf8ce3308
    2198:			; <UNDEFINED> instruction: 0xf0013000
    219c:	movwlt	pc, #35223	; 0x8997	; <UNPREDICTABLE>
    21a0:			; <UNDEFINED> instruction: 0x21004a93
    21a4:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    21a8:	ldcl	7, cr15, [r6], {255}	; 0xff
    21ac:	strcc	pc, [r8, #-2196]!	; 0xfffff76c
    21b0:	strle	r0, [lr, #1626]!	; 0x65a
    21b4:			; <UNDEFINED> instruction: 0xf7ff2001
    21b8:	stmibmi	lr, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    21bc:			; <UNDEFINED> instruction: 0x4640227f
    21c0:			; <UNDEFINED> instruction: 0xf7ff4479
    21c4:			; <UNDEFINED> instruction: 0xf884edaa
    21c8:			; <UNDEFINED> instruction: 0xe7ae9097
    21cc:			; <UNDEFINED> instruction: 0x3014f8dc
    21d0:			; <UNDEFINED> instruction: 0xf8ce4620
    21d4:	movwcc	r9, #16388	; 0x4004
    21d8:	andcc	pc, r0, lr, asr #17
    21dc:			; <UNDEFINED> instruction: 0xf976f001
    21e0:	bicsle	r2, sp, r0, lsl #16
    21e4:	bls	154ffc <data_fields@@Base+0x139524>
    21e8:			; <UNDEFINED> instruction: 0x461f58d3
    21ec:	blcs	1c260 <data_fields@@Base+0x788>
    21f0:	sbchi	pc, r4, r0
    21f4:	andge	pc, r4, #14614528	; 0xdf0000
    21f8:	vsubl.s8	q9, d0, d1
    21fc:	movwls	r0, #16898	; 0x4202
    2200:	stmib	sl, {r1, r3, r4, r5, r6, r7, sl, lr}^
    2204:			; <UNDEFINED> instruction: 0xf8ca2000
    2208:			; <UNDEFINED> instruction: 0xf7ff0008
    220c:	blls	13d64c <data_fields@@Base+0x121b74>
    2210:	ldrmi	r4, [r8], -r2, lsl #12
    2214:	andcs	pc, ip, sl, asr #17
    2218:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    221c:	strmi	r4, [r1], -sl, lsr #12
    2220:	tstls	r4, r3
    2224:	stcl	7, cr15, [sl], {255}	; 0xff
    2228:	stmdbvs	sl!, {r4, r5, r8, fp, ip, sp, pc}
    222c:	vst2.8	{d9,d11}, [r2], r4
    2230:			; <UNDEFINED> instruction: 0xf5b24270
    2234:	rsble	r4, ip, r0, lsl #30
    2238:			; <UNDEFINED> instruction: 0xf0024620
    223c:			; <UNDEFINED> instruction: 0x4620fcd9
    2240:			; <UNDEFINED> instruction: 0xf8f0f003
    2244:			; <UNDEFINED> instruction: 0xf0034620
    2248:			; <UNDEFINED> instruction: 0xf001f98b
    224c:			; <UNDEFINED> instruction: 0x4620f8f9
    2250:			; <UNDEFINED> instruction: 0xf90cf003
    2254:	ldrdge	pc, [r0], -r7
    2258:	svceq	0x0000f1ba
    225c:	addshi	pc, r7, r0
    2260:	movwne	pc, #8271	; 0x204f	; <UNPREDICTABLE>
    2264:	stmdbcc	r4, {r0, r1, r3, r6, r7, r8, fp, sp, lr, pc}
    2268:	andsls	pc, r8, fp, asr #17
    226c:	ldcl	7, cr15, [ip], {255}	; 0xff
    2270:	ldrbmi	r4, [r0], -r3, lsl #12
    2274:	andscc	pc, ip, fp, asr #17
    2278:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    227c:	strmi	r4, [r1], -sl, lsr #12
    2280:	tstls	r4, r3
    2284:	ldc	7, cr15, [sl], {255}	; 0xff
    2288:	ldmdblt	r0!, {r1, r7, r9, sl, lr}
    228c:	stmdbls	r4, {r0, r1, r3, r5, r8, fp, sp, lr}
    2290:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2294:	svcmi	0x0000f5b3
    2298:			; <UNDEFINED> instruction: 0xf894d04d
    229c:	ldrbeq	r3, [fp], -r8, lsr #10
    22a0:	svcge	0x0037f57f
    22a4:			; <UNDEFINED> instruction: 0xb018f8dd
    22a8:	blx	fe33e2b4 <myname@@Base+0xfe16ed3c>
    22ac:	ldrdmi	pc, [r0], -fp
    22b0:	stmdavs	r0!, {r2, r5, r6, r8, ip, sp, pc}
    22b4:	bl	fe1402b8 <myname@@Base+0xfdf70d40>
    22b8:	strtmi	r6, [r0], -r3, ror #16
    22bc:	andcc	pc, r0, fp, asr #17
    22c0:	bl	1fc02c4 <myname@@Base+0x1df0d4c>
    22c4:	ldrdmi	pc, [r0], -fp
    22c8:	mvnsle	r2, r0, lsl #24
    22cc:	blmi	ed4c04 <myname@@Base+0xd0568c>
    22d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    22d4:			; <UNDEFINED> instruction: 0xf8dd681a
    22d8:	subsmi	r3, sl, ip, asr #15
    22dc:	andcs	sp, r0, r2, ror #2
    22e0:	lfmvc	f7, 3, [r4, #52]	; 0x34
    22e4:	svchi	0x00f0e8bd
    22e8:	andle	r3, sl, fp, lsl #6
    22ec:	bl	1bc02f0 <myname@@Base+0x19f0d78>
    22f0:	tstcs	r0, r4, asr #20
    22f4:	ldrbtmi	r4, [sl], #-1619	; 0xfffff9ad
    22f8:	strmi	r9, [r8], -r0
    22fc:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    2300:	bmi	107bf14 <myname@@Base+0xeac99c>
    2304:	ldrbmi	r2, [r3], -r0, lsl #2
    2308:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    230c:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    2310:	strdls	lr, [r4], -fp
    2314:			; <UNDEFINED> instruction: 0x46084652
    2318:			; <UNDEFINED> instruction: 0xf7ff2107
    231c:	andcc	lr, r1, r4, ror #25
    2320:			; <UNDEFINED> instruction: 0xf7ffd18a
    2324:	blls	13d624 <data_fields@@Base+0x121b4c>
    2328:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
    232c:	ldrmi	r6, [r8], -r1, lsl #16
    2330:	ldc	7, cr15, [r2], {255}	; 0xff
    2334:	strmi	lr, [r8], -r0, lsl #15
    2338:	tstcs	r7, r7, lsl #20
    233c:	ldcl	7, cr15, [r2], {255}	; 0xff
    2340:			; <UNDEFINED> instruction: 0xd1aa3001
    2344:	stc	7, cr15, [ip], #1020	; 0x3fc
    2348:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
    234c:	ldrbmi	r6, [r0], -r1, lsl #16
    2350:	stc	7, cr15, [r2], {255}	; 0xff
    2354:	blmi	8fc1e0 <myname@@Base+0x72cc68>
    2358:			; <UNDEFINED> instruction: 0xf8529a05
    235c:	ldr	r8, [pc], r3
    2360:	ldrbmi	r4, [r8], -ip, lsr #18
    2364:			; <UNDEFINED> instruction: 0xf0004479
    2368:			; <UNDEFINED> instruction: 0xf8dbfa6f
    236c:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    2370:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {3}
    2374:			; <UNDEFINED> instruction: 0xf04fe798
    2378:	ldrbt	r0, [lr], -r1, lsl #16
    237c:	rscscs	r4, ip, #38912	; 0x9800
    2380:	stmdami	r7!, {r1, r2, r5, r8, fp, lr}
    2384:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2388:			; <UNDEFINED> instruction: 0xf7ff4478
    238c:	blmi	97d9c4 <myname@@Base+0x7ae44c>
    2390:	addvc	pc, ip, #1325400064	; 0x4f000000
    2394:	stmdami	r5!, {r2, r5, r8, fp, lr}
    2398:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    239c:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    23a0:	stc	7, cr15, [r0, #1020]	; 0x3fc
    23a4:	bl	fe0c03a8 <myname@@Base+0xfdef0e30>
    23a8:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    23ac:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
    23b0:	andcs	r6, r1, r1, lsl #16
    23b4:	bl	ff4403b8 <myname@@Base+0xff270e40>
    23b8:	andeq	r9, r1, r0, lsl pc
    23bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    23c0:	andeq	r9, r1, r0, lsl #30
    23c4:	strdeq	r0, [r0], -r4
    23c8:	andeq	r7, r0, r0, lsl #27
    23cc:	andeq	r0, r0, r4, lsl #4
    23d0:	andeq	r9, r1, r2, lsl #22
    23d4:			; <UNDEFINED> instruction: 0x00007cb4
    23d8:	andeq	r7, r0, r4, lsr #25
    23dc:	muleq	r0, ip, ip
    23e0:	andeq	r7, r0, r4, asr ip
    23e4:	strdeq	r0, [r0], -r8
    23e8:	andeq	sl, r1, r8, asr #10
    23ec:	andeq	r7, r0, r4, lsr #31
    23f0:	muleq	r0, lr, fp
    23f4:	andeq	r7, r0, ip, lsr fp
    23f8:	andeq	r0, r0, r8, lsl r2
    23fc:	andeq	sl, r1, r0, lsr r4
    2400:	andeq	r9, r1, r4, lsl #22
    2404:	andeq	r7, r0, lr, lsr #20
    2408:	strdeq	r7, [r0], -lr
    240c:	andeq	r7, r0, r2, asr #20
    2410:	andeq	r7, r0, r2, lsr #20
    2414:	andeq	r7, r0, ip, lsl #19
    2418:	andeq	r7, r0, r0, lsl #26
    241c:	ldrdeq	r7, [r0], -sl
    2420:	andeq	r8, r0, r0, lsl #14
    2424:	andeq	r7, r0, ip, ror #25
    2428:	andeq	r7, r0, r6, asr #19
    242c:	andeq	r8, r0, sl, ror #13
    2430:	andeq	r7, r0, lr, ror #17
    2434:	bleq	3e578 <data_fields@@Base+0x22aa0>
    2438:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    243c:	strbtmi	fp, [sl], -r2, lsl #24
    2440:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2444:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2448:	ldrmi	sl, [sl], #776	; 0x308
    244c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2450:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2454:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2458:			; <UNDEFINED> instruction: 0xf85a4b06
    245c:	stmdami	r6, {r0, r1, ip, sp}
    2460:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2464:	bl	fe740468 <myname@@Base+0xfe570ef0>
    2468:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    246c:	andeq	r9, r1, ip, ror #18
    2470:	andeq	r0, r0, r4, ror #3
    2474:	andeq	r0, r0, r4, lsl r2
    2478:	andeq	r0, r0, ip, lsl r2
    247c:	ldr	r3, [pc, #20]	; 2498 <__assert_fail@plt+0x5f4>
    2480:	ldr	r2, [pc, #20]	; 249c <__assert_fail@plt+0x5f8>
    2484:	add	r3, pc, r3
    2488:	ldr	r2, [r3, r2]
    248c:	cmp	r2, #0
    2490:	bxeq	lr
    2494:	b	1bec <__gmon_start__@plt>
    2498:	andeq	r9, r1, ip, asr #18
    249c:	andeq	r0, r0, r8, lsl #4
    24a0:	blmi	1d44c0 <myname@@Base+0x4f48>
    24a4:	bmi	1d368c <myname@@Base+0x4114>
    24a8:	addmi	r4, r3, #2063597568	; 0x7b000000
    24ac:	andle	r4, r3, sl, ror r4
    24b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    24b4:	ldrmi	fp, [r8, -r3, lsl #2]
    24b8:	svclt	0x00004770
    24bc:	andeq	sl, r1, r8, lsl #3
    24c0:	andeq	sl, r1, r4, lsl #3
    24c4:	andeq	r9, r1, r8, lsr #18
    24c8:	andeq	r0, r0, ip, ror #3
    24cc:	stmdbmi	r9, {r3, fp, lr}
    24d0:	bmi	2536b8 <myname@@Base+0x84140>
    24d4:	bne	2536c0 <myname@@Base+0x84148>
    24d8:	svceq	0x00cb447a
    24dc:			; <UNDEFINED> instruction: 0x01a1eb03
    24e0:	andle	r1, r3, r9, asr #32
    24e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    24e8:	ldrmi	fp, [r8, -r3, lsl #2]
    24ec:	svclt	0x00004770
    24f0:	andeq	sl, r1, ip, asr r1
    24f4:	andeq	sl, r1, r8, asr r1
    24f8:	strdeq	r9, [r1], -ip
    24fc:	andeq	r0, r0, r0, lsr #4
    2500:	blmi	2af928 <myname@@Base+0xe03b0>
    2504:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2508:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    250c:	blmi	270ac0 <myname@@Base+0xa1548>
    2510:	ldrdlt	r5, [r3, -r3]!
    2514:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2518:			; <UNDEFINED> instruction: 0xf7ff6818
    251c:			; <UNDEFINED> instruction: 0xf7ffea20
    2520:	blmi	1c2424 <data_fields@@Base+0x1a694c>
    2524:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2528:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    252c:	andeq	sl, r1, r6, lsr #2
    2530:	andeq	r9, r1, ip, asr #17
    2534:	andeq	r0, r0, r8, ror #3
    2538:	andeq	r9, r1, sl, ror #21
    253c:	andeq	sl, r1, r6, lsl #2
    2540:	svclt	0x0000e7c4
    2544:	andcs	r4, r8, #4, 12	; 0x400000
    2548:	strmi	fp, [r3], -r8, lsl #10
    254c:			; <UNDEFINED> instruction: 0x21014894
    2550:	ldrbtmi	r4, [r8], #-3476	; 0xfffff26c
    2554:	b	ff9c0558 <myname@@Base+0xff7f0fe0>
    2558:			; <UNDEFINED> instruction: 0x46234893
    255c:	tstcs	r1, r8, lsl r2
    2560:			; <UNDEFINED> instruction: 0xf7ff4478
    2564:	strtmi	lr, [r1], -r0, ror #21
    2568:	ldrbtmi	r2, [sp], #-10
    256c:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    2570:	strtmi	r4, [r3], -lr, lsl #17
    2574:	tstcs	r1, r9, lsr r2
    2578:			; <UNDEFINED> instruction: 0xf7ff4478
    257c:	stmmi	ip, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    2580:	eorcs	r4, sl, #36700160	; 0x2300000
    2584:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2588:	b	ff34058c <myname@@Base+0xff171014>
    258c:	strtmi	r4, [r3], -r9, lsl #17
    2590:	tstcs	r1, sl, lsr #4
    2594:			; <UNDEFINED> instruction: 0xf7ff4478
    2598:	stmmi	r7, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    259c:	eorscs	r4, r9, #36700160	; 0x2300000
    25a0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    25a4:	b	fefc05a8 <myname@@Base+0xfedf1030>
    25a8:	strtmi	r4, [r3], -r4, lsl #17
    25ac:	tstcs	r1, r9, lsr r2
    25b0:			; <UNDEFINED> instruction: 0xf7ff4478
    25b4:	stmmi	r2, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    25b8:	eorscs	r4, r8, #36700160	; 0x2300000
    25bc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    25c0:	b	fec405c4 <myname@@Base+0xfea7104c>
    25c4:			; <UNDEFINED> instruction: 0x4623487f
    25c8:	tstcs	r1, r0, asr #4
    25cc:			; <UNDEFINED> instruction: 0xf7ff4478
    25d0:	ldmdami	sp!, {r1, r3, r5, r7, r9, fp, sp, lr, pc}^
    25d4:	eorscs	r4, r2, #36700160	; 0x2300000
    25d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    25dc:	b	fe8c05e0 <myname@@Base+0xfe6f1068>
    25e0:			; <UNDEFINED> instruction: 0x4623487a
    25e4:	tstcs	r1, r3, lsr r2
    25e8:			; <UNDEFINED> instruction: 0xf7ff4478
    25ec:	ldmdami	r8!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}^
    25f0:	eorscs	r4, r1, #36700160	; 0x2300000
    25f4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    25f8:	b	fe5405fc <myname@@Base+0xfe371084>
    25fc:			; <UNDEFINED> instruction: 0x46234875
    2600:	tstcs	r1, r5, asr #4
    2604:			; <UNDEFINED> instruction: 0xf7ff4478
    2608:	ldmdami	r3!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}^
    260c:	eorscs	r4, r7, #36700160	; 0x2300000
    2610:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2614:	b	fe1c0618 <myname@@Base+0xfdff10a0>
    2618:			; <UNDEFINED> instruction: 0x46234870
    261c:	tstcs	r1, r1, asr #4
    2620:			; <UNDEFINED> instruction: 0xf7ff4478
    2624:	stmdami	lr!, {r7, r9, fp, sp, lr, pc}^
    2628:	eorscs	r4, lr, #36700160	; 0x2300000
    262c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2630:	b	1e40634 <myname@@Base+0x1c710bc>
    2634:	strtmi	r4, [r3], -fp, ror #16
    2638:	tstcs	r1, r7, lsr r2
    263c:			; <UNDEFINED> instruction: 0xf7ff4478
    2640:	stmdami	r9!, {r1, r4, r5, r6, r9, fp, sp, lr, pc}^
    2644:	subcs	r4, r4, #36700160	; 0x2300000
    2648:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    264c:	b	1ac0650 <myname@@Base+0x18f10d8>
    2650:	strtmi	r4, [r3], -r6, ror #16
    2654:	tstcs	r1, pc, lsr r2
    2658:			; <UNDEFINED> instruction: 0xf7ff4478
    265c:	stmdami	r4!, {r2, r5, r6, r9, fp, sp, lr, pc}^
    2660:	subcs	r4, r5, #36700160	; 0x2300000
    2664:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2668:	b	174066c <myname@@Base+0x15710f4>
    266c:	strtmi	r4, [r3], -r1, ror #16
    2670:	tstcs	r1, pc, lsr r2
    2674:			; <UNDEFINED> instruction: 0xf7ff4478
    2678:	ldmdami	pc, {r1, r2, r4, r6, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    267c:	eorscs	r4, r2, #36700160	; 0x2300000
    2680:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2684:	b	13c0688 <myname@@Base+0x11f1110>
    2688:			; <UNDEFINED> instruction: 0x4623485c
    268c:	tstcs	r1, r5, lsr r2
    2690:			; <UNDEFINED> instruction: 0xf7ff4478
    2694:	ldmdami	sl, {r3, r6, r9, fp, sp, lr, pc}^
    2698:	eorcs	r4, pc, #36700160	; 0x2300000
    269c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    26a0:	b	10406a4 <myname@@Base+0xe7112c>
    26a4:			; <UNDEFINED> instruction: 0x46234857
    26a8:	tstcs	r1, r9, lsr r2
    26ac:			; <UNDEFINED> instruction: 0xf7ff4478
    26b0:	ldmdami	r5, {r1, r3, r4, r5, r9, fp, sp, lr, pc}^
    26b4:	eorcs	r4, r8, #36700160	; 0x2300000
    26b8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    26bc:	b	cc06c0 <myname@@Base+0xaf1148>
    26c0:			; <UNDEFINED> instruction: 0x46234852
    26c4:	tstcs	r1, r7, lsr #4
    26c8:			; <UNDEFINED> instruction: 0xf7ff4478
    26cc:	ldmdami	r0, {r2, r3, r5, r9, fp, sp, lr, pc}^
    26d0:	eorscs	r4, sl, #36700160	; 0x2300000
    26d4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    26d8:	b	9406dc <myname@@Base+0x771164>
    26dc:	strtmi	r4, [r3], -sp, asr #16
    26e0:	tstcs	r1, lr, lsr #4
    26e4:			; <UNDEFINED> instruction: 0xf7ff4478
    26e8:	stmdami	fp, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
    26ec:	eorcs	r4, r9, #36700160	; 0x2300000
    26f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    26f4:	b	5c06f8 <myname@@Base+0x3f1180>
    26f8:	strtmi	r4, [r3], -r8, asr #16
    26fc:	tstcs	r1, sl, lsr r2
    2700:			; <UNDEFINED> instruction: 0xf7ff4478
    2704:	stmdami	r6, {r4, r9, fp, sp, lr, pc}^
    2708:	eorscs	r4, r8, #36700160	; 0x2300000
    270c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2710:	b	240714 <myname@@Base+0x7119c>
    2714:	strtmi	r4, [r3], -r3, asr #16
    2718:	tstcs	r1, r6, lsr r2
    271c:			; <UNDEFINED> instruction: 0xf7ff4478
    2720:	stmdami	r1, {r1, r9, fp, sp, lr, pc}^
    2724:	eorscs	r4, fp, #36700160	; 0x2300000
    2728:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    272c:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2730:			; <UNDEFINED> instruction: 0x4623483e
    2734:	tstcs	r1, r1, lsr r2
    2738:			; <UNDEFINED> instruction: 0xf7ff4478
    273c:	ldmdami	ip!, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    2740:	eorscs	r4, ip, #36700160	; 0x2300000
    2744:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2748:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    274c:			; <UNDEFINED> instruction: 0x46234839
    2750:	tstcs	r1, lr, lsr #4
    2754:			; <UNDEFINED> instruction: 0xf7ff4478
    2758:	ldmdami	r7!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    275c:	eorscs	r4, r7, #36700160	; 0x2300000
    2760:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2764:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2768:			; <UNDEFINED> instruction: 0x46234834
    276c:	tstcs	r1, r0, asr #4
    2770:			; <UNDEFINED> instruction: 0xf7ff4478
    2774:			; <UNDEFINED> instruction: 0x4621e9d8
    2778:			; <UNDEFINED> instruction: 0xf7ff200a
    277c:	ldmdami	r0!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    2780:	eorcs	r4, r1, #36700160	; 0x2300000
    2784:	tstcs	r1, r8, ror r4
    2788:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    278c:	stmiapl	fp!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    2790:	blne	1c7f8 <data_fields@@Base+0xd20>
    2794:			; <UNDEFINED> instruction: 0xf080fab0
    2798:			; <UNDEFINED> instruction: 0xf7ff0940
    279c:	svclt	0x0000ea4c
    27a0:	andeq	r6, r0, r2, ror #26
    27a4:	andeq	r9, r1, sl, ror #16
    27a8:	andeq	r6, r0, r0, ror #26
    27ac:	andeq	r6, r0, r4, ror #26
    27b0:	muleq	r0, r2, sp
    27b4:			; <UNDEFINED> instruction: 0x00006db0
    27b8:	andeq	r6, r0, lr, asr #27
    27bc:	strdeq	r6, [r0], -ip
    27c0:	andeq	r6, r0, sl, lsr #28
    27c4:	andeq	r6, r0, r8, asr lr
    27c8:	andeq	r6, r0, lr, lsl #29
    27cc:			; <UNDEFINED> instruction: 0x00006eb4
    27d0:	ldrdeq	r6, [r0], -sl
    27d4:	andeq	r6, r0, r0, lsl #30
    27d8:	andeq	r6, r0, sl, lsr pc
    27dc:	andeq	r6, r0, r4, ror #30
    27e0:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    27e4:	andeq	r6, r0, ip, asr #31
    27e8:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    27ec:	andeq	r7, r0, r0, lsr r0
    27f0:	andeq	r7, r0, r2, rrx
    27f4:	muleq	r0, ip, r0
    27f8:	andeq	r7, r0, lr, asr #1
    27fc:	strdeq	r7, [r0], -r4
    2800:	andeq	r7, r0, lr, lsl r1
    2804:	andeq	r7, r0, r0, asr #2
    2808:	andeq	r7, r0, lr, ror #2
    280c:	andeq	r7, r0, ip, lsl #3
    2810:	andeq	r7, r0, r6, lsr #3
    2814:	ldrdeq	r7, [r0], -r4
    2818:	strdeq	r7, [r0], -r6
    281c:	andeq	r7, r0, r4, lsl r2
    2820:	andeq	r7, r0, r2, asr #4
    2824:	andeq	r7, r0, r0, ror r2
    2828:	muleq	r0, sl, r2
    282c:	andeq	r7, r0, r8, asr #5
    2830:	andeq	r7, r0, lr, ror #5
    2834:	andeq	r7, r0, r0, lsr #6
    2838:	andeq	r7, r0, r2, asr #6
    283c:	andeq	r7, r0, ip, ror #6
    2840:	muleq	r0, ip, r3
    2844:	strdeq	r0, [r0], -ip
    2848:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    284c:	orrslt	r4, r3, lr, lsl #12
    2850:	ldmdavs	fp, {r3, r4, r9, sl, lr}^
    2854:	mvnsle	r2, r0, lsl #22
    2858:	tstcs	r8, r4, lsl #26
    285c:			; <UNDEFINED> instruction: 0xf7ff2001
    2860:			; <UNDEFINED> instruction: 0x4605e854
    2864:	ldrtmi	fp, [r0], -r8, asr #2
    2868:			; <UNDEFINED> instruction: 0xf948f004
    286c:	stmib	r5, {r8, r9, sp}^
    2870:	eorvs	r0, r5, r0, lsl #6
    2874:			; <UNDEFINED> instruction: 0x4604bd70
    2878:			; <UNDEFINED> instruction: 0xf7ffe7ef
    287c:	bmi	fd0cc <data_fields@@Base+0xe15f4>
    2880:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2884:			; <UNDEFINED> instruction: 0xf7ff2001
    2888:	svclt	0x0000e968
    288c:	andeq	r7, r0, r4, asr #5
    2890:	svcmi	0x00f0e92d
    2894:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    2898:	ldrmi	r8, [r6], -r2, lsl #22
    289c:			; <UNDEFINED> instruction: 0x0778f8df
    28a0:			; <UNDEFINED> instruction: 0xf8df4698
    28a4:	cmncs	r8, #120, 14	; 0x1e00000
    28a8:	bne	43e0d0 <myname@@Base+0x26eb58>
    28ac:			; <UNDEFINED> instruction: 0x1770f8df
    28b0:			; <UNDEFINED> instruction: 0xf8df4478
    28b4:			; <UNDEFINED> instruction: 0xf5ada770
    28b8:	ldrbtmi	r7, [pc], #-3357	; 28c0 <__assert_fail@plt+0xa1c>
    28bc:			; <UNDEFINED> instruction: 0xf5075841
    28c0:	stcge	12, cr7, [r7], {28}
    28c4:	stmdavs	r9, {r1, r3, r4, r5, r6, r7, sl, lr}
    28c8:			; <UNDEFINED> instruction: 0xf04f919b
    28cc:	andcs	r0, r0, #0, 2
    28d0:	cdpeq	0, 3, cr15, cr10, cr15, {2}
    28d4:	ldmvs	fp!, {sp, lr, pc}^
    28d8:			; <UNDEFINED> instruction: 0xdc082bff
    28dc:	mrrcne	8, 7, r6, r1, cr8
    28e0:	stmdacs	r1, {r0, r1, r5, r7, sl, ip, lr}
    28e4:			; <UNDEFINED> instruction: 0xf804bf06
    28e8:	andcc	lr, r2, #1
    28ec:	ldrcc	r4, [r0, -sl, lsl #12]
    28f0:	ldrhle	r4, [r0, #92]!	; 0x5c
    28f4:			; <UNDEFINED> instruction: 0x9730f8df
    28f8:			; <UNDEFINED> instruction: 0x3730f8df
    28fc:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    2900:			; <UNDEFINED> instruction: 0xf8df9303
    2904:	ldrbtmi	r3, [fp], #-1836	; 0xfffff8d4
    2908:	andcs	r9, r0, #4, 6	; 0x10000000
    290c:	andls	r4, r0, #78643200	; 0x4b00000
    2910:	strtmi	r4, [r2], -r1, asr #12
    2914:			; <UNDEFINED> instruction: 0xf7ff4630
    2918:	mcrrne	9, 7, lr, r3, cr6	; <UNPREDICTABLE>
    291c:	tsthi	fp, #0	; <UNPREDICTABLE>
    2920:	stmiacs	ip, {r2, r4, r5, fp, ip, sp}^
    2924:	cmphi	r2, #0, 4	; <UNPREDICTABLE>
    2928:			; <UNDEFINED> instruction: 0xf010e8df
    292c:	cmpeq	r0, #872415232	; 0x34000000
    2930:	cmpeq	r0, #603979776	; 0x24000000
    2934:	cmpeq	r0, #80, 6	; 0x40000001
    2938:	cmpeq	r0, #80, 6	; 0x40000001
    293c:	cmpeq	r0, #80, 6	; 0x40000001
    2940:	cmpeq	r0, #80, 6	; 0x40000001
    2944:	cmpeq	r0, #80, 6	; 0x40000001
    2948:	rsceq	r0, pc, #1879048207	; 0x7000000f
    294c:	cmpeq	r0, #80, 6	; 0x40000001
    2950:	addseq	r0, sp, #805306379	; 0x3000000b
    2954:	addseq	r0, r7, #80, 6	; 0x40000001
    2958:	cmpeq	r0, #80, 6	; 0x40000001
    295c:	rsbseq	r0, r4, #-268435449	; 0xf0000007
    2960:	cmpeq	r0, #80, 6	; 0x40000001
    2964:	rsbeq	r0, r3, #-1342177276	; 0xb0000004
    2968:	eorseq	r0, ip, #80, 6	; 0x40000001
    296c:	andseq	r0, ip, #-805306366	; 0xd0000002
    2970:	cmpeq	r0, #80, 6	; 0x40000001
    2974:	cmpeq	r0, #80, 6	; 0x40000001
    2978:	cmpeq	r0, #-1610612736	; 0xa0000000
    297c:	cmpeq	r0, #80, 6	; 0x40000001
    2980:	cmpeq	r0, #80, 6	; 0x40000001
    2984:	andeq	r0, r4, #80, 6	; 0x40000001
    2988:	strdeq	r0, [ip, #29]!
    298c:	mvneq	r0, r0, asr r3
    2990:	cmpeq	r0, #-2147483597	; 0x80000033
    2994:			; <UNDEFINED> instruction: 0x01a9034a
    2998:	cmpeq	r0, #1073741864	; 0x40000028
    299c:			; <UNDEFINED> instruction: 0x017c0199
    29a0:	hvceq	40981	; 0xa015
    29a4:	cmpeq	r0, #-2147483632	; 0x80000010
    29a8:			; <UNDEFINED> instruction: 0x012d013b
    29ac:	tsteq	ip, r5, lsr #2
    29b0:	tsteq	fp, r4, lsl r1
    29b4:	rsceq	r0, sp, r3, lsl #2
    29b8:	cmpeq	r0, #233	; 0xe9
    29bc:	cmpeq	r0, #80, 6	; 0x40000001
    29c0:	cmpeq	r0, #80, 6	; 0x40000001
    29c4:	cmpeq	r0, #80, 6	; 0x40000001
    29c8:	cmpeq	r0, #80, 6	; 0x40000001
    29cc:	cmpeq	r0, #80, 6	; 0x40000001
    29d0:	cmpeq	r0, #80, 6	; 0x40000001
    29d4:	cmpeq	r0, #80, 6	; 0x40000001
    29d8:	cmpeq	r0, #80, 6	; 0x40000001
    29dc:	cmpeq	r0, #80, 6	; 0x40000001
    29e0:	cmpeq	r0, #80, 6	; 0x40000001
    29e4:	cmpeq	r0, #80, 6	; 0x40000001
    29e8:	cmpeq	r0, #80, 6	; 0x40000001
    29ec:	cmpeq	r0, #80, 6	; 0x40000001
    29f0:	cmpeq	r0, #80, 6	; 0x40000001
    29f4:	cmpeq	r0, #80, 6	; 0x40000001
    29f8:	cmpeq	r0, #80, 6	; 0x40000001
    29fc:	cmpeq	r0, #80, 6	; 0x40000001
    2a00:	cmpeq	r0, #80, 6	; 0x40000001
    2a04:	cmpeq	r0, #80, 6	; 0x40000001
    2a08:	cmpeq	r0, #80, 6	; 0x40000001
    2a0c:	cmpeq	r0, #80, 6	; 0x40000001
    2a10:	cmpeq	r0, #80, 6	; 0x40000001
    2a14:	cmpeq	r0, #80, 6	; 0x40000001
    2a18:	cmpeq	r0, #80, 6	; 0x40000001
    2a1c:	cmpeq	r0, #80, 6	; 0x40000001
    2a20:	cmpeq	r0, #80, 6	; 0x40000001
    2a24:	cmpeq	r0, #80, 6	; 0x40000001
    2a28:	cmpeq	r0, #80, 6	; 0x40000001
    2a2c:	cmpeq	r0, #80, 6	; 0x40000001
    2a30:	cmpeq	r0, #80, 6	; 0x40000001
    2a34:	cmpeq	r0, #80, 6	; 0x40000001
    2a38:	cmpeq	r0, #80, 6	; 0x40000001
    2a3c:	cmpeq	r0, #80, 6	; 0x40000001
    2a40:	cmpeq	r0, #80, 6	; 0x40000001
    2a44:	cmpeq	r0, #80, 6	; 0x40000001
    2a48:	cmpeq	r0, #80, 6	; 0x40000001
    2a4c:	cmpeq	r0, #80, 6	; 0x40000001
    2a50:	cmpeq	r0, #80, 6	; 0x40000001
    2a54:	cmpeq	r0, #80, 6	; 0x40000001
    2a58:	cmpeq	r0, #80, 6	; 0x40000001
    2a5c:	cmpeq	r0, #80, 6	; 0x40000001
    2a60:	cmpeq	r0, #80, 6	; 0x40000001
    2a64:	cmpeq	r0, #80, 6	; 0x40000001
    2a68:	cmpeq	r0, #80, 6	; 0x40000001
    2a6c:	cmpeq	r0, #80, 6	; 0x40000001
    2a70:	cmpeq	r0, #80, 6	; 0x40000001
    2a74:	cmpeq	r0, #80, 6	; 0x40000001
    2a78:	cmpeq	r0, #80, 6	; 0x40000001
    2a7c:	cmpeq	r0, #80, 6	; 0x40000001
    2a80:	cmpeq	r0, #80, 6	; 0x40000001
    2a84:	cmpeq	r0, #80, 6	; 0x40000001
    2a88:	cmpeq	r0, #80, 6	; 0x40000001
    2a8c:	cmpeq	r0, #80, 6	; 0x40000001
    2a90:	cmpeq	r0, #80, 6	; 0x40000001
    2a94:	cmpeq	r0, #80, 6	; 0x40000001
    2a98:	cmpeq	r0, #80, 6	; 0x40000001
    2a9c:	cmpeq	r0, #80, 6	; 0x40000001
    2aa0:	cmpeq	r0, #80, 6	; 0x40000001
    2aa4:	cmpeq	r0, #80, 6	; 0x40000001
    2aa8:	cmpeq	r0, #80, 6	; 0x40000001
    2aac:	cmpeq	r0, #80, 6	; 0x40000001
    2ab0:	cmpeq	r0, #80, 6	; 0x40000001
    2ab4:	cmpeq	r0, #80, 6	; 0x40000001
    2ab8:	cmpeq	r0, #80, 6	; 0x40000001
    2abc:	cmpeq	r0, #80, 6	; 0x40000001
    2ac0:	cmpeq	r0, #80, 6	; 0x40000001
    2ac4:			; <UNDEFINED> instruction: 0xf8df00cd
    2ac8:	andcs	r3, r0, #108, 10	; 0x1b000000
    2acc:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2ad0:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2ad4:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    2ad8:			; <UNDEFINED> instruction: 0xff68f003
    2adc:			; <UNDEFINED> instruction: 0xf8c52802
    2ae0:			; <UNDEFINED> instruction: 0xf77f0108
    2ae4:	ldmdavs	sp!, {r1, r4, r8, r9, sl, fp, sp, pc}
    2ae8:			; <UNDEFINED> instruction: 0xf8df2300
    2aec:	strcs	r2, [r2], #-1360	; 0xfffffab0
    2af0:	andcs	r4, r1, r9, lsl r6
    2af4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2af8:			; <UNDEFINED> instruction: 0xf7ff4500
    2afc:	movwcs	lr, #2094	; 0x82e
    2b00:	addscc	pc, r8, r5, asr #17
    2b04:			; <UNDEFINED> instruction: 0xf8dfe701
    2b08:	andcs	r3, r0, #44, 10	; 0xb000000
    2b0c:			; <UNDEFINED> instruction: 0xf85a9904
    2b10:	ldmdavs	r8, {r0, r1, ip, sp}
    2b14:			; <UNDEFINED> instruction: 0xff4af003
    2b18:			; <UNDEFINED> instruction: 0xf8c52804
    2b1c:			; <UNDEFINED> instruction: 0xf67f0098
    2b20:			; <UNDEFINED> instruction: 0xf8dfaef4
    2b24:			; <UNDEFINED> instruction: 0x4603251c
    2b28:	andcs	r2, r1, r0, lsl #2
    2b2c:			; <UNDEFINED> instruction: 0xf7ff447a
    2b30:			; <UNDEFINED> instruction: 0xf8b5e814
    2b34:	andcs	r3, r4, #40, 10	; 0xa000000
    2b38:	bicne	pc, fp, #-2013265919	; 0x88000001
    2b3c:	strcc	pc, [r8, #-2213]!	; 0xfffff75b
    2b40:			; <UNDEFINED> instruction: 0xf8b5e6e3
    2b44:	vld3.8	{d3,d5,d7}, [r3 :128], r8
    2b48:			; <UNDEFINED> instruction: 0xf043637a
    2b4c:			; <UNDEFINED> instruction: 0xf8a50320
    2b50:	ldrb	r3, [sl], r8, lsr #10
    2b54:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2b58:			; <UNDEFINED> instruction: 0xf7ff4478
    2b5c:	andcs	lr, r0, r6, lsl r8
    2b60:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b64:	ldrdcc	pc, [r4], #133	; 0x85
    2b68:			; <UNDEFINED> instruction: 0xf0402b01
    2b6c:	tstcs	r1, #805306372	; 0x30000004
    2b70:	sbccc	pc, r4, r5, asr #17
    2b74:			; <UNDEFINED> instruction: 0xf8b5e6c9
    2b78:	andcs	r3, r1, #40, 10	; 0xa000000
    2b7c:	bicne	pc, fp, #-2013265919	; 0x88000001
    2b80:	strcc	pc, [r8, #-2213]!	; 0xfffff75b
    2b84:			; <UNDEFINED> instruction: 0xf8dfe6c1
    2b88:	andcs	r3, r0, #172, 8	; 0xac000000
    2b8c:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2b90:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2b94:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2b98:			; <UNDEFINED> instruction: 0xff08f003
    2b9c:	adceq	pc, r0, r5, asr #17
    2ba0:			; <UNDEFINED> instruction: 0xf8b5e6b3
    2ba4:	vrshl.u32	d19, d24, d15
    2ba8:			; <UNDEFINED> instruction: 0xf8a513cb
    2bac:	strt	r3, [ip], r8, lsr #10
    2bb0:	strcc	pc, [r8, #-2229]!	; 0xfffff74b
    2bb4:	vhsub.u32	d18, d2, d2
    2bb8:			; <UNDEFINED> instruction: 0xf8a513cb
    2bbc:	strt	r3, [r4], r8, lsr #10
    2bc0:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2bc4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2bc8:			; <UNDEFINED> instruction: 0x4618681b
    2bcc:	movwls	r4, #9759	; 0x261f
    2bd0:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bd4:	vtst.8	d2, d0, d4
    2bd8:	ldmdavc	pc!, {r1, r2, r9, pc}	; <UNPREDICTABLE>
    2bdc:	vrhadd.s8	d11, d21, d15
    2be0:			; <UNDEFINED> instruction: 0xf8dd530c
    2be4:	strls	fp, [r5], #-8
    2be8:			; <UNDEFINED> instruction: 0x4639461c
    2bec:			; <UNDEFINED> instruction: 0xf7ff4620
    2bf0:	stmdacs	r0, {r1, r3, r4, r5, fp, sp, lr, pc}
    2bf4:	mvnshi	pc, r0
    2bf8:	svcvc	0x0001f81b
    2bfc:	mvnsle	r2, r0, lsl #30
    2c00:	stmdbls	r2, {r0, r2, sl, fp, ip, pc}
    2c04:	rsceq	pc, r0, r5, lsl #2
    2c08:			; <UNDEFINED> instruction: 0xf7ff2227
    2c0c:	movwcs	lr, #2182	; 0x886
    2c10:	smlabbcc	r7, r5, r8, pc	; <UNPREDICTABLE>
    2c14:			; <UNDEFINED> instruction: 0xf895e679
    2c18:	vrshl.u32	d19, d24, d15
    2c1c:			; <UNDEFINED> instruction: 0xf8851304
    2c20:	ldrbt	r3, [r2], -r8, lsr #10
    2c24:	strcc	pc, [ip], #-2271	; 0xfffff721
    2c28:			; <UNDEFINED> instruction: 0xf8df2200
    2c2c:			; <UNDEFINED> instruction: 0xf85a1420
    2c30:	ldrbtmi	r3, [r9], #-3
    2c34:			; <UNDEFINED> instruction: 0xf0036818
    2c38:	ldmcs	pc!, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2c3c:	orrhi	pc, r7, r0, lsl #6
    2c40:	svclt	0x00ce2800
    2c44:	sbceq	pc, ip, r5, asr #17
    2c48:			; <UNDEFINED> instruction: 0xf8c52301
    2c4c:	ldmib	r5, {r2, r3, r6, r7, ip, sp}^
    2c50:	addsmi	r2, sl, #-939524096	; 0xc8000000
    2c54:	mrcge	7, 2, APSR_nzcv, cr9, cr15, {3}
    2c58:	sbccc	pc, r8, r5, asr #17
    2c5c:			; <UNDEFINED> instruction: 0xf8b5e655
    2c60:	andcs	r3, r3, #40, 10	; 0xa000000
    2c64:	bicne	pc, fp, #-2013265919	; 0x88000001
    2c68:	strcc	pc, [r8, #-2213]!	; 0xfffff75b
    2c6c:			; <UNDEFINED> instruction: 0xf8b5e64d
    2c70:	andcs	r3, r7, #40, 10	; 0xa000000
    2c74:	bicne	pc, fp, #-2013265919	; 0x88000001
    2c78:	strcc	pc, [r8, #-2213]!	; 0xfffff75b
    2c7c:	blmi	ffb7c598 <myname@@Base+0xff9ad020>
    2c80:			; <UNDEFINED> instruction: 0xf85a49f3
    2c84:	ldrbtmi	r3, [r9], #-3
    2c88:			; <UNDEFINED> instruction: 0xf0036818
    2c8c:	mrc	14, 5, APSR_nzcv, cr5, cr15, {6}
    2c90:	vstr	s0, [r5, #768]	; 0x300
    2c94:	vmov.f32	s1, #17	; 0x40880000  4.250
    2c98:	vpmin.s8	d31, d0, d0
    2c9c:			; <UNDEFINED> instruction: 0xf7fe80f4
    2ca0:	stmdacs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
    2ca4:	mrcge	4, 1, APSR_nzcv, cr1, cr15, {1}
    2ca8:	bvc	3e88c <data_fields@@Base+0x22db4>
    2cac:	bvc	7e308 <data_fields@@Base+0x62830>
    2cb0:	bvc	ff9fe788 <myname@@Base+0xff82f210>
    2cb4:	blx	43e880 <myname@@Base+0x26f308>
    2cb8:	mcrge	5, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    2cbc:	smlattcs	r0, r5, sl, r4
    2cc0:	ldrbtmi	r2, [sl], #-1
    2cc4:	svc	0x0048f7fe
    2cc8:	andcs	r4, r0, #223232	; 0x36800
    2ccc:			; <UNDEFINED> instruction: 0xf85a49e2
    2cd0:	ldrbtmi	r3, [r9], #-3
    2cd4:			; <UNDEFINED> instruction: 0xf0036818
    2cd8:			; <UNDEFINED> instruction: 0xf8d5fe69
    2cdc:	addsmi	r3, r8, #204	; 0xcc
    2ce0:	ldrmi	fp, [r8], -r8, lsr #31
    2ce4:			; <UNDEFINED> instruction: 0xf8c52800
    2ce8:			; <UNDEFINED> instruction: 0xf73f00c8
    2cec:	movwcs	sl, #7694	; 0x1e0e
    2cf0:	sbccc	pc, r8, r5, asr #17
    2cf4:			; <UNDEFINED> instruction: 0xf895e609
    2cf8:			; <UNDEFINED> instruction: 0xf0433528
    2cfc:			; <UNDEFINED> instruction: 0xf8850308
    2d00:	str	r3, [r2], -r8, lsr #10
    2d04:	andcs	r4, r0, #207872	; 0x32c00
    2d08:			; <UNDEFINED> instruction: 0xf85a49d4
    2d0c:	ldrbtmi	r3, [r9], #-3
    2d10:			; <UNDEFINED> instruction: 0xf0036818
    2d14:			; <UNDEFINED> instruction: 0xf895fe4b
    2d18:			; <UNDEFINED> instruction: 0xf0433528
    2d1c:			; <UNDEFINED> instruction: 0xf8850301
    2d20:	eorvs	r3, r8, r8, lsr #10
    2d24:			; <UNDEFINED> instruction: 0xf895e5f1
    2d28:			; <UNDEFINED> instruction: 0xf0433528
    2d2c:			; <UNDEFINED> instruction: 0xf8850304
    2d30:	strb	r3, [sl, #1320]!	; 0x528
    2d34:			; <UNDEFINED> instruction: 0xf85a4bbf
    2d38:	ldmdavs	fp, {r0, r1, ip, sp}
    2d3c:	strb	r6, [r4, #363]!	; 0x16b
    2d40:	andcs	r4, r0, #188, 22	; 0x2f000
    2d44:			; <UNDEFINED> instruction: 0xf85a49c6
    2d48:	ldrbtmi	r3, [r9], #-3
    2d4c:			; <UNDEFINED> instruction: 0xf0036818
    2d50:	vceq.f32	d31, d4, d29
    2d54:	vqdmlal.s<illegal width 8>	q9, d0, d0[0]
    2d58:	blx	c399e <data_fields@@Base+0xa7ec6>
    2d5c:			; <UNDEFINED> instruction: 0xf8c5f000
    2d60:	ldrb	r0, [r2, #220]	; 0xdc
    2d64:	andcs	r4, r0, #183296	; 0x2cc00
    2d68:			; <UNDEFINED> instruction: 0xf85a49be
    2d6c:	ldrbtmi	r3, [r9], #-3
    2d70:			; <UNDEFINED> instruction: 0xf0036818
    2d74:	stmdacs	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    2d78:			; <UNDEFINED> instruction: 0xf8c5bfce
    2d7c:	movwcs	r0, #4304	; 0x10d0
    2d80:	sbcscc	pc, r0, r5, asr #17
    2d84:			; <UNDEFINED> instruction: 0xf8d5e5c1
    2d88:	blcs	4f0a0 <data_fields@@Base+0x335c8>
    2d8c:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
    2d90:	ldrsbcc	pc, [r4], #133	; 0x85	; <UNPREDICTABLE>
    2d94:	cmpcs	r0, #311296	; 0x4c000
    2d98:	sbcscc	pc, r4, r5, asr #17
    2d9c:			; <UNDEFINED> instruction: 0xf8c52306
    2da0:	ldr	r3, [r2, #196]!	; 0xc4
    2da4:	ldrdcc	pc, [r4], #133	; 0x85
    2da8:			; <UNDEFINED> instruction: 0xf0402b01
    2dac:			; <UNDEFINED> instruction: 0xf8d58123
    2db0:	ldmdblt	r3, {r2, r4, r6, r7, ip, sp}
    2db4:			; <UNDEFINED> instruction: 0xf8c52350
    2db8:	orrcs	r3, r4, #212	; 0xd4
    2dbc:	sbccc	pc, r4, r5, asr #17
    2dc0:	blmi	fe73c454 <myname@@Base+0xfe56cedc>
    2dc4:	stmibmi	r8!, {r9, sp}
    2dc8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2dcc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2dd0:	stc2l	0, cr15, [ip, #12]!
    2dd4:	mvnsvc	pc, #82837504	; 0x4f00000
    2dd8:			; <UNDEFINED> instruction: 0xf8c51e42
    2ddc:	addsmi	r0, sl, #212	; 0xd4
    2de0:	ldcge	6, cr15, [r3, #508]	; 0x1fc
    2de4:	strmi	r4, [r3], -r1, lsr #21
    2de8:	andcs	r2, r1, r0, lsl #2
    2dec:			; <UNDEFINED> instruction: 0xf7fe447a
    2df0:	blmi	fe43e8c8 <myname@@Base+0xfe26f350>
    2df4:	ldmibmi	lr, {r9, sp}
    2df8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2dfc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2e00:	ldc2l	0, cr15, [r4, #12]
    2e04:	svclt	0x009228ff
    2e08:	adceq	pc, r8, r5, asr #17
    2e0c:			; <UNDEFINED> instruction: 0xf8c52300
    2e10:	ldrb	r3, [sl, #-168]!	; 0xffffff58
    2e14:	andcs	r4, r1, #138240	; 0x21c00
    2e18:			; <UNDEFINED> instruction: 0xf85a9903
    2e1c:	ldmdavs	r8, {r0, r1, ip, sp}
    2e20:	stc2l	0, cr15, [r4, #12]
    2e24:	adceq	pc, ip, r5, asr #17
    2e28:	blmi	fe0bc3ec <myname@@Base+0xfdeece74>
    2e2c:	ldmibmi	r1, {r9, sp}
    2e30:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2e34:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2e38:	ldc2	0, cr15, [r8, #12]!
    2e3c:	orrvs	pc, r0, #160, 10	; 0x28000000
    2e40:	sbcseq	pc, r8, r5, asr #17
    2e44:	svcmi	0x007cf5b3
    2e48:	cfldrdge	mvd15, [pc, #-1020]	; 2a54 <__assert_fail@plt+0xbb0>
    2e4c:	strmi	r4, [r3], -sl, lsl #21
    2e50:	andcs	r2, r1, r0, lsl #2
    2e54:			; <UNDEFINED> instruction: 0xf7fe447a
    2e58:	blmi	1dbe860 <myname@@Base+0x1bef2e8>
    2e5c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2e60:			; <UNDEFINED> instruction: 0x612b681b
    2e64:	blmi	1cfc3b0 <myname@@Base+0x1b2ce38>
    2e68:			; <UNDEFINED> instruction: 0xf85a4984
    2e6c:	ldrbtmi	r3, [r9], #-3
    2e70:			; <UNDEFINED> instruction: 0xf0036818
    2e74:	cdp	13, 11, cr15, cr5, cr11, {7}
    2e78:	vstr	s0, [r5, #768]	; 0x300
    2e7c:	vmov.f32	s1, #18	; 0x40900000  4.5
    2e80:			; <UNDEFINED> instruction: 0xf63ffa10
    2e84:	bmi	1fae394 <myname@@Base+0x1ddee1c>
    2e88:	andcs	r2, r1, r0, lsl #2
    2e8c:			; <UNDEFINED> instruction: 0xf7fe447a
    2e90:	blmi	1a3e828 <myname@@Base+0x186f2b0>
    2e94:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2e98:	movwls	r6, #22555	; 0x581b
    2e9c:	ldmdbmi	r9!, {r0, r1, r4, r5, r8, ip, sp, pc}^
    2ea0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    2ea4:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    2ea8:	cmnle	r8, r0, lsl #16
    2eac:			; <UNDEFINED> instruction: 0xf85a4b76
    2eb0:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    2eb4:	svc	0x008af7fe
    2eb8:	ldrdlt	pc, [r0], -r7
    2ebc:	svcge	0x001b9402
    2ec0:	bmi	43e728 <myname@@Base+0x26f1b0>
    2ec4:	tstcs	r0, r7
    2ec8:			; <UNDEFINED> instruction: 0xf0034638
    2ecc:	strmi	pc, [r1], -r3, lsr #26
    2ed0:			; <UNDEFINED> instruction: 0xf7ff4620
    2ed4:			; <UNDEFINED> instruction: 0x465afcb9
    2ed8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    2edc:			; <UNDEFINED> instruction: 0xf7fe4638
    2ee0:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2ee4:	ldrbmi	sp, [r8], -pc, ror #3
    2ee8:			; <UNDEFINED> instruction: 0xf7fe9c02
    2eec:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2ef0:	addhi	pc, r8, r0, asr #32
    2ef4:			; <UNDEFINED> instruction: 0xf85a4b64
    2ef8:	ldmdavs	fp, {r0, r1, ip, sp}
    2efc:			; <UNDEFINED> instruction: 0xf43f459b
    2f00:	ldrbmi	sl, [r8], -r4, lsl #26
    2f04:	svc	0x0032f7fe
    2f08:			; <UNDEFINED> instruction: 0xf8b5e4ff
    2f0c:	andcs	r3, r5, #40, 10	; 0xa000000
    2f10:	bicne	pc, fp, #-2013265919	; 0x88000001
    2f14:	strcc	pc, [r8, #-2213]!	; 0xfffff75b
    2f18:	blmi	11bc2fc <myname@@Base+0xfecd84>
    2f1c:	ldmdbmi	fp, {r9, sp}^
    2f20:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2f24:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2f28:	stc2l	0, cr15, [r0, #-12]
    2f2c:	svclt	0x00d228ff
    2f30:	adceq	pc, r4, r5, asr #17
    2f34:	mvnscc	pc, #79	; 0x4f
    2f38:	adccc	pc, r4, r5, asr #17
    2f3c:	movwcs	lr, #42213	; 0xa4e5
    2f40:	sbccc	pc, r0, r5, asr #17
    2f44:	movwcs	lr, #9441	; 0x24e1
    2f48:	sbccc	pc, r0, r5, asr #17
    2f4c:	mvnscs	lr, #-587202560	; 0xdd000000
    2f50:	sbccc	pc, ip, r5, asr #17
    2f54:			; <UNDEFINED> instruction: 0xf8b5e67b
    2f58:	vst3.8	{d3,d5,d7}, [r3 :128], r8
    2f5c:	vst1.16	{d6-d9}, [r3 :256], r8
    2f60:			; <UNDEFINED> instruction: 0xf5a26358
    2f64:			; <UNDEFINED> instruction: 0xf4127220
    2f68:	andle	r4, r4, pc, ror pc
    2f6c:	svcvc	0x00c0f5b3
    2f70:	blcs	32bd8 <data_fields@@Base+0x17100>
    2f74:			; <UNDEFINED> instruction: 0xf895d105
    2f78:	vrshl.u32	d19, d24, d15
    2f7c:			; <UNDEFINED> instruction: 0xf8851386
    2f80:	bmi	10d0428 <myname@@Base+0xf00eb0>
    2f84:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    2f88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f8c:			; <UNDEFINED> instruction: 0x405a9b9b
    2f90:			; <UNDEFINED> instruction: 0xf50dd136
    2f94:	ldc	13, cr7, [sp], #116	; 0x74
    2f98:	pop	{r1, r8, r9, fp, pc}
    2f9c:	ldmdbmi	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2fa0:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    2fa4:	stcl	7, cr15, [r6], #1016	; 0x3f8
    2fa8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    2fac:			; <UNDEFINED> instruction: 0xf7fed186
    2fb0:	bmi	e7e998 <myname@@Base+0xcaf420>
    2fb4:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    2fb8:	andcs	r6, r1, r1, lsl #16
    2fbc:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    2fc0:			; <UNDEFINED> instruction: 0xf85a4b36
    2fc4:	ldmdavs	r8, {r0, r1, ip, sp}
    2fc8:	blx	fef40fcc <myname@@Base+0xfed71a54>
    2fcc:			; <UNDEFINED> instruction: 0xf85a4b34
    2fd0:	ldmdavs	r8, {r0, r1, ip, sp}
    2fd4:	blx	fedc0fd8 <myname@@Base+0xfebf1a60>
    2fd8:			; <UNDEFINED> instruction: 0x46014a32
    2fdc:	andcs	r4, r1, fp, lsr r6
    2fe0:			; <UNDEFINED> instruction: 0xf7fe447a
    2fe4:	bmi	c3e6d4 <myname@@Base+0xa6f15c>
    2fe8:	blls	8b3f0 <data_fields@@Base+0x6f918>
    2fec:	ldrbtmi	r2, [sl], #-1
    2ff0:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    2ff4:	tstcs	r0, sp, lsr #20
    2ff8:	ldrbtmi	r2, [sl], #-1
    2ffc:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    3000:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    3004:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3008:	blls	1558b4 <data_fields@@Base+0x139ddc>
    300c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3010:			; <UNDEFINED> instruction: 0xf7fe2001
    3014:	svclt	0x0000eda2
    3018:	andeq	r9, r1, r4, lsr #10
    301c:	andeq	r8, r1, sl, lsr #31
    3020:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3024:	andeq	r9, r1, r0, lsl r5
    3028:	andeq	r8, r1, r8, ror #30
    302c:	andeq	r7, r0, r6, lsr #23
    3030:	muleq	r0, lr, fp
    3034:	andeq	r0, r0, r4, lsr #4
    3038:	ldrdeq	r7, [r0], -r0
    303c:	andeq	r7, r0, r8, ror r0
    3040:	andeq	r7, r0, r4, asr #2
    3044:	andeq	r7, r0, r8
    3048:	andeq	r7, r0, r0, lsl r9
    304c:	andeq	r7, r0, r2, ror r8
    3050:	andeq	r7, r0, lr, lsl r8
    3054:	andeq	r6, r0, sl, ror #29
    3058:	ldrdeq	r7, [r0], -r2
    305c:	muleq	r0, r6, r7
    3060:	andeq	r7, r0, sl, asr r7
    3064:	andeq	r7, r0, r6, lsr r7
    3068:	ldrdeq	r7, [r0], -r8
    306c:	andeq	r6, r0, ip, ror #28
    3070:	andeq	r7, r0, r8, lsr #13
    3074:	andeq	r7, r0, r0, ror r6
    3078:	andeq	r6, r0, r4, lsl #28
    307c:	andeq	r7, r0, r6, lsr r6
    3080:	andeq	r6, r0, r4, lsl #26
    3084:	andeq	r6, r0, r2, asr #26
    3088:	andeq	r0, r0, r0, lsl r2
    308c:	andeq	r7, r0, r0, lsl #11
    3090:	andeq	r8, r1, lr, asr #28
    3094:	andeq	r6, r0, r2, ror #28
    3098:	andeq	r6, r0, r2, lsr ip
    309c:	andeq	r0, r0, r8, lsl r2
    30a0:	strdeq	r0, [r0], -ip
    30a4:	andeq	r6, r0, r0, lsr ip
    30a8:	andeq	r6, r0, lr, lsl #24
    30ac:	andeq	r6, r0, r6, lsr ip
    30b0:	andeq	r6, r0, r4, ror #23
    30b4:	andeq	r0, r0, r0
    30b8:			; <UNDEFINED> instruction: 0xf06fb538
    30bc:	blmi	3044c8 <myname@@Base+0x134f50>
    30c0:			; <UNDEFINED> instruction: 0xf503447b
    30c4:	bicscc	r2, r8, #-1023410176	; 0xc3000000
    30c8:	cfldrsne	mvf3, [r9, #-864]	; 0xfffffca0
    30cc:	subvc	pc, r7, #1325400064	; 0x4f000000
    30d0:			; <UNDEFINED> instruction: 0xf7fe4618
    30d4:			; <UNDEFINED> instruction: 0xf500ec70
    30d8:			; <UNDEFINED> instruction: 0xf8d063c3
    30dc:	adcmi	r2, r3, #32, 6	; 0x80000000
    30e0:	tstpl	ip, #192, 16	; 0xc00000	; <UNPREDICTABLE>
    30e4:	andeq	pc, r1, #-2147483648	; 0x80000000
    30e8:	msrcs	CPSR_, #192, 16	; 0xc00000
    30ec:	ldfltd	f5, [r8, #-948]!	; 0xfffffc4c
    30f0:	andseq	sl, r5, r4, ror #13
    30f4:	ldrlt	r8, [r0, #-2051]	; 0xfffff7fd
    30f8:	andle	r2, ip, r2, lsl #22
    30fc:	andsle	r2, r7, sl, lsl #22
    3100:	tstcs	r0, r0, lsl sl
    3104:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    3108:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    310c:	andcs	r4, r0, #14336	; 0x3800
    3110:	andsvc	r4, sl, fp, ror r4
    3114:	stmdavs	r0, {r4, r8, sl, fp, ip, sp, pc}^
    3118:	stc	7, cr15, [r2], #1016	; 0x3f8
    311c:	eorcs	r4, ip, #2816	; 0xb00
    3120:			; <UNDEFINED> instruction: 0x4601447c
    3124:			; <UNDEFINED> instruction: 0xf7fe4620
    3128:	andcs	lr, r0, #248, 26	; 0x3e00
    312c:	cfldr32lt	mvfx8, [r0, #-648]	; 0xfffffd78
    3130:			; <UNDEFINED> instruction: 0xf1004a07
    3134:	pop	{r3, r8}
    3138:			; <UNDEFINED> instruction: 0x46184010
    313c:			; <UNDEFINED> instruction: 0x232e447a
    3140:	mcrlt	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3144:	andeq	r6, r0, lr, lsl #31
    3148:	andeq	r9, r1, r4, asr #10
    314c:	andeq	r9, r1, r4, lsr r5
    3150:	andeq	r9, r1, r8, lsl r5
    3154:	vldr	d20, [pc, #36]	; 3180 <__assert_fail@plt+0x12dc>
    3158:	ldrbtmi	r6, [fp], #-2568	; 0xfffff5f8
    315c:	bvc	3e7b0 <data_fields@@Base+0x22cd8>
    3160:	bvc	ff1fec48 <myname@@Base+0xff02f6d0>
    3164:	bvc	1fec6c <myname@@Base+0x2f6f4>
    3168:	bvc	fe9beb0c <myname@@Base+0xfe7ef594>
    316c:	bvc	ff9fed68 <myname@@Base+0xff82f7f0>
    3170:	beq	fe43e9d4 <myname@@Base+0xfe26f45c>
    3174:	svclt	0x00004770
    3178:	ldmdbmi	r4!, {sl, sp}^
    317c:	andeq	r8, r1, sl, lsr #29
    3180:	stmdbmi	r3, {r1, r9, fp, lr}
    3184:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3188:	blt	ff13f194 <myname@@Base+0xfef6fc1c>
    318c:	ldrdeq	r0, [r0], -r1
    3190:	andeq	r9, r1, lr, lsl #12
    3194:			; <UNDEFINED> instruction: 0xf44f4b03
    3198:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    319c:	andcc	pc, r0, r2, lsl #22
    31a0:	svclt	0x00004770
    31a4:	andseq	sl, r5, sl, lsl #12
    31a8:	bicvs	pc, r3, #1325400064	; 0x4f000000
    31ac:	blx	cf5ba <data_fields@@Base+0xb3ae2>
    31b0:	blmi	ff1b8 <data_fields@@Base+0xe36e0>
    31b4:	bl	143a8 <_IO_stdin_used@@Base+0xb0f4>
    31b8:	ldrmi	r1, [r8], #-1
    31bc:	svclt	0x00004770
    31c0:			; <UNDEFINED> instruction: 0x0015a5f0
    31c4:			; <UNDEFINED> instruction: 0xf44f4b04
    31c8:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    31cc:	andcc	pc, r0, r2, lsl #22
    31d0:			; <UNDEFINED> instruction: 0x0090f8d0
    31d4:	svclt	0x00004770
    31d8:			; <UNDEFINED> instruction: 0x0015a5da
    31dc:	bicvs	pc, r3, #1325400064	; 0x4f000000
    31e0:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    31e4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    31e8:	orrvs	pc, r7, #12582912	; 0xc00000
    31ec:			; <UNDEFINED> instruction: 0x47704418
    31f0:			; <UNDEFINED> instruction: 0x0015a5be
    31f4:	vst2.8	{d18-d21}, [pc :256], ip
    31f8:	blx	dbd0e <data_fields@@Base+0xc0236>
    31fc:	blmi	13f608 <data_fields@@Base+0x123b30>
    3200:			; <UNDEFINED> instruction: 0xf501447b
    3204:	blx	9b82a <data_fields@@Base+0x7fd52>
    3208:	ldrmi	r1, [r8], #-0
    320c:	svclt	0x00004770
    3210:	andseq	sl, r5, r4, lsr #11
    3214:			; <UNDEFINED> instruction: 0xf44f4b18
    3218:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    321c:	andcc	pc, r0, r2, lsl #22
    3220:			; <UNDEFINED> instruction: 0x3094f8d0
    3224:	ldrsbcs	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
    3228:	mulsle	r9, r3, r2
    322c:	bpl	9be874 <myname@@Base+0x7ef2fc>
    3230:	vldr	s2, [pc, #620]	; 34a4 <__assert_fail@plt+0x1600>
    3234:	vmov.f64	d7, #141	; 0xc0680000 -3.625
    3238:	vmls.f64	d5, d22, d5
    323c:	vldr	s6, [pc, #576]	; 3484 <__assert_fail@plt+0x15e0>
    3240:	vmul.f64	d4, d5, d12
    3244:	vmov.f64	d5, #135	; 0xc0380000 -2.875
    3248:			; <UNDEFINED> instruction: 0xee856be6
    324c:	vadd.f64	d3, d7, d6
    3250:	vnmul.f64	d7, d7, d3
    3254:	vmov.f64	d23, #212	; 0xbea00000 -0.3125000
    3258:	vnmla.f64	d7, d23, d7
    325c:			; <UNDEFINED> instruction: 0x47700a90
    3260:	ldrbmi	r2, [r0, -r0]!
    3264:	andhi	pc, r0, pc, lsr #7
    3268:	andeq	r0, r0, r0
    326c:	subsmi	r0, r9, r0
    3270:	andeq	r0, r0, r0
    3274:	addmi	r4, pc, r0
    3278:	andseq	sl, r5, sl, lsl #11
    327c:			; <UNDEFINED> instruction: 0xf44f4b07
    3280:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    3284:	andcc	pc, r0, r2, lsl #22
    3288:			; <UNDEFINED> instruction: 0x3094f8d0
    328c:	ldrsbcs	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
    3290:			; <UNDEFINED> instruction: 0x0098f8d0
    3294:	bne	609d08 <myname@@Base+0x43a790>
    3298:	svclt	0x00004770
    329c:	andseq	sl, r5, r2, lsr #10
    32a0:			; <UNDEFINED> instruction: 0xf44f4b04
    32a4:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    32a8:	andcc	pc, r0, r2, lsl #22
    32ac:	ldrsbteq	pc, [r0], r0	; <UNPREDICTABLE>
    32b0:	svclt	0x00004770
    32b4:			; <UNDEFINED> instruction: 0x0015a4fe
    32b8:			; <UNDEFINED> instruction: 0xf44f4b04
    32bc:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    32c0:	andcc	pc, r0, r2, lsl #22
    32c4:	ldrsbteq	pc, [r4], r0	; <UNPREDICTABLE>
    32c8:	svclt	0x00004770
    32cc:	andseq	sl, r5, r6, ror #9
    32d0:			; <UNDEFINED> instruction: 0xf44f4b04
    32d4:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    32d8:	andcc	pc, r0, r2, lsl #22
    32dc:	ldrsbteq	pc, [r8], r0	; <UNPREDICTABLE>
    32e0:	svclt	0x00004770
    32e4:	andseq	sl, r5, lr, asr #9
    32e8:			; <UNDEFINED> instruction: 0xf44f4b04
    32ec:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    32f0:	andcc	pc, r0, r2, lsl #22
    32f4:	ldrsbteq	pc, [ip], r0	; <UNPREDICTABLE>
    32f8:	svclt	0x00004770
    32fc:			; <UNDEFINED> instruction: 0x0015a4b6
    3300:			; <UNDEFINED> instruction: 0xf44f4b04
    3304:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    3308:	andcc	pc, r0, r2, lsl #22
    330c:	ldrdeq	pc, [r0], #128	; 0x80
    3310:	svclt	0x00004770
    3314:	mulseq	r5, lr, r4
    3318:			; <UNDEFINED> instruction: 0xf44f4b19
    331c:	ldrlt	r6, [r0, #-707]	; 0xfffffd3d
    3320:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    3324:	blx	a5f36 <data_fields@@Base+0x8a45e>
    3328:			; <UNDEFINED> instruction: 0xf8d03000
    332c:	stccs	0, cr4, [r1], {152}	; 0x98
    3330:	ldrdcs	fp, [r0], -r8
    3334:	ldc	12, cr13, [sp], #8
    3338:	vldrlt	d8, [r0, #-8]
    333c:	ldrdeq	lr, [sl, -r0]!
    3340:			; <UNDEFINED> instruction: 0xff1cf005
    3344:	blvs	3ee28 <data_fields@@Base+0x23350>
    3348:	bmi	fe43eb6c <myname@@Base+0xfe26f5f4>
    334c:	blvc	ff9fee34 <myname@@Base+0xff82f8bc>
    3350:	blvc	11bec34 <myname@@Base+0xfef6bc>
    3354:	bleq	5be460 <myname@@Base+0x3eeee8>
    3358:	bleq	1fed78 <myname@@Base+0x2f800>
    335c:	bleq	103ee38 <myname@@Base+0xe6f8c0>
    3360:	blhi	ff03ee2c <myname@@Base+0xfee6f8b4>
    3364:	blx	43ef30 <myname@@Base+0x26f9b8>
    3368:	cdp	4, 15, cr13, cr13, cr6, {0}
    336c:	vpop	{d7-<overflow reg d42>}
    3370:	vnmls.f64	d8, d7, d2
    3374:	vldrlt	s0, [r0, #-576]	; 0xfffffdc0
    3378:	stc	7, cr15, [r6], {254}	; 0xfe
    337c:	svclt	0x0000e7f5
    3380:	andseq	sl, r5, r4, lsl #9
    3384:			; <UNDEFINED> instruction: 0xf44f4b04
    3388:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    338c:	andcc	pc, r0, r2, lsl #22
    3390:	ldrdeq	pc, [r4], #128	; 0x80
    3394:	svclt	0x00004770
    3398:	andseq	sl, r5, sl, lsl r4
    339c:			; <UNDEFINED> instruction: 0xf44f4b04
    33a0:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    33a4:	andcc	pc, r0, r2, lsl #22
    33a8:	ldrdeq	pc, [ip], #128	; 0x80
    33ac:	svclt	0x00004770
    33b0:	andseq	sl, r5, r2, lsl #8
    33b4:			; <UNDEFINED> instruction: 0xf44f4b04
    33b8:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    33bc:	andcc	pc, r0, r2, lsl #22
    33c0:	ldrdeq	pc, [r8], #128	; 0x80
    33c4:	svclt	0x00004770
    33c8:	andseq	sl, r5, sl, ror #7
    33cc:			; <UNDEFINED> instruction: 0xf44f4b04
    33d0:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    33d4:	andcc	pc, r0, r2, lsl #22
    33d8:	ldrsbeq	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
    33dc:	svclt	0x00004770
    33e0:			; <UNDEFINED> instruction: 0x0015a3d2
    33e4:	ldrdeq	pc, [r8], #128	; 0x80
    33e8:	ldrbmi	r3, [r0, -r1, lsl #16]!
    33ec:			; <UNDEFINED> instruction: 0xf44f4b04
    33f0:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    33f4:	andcc	pc, r0, r2, lsl #22
    33f8:			; <UNDEFINED> instruction: 0x0098f8d0
    33fc:	svclt	0x00004770
    3400:			; <UNDEFINED> instruction: 0x0015a3b2
    3404:			; <UNDEFINED> instruction: 0xf44f4b04
    3408:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    340c:	andcc	pc, r0, r2, lsl #22
    3410:			; <UNDEFINED> instruction: 0x0094f8d0
    3414:	svclt	0x00004770
    3418:	mulseq	r5, sl, r3
    341c:			; <UNDEFINED> instruction: 0xf44f4b04
    3420:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    3424:	andcc	pc, r0, r2, lsl #22
    3428:	ldrdeq	pc, [r0], r0	; <UNPREDICTABLE>
    342c:	svclt	0x00004770
    3430:	andseq	sl, r5, r2, lsl #7
    3434:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3438:	svclt	0x00004770
    343c:	andeq	r9, r1, lr, lsl r2
    3440:	tstcs	r0, r5, lsl #22
    3444:			; <UNDEFINED> instruction: 0xf503447b
    3448:			; <UNDEFINED> instruction: 0xf8c322c3
    344c:			; <UNDEFINED> instruction: 0xf50310d4
    3450:	addsmi	r6, r3, #201326595	; 0xc000003
    3454:			; <UNDEFINED> instruction: 0x4770d1f9
    3458:	andseq	sl, r5, r0, ror #6
    345c:			; <UNDEFINED> instruction: 0xf06fb570
    3460:	blmi	54386c <myname@@Base+0x3742f4>
    3464:	cfldr32mi	mvfx2, [r5], {10}
    3468:			; <UNDEFINED> instruction: 0xf8d0447b
    346c:	ldrbtmi	r0, [ip], #-200	; 0xffffff38
    3470:	rsbsvc	pc, pc, #12582912	; 0xc00000
    3474:			; <UNDEFINED> instruction: 0xf8433801
    3478:			; <UNDEFINED> instruction: 0x63205bdc
    347c:	svcne	0x0004f843
    3480:			; <UNDEFINED> instruction: 0xd1fb4293
    3484:	stcmi	12, cr4, [pc, #-56]	; 3454 <__assert_fail@plt+0x15b0>
    3488:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    348c:	strbcs	pc, [r3], r4, lsl #10	; <UNPREDICTABLE>
    3490:	vst3.8	{d19,d21,d23}, [pc], r8
    3494:	strtmi	r6, [r0], -r3, asr #5
    3498:	ldrmi	r4, [r4], #-1577	; 0xfffff9d7
    349c:	b	feec149c <myname@@Base+0xfecf1f24>
    34a0:	ldrhle	r4, [r6, #36]!	; 0x24
    34a4:	tstcs	r0, r8, lsl #22
    34a8:			; <UNDEFINED> instruction: 0xf503447b
    34ac:	subsvs	r1, r9, r0, lsr #5
    34b0:	addsmi	r3, r3, #20, 6	; 0x50000000
    34b4:	ldfltp	f5, [r0, #-1004]!	; 0xfffffc14
    34b8:	muleq	r1, ip, fp
    34bc:	andeq	r9, r1, r6, ror #3
    34c0:	andseq	sl, r5, ip, lsl r3
    34c4:	andeq	r8, r1, sl, ror fp
    34c8:	strdeq	sl, [r1], -ip
    34cc:	blmi	fe9d5f6c <myname@@Base+0xfe8069f4>
    34d0:	push	{r1, r3, r4, r5, r6, sl, lr}
    34d4:			; <UNDEFINED> instruction: 0x460e43f0
    34d8:	adclt	r4, r3, r5, lsr #19
    34dc:			; <UNDEFINED> instruction: 0x460558d3
    34e0:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    34e4:			; <UNDEFINED> instruction: 0xf04f9321
    34e8:			; <UNDEFINED> instruction: 0xf0000300
    34ec:	strmi	pc, [r4], -r3, lsr #29
    34f0:	bmi	fe82fa78 <myname@@Base+0xfe660500>
    34f4:	ldrbtmi	r4, [sl], #-2973	; 0xfffff463
    34f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34fc:	subsmi	r9, sl, r1, lsr #22
    3500:	rscshi	pc, r9, r0, asr #32
    3504:	eorlt	r4, r3, r0, lsr #12
    3508:	mvnshi	lr, #12386304	; 0xbd0000
    350c:			; <UNDEFINED> instruction: 0xf7ff4628
    3510:	ldmvs	r7!, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3514:	svccs	0x00024b98
    3518:			; <UNDEFINED> instruction: 0x869f447b
    351c:	ldmdbvs	r2!, {r2, r3, r5, r8, ip, lr, pc}
    3520:	teqeq	r8, r3, lsl #2	; <UNPREDICTABLE>
    3524:	teqne	r8, r3, asr #17	; <UNPREDICTABLE>
    3528:	adcseq	pc, ip, r3, lsl #2
    352c:	ldmdavs	r2, {r0, r3, r5, r6, r8, fp, sp, lr}
    3530:	adcseq	pc, r4, r3, asr #17
    3534:	orrsvs	r6, sl, #1179648	; 0x120000
    3538:			; <UNDEFINED> instruction: 0xf8dfb399
    353c:			; <UNDEFINED> instruction: 0xf8d58240
    3540:	ldrbtmi	r6, [r8], #192	; 0xc0
    3544:	ldrsbtvc	pc, [r4], r8	; <UNPREDICTABLE>
    3548:			; <UNDEFINED> instruction: 0x463a4630
    354c:	b	144154c <myname@@Base+0x1271fd4>
    3550:	strmi	r2, [r5], -r1, lsl #16
    3554:	sbcshi	pc, r7, r0, asr #32
    3558:	ldrtmi	r4, [r9], -r2, asr #12
    355c:			; <UNDEFINED> instruction: 0x232e4630
    3560:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    3564:	bicle	r2, r4, r0, lsl #16
    3568:	bl	fe6c1568 <myname@@Base+0xfe4f1ff0>
    356c:	ldrbtmi	r4, [sl], #-2692	; 0xfffff57c
    3570:	strtmi	r6, [r8], -r1, lsl #16
    3574:	b	ffc41574 <myname@@Base+0xffa71ffc>
    3578:			; <UNDEFINED> instruction: 0xf0402f0a
    357c:	ldmdbvs	r2!, {r1, r2, r3, r4, r5, r7, pc}
    3580:	biceq	pc, r0, r3, lsl #2
    3584:	ldrteq	pc, [ip], -r3, lsl #2	; <UNPREDICTABLE>
    3588:	adcsne	pc, r4, r3, asr #17
    358c:	teqvs	r8, r3, asr #17	; <UNPREDICTABLE>
    3590:	ldmdavs	r9, {r0, r1, r4, fp, sp, lr}^
    3594:	ldmvs	sl, {r3, r4, fp, sp, lr}
    3598:			; <UNDEFINED> instruction: 0xc60f68db
    359c:	stmdbcs	r0, {r0, r3, r5, r6, r8, fp, sp, lr}
    35a0:			; <UNDEFINED> instruction: 0xf8d5d1cb
    35a4:			; <UNDEFINED> instruction: 0xf1b88010
    35a8:	eorsle	r0, r8, r0, lsl #30
    35ac:			; <UNDEFINED> instruction: 0xf8d54668
    35b0:			; <UNDEFINED> instruction: 0xf7fe60c0
    35b4:	strmi	lr, [r7], -r6, ror #19
    35b8:			; <UNDEFINED> instruction: 0xf0402800
    35bc:			; <UNDEFINED> instruction: 0xf8dd80ac
    35c0:			; <UNDEFINED> instruction: 0xf1b99000
    35c4:			; <UNDEFINED> instruction: 0xf0000f00
    35c8:	strbmi	r8, [sp], -lr, lsr #1
    35cc:	strcs	lr, [r1, -r3]
    35d0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    35d4:	stmdavs	r8!, {r0, r4, r6, ip, lr, pc}^
    35d8:			; <UNDEFINED> instruction: 0xf7fe4641
    35dc:			; <UNDEFINED> instruction: 0x4604e9ba
    35e0:	mvnsle	r2, r0, lsl #16
    35e4:	ldmdahi	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, sp, lr}
    35e8:			; <UNDEFINED> instruction: 0xd1f0429e
    35ec:	rsbsle	r2, r6, r2, lsl #28
    35f0:	mvnle	r2, sl, lsl #28
    35f4:	ldmdavs	r8!, {r0, r1, r5, r6, r8, sl, fp, lr}
    35f8:	ldrbtmi	r6, [sp], #-2169	; 0xfffff787
    35fc:	ldrcc	r6, [r8, #2234]!	; 0x8ba
    3600:	strgt	r6, [pc, #-2299]	; 2d0d <__assert_fail@plt+0xe69>
    3604:	ldmdbvs	r9!, {r3, r4, r5, r8, fp, sp, lr}^
    3608:	strgt	r6, [r7, #-2490]	; 0xfffff646
    360c:			; <UNDEFINED> instruction: 0xf7fe4648
    3610:	ldmdami	sp, {r2, r4, r5, r9, fp, sp, lr, pc}^
    3614:	adcscc	r4, r8, r8, ror r4
    3618:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    361c:	adcslt	lr, r8, #27525120	; 0x1a40000
    3620:	tstcs	r2, r1, lsl r2
    3624:	bl	fffc1624 <myname@@Base+0xffdf20ac>
    3628:	strmi	r1, [r6], -r3, asr #24
    362c:	addhi	pc, fp, r0
    3630:			; <UNDEFINED> instruction: 0xf10d4d56
    3634:	ldrbtmi	r0, [sp], #-3076	; 0xfffff3fc
    3638:	stmdahi	fp!, {r2, r4, r5, r8, sl, ip, sp}
    363c:	eorle	r2, r8, sl, lsl #22
    3640:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    3644:	vst1.8	{d18}, [pc :64], r0
    3648:	strls	r7, [r0, -r0, lsl #11]
    364c:	andeq	lr, pc, ip, lsl #17
    3650:	andpl	pc, r6, sp, lsr #17
    3654:			; <UNDEFINED> instruction: 0x4661463a
    3658:			; <UNDEFINED> instruction: 0xf7fe4630
    365c:	cmnlt	r0, #12, 24	; 0xc00
    3660:	bl	7c1660 <myname@@Base+0x5f20e8>
    3664:	ldmdbcs	r1!, {r0, fp, sp, lr}^
    3668:	ldrtmi	sp, [r0], -r3, ror #2
    366c:	bl	fff4166c <myname@@Base+0xffd720f4>
    3670:	andcs	r4, r0, #72704	; 0x11c00
    3674:	andsvc	r4, sl, fp, ror r4
    3678:	svccs	0x0000e73b
    367c:	mcrcs	0, 0, sp, cr2, cr3, {2}
    3680:	subsle	r4, fp, r9, lsr #12
    3684:	andsle	r2, r3, sl, lsl #28
    3688:	andcs	r4, r1, r2, asr #20
    368c:			; <UNDEFINED> instruction: 0xf7fe447a
    3690:	vstrgt	s28, [pc, #-400]	; 3508 <__assert_fail@plt+0x1664>
    3694:	ldrcs	r4, [ip, -r6, ror #13]
    3698:	stmvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    369c:	stmia	lr!, {r8, r9, sl, ip, pc}
    36a0:	ldm	r5, {r0, r1, r2, r3}
    36a4:			; <UNDEFINED> instruction: 0xf8ad0007
    36a8:	stm	lr, {r1, r2, pc}
    36ac:	ldrb	r0, [r1, r7]
    36b0:	andcs	r4, r1, r9, lsr sl
    36b4:			; <UNDEFINED> instruction: 0xf7fe447a
    36b8:	vldmdbmi	r8!, {s28-s107}
    36bc:	ldrtmi	r4, [r0], -sl, ror #12
    36c0:	ldrcc	r4, [r8, #1149]!	; 0x47d
    36c4:			; <UNDEFINED> instruction: 0xf7fe4629
    36c8:	strmi	lr, [r4], -r8, lsl #23
    36cc:	cmple	r2, r0, lsl #16
    36d0:			; <UNDEFINED> instruction: 0xf7ff4628
    36d4:	ldrtmi	pc, [r0], -pc, lsl #26	; <UNPREDICTABLE>
    36d8:	bl	ff1c16d8 <myname@@Base+0xfeff2160>
    36dc:	ldcmi	7, cr14, [r0, #-36]!	; 0xffffffdc
    36e0:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    36e4:	ldmvs	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    36e8:	ldmvs	fp!, {r3, r4, r5, r7, r8, sl, ip, sp}^
    36ec:	strbmi	ip, [r8], -pc, lsl #10
    36f0:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36f4:			; <UNDEFINED> instruction: 0xf7fee78d
    36f8:	bmi	abde68 <myname@@Base+0x8ee8f0>
    36fc:	andcs	r4, r1, r1, lsr #12
    3700:			; <UNDEFINED> instruction: 0xf7fe447a
    3704:			; <UNDEFINED> instruction: 0xf7feea2a
    3708:	bmi	9fe240 <myname@@Base+0x82ecc8>
    370c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3710:			; <UNDEFINED> instruction: 0xf7fe2001
    3714:			; <UNDEFINED> instruction: 0xf7feea22
    3718:	bmi	93e230 <myname@@Base+0x76ecb8>
    371c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3720:			; <UNDEFINED> instruction: 0xf7fe2001
    3724:	bmi	8bdf94 <myname@@Base+0x6eea1c>
    3728:	andcs	r2, r1, r0, lsl #2
    372c:			; <UNDEFINED> instruction: 0xf7fe447a
    3730:	bmi	83df88 <myname@@Base+0x66ea10>
    3734:	ldrbtmi	r2, [sl], #-1
    3738:	b	3c1738 <myname@@Base+0x1f21c0>
    373c:	andcs	r4, r1, lr, lsl sl
    3740:			; <UNDEFINED> instruction: 0xf7fe447a
    3744:			; <UNDEFINED> instruction: 0xf7feea0a
    3748:	bmi	73e200 <myname@@Base+0x56ec88>
    374c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3750:			; <UNDEFINED> instruction: 0xf7fe2001
    3754:			; <UNDEFINED> instruction: 0xf7feea02
    3758:	bmi	67e1f0 <myname@@Base+0x4aec78>
    375c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3760:			; <UNDEFINED> instruction: 0xf7fe2001
    3764:	svclt	0x0000e9fa
    3768:	andeq	r8, r1, r4, lsl #18
    376c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3770:			; <UNDEFINED> instruction: 0x000192b4
    3774:	ldrdeq	r8, [r1], -lr
    3778:	andeq	r9, r1, ip, lsr r1
    377c:	andeq	r9, r1, r2, lsl r1
    3780:	andeq	r6, r0, r6, ror #22
    3784:	andeq	r9, r1, sl, asr r0
    3788:	andeq	r9, r1, r0, asr #32
    378c:	andeq	r9, r1, lr, lsl r0
    3790:	andeq	r8, r1, r0, ror #31
    3794:	andeq	r6, r0, r8, asr #21
    3798:	andeq	r6, r0, r0, lsl #21
    379c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    37a0:	andeq	r8, r1, r0, ror pc
    37a4:			; <UNDEFINED> instruction: 0x000069b8
    37a8:	andeq	r6, r0, r8, asr #19
    37ac:	ldrdeq	r6, [r0], -r0
    37b0:	ldrdeq	r6, [r0], -r4
    37b4:	andeq	r6, r0, r6, asr sl
    37b8:	ldrdeq	r6, [r0], -r4
    37bc:	andeq	r6, r0, r4, lsr #20
    37c0:	andeq	r6, r0, ip, asr #20
    37c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    37c8:	cdplt	0, 2, cr15, cr8, cr0, {0}
    37cc:	andeq	r8, r1, lr, asr #31
    37d0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    37d4:			; <UNDEFINED> instruction: 0x47706858
    37d8:	andeq	r8, r1, r2, asr #31
    37dc:	bicvs	pc, r3, #1325400064	; 0x4f000000
    37e0:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    37e4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    37e8:	ldrmi	r3, [r8], #-984	; 0xfffffc28
    37ec:	svclt	0x00004770
    37f0:			; <UNDEFINED> instruction: 0x00159fbe
    37f4:			; <UNDEFINED> instruction: 0xf44f4b0c
    37f8:	ldrlt	r6, [r0, #-707]	; 0xfffffd3d
    37fc:			; <UNDEFINED> instruction: 0x4604447b
    3800:	movwcc	pc, #2818	; 0xb02	; <UNPREDICTABLE>
    3804:	mvnscc	pc, #13828096	; 0xd30000
    3808:	andle	r3, r1, r2, lsl #6
    380c:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    3810:	vst2.8	{d20-d21}, [pc], r6
    3814:			; <UNDEFINED> instruction: 0xf04f62c3
    3818:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
    381c:	streq	pc, [r4], #-2818	; 0xfffff4fe
    3820:	mvnscc	pc, #196, 16	; 0xc40000
    3824:	svclt	0x0000bd10
    3828:	andseq	r9, r5, r8, lsr #31
    382c:	andseq	r9, r5, sl, lsl #31
    3830:	vst3.8	{d27-d29}, [pc :64], r0
    3834:	stcmi	3, cr6, [r9], {195}	; 0xc3
    3838:	blx	d4a32 <data_fields@@Base+0xb8f5a>
    383c:			; <UNDEFINED> instruction: 0xf8d34300
    3840:	bne	ff250828 <myname@@Base+0xff0812b0>
    3844:	svclt	0x009f29c7
    3848:	bicvc	pc, r3, #1325400064	; 0x4f000000
    384c:	andne	pc, r0, r3, lsl #22
    3850:			; <UNDEFINED> instruction: 0xf8443036
    3854:			; <UNDEFINED> instruction: 0xf85d2020
    3858:	ldrbmi	r4, [r0, -r4, lsl #22]!
    385c:	andseq	r9, r5, ip, ror #30
    3860:	andle	r2, r4, r2, lsl #20
    3864:	andle	r2, r5, sl, lsl #20
    3868:	rscscc	pc, pc, pc, asr #32
    386c:	andcs	r4, r4, #112, 14	; 0x1c00000
    3870:	stmialt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3874:			; <UNDEFINED> instruction: 0xf7fe2210
    3878:	svclt	0x0000b8eb
    387c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3880:	ldrdhi	pc, [ip], #128	; 0x80
    3884:	svceq	0x0000f1b8
    3888:	blmi	63ad30 <myname@@Base+0x46b7b8>
    388c:	beq	3f9d0 <data_fields@@Base+0x23ef8>
    3890:			; <UNDEFINED> instruction: 0xf1004c17
    3894:	ldrbtmi	r0, [fp], #-1968	; 0xfffff850
    3898:	ldrdvs	pc, [r0], #128	; 0x80
    389c:			; <UNDEFINED> instruction: 0x4655447c
    38a0:	teqls	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    38a4:			; <UNDEFINED> instruction: 0xf8d4e00c
    38a8:			; <UNDEFINED> instruction: 0xf5043090
    38ac:	ldmiblt	r3, {r0, r1, r6, r7, sl, sp, lr}
    38b0:			; <UNDEFINED> instruction: 0xffd6f7ff
    38b4:			; <UNDEFINED> instruction: 0xf105b108
    38b8:	strcc	r0, [r1, #-2562]	; 0xfffff5fe
    38bc:	andle	r4, pc, r8, lsr #11
    38c0:			; <UNDEFINED> instruction: 0x46494632
    38c4:			; <UNDEFINED> instruction: 0xf7ff4620
    38c8:	ldrtmi	pc, [r2], -fp, asr #31	; <UNPREDICTABLE>
    38cc:			; <UNDEFINED> instruction: 0x46034639
    38d0:	blcs	15158 <_IO_stdin_used@@Base+0xbea4>
    38d4:	stfnep	f5, [r8], #-924	; 0xfffffc64
    38d8:			; <UNDEFINED> instruction: 0x87f0e8bd
    38dc:	beq	3fa20 <data_fields@@Base+0x23f48>
    38e0:			; <UNDEFINED> instruction: 0x464045d0
    38e4:	ldrbmi	fp, [r0], -r8, lsr #31
    38e8:			; <UNDEFINED> instruction: 0x87f0e8bd
    38ec:			; <UNDEFINED> instruction: 0x00018dbe
    38f0:	andseq	r9, r5, r8, lsl #30
    38f4:	svcmi	0x00f0e92d
    38f8:	stcmi	6, cr4, [r1], {7}
    38fc:			; <UNDEFINED> instruction: 0xf8d0b087
    3900:	ldrbtmi	r3, [ip], #-200	; 0xffffff38
    3904:	adcmi	r6, fp, #37888	; 0x9400
    3908:			; <UNDEFINED> instruction: 0xf8d0dd0c
    390c:	blcs	fb94 <_IO_stdin_used@@Base+0x68e0>
    3910:			; <UNDEFINED> instruction: 0xf8c4bfa8
    3914:	vbic.i32	d19, #12	; 0x0000000c
    3918:			; <UNDEFINED> instruction: 0xf8d780cd
    391c:	blcs	fbb4 <_IO_stdin_used@@Base+0x6900>
    3920:	adcshi	pc, r0, r0, asr #5
    3924:			; <UNDEFINED> instruction: 0x46294b77
    3928:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    392c:			; <UNDEFINED> instruction: 0x9620f8d3
    3930:	andeq	pc, r1, #1073741826	; 0x40000002
    3934:	svccc	0x0080f5b2
    3938:	vmax.f32	d27, d24, d24
    393c:			; <UNDEFINED> instruction: 0xf8c302e8
    3940:	strbmi	r2, [sl], -r0, lsr #12
    3944:	stc2l	0, cr15, [r6, #4]!
    3948:			; <UNDEFINED> instruction: 0xf44f4b6f
    394c:	tstcs	r4, r3, asr #1
    3950:	bmi	1b94b44 <myname@@Base+0x19c55cc>
    3954:			; <UNDEFINED> instruction: 0xf109fb01
    3958:	blx	14b4a <_IO_stdin_used@@Base+0xb896>
    395c:	andcs	r3, r1, r5, lsl #6
    3960:			; <UNDEFINED> instruction: 0xf1011856
    3964:	bl	10499c <data_fields@@Base+0xe8ec4>
    3968:	rsbsvs	r0, r0, r2, lsl #24
    396c:			; <UNDEFINED> instruction: 0xf8c35055
    3970:			; <UNDEFINED> instruction: 0xf8d300d4
    3974:			; <UNDEFINED> instruction: 0xf8d3009c
    3978:	swpcc	r1, r4, [r1]	; <UNPREDICTABLE>
    397c:			; <UNDEFINED> instruction: 0xf8c360b1
    3980:	swpcs	r1, r4, [r0]
    3984:			; <UNDEFINED> instruction: 0xf8cc50a1
    3988:	tstlt	r8, r4
    398c:	adcne	pc, r0, r3, asr #17
    3990:			; <UNDEFINED> instruction: 0xf44f4b5f
    3994:	smlabtcs	r1, r3, r2, r6
    3998:	blx	94b8e <data_fields@@Base+0x790b6>
    399c:			; <UNDEFINED> instruction: 0xf8d33305
    39a0:			; <UNDEFINED> instruction: 0xf8c323f4
    39a4:	andcc	r1, r2, #156	; 0x9c
    39a8:			; <UNDEFINED> instruction: 0xf7ffd001
    39ac:	mrrcmi	11, 8, pc, r9, cr5	; <UNPREDICTABLE>
    39b0:	strbvs	pc, [r3], pc, asr #8	; <UNPREDICTABLE>
    39b4:	ldrdhi	pc, [r0, #-143]!	; 0xffffff71
    39b8:	stfeqd	f7, [r1], {5}
    39bc:	ldmdbmi	r7, {r2, r3, r4, r5, r6, sl, lr}^
    39c0:			; <UNDEFINED> instruction: 0xf04f44f8
    39c4:	blx	1935ca <data_fields@@Base+0x177af2>
    39c8:	ldmib	r8, {r0, r2, lr}^
    39cc:			; <UNDEFINED> instruction: 0xf8d8254e
    39d0:	ldrbtmi	r3, [r9], #-180	; 0xffffff4c
    39d4:	mvns	pc, #192, 16	; 0xc00000
    39d8:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    39dc:	strls	r9, [r0, #-3073]	; 0xfffff3ff
    39e0:	ldc2l	0, cr15, [r2, #-0]
    39e4:	ldrdcc	pc, [r8], #135	; 0x87
    39e8:	ldrsbtlt	pc, [r0], -r8	; <UNPREDICTABLE>
    39ec:	movwls	r3, #23297	; 0x5b01
    39f0:	ble	1c94f64 <myname@@Base+0x1ac59ec>
    39f4:	teqhi	r8, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
    39f8:	ldmibeq	r0!, {r0, r1, r2, r8, ip, sp, lr, pc}
    39fc:	ldrdpl	pc, [r0], #135	; 0x87
    3a00:	bmi	102620 <data_fields@@Base+0xe6b48>
    3a04:	strmi	pc, [fp], -r6, lsl #22
    3a08:	strtmi	r2, [sl], -r0, lsl #8
    3a0c:	ldrbmi	r4, [r0], -r9, asr #12
    3a10:			; <UNDEFINED> instruction: 0xff26f7ff
    3a14:	strbmi	r4, [r1], -sl, lsr #12
    3a18:	ldrbmi	r4, [r0], -r3, lsl #12
    3a1c:	bvs	ff100e4c <myname@@Base+0xfef318d4>
    3a20:	strcc	fp, [r1], #-2307	; 0xfffff6fd
    3a24:			; <UNDEFINED> instruction: 0xff1cf7ff
    3a28:	svclt	0x00082800
    3a2c:	strvc	pc, [r0], #1103	; 0x44f
    3a30:	strhle	r4, [sl, #82]!	; 0x52
    3a34:	vst2.8	{d20-d21}, [pc :256], sl
    3a38:	strbmi	r6, [r1], -r3, asr #7
    3a3c:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
    3a40:	andeq	pc, fp, r3, lsl #22
    3a44:			; <UNDEFINED> instruction: 0xff0cf7ff
    3a48:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    3a4c:			; <UNDEFINED> instruction: 0xf8d7b178
    3a50:	adcmi	r3, r3, #208	; 0xd0
    3a54:			; <UNDEFINED> instruction: 0xf8d7db0b
    3a58:	blcc	4fd90 <data_fields@@Base+0x342b8>
    3a5c:	cfstr32le	mvfx4, [r6, #-364]	; 0xfffffe94
    3a60:	andcs	r4, r0, r0, lsr fp
    3a64:	tstvs	r9, #2063597568	; 0x7b000000
    3a68:	pop	{r0, r1, r2, ip, sp, pc}
    3a6c:	bmi	ba7a34 <myname@@Base+0x9d84bc>
    3a70:	blmi	b8ba7c <myname@@Base+0x9bc504>
    3a74:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3a78:	bls	15bac4 <data_fields@@Base+0x13ffec>
    3a7c:	andlt	r6, r7, sl, lsl r3
    3a80:	svchi	0x00f0e8bd
    3a84:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a88:	blmi	5ff10c <myname@@Base+0x42fb94>
    3a8c:	blvs	63f110 <myname@@Base+0x46fb98>
    3a90:	beq	fe43f2b4 <myname@@Base+0xfe26fd3c>
    3a94:	blvc	ff9ff57c <myname@@Base+0xff830004>
    3a98:	blpl	13f4bc <data_fields@@Base+0x1239e4>
    3a9c:	blvc	5bf120 <myname@@Base+0x3efba8>
    3aa0:	blvc	1bf2bc <data_fields@@Base+0x1a37e4>
    3aa4:	blvc	ff1ff6a0 <myname@@Base+0xff030128>
    3aa8:	bcc	fe43f30c <myname@@Base+0xfe26fd94>
    3aac:			; <UNDEFINED> instruction: 0xf8c7425b
    3ab0:	ldr	r3, [r7, -r4, lsr #1]!
    3ab4:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ab8:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
    3abc:	tsteq	fp, pc, rrx	; <UNPREDICTABLE>
    3ac0:			; <UNDEFINED> instruction: 0xf0051ac9
    3ac4:			; <UNDEFINED> instruction: 0xf8d7f9bf
    3ac8:	blcs	fd60 <_IO_stdin_used@@Base+0x6aac>
    3acc:	tsteq	ip, r1, lsl #2	; <UNPREDICTABLE>
    3ad0:	teqne	ip, r4, asr #17	; <UNPREDICTABLE>
    3ad4:	svcge	0x0026f6bf
    3ad8:			; <UNDEFINED> instruction: 0xf8d8e7d4
    3adc:	strcs	r8, [r0], #-312	; 0xfffffec8
    3ae0:	ldrdpl	pc, [r0], #135	; 0x87
    3ae4:	svclt	0x0000e7a6
    3ae8:			; <UNDEFINED> instruction: 0xffc66666
    3aec:	ldrshmi	pc, [pc, #255]	; 3bf3 <__assert_fail@plt+0x1d4f>	; <UNPREDICTABLE>
    3af0:	andeq	r0, r0, r0
    3af4:	rsbmi	lr, pc, r0
    3af8:	andeq	r0, r0, r0
    3afc:	rsbsmi	r0, r0, r0
    3b00:	andeq	r8, r1, r2, asr sp
    3b04:	ldrdeq	r8, [r1], -sl
    3b08:	andseq	r9, r5, r4, asr lr
    3b0c:	andeq	r9, r1, ip, asr #28
    3b10:	andseq	r9, r5, ip, lsl #28
    3b14:	andseq	r9, r5, r8, ror #27
    3b18:	muleq	r1, r4, ip
    3b1c:	andeq	r8, r1, r2, asr #27
    3b20:	andseq	r9, r5, r6, ror #26
    3b24:	strdeq	r8, [r1], -r0
    3b28:	muleq	r1, r0, r5
    3b2c:	ldrdeq	r8, [r1], -lr
    3b30:	andle	r2, sp, r2, lsl #20
    3b34:	tstle	sl, sl, lsl #20
    3b38:	stmiavs	fp, {r1, r3, r7, fp, sp, lr}^
    3b3c:	stmdavs	sp, {r4, r5, sl, ip, sp, pc}
    3b40:	addvs	r6, r2, ip, asr #16
    3b44:	subvs	r6, r4, r5
    3b48:	ldclt	0, cr6, [r0], #-780	; 0xfffffcf4
    3b4c:			; <UNDEFINED> instruction: 0x47704770
    3b50:	andvs	r6, r3, fp, lsl #16
    3b54:	svclt	0x00004770
    3b58:	svcmi	0x00f0e92d
    3b5c:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    3b60:	strmi	r8, [r8], r6, lsl #22
    3b64:			; <UNDEFINED> instruction: 0x46074dde
    3b68:	ldrbtmi	r4, [sp], #-3294	; 0xfffff322
    3b6c:	ldrdcs	pc, [r0], #128	; 0x80
    3b70:			; <UNDEFINED> instruction: 0xf10db08b
    3b74:	stmib	sp, {r2, r4, r8, fp}^
    3b78:	stmdbpl	ip!, {r8, r9, ip, sp, pc}
    3b7c:	ldmdbls	sl, {r3, r6, r9, sl, lr}
    3b80:	strls	r6, [r9], #-2084	; 0xfffff7dc
    3b84:	streq	pc, [r0], #-79	; 0xffffffb1
    3b88:			; <UNDEFINED> instruction: 0xf7ff9c1b
    3b8c:			; <UNDEFINED> instruction: 0xf5b8ffd1
    3b90:			; <UNDEFINED> instruction: 0xf0803f80
    3b94:	tstcs	r4, #28, 2
    3b98:	blx	d62ee <data_fields@@Base+0xba816>
    3b9c:	ldrbtmi	pc, [r9], #-776	; 0xfffffcf8	; <UNPREDICTABLE>
    3ba0:	ldmdavs	r0, {r1, r3, r6, r7, fp, ip}^
    3ba4:			; <UNDEFINED> instruction: 0xf0002800
    3ba8:	stmiapl	sp, {r1, r4, r8, pc}^
    3bac:	subsvs	r2, r3, r0, lsl #6
    3bb0:	vrshr.s64	d20, d13, #64
    3bb4:	vst4.8	{d24,d26,d28,d30}, [pc], ip
    3bb8:	blmi	ff31becc <myname@@Base+0xff14c954>
    3bbc:	blx	1827c6 <data_fields@@Base+0x166cee>
    3bc0:	movwls	r4, #9339	; 0x247b
    3bc4:	beq	fec3ffe8 <myname@@Base+0xfea70a70>
    3bc8:	ldrdcs	pc, [r0], #135	; 0x87
    3bcc:	streq	lr, [fp], -r3, lsl #22
    3bd0:	ldrbmi	r9, [r1], -r0, lsl #22
    3bd4:	andls	r4, r3, #48, 12	; 0x3000000
    3bd8:	addscc	pc, r0, r6, asr #17
    3bdc:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3be0:	movwcs	r9, #2563	; 0xa03
    3be4:			; <UNDEFINED> instruction: 0xf0002800
    3be8:			; <UNDEFINED> instruction: 0x461e80ff
    3bec:			; <UNDEFINED> instruction: 0xf10b9b02
    3bf0:	ldrls	r0, [fp], #-2832	; 0xfffff4f0
    3bf4:			; <UNDEFINED> instruction: 0x4614449b
    3bf8:	strbmi	r4, [r9], -r2, lsr #12
    3bfc:			; <UNDEFINED> instruction: 0xf7ff4658
    3c00:	msrlt	(UNDEF: 96), pc
    3c04:	ldrbmi	r4, [r1], -r2, lsr #12
    3c08:			; <UNDEFINED> instruction: 0xf7ff4658
    3c0c:	stmdacs	r0, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    3c10:	teqhi	r5, r0	; <UNPREDICTABLE>
    3c14:			; <UNDEFINED> instruction: 0xf10b3601
    3c18:	vmovcs.32	d8[0], r0
    3c1c:	ldflsd	f5, [fp], {236}	; 0xec
    3c20:			; <UNDEFINED> instruction: 0xf44f4bb3
    3c24:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    3c28:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
    3c2c:	ldrsbtcs	pc, [r0], r3	; <UNPREDICTABLE>
    3c30:	svclt	0x00521aa1
    3c34:	sbcne	pc, r4, r3, asr #17
    3c38:			; <UNDEFINED> instruction: 0xf8c31b12
    3c3c:	blmi	feb4bf54 <myname@@Base+0xfe97c9dc>
    3c40:	sbcvs	pc, r3, #1325400064	; 0x4f000000
    3c44:	blx	94e3a <data_fields@@Base+0x79362>
    3c48:			; <UNDEFINED> instruction: 0xf8d33305
    3c4c:			; <UNDEFINED> instruction: 0xf8c36098
    3c50:	mcrcs	0, 0, r4, cr0, cr0, {5}
    3c54:	tsthi	r1, r0, asr #6	; <UNPREDICTABLE>
    3c58:	ldrsbtcs	pc, [r4], r3	; <UNPREDICTABLE>
    3c5c:	svclt	0x00c842a2
    3c60:	adcsmi	pc, r4, r3, asr #17
    3c64:			; <UNDEFINED> instruction: 0xf44f4ba4
    3c68:	ldrbtmi	r6, [fp], #-707	; 0xfffffd3d
    3c6c:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
    3c70:	ldrsbtcs	pc, [r8], r3	; <UNPREDICTABLE>
    3c74:	svclt	0x00b842a2
    3c78:	adcsmi	pc, r8, r3, asr #17
    3c7c:			; <UNDEFINED> instruction: 0xf44f4b9f
    3c80:			; <UNDEFINED> instruction: 0xf8df62c3
    3c84:			; <UNDEFINED> instruction: 0xf106927c
    3c88:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    3c8c:	blvs	fe4bf310 <myname@@Base+0xfe2efd98>
    3c90:	blx	9507e <data_fields@@Base+0x795a6>
    3c94:	cdp	3, 0, cr3, cr7, cr5, {0}
    3c98:			; <UNDEFINED> instruction: 0xeeb8ba90
    3c9c:			; <UNDEFINED> instruction: 0xf8d39be7
    3ca0:			; <UNDEFINED> instruction: 0xf8d3a0c4
    3ca4:	ldrmi	r2, [r2, #204]	; 0xcc
    3ca8:			; <UNDEFINED> instruction: 0xf8c3bfc8
    3cac:	vst4.<illegal width 64>	{d26-d29}, [pc], ip
    3cb0:	blx	dcbc6 <data_fields@@Base+0xc10ee>
    3cb4:			; <UNDEFINED> instruction: 0xf8d99905
    3cb8:	ldcl	0, cr3, [r9, #752]	; 0x2f0
    3cbc:	bne	ff8e2580 <myname@@Base+0xff713008>
    3cc0:	ldrdeq	lr, [sl, -r9]!
    3cc4:	addslt	pc, r8, r9, asr #17
    3cc8:	bcc	43f4f0 <myname@@Base+0x26ff78>
    3ccc:	blvc	ff9ff7b4 <myname@@Base+0xff83023c>
    3cd0:	blhi	ff23f7b8 <myname@@Base+0xff070240>
    3cd4:	blhi	1bf5bc <data_fields@@Base+0x1a3ae4>
    3cd8:	blvs	27f700 <myname@@Base+0xb0188>
    3cdc:	blvc	1bf5c0 <data_fields@@Base+0x1a3ae8>
    3ce0:	blvc	ff1ff8dc <myname@@Base+0xff030364>
    3ce4:	bvc	bff410 <myname@@Base+0xa2fe98>
    3ce8:	bvs	fe43f54c <myname@@Base+0xfe26ffd4>
    3cec:	blx	11bfd08 <myname@@Base+0xff0790>
    3cf0:	vmla.f64	d1, d23, d19
    3cf4:			; <UNDEFINED> instruction: 0xeeb83a10
    3cf8:	mcrr	11, 12, r7, r1, cr7
    3cfc:	vmov.32	d7[0], r0
    3d00:	mrrc	11, 0, r6, r1, cr8
    3d04:			; <UNDEFINED> instruction: 0xf0050b16
    3d08:			; <UNDEFINED> instruction: 0xf8d9fa6d
    3d0c:	strmi	r6, [r2], -r8, asr #1
    3d10:	bl	fea95544 <myname@@Base+0xfe8c5fcc>
    3d14:	stmib	r9, {r1, r2}^
    3d18:	ldrbmi	r2, [r9], -sl, lsr #6
    3d1c:			; <UNDEFINED> instruction: 0xff48f004
    3d20:	ldrsbcc	pc, [r0], #137	; 0x89	; <UNPREDICTABLE>
    3d24:	svceq	0x0001f1bb
    3d28:	andeq	pc, r8, #-1073741824	; 0xc0000000
    3d2c:	bne	8bebdc <myname@@Base+0x6ef664>
    3d30:			; <UNDEFINED> instruction: 0xf8c94453
    3d34:	ldrtmi	r3, [r0], #-208	; 0xffffff30
    3d38:	sbceq	pc, r8, r9, asr #17
    3d3c:	mrc	13, 5, sp, cr7, cr15, {0}
    3d40:	vldr	d26, [r9]
    3d44:			; <UNDEFINED> instruction: 0xee397a30
    3d48:	vcvt.f64.u32	d1, s20
    3d4c:			; <UNDEFINED> instruction: 0xee810be7
    3d50:			; <UNDEFINED> instruction: 0xf7fd1b09
    3d54:	ldcl	14, cr14, [r9, #480]	; 0x1e0
    3d58:			; <UNDEFINED> instruction: 0xeeb87a26
    3d5c:	vmls.f64	d1, d23, d23
    3d60:			; <UNDEFINED> instruction: 0xee8a4a90
    3d64:	vmov.f64	d1, #1	; 0x40080000  2.125
    3d68:	vcvt.f64.u32	d8, s0
    3d6c:			; <UNDEFINED> instruction: 0xf7fd0be7
    3d70:	cdp	14, 2, cr14, cr8, cr10, {3}
    3d74:	vmov.f64	d0, #208	; 0xbe800000 -0.250
    3d78:	vstr	d0, [r9, #768]	; 0x300
    3d7c:			; <UNDEFINED> instruction: 0x4e610a30
    3d80:	stmdbmi	r1!, {r2, r4, r9, sp}^
    3d84:	bicvs	pc, r3, #1325400064	; 0x4f000000
    3d88:	andcs	r4, r0, lr, ror r4
    3d8c:			; <UNDEFINED> instruction: 0xf04f4479
    3d90:	blx	c759e <data_fields@@Base+0xabac6>
    3d94:	blx	9c9b2 <data_fields@@Base+0x80eda>
    3d98:			; <UNDEFINED> instruction: 0xf8c31108
    3d9c:			; <UNDEFINED> instruction: 0xf8c3009c
    3da0:			; <UNDEFINED> instruction: 0x463800d4
    3da4:			; <UNDEFINED> instruction: 0xf8d3688a
    3da8:			; <UNDEFINED> instruction: 0xf8c313f8
    3dac:	bne	14bc034 <myname@@Base+0x12ecabc>
    3db0:	bcs	ff1d565c <myname@@Base+0xff0060e4>
    3db4:			; <UNDEFINED> instruction: 0xf44fbf9c
    3db8:	blx	e0cce <data_fields@@Base+0xc51f6>
    3dbc:	strbmi	r2, [r3], -r5, lsl #4
    3dc0:	eorscc	fp, r6, #156, 30	; 0x270
    3dc4:	eormi	pc, r2, r6, asr #16
    3dc8:			; <UNDEFINED> instruction: 0xf0014622
    3dcc:	bmi	1402c90 <myname@@Base+0x1233718>
    3dd0:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    3dd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3dd8:	subsmi	r9, sl, r9, lsl #22
    3ddc:	andlt	sp, fp, r7, ror r1
    3de0:	blhi	1bf0dc <data_fields@@Base+0x1a3604>
    3de4:	svchi	0x00f0e8bd
    3de8:	ldrdge	pc, [r4], -sp
    3dec:			; <UNDEFINED> instruction: 0x46494630
    3df0:	mrc2	7, 4, pc, cr14, cr15, {7}
    3df4:	cfldr64vc	mvdx15, [pc], #-24	; 3de4 <__assert_fail@plt+0x1f40>
    3df8:			; <UNDEFINED> instruction: 0x000fe8ba
    3dfc:	andeq	lr, pc, ip, lsr #17
    3e00:			; <UNDEFINED> instruction: 0x000fe8ba
    3e04:	andeq	lr, pc, ip, lsr #17
    3e08:			; <UNDEFINED> instruction: 0x000fe8ba
    3e0c:	andeq	lr, pc, ip, lsr #17
    3e10:	muleq	r7, sl, r8
    3e14:	andeq	lr, r7, ip, lsl #17
    3e18:			; <UNDEFINED> instruction: 0x46294632
    3e1c:			; <UNDEFINED> instruction: 0xf0014638
    3e20:	blls	c2c7c <data_fields@@Base+0xa71a4>
    3e24:	andseq	pc, r0, fp, lsl #2
    3e28:	ldrdcs	pc, [r0], #135	; 0x87
    3e2c:	strbmi	r4, [r9], -r3, lsl #8
    3e30:	strvs	pc, [r7], r6, lsl #10
    3e34:			; <UNDEFINED> instruction: 0xf7ff4618
    3e38:			; <UNDEFINED> instruction: 0xf8ddfe7b
    3e3c:	ldm	ip!, {r2, lr, pc}
    3e40:	strgt	r0, [pc], -pc
    3e44:			; <UNDEFINED> instruction: 0x000fe8bc
    3e48:	ldm	ip!, {r0, r1, r2, r3, r9, sl, lr, pc}
    3e4c:	strgt	r0, [pc], -pc
    3e50:	muleq	r7, sl, r8
    3e54:	andeq	lr, r7, r6, lsl #17
    3e58:	andcs	lr, r0, #236978176	; 0xe200000
    3e5c:	mrscs	r2, (UNDEF: 0)
    3e60:	sbcmi	pc, r0, r3, asr #17
    3e64:	adcsmi	pc, r8, r3, asr #17
    3e68:	adcsmi	pc, r4, r3, asr #17
    3e6c:	smlawteq	sl, r3, r9, lr
    3e70:	adcscs	pc, ip, r3, asr #17
    3e74:	eorscs	lr, r3, #3194880	; 0x30c000
    3e78:	sbccs	pc, r4, r3, asr #17
    3e7c:			; <UNDEFINED> instruction: 0x4622e6fe
    3e80:	ldrbmi	r4, [r8], -r9, asr #12
    3e84:			; <UNDEFINED> instruction: 0xf7ff9c1b
    3e88:			; <UNDEFINED> instruction: 0xf44ffe53
    3e8c:	blx	dcda2 <data_fields@@Base+0xc12ca>
    3e90:			; <UNDEFINED> instruction: 0xf8ddf305
    3e94:	eorscs	lr, ip, #4
    3e98:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3e9c:	strcc	pc, [r6], -r2, lsl #22
    3ea0:	ldm	lr!, {r2, r3, r4, r5, r6, r7, sl, lr}
    3ea4:	strbtmi	r0, [r6], #-15
    3ea8:	strvs	pc, [r7], r6, lsl #10
    3eac:	ldm	lr!, {r0, r1, r2, r3, r9, sl, lr, pc}
    3eb0:	strgt	r0, [pc], -pc
    3eb4:			; <UNDEFINED> instruction: 0x000fe8be
    3eb8:	ldm	lr, {r0, r1, r2, r3, r9, sl, lr, pc}
    3ebc:	stm	r6, {r0, r1, r2}
    3ec0:	ldrbmi	r0, [sl], -r7
    3ec4:	ldrtmi	r4, [r8], -r9, lsr #12
    3ec8:	blx	103fed6 <myname@@Base+0xe7095e>
    3ecc:			; <UNDEFINED> instruction: 0xf7fde6a8
    3ed0:	svclt	0x0000edee
    3ed4:	andhi	pc, r0, pc, lsr #7
	...
    3ee0:	andeq	r8, r1, sl, ror #4
    3ee4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ee8:	andeq	r9, r1, r6, lsl #24
    3eec:	andseq	r9, r5, r4, ror #23
    3ef0:	andseq	r9, r5, lr, ror fp
    3ef4:	andseq	r9, r5, r0, ror #22
    3ef8:	andseq	r9, r5, sl, lsr fp
    3efc:	andseq	r9, r5, sl, lsl fp
    3f00:	andseq	r9, r5, r4, lsl fp
    3f04:	andseq	r9, r5, ip, lsl sl
    3f08:	andeq	r9, r1, r8, lsl sl
    3f0c:	andeq	r8, r1, r2
    3f10:	andseq	r9, r5, r4, lsl #18
    3f14:			; <UNDEFINED> instruction: 0x4607b5f8
    3f18:			; <UNDEFINED> instruction: 0x460e4c1f
    3f1c:			; <UNDEFINED> instruction: 0xf504447c
    3f20:	vst3.<illegal width 64>	{d18,d20,d22}, [pc], r3
    3f24:	strtmi	r6, [r0], -r3, asr #5
    3f28:	ldrmi	r2, [r4], #-256	; 0xffffff00
    3f2c:	mcr	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3f30:	mvnsle	r4, ip, lsr #5
    3f34:	ldmdbvs	r3!, {r0, r3, r4, sl, fp, lr}
    3f38:	ldrbtmi	r6, [ip], #-2226	; 0xfffff74e
    3f3c:			; <UNDEFINED> instruction: 0xf8d46819
    3f40:			; <UNDEFINED> instruction: 0x86a20138
    3f44:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
    3f48:	blcs	9e21c <data_fields@@Base+0x82744>
    3f4c:	blcs	2b7f98 <myname@@Base+0xe8a20>
    3f50:	ldmdbvs	r3!, {r0, r1, r3, r4, r8, ip, lr, pc}
    3f54:	ldmdavs	fp, {r2, r3, r4, r5, sl, ip, sp}
    3f58:	ldmdavs	r9, {r3, r4, fp, sp, lr}^
    3f5c:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
    3f60:	ldrtmi	ip, [r8], -pc, lsl #8
    3f64:	blx	1ec1f68 <myname@@Base+0x1cf29f0>
    3f68:	pop	{r3, r4, r5, r9, sl, lr}
    3f6c:			; <UNDEFINED> instruction: 0xf7ff40f8
    3f70:	ldmdbvs	r3!, {r0, r6, r7, sl, fp, ip, sp, pc}
    3f74:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    3f78:			; <UNDEFINED> instruction: 0x63a3681b
    3f7c:	blx	1bc1f80 <myname@@Base+0x19f2a08>
    3f80:	pop	{r3, r4, r5, r9, sl, lr}
    3f84:			; <UNDEFINED> instruction: 0xf7ff40f8
    3f88:	bmi	173264 <data_fields@@Base+0x15778c>
    3f8c:	andcs	r2, r1, r0, lsl #2
    3f90:			; <UNDEFINED> instruction: 0xf7fd447a
    3f94:	svclt	0x0000ede2
    3f98:	andseq	r9, r5, r8, lsl #17
    3f9c:	andeq	r8, r1, sl, lsl r7
    3fa0:	andeq	r6, r0, ip, lsr r2
    3fa4:	ldmdbmi	r4, {r0, r1, r4, fp, lr}
    3fa8:	ldrlt	r4, [r0, #-1144]	; 0xfffffb88
    3fac:	stmdapl	r1, {r1, r2, r5, r7, ip, sp, pc}^
    3fb0:	bge	92ebc8 <myname@@Base+0x75f650>
    3fb4:	stmdavs	r9, {sl, sp}
    3fb8:			; <UNDEFINED> instruction: 0xf04f9125
    3fbc:			; <UNDEFINED> instruction: 0xf8430100
    3fc0:	addsmi	r4, r3, #4, 30
    3fc4:	movwcs	sp, #507	; 0x1fb
    3fc8:	ldrmi	sl, [r9], -r3, lsl #20
    3fcc:	andls	r4, r0, #24, 12	; 0x1800000
    3fd0:	stmib	sp, {r0, r2, r9, fp, sp, pc}^
    3fd4:			; <UNDEFINED> instruction: 0xf7fd4403
    3fd8:	bmi	23f508 <myname@@Base+0x6ff90>
    3fdc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    3fe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3fe4:	subsmi	r9, sl, r5, lsr #22
    3fe8:	eorlt	sp, r6, r1, lsl #2
    3fec:			; <UNDEFINED> instruction: 0xf7fdbd10
    3ff0:	svclt	0x0000ed5e
    3ff4:	andeq	r7, r1, ip, lsr #28
    3ff8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ffc:	strdeq	r7, [r1], -r6
    4000:	blmi	6d6870 <myname@@Base+0x5072f8>
    4004:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
    4008:	sbclt	fp, r3, r0, lsr r5
    400c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    4010:	ldmdavs	fp, {r0, r3, r4, r8, sl, fp, lr}
    4014:			; <UNDEFINED> instruction: 0xf04f9341
    4018:			; <UNDEFINED> instruction: 0xf7fd0300
    401c:	ldrbtmi	lr, [sp], #-3504	; 0xfffff250
    4020:	ldcmi	3, cr11, [r6], {-0}
    4024:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    4028:			; <UNDEFINED> instruction: 0xf7fd4621
    402c:	ldmdbmi	r4, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4030:	rscscs	sl, r0, #1024	; 0x400
    4034:	ldrmi	r5, [r8], -r9, ror #16
    4038:			; <UNDEFINED> instruction: 0xf7fd6809
    403c:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    4040:	addvc	pc, r0, #1325400064	; 0x4f000000
    4044:			; <UNDEFINED> instruction: 0xf7fd4479
    4048:			; <UNDEFINED> instruction: 0x4621ee32
    404c:			; <UNDEFINED> instruction: 0xf7fd2200
    4050:	stmdbmi	sp, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    4054:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    4058:			; <UNDEFINED> instruction: 0xf7fd4608
    405c:	andcs	lr, r1, r6, lsr #29
    4060:	stcl	7, cr15, [r8, #1012]!	; 0x3f4
    4064:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4068:	svclt	0x0000e7db
    406c:	ldrdeq	r7, [r1], -r0
    4070:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4074:	andeq	r6, r0, r6, ror #3
    4078:			; <UNDEFINED> instruction: 0x00017db6
    407c:	andeq	r6, r0, r2, asr #3
    4080:	strdeq	r0, [r0], -r4
    4084:	andeq	r6, r0, r0, lsr #4
    4088:	andeq	r6, r0, sl, lsr #3
    408c:	andeq	r6, r0, r2, lsl #3
    4090:			; <UNDEFINED> instruction: 0xf5adb570
    4094:	cdpmi	13, 3, cr5, cr14, cr2, {0}
    4098:			; <UNDEFINED> instruction: 0xf8dfb088
    409c:	stcge	0, cr14, [r7], #-992	; 0xfffffc20
    40a0:	bmi	f552a0 <myname@@Base+0xd85d28>
    40a4:			; <UNDEFINED> instruction: 0xf50d9101
    40a8:	ldrbtmi	r5, [sl], #-3074	; 0xfffff3fe
    40ac:			; <UNDEFINED> instruction: 0xf8569200
    40b0:	vst4.8	{d30-d33}, [pc], lr
    40b4:	ldrmi	r5, [r9], -r0, lsl #7
    40b8:			; <UNDEFINED> instruction: 0xf8de2201
    40bc:			; <UNDEFINED> instruction: 0xf8cce000
    40c0:			; <UNDEFINED> instruction: 0xf04fe01c
    40c4:	strmi	r0, [r5], -r0, lsl #28
    40c8:			; <UNDEFINED> instruction: 0xf10c4620
    40cc:			; <UNDEFINED> instruction: 0xf7fd0c1c
    40d0:	strtmi	lr, [r0], -r4, ror #29
    40d4:	stcl	7, cr15, [r0, #1012]	; 0x3f4
    40d8:	strmi	r4, [r2], -r1, lsr #12
    40dc:	stmiavs	r8!, {r0, r1, ip, pc}
    40e0:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    40e4:	suble	r1, lr, r3, asr #24
    40e8:	addmi	r9, r3, #3072	; 0xc00
    40ec:			; <UNDEFINED> instruction: 0xf50dd143
    40f0:	stmdavs	r8!, {r2, r7, r8, ip, lr}^
    40f4:			; <UNDEFINED> instruction: 0xf640311c
    40f8:	strdls	r7, [r3, -pc]
    40fc:	mcrr	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    4100:	blle	100e108 <myname@@Base+0xe3eb90>
    4104:			; <UNDEFINED> instruction: 0xac049903
    4108:	strpl	r2, [fp], #-768	; 0xfffffd00
    410c:			; <UNDEFINED> instruction: 0xf0024620
    4110:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    4114:	stmdbmi	r1!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
    4118:	ldrbtmi	r6, [r9], #-2144	; 0xfffff7a0
    411c:	ldc	7, cr15, [r8], {253}	; 0xfd
    4120:	stmiavs	r3!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
    4124:	vstrle	d2, [ip, #-0]
    4128:	stmiavs	r0!, {r0, r2, r3, r4, r8, fp, lr}^
    412c:			; <UNDEFINED> instruction: 0xf7fd4479
    4130:	ldmdblt	r0!, {r4, sl, fp, sp, lr, pc}
    4134:	ldmdavc	sl, {r0, r1, r5, r6, r7, sl, fp, sp, lr}
    4138:	tstle	r2, pc, ror #20
    413c:	bcs	1ae22ac <myname@@Base+0x1912d34>
    4140:			; <UNDEFINED> instruction: 0xf7fdd015
    4144:	subscs	lr, pc, #11136	; 0x2b80
    4148:			; <UNDEFINED> instruction: 0xf04f4603
    414c:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    4150:			; <UNDEFINED> instruction: 0xf50d4914
    4154:	bmi	3d8d64 <myname@@Base+0x2097ec>
    4158:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    415c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4160:	subsmi	r6, r1, sl, lsl r8
    4164:			; <UNDEFINED> instruction: 0xf50dd112
    4168:	andlt	r5, r8, r2, lsl #26
    416c:	ldmvc	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4170:	rscle	r2, sp, r0, lsl #16
    4174:			; <UNDEFINED> instruction: 0xf7fde7e5
    4178:	andcs	lr, r5, #148, 26	; 0x2500
    417c:			; <UNDEFINED> instruction: 0xf04f4603
    4180:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    4184:			; <UNDEFINED> instruction: 0xf04fe7e4
    4188:			; <UNDEFINED> instruction: 0xe7e130ff
    418c:	stc	7, cr15, [lr], {253}	; 0xfd
    4190:	andeq	r7, r1, r4, lsr sp
    4194:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4198:	andeq	r6, r0, r6, ror #2
    419c:	andeq	r6, r0, r2, lsl r1
    41a0:	andeq	r6, r0, r8, lsl #2
    41a4:	andeq	r7, r1, sl, ror ip
    41a8:	mvnsmi	lr, sp, lsr #18
    41ac:	ldmdbmi	sp, {r2, r3, r9, sl, lr}
    41b0:	bmi	755bf8 <myname@@Base+0x586680>
    41b4:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    41b8:	addlt	r4, r6, r9, ror r4
    41bc:	orrpl	pc, r0, #54525952	; 0x3400000
    41c0:	stmpl	sl, {r0, r2, r9, sl, lr}
    41c4:	svcmi	0x00193314
    41c8:	andsvs	r6, sl, r2, lsl r8
    41cc:	andeq	pc, r0, #79	; 0x4f
    41d0:	stcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    41d4:	cfstrsge	mvf9, [r5], {1}
    41d8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    41dc:	ldrmi	r2, [r9], -r1, lsl #4
    41e0:			; <UNDEFINED> instruction: 0xf8cd447f
    41e4:	strls	r8, [r0, -r8]
    41e8:	strtmi	r4, [r0], -r6, lsl #12
    41ec:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    41f0:	rsbsvs	pc, pc, #830472192	; 0x31800000
    41f4:	strtmi	r3, [r1], -pc, lsl #4
    41f8:			; <UNDEFINED> instruction: 0xf7fd4628
    41fc:	stmdbmi	ip, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
    4200:			; <UNDEFINED> instruction: 0xf50d4a09
    4204:	ldrbtmi	r5, [r9], #-896	; 0xfffffc80
    4208:	stmpl	sl, {r2, r4, r8, r9, ip, sp}
    420c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4210:	qaddle	r4, r1, r4
    4214:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    4218:	pop	{r1, r2, ip, sp, pc}
    421c:			; <UNDEFINED> instruction: 0xf7fd81f0
    4220:	svclt	0x0000ec46
    4224:	andeq	r7, r1, ip, lsl ip
    4228:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    422c:	andeq	r6, r0, ip, asr r0
    4230:	andeq	r7, r1, lr, asr #23
    4234:	blmi	1ad6be4 <myname@@Base+0x190766c>
    4238:	ldrblt	r4, [r0, #1146]!	; 0x47a
    423c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    4240:	stmdage	r1, {r1, r2, r9, sl, lr}
    4244:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    4248:			; <UNDEFINED> instruction: 0xf04f9305
    424c:			; <UNDEFINED> instruction: 0xf7fd0300
    4250:			; <UNDEFINED> instruction: 0xb170ed94
    4254:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4258:	bmi	18de274 <myname@@Base+0x170ecfc>
    425c:	ldrbtmi	r4, [sl], #-2913	; 0xfffff49f
    4260:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4264:	subsmi	r9, sl, r5, lsl #22
    4268:	addshi	pc, r5, r0, asr #32
    426c:	andlt	r4, r7, r8, lsr #12
    4270:	stmdage	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    4274:	stc	7, cr15, [r0, #1012]	; 0x3f4
    4278:	stmdacs	r0, {r0, r2, r9, sl, lr}
    427c:			; <UNDEFINED> instruction: 0xf7fdd1ea
    4280:	mcrrne	13, 8, lr, r2, cr8
    4284:	rscle	r4, r5, r7, lsl #12
    4288:			; <UNDEFINED> instruction: 0xf0002800
    428c:			; <UNDEFINED> instruction: 0x46298096
    4290:	andseq	pc, r0, #268435460	; 0x10000004
    4294:			; <UNDEFINED> instruction: 0xf7fd4620
    4298:	ldmib	sp, {r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    429c:	stmdals	r4, {r1, r9, ip, sp}
    42a0:	andvc	lr, r0, #196, 18	; 0x310000
    42a4:			; <UNDEFINED> instruction: 0xf7fd60a3
    42a8:	stmdals	r1, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    42ac:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    42b0:	strtmi	r4, [r0], -lr, asr #18
    42b4:			; <UNDEFINED> instruction: 0xf7ff4479
    42b8:	strmi	pc, [r5], -fp, ror #29
    42bc:	cmnle	r4, r0, lsl #16
    42c0:	ldrdcc	pc, [r0], #134	; 0x86
    42c4:	suble	r2, r1, sl, lsl #22
    42c8:	cmple	pc, r2, lsl #22
    42cc:	strtmi	r4, [r0], -r8, asr #18
    42d0:			; <UNDEFINED> instruction: 0xf7ff4479
    42d4:	bllt	fe243e50 <myname@@Base+0xfe0748d8>
    42d8:	ldrdcc	pc, [r4], #134	; 0x86
    42dc:	eorsle	r2, sp, r1, lsl #22
    42e0:	suble	r2, r3, r1, lsl fp
    42e4:	suble	r2, r9, r6, lsl #22
    42e8:	smlalbble	r2, pc, r4, fp	; <UNPREDICTABLE>
    42ec:	strtmi	r4, [r0], -r1, asr #18
    42f0:			; <UNDEFINED> instruction: 0xf7ff4479
    42f4:	bllt	243e30 <myname@@Base+0x748b8>
    42f8:	ldrdcc	pc, [ip], r6	; <UNPREDICTABLE>
    42fc:	stmdavs	r4!, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    4300:	mrscs	r2, R11_usr
    4304:			; <UNDEFINED> instruction: 0xf7fd4620
    4308:	mcrrne	12, 14, lr, r3, cr14
    430c:	vst4.16	{d29-d32}, [r0], r5
    4310:	mrscs	r6, R12_usr
    4314:			; <UNDEFINED> instruction: 0xf7fd4620
    4318:	andcc	lr, r1, r6, ror #25
    431c:			; <UNDEFINED> instruction: 0xf7fdd19d
    4320:	bmi	d7f628 <myname@@Base+0xbb00b0>
    4324:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4328:			; <UNDEFINED> instruction: 0xf7fd2001
    432c:	ldmdbmi	r3!, {r1, r2, r4, sl, fp, sp, lr, pc}
    4330:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4334:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4338:	rscle	r2, r0, r0, lsl #16
    433c:	ldc	7, cr15, [r0], #1012	; 0x3f4
    4340:	bmi	bde34c <myname@@Base+0xa0edd4>
    4344:	ldrbtmi	r2, [sl], #-1
    4348:	stc	7, cr15, [r6], {253}	; 0xfd
    434c:	strtmi	r4, [r0], -sp, lsr #18
    4350:			; <UNDEFINED> instruction: 0xf7ff4479
    4354:	stmdacs	r0, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    4358:			; <UNDEFINED> instruction: 0xe7efd0be
    435c:	strtmi	r4, [r0], -sl, lsr #18
    4360:			; <UNDEFINED> instruction: 0xf7ff4479
    4364:	stmdacs	r0, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    4368:	strb	sp, [r7, r6, asr #1]!
    436c:	strtmi	r4, [r0], -r7, lsr #18
    4370:			; <UNDEFINED> instruction: 0xf7ff4479
    4374:	stmdacs	r0, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    4378:			; <UNDEFINED> instruction: 0xe7dfd0be
    437c:	strtmi	r4, [r0], -r4, lsr #18
    4380:			; <UNDEFINED> instruction: 0xf7ff4479
    4384:	stmdacs	r0, {r0, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    4388:			; <UNDEFINED> instruction: 0xe7d7d0b6
    438c:	stc	7, cr15, [r8], {253}	; 0xfd
    4390:	andvs	r2, r1, r6, lsl r1
    4394:			; <UNDEFINED> instruction: 0xf7fde7d5
    4398:			; <UNDEFINED> instruction: 0xf7fdeb8a
    439c:	bmi	77f5ac <myname@@Base+0x5b0034>
    43a0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    43a4:			; <UNDEFINED> instruction: 0xf7fd2001
    43a8:			; <UNDEFINED> instruction: 0xf7fdebd8
    43ac:	bmi	6bf59c <myname@@Base+0x4f0024>
    43b0:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    43b4:			; <UNDEFINED> instruction: 0xf7fd2001
    43b8:			; <UNDEFINED> instruction: 0x4601ebd0
    43bc:			; <UNDEFINED> instruction: 0xf7fd9801
    43c0:	stmdals	r4, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    43c4:	strcs	r2, [r3], #-257	; 0xfffffeff
    43c8:	bl	1dc23c4 <myname@@Base+0x1bf2e4c>
    43cc:	strtmi	lr, [r0], -r3
    43d0:			; <UNDEFINED> instruction: 0xf7fd3401
    43d4:	blls	13f904 <data_fields@@Base+0x123e2c>
    43d8:	ble	ffe14e6c <myname@@Base+0xffc458f4>
    43dc:	mrc2	7, 0, pc, cr0, cr15, {7}
    43e0:	muleq	r1, ip, fp
    43e4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    43e8:	andeq	r7, r1, r6, ror fp
    43ec:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    43f0:	andeq	r5, r0, r4, lsr #31
    43f4:	muleq	r0, r8, fp
    43f8:	andeq	r5, r0, r8, lsl #31
    43fc:	andeq	r5, r0, r6, lsl #23
    4400:	andeq	r5, r0, lr, lsr pc
    4404:	andeq	r5, r0, ip, lsl pc
    4408:	andeq	r5, r0, ip, lsl pc
    440c:	andeq	r5, r0, r0, lsl fp
    4410:	andeq	r5, r0, r4, lsl #22
    4414:	strdeq	r5, [r0], -ip
    4418:	andeq	r5, r0, r0, lsr #29
    441c:	blmi	616c80 <myname@@Base+0x447708>
    4420:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    4424:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    4428:	ldmdavs	fp, {r2, r9, sl, lr}
    442c:			; <UNDEFINED> instruction: 0xf04f9301
    4430:	stmdavs	r3, {r8, r9}
    4434:	bmi	4f2a48 <myname@@Base+0x3234d0>
    4438:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    443c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4440:	subsmi	r9, sl, r1, lsl #22
    4444:			; <UNDEFINED> instruction: 0x4620d118
    4448:	andseq	pc, r0, #268435460	; 0x10000004
    444c:	andlt	r2, r2, r0, lsl #2
    4450:			; <UNDEFINED> instruction: 0x4010e8bd
    4454:	mrrclt	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    4458:			; <UNDEFINED> instruction: 0xf7fd6840
    445c:	stmiavs	r0!, {r1, r2, r8, sl, fp, sp, lr, pc}
    4460:	stc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    4464:	tstcs	pc, r0, lsr #16
    4468:	bl	ff4c2464 <myname@@Base+0xff2f2eec>
    446c:	andcs	r6, r0, #32, 16	; 0x200000
    4470:			; <UNDEFINED> instruction: 0xf7fd4669
    4474:			; <UNDEFINED> instruction: 0xe7deeb5e
    4478:	bl	642474 <myname@@Base+0x472efc>
    447c:			; <UNDEFINED> instruction: 0x000179b4
    4480:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4484:	muleq	r1, sl, r9
    4488:	mvnsmi	lr, #737280	; 0xb4000
    448c:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    4490:	ands	pc, ip, #14614528	; 0xdf0000
    4494:			; <UNDEFINED> instruction: 0xf8dfb083
    4498:			; <UNDEFINED> instruction: 0xf10dc21c
    449c:	ldrbtmi	r0, [lr], #2084	; 0x824
    44a0:	strpl	pc, [r4, sp, lsl #10]
    44a4:	strmi	r3, [r4], -r4, lsl #14
    44a8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    44ac:	ldrmi	r4, [sp], -lr, lsl #12
    44b0:			; <UNDEFINED> instruction: 0xf8d04611
    44b4:	strbmi	r0, [r2], -r0, asr #1
    44b8:			; <UNDEFINED> instruction: 0xf8dc232e
    44bc:			; <UNDEFINED> instruction: 0xf8c7c000
    44c0:			; <UNDEFINED> instruction: 0xf04fc000
    44c4:			; <UNDEFINED> instruction: 0xf7fd0c00
    44c8:	stmdacs	r0, {r3, r5, r7, sl, fp, sp, lr, pc}
    44cc:	sbcshi	pc, r0, r0
    44d0:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    44d4:	ldrdeq	pc, [r0], #132	; 0x84
    44d8:			; <UNDEFINED> instruction: 0x232e4629
    44dc:			; <UNDEFINED> instruction: 0xf7fd464a
    44e0:	stmdacs	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    44e4:	adcshi	pc, r9, r0
    44e8:	ldrdcc	pc, [r0], #132	; 0x84
    44ec:			; <UNDEFINED> instruction: 0xf0002b0a
    44f0:			; <UNDEFINED> instruction: 0xf8d4808e
    44f4:	ldmdbmi	r0!, {r2, r6, r7, ip, sp}^
    44f8:	blcs	56ec0 <data_fields@@Base+0x3b3e8>
    44fc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    4500:	addhi	pc, lr, r0
    4504:			; <UNDEFINED> instruction: 0xf0002b11
    4508:	blcs	1a4790 <data_fields@@Base+0x188cb8>
    450c:	adchi	pc, r0, r0
    4510:			; <UNDEFINED> instruction: 0xf0402b84
    4514:	blmi	1aa4828 <myname@@Base+0x18d52b0>
    4518:			; <UNDEFINED> instruction: 0xf50d447b
    451c:	movwls	r5, #26501	; 0x6785
    4520:	andls	r3, r2, #12, 14	; 0x300000
    4524:	andhi	pc, ip, sp, asr #17
    4528:	stmib	sp, {r0, r5, r8, sl, fp, sp, pc}^
    452c:	vst2.8	{d17,d19}, [pc], r4
    4530:	ldmdavs	pc!, {r7, r8, r9, ip, lr}	; <UNPREDICTABLE>
    4534:			; <UNDEFINED> instruction: 0xf8df4619
    4538:	andcs	ip, r1, #140, 2	; 0x23
    453c:	ldrbtmi	r4, [ip], #1576	; 0x628
    4540:			; <UNDEFINED> instruction: 0xf8cd9701
    4544:			; <UNDEFINED> instruction: 0xf7fdc000
    4548:			; <UNDEFINED> instruction: 0xf50deca8
    454c:	ldmdbmi	lr, {r0, r2, r7, r8, r9, ip, lr}^
    4550:	ldmvs	sl, {r3, r5, r9, sl, lr}
    4554:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
    4558:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    455c:			; <UNDEFINED> instruction: 0xf8d4495b
    4560:	strtmi	r2, [r8], -r4, lsr #1
    4564:			; <UNDEFINED> instruction: 0xf7ff4479
    4568:	ldmdbmi	r9, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
    456c:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
    4570:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4574:	mrc2	7, 0, pc, cr8, cr15, {7}
    4578:	orrpl	pc, r5, #54525952	; 0x3400000
    457c:			; <UNDEFINED> instruction: 0x46284955
    4580:	tstcc	r0, #425984	; 0x68000
    4584:			; <UNDEFINED> instruction: 0xf7ff4479
    4588:			; <UNDEFINED> instruction: 0xf8d4fe0f
    458c:			; <UNDEFINED> instruction: 0xf64d30dc
    4590:	vsubl.s8	q11, d20, d3
    4594:	ldmdbmi	r0, {r0, r1, r3, r4, r9, ip, sp}^
    4598:	blx	fe095e42 <myname@@Base+0xfdec68ca>
    459c:	ldrbne	r7, [fp, r3, lsl #4]
    45a0:	bl	ff0d578c <myname@@Base+0xfef06214>
    45a4:			; <UNDEFINED> instruction: 0xf7ff42a2
    45a8:			; <UNDEFINED> instruction: 0xf8d4fdff
    45ac:	bcs	c904 <_IO_stdin_used@@Base+0x3650>
    45b0:			; <UNDEFINED> instruction: 0xf8d4d145
    45b4:	bcs	c91c <_IO_stdin_used@@Base+0x3668>
    45b8:			; <UNDEFINED> instruction: 0xf8d4d13b
    45bc:	bllt	fe48c874 <myname@@Base+0xfe2bd2fc>
    45c0:			; <UNDEFINED> instruction: 0xf7fd4628
    45c4:	stmdbmi	r5, {r1, r3, r6, r8, r9, fp, sp, lr, pc}^
    45c8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    45cc:			; <UNDEFINED> instruction: 0xf5c04479
    45d0:			; <UNDEFINED> instruction: 0x4628627f
    45d4:			; <UNDEFINED> instruction: 0xf7fd320f
    45d8:			; <UNDEFINED> instruction: 0x4628e9b0
    45dc:	bl	f425d8 <myname@@Base+0xd73060>
    45e0:	strmi	r4, [r2], -r9, lsr #12
    45e4:			; <UNDEFINED> instruction: 0xf7fd68b0
    45e8:			; <UNDEFINED> instruction: 0x3001ebb0
    45ec:	ldmdbmi	ip!, {r0, r1, r3, r6, ip, lr, pc}
    45f0:	orrpl	pc, r4, #54525952	; 0x3400000
    45f4:	movwcc	r4, #18991	; 0x4a2f
    45f8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    45fc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4600:	qsuble	r4, r1, r8
    4604:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
    4608:	pop	{r0, r1, ip, sp, pc}
    460c:			; <UNDEFINED> instruction: 0xf8d483f0
    4610:	ldmdbmi	r4!, {r2, r6, r7, ip, sp}
    4614:	blcs	56eec <data_fields@@Base+0x3b414>
    4618:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    461c:	svcge	0x0072f47f
    4620:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    4624:	ldmdbmi	r2!, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4628:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    462c:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    4630:	ldmdbmi	r0!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    4634:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4638:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
    463c:	stmdbmi	lr!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4640:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4644:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
    4648:	blmi	b3e51c <myname@@Base+0x96efa4>
    464c:			; <UNDEFINED> instruction: 0xe764447b
    4650:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    4654:			; <UNDEFINED> instruction: 0xf7fde761
    4658:	strtmi	lr, [r0], -sl, lsr #20
    465c:			; <UNDEFINED> instruction: 0xff06f000
    4660:	bl	7c265c <myname@@Base+0x5f30e4>
    4664:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    4668:	andcs	r6, r1, r1, lsl #16
    466c:	b	1d42668 <myname@@Base+0x1b730f0>
    4670:			; <UNDEFINED> instruction: 0xf0004620
    4674:			; <UNDEFINED> instruction: 0xf7fdfefb
    4678:	bmi	8ff2d0 <myname@@Base+0x72fd58>
    467c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4680:			; <UNDEFINED> instruction: 0xf7fd2001
    4684:	strtmi	lr, [r0], -sl, ror #20
    4688:	cdp2	0, 15, cr15, cr0, cr0, {0}
    468c:	bl	242688 <myname@@Base+0x73110>
    4690:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    4694:	andcs	r6, r1, r1, lsl #16
    4698:	b	17c2694 <myname@@Base+0x15f311c>
    469c:			; <UNDEFINED> instruction: 0xf0004620
    46a0:	bmi	70423c <myname@@Base+0x534cc4>
    46a4:	andcs	r2, r1, r0, lsl #2
    46a8:			; <UNDEFINED> instruction: 0xf7fd447a
    46ac:	svclt	0x0000ea56
    46b0:	andeq	r7, r1, r6, lsr r9
    46b4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    46b8:	ldrdeq	r5, [r0], -r8
    46bc:	andeq	r5, r0, r6, ror sp
    46c0:	andeq	r5, r0, r0, ror r9
    46c4:	andeq	r5, r0, sl, lsl #28
    46c8:	andeq	r5, r0, sl, lsl lr
    46cc:	andeq	r5, r0, r4, lsl lr
    46d0:	ldrdeq	r5, [r0], -sl
    46d4:	andeq	r5, r0, ip, ror #17
    46d8:	andeq	r5, r0, r4, lsl #18
    46dc:	andeq	r6, r0, r0, ror #14
    46e0:	ldrdeq	r7, [r1], -ip
    46e4:			; <UNDEFINED> instruction: 0x00005cb0
    46e8:	andeq	r5, r0, r2, asr ip
    46ec:	andeq	r5, r0, sl, asr ip
    46f0:	andeq	r5, r0, lr, lsl #17
    46f4:	andeq	r5, r0, lr, asr #26
    46f8:	andeq	r5, r0, lr, asr #16
    46fc:	andeq	r5, r0, r4, lsr r8
    4700:	andeq	r5, r0, r2, lsr r8
    4704:	muleq	r0, r6, ip
    4708:	andeq	r5, r0, r4, ror #24
    470c:	strdeq	r5, [r0], -lr
    4710:	andeq	r5, r0, r0, ror ip
    4714:	svcmi	0x00f0e92d
    4718:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    471c:	strmi	r8, [r3], -r6, lsl #22
    4720:	streq	pc, [ip], #-577	; 0xfffffdbf
    4724:	stmdbpl	r9, {r0, r1, r3, r7, r9, sl, lr}
    4728:	stmdbeq	ip, {r0, r1, r3, r8, ip, sp, lr, pc}
    472c:	ldrdeq	pc, [r4], -fp
    4730:			; <UNDEFINED> instruction: 0xf5c1b0c5
    4734:	andcc	r6, pc, #-268435449	; 0xf0000007
    4738:	strls	r4, [r7, #-1097]	; 0xfffffbb7
    473c:	movwls	r4, #15869	; 0x3dfd
    4740:	ldrbtmi	r4, [sp], #-3069	; 0xfffff403
    4744:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4748:			; <UNDEFINED> instruction: 0xf04f9343
    474c:			; <UNDEFINED> instruction: 0xf7fd0300
    4750:	stmdacs	r0, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    4754:	orrhi	pc, r0, r0, asr #5
    4758:	mvnhi	pc, r0
    475c:	andcc	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    4760:			; <UNDEFINED> instruction: 0xf84b4418
    4764:			; <UNDEFINED> instruction: 0xf5b00004
    4768:			; <UNDEFINED> instruction: 0xf0805f80
    476c:	blmi	ffce4ea8 <myname@@Base+0xffb15930>
    4770:	bmi	ffcd60a8 <myname@@Base+0xffb06b30>
    4774:	ldrbtmi	r2, [fp], #-266	; 0xfffffef6
    4778:	blls	2beeb4 <myname@@Base+0xef93c>
    477c:	mcr	4, 0, r4, cr9, cr10, {3}
    4780:	blmi	ffc12fc8 <myname@@Base+0xffa43a50>
    4784:	bcs	43ffb4 <myname@@Base+0x270a3c>
    4788:	ldrbtmi	r4, [fp], #-2799	; 0xfffff511
    478c:	mcr	4, 0, r4, cr9, cr10, {3}
    4790:	movwcs	r3, #2704	; 0xa90
    4794:	andcc	pc, r0, r9, lsl #16
    4798:	cfmadd32	mvax1, mvfx4, mvfx10, mvfx0
    479c:			; <UNDEFINED> instruction: 0xf7fd2a90
    47a0:			; <UNDEFINED> instruction: 0x9006e9b0
    47a4:			; <UNDEFINED> instruction: 0xf0002800
    47a8:	movwcs	r8, #221	; 0xdd
    47ac:	andvc	r4, r3, r1, lsr #12
    47b0:			; <UNDEFINED> instruction: 0xf002a820
    47b4:	andls	pc, r5, r1, lsr #20
    47b8:			; <UNDEFINED> instruction: 0xf0402800
    47bc:	stflsd	f0, [r1], #-608	; 0xfffffda0
    47c0:	bne	44002c <myname@@Base+0x270ab4>
    47c4:			; <UNDEFINED> instruction: 0xf7fd4620
    47c8:	stmdacs	r0, {r2, r6, r7, fp, sp, lr, pc}
    47cc:	orrhi	pc, r5, r0
    47d0:	bne	fe44003c <myname@@Base+0xfe270ac4>
    47d4:			; <UNDEFINED> instruction: 0xf7fd4620
    47d8:	stmdacs	r0, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    47dc:	cmnhi	r3, r0	; <UNPREDICTABLE>
    47e0:			; <UNDEFINED> instruction: 0x462049da
    47e4:			; <UNDEFINED> instruction: 0xf7fd4479
    47e8:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    47ec:	msrhi	SPSR_c, r0
    47f0:			; <UNDEFINED> instruction: 0x462049d7
    47f4:			; <UNDEFINED> instruction: 0xf7fd4479
    47f8:	stmdacs	r0, {r2, r3, r5, r7, fp, sp, lr, pc}
    47fc:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    4800:			; <UNDEFINED> instruction: 0x462049d4
    4804:			; <UNDEFINED> instruction: 0xf7fd4479
    4808:	stmdacs	r0, {r2, r5, r7, fp, sp, lr, pc}
    480c:	teqhi	sp, r0	; <UNPREDICTABLE>
    4810:			; <UNDEFINED> instruction: 0x462049d1
    4814:			; <UNDEFINED> instruction: 0xf7fd4479
    4818:	stmdacs	r0, {r2, r3, r4, r7, fp, sp, lr, pc}
    481c:	msrhi	CPSR_fxc, r0
    4820:	strtmi	r4, [r0], -lr, asr #19
    4824:			; <UNDEFINED> instruction: 0xf7fd4479
    4828:	blls	83ea80 <myname@@Base+0x66f508>
    482c:	bcc	440054 <myname@@Base+0x270adc>
    4830:	lslslt	r4, r6, #12
    4834:	strtmi	r4, [r0], -sl, asr #19
    4838:			; <UNDEFINED> instruction: 0xf7fd4479
    483c:	strmi	lr, [r6], -sl, lsl #17
    4840:	stmibmi	r8, {r3, r4, r5, r6, r8, ip, sp, pc}^
    4844:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4848:	stm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    484c:			; <UNDEFINED> instruction: 0xf0002800
    4850:	stmibmi	r5, {r0, r8, pc}^
    4854:	strbtcs	r4, [r4], -r0, lsr #12
    4858:			; <UNDEFINED> instruction: 0xf7fd4479
    485c:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    4860:			; <UNDEFINED> instruction: 0xf10dd176
    4864:			; <UNDEFINED> instruction: 0xf10d0834
    4868:	strcs	r0, [r0, #-2628]	; 0xfffff5bc
    486c:			; <UNDEFINED> instruction: 0xf8c8223c
    4870:	ldrbmi	r5, [r0], -r4
    4874:	strtmi	r9, [r9], -sp, lsl #10
    4878:	strpl	lr, [r2, #-2504]	; 0xfffff638
    487c:	b	1042878 <myname@@Base+0xe73300>
    4880:	adcmi	r9, fp, #34816	; 0x8800
    4884:	blmi	fee7be1c <myname@@Base+0xfecac8a4>
    4888:	bleq	fe340cc4 <myname@@Base+0xfe17174c>
    488c:	strls	r4, [r4, #-1705]	; 0xfffff957
    4890:	mcr	4, 0, r4, cr8, cr11, {3}
    4894:	muls	r8, r0, sl
    4898:	bne	440108 <myname@@Base+0x270b90>
    489c:			; <UNDEFINED> instruction: 0xf7fd4620
    48a0:	stmdacs	r0, {r3, r4, r6, fp, sp, lr, pc}
    48a4:	sbchi	pc, sp, r0
    48a8:	bne	fe440110 <myname@@Base+0xfe270b98>
    48ac:			; <UNDEFINED> instruction: 0xf7fd4620
    48b0:	cmnlt	r0, #80, 16	; 0x500000
    48b4:	strtmi	r4, [r0], -lr, lsr #19
    48b8:			; <UNDEFINED> instruction: 0xf7fd4479
    48bc:	stmdacs	r0, {r1, r3, r6, fp, sp, lr, pc}
    48c0:	blls	8b8aa0 <myname@@Base+0x6e9528>
    48c4:	addsmi	r3, sp, #4194304	; 0x400000
    48c8:	blls	fb19c <data_fields@@Base+0xdf6c4>
    48cc:	blmi	142a40 <data_fields@@Base+0x126f68>
    48d0:	ldrdcc	pc, [r0], #131	; 0x83
    48d4:	ldrsbtvc	pc, [ip], -fp	; <UNPREDICTABLE>
    48d8:	bicsle	r2, sp, sl, lsl #22
    48dc:	bne	fe44014c <myname@@Base+0xfe270bd4>
    48e0:	movwls	r4, #34336	; 0x8620
    48e4:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48e8:	stmdacs	r0, {r3, r8, r9, fp, ip, pc}
    48ec:			; <UNDEFINED> instruction: 0x4618d1dc
    48f0:	ldrtmi	r4, [r9], -r2, asr #12
    48f4:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48f8:	sbcsle	r2, r5, r0, lsl #16
    48fc:	bne	fe440164 <myname@@Base+0xfe270bec>
    4900:	movwcs	r4, #5664	; 0x1620
    4904:			; <UNDEFINED> instruction: 0xf7fd9304
    4908:	stmdacs	r0, {r2, r5, fp, sp, lr, pc}
    490c:	ldrdls	sp, [r5], -r2
    4910:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4914:	andcs	r9, sl, #81920	; 0x14000
    4918:	andls	r6, r5, r1
    491c:			; <UNDEFINED> instruction: 0xf7fd4638
    4920:	blls	17e9b8 <data_fields@@Base+0x162ee0>
    4924:	blcs	1e998 <data_fields@@Base+0x2ec0>
    4928:			; <UNDEFINED> instruction: 0xf04fbf08
    492c:	andls	r0, r5, r1, lsl #18
    4930:	blls	13e838 <data_fields@@Base+0x122d60>
    4934:	svceq	0x0009ea13
    4938:	blls	178968 <data_fields@@Base+0x15ce90>
    493c:	mrc	6, 0, r4, cr8, cr2, {1}
    4940:	stmdals	r3, {r4, r9, fp, ip}
    4944:	ldrbmi	r9, [r3], -r1, lsl #6
    4948:			; <UNDEFINED> instruction: 0xf8cd9c07
    494c:	strmi	r8, [r0, r0]!
    4950:	tstcs	sl, r6, lsl #24
    4954:	strtmi	r3, [r0], -r1, lsl #8
    4958:	ldm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    495c:	stmdacs	r0, {r1, r2, ip, pc}
    4960:	svcge	0x0023f47f
    4964:	blls	2bf0e0 <myname@@Base+0xefb68>
    4968:	streq	pc, [ip, #-577]	; 0xfffffdbf
    496c:	bl	fe9161f8 <myname@@Base+0xfe746c80>
    4970:			; <UNDEFINED> instruction: 0xf85b0609
    4974:	strbmi	r2, [r8], -r5
    4978:			; <UNDEFINED> instruction: 0xf7fd1b92
    497c:			; <UNDEFINED> instruction: 0xf85be81c
    4980:	bls	18499c <data_fields@@Base+0x168ec4>
    4984:	mvnsvc	pc, #64, 12	; 0x4000000
    4988:	addsmi	r1, r8, #128, 22	; 0x20000
    498c:	ldrmi	fp, [r0], -r8, lsl #31
    4990:	andeq	pc, r5, fp, asr #16
    4994:	blmi	1a17378 <myname@@Base+0x1847e00>
    4998:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    499c:	blls	10dea0c <myname@@Base+0xf0f494>
    49a0:			; <UNDEFINED> instruction: 0xf040405a
    49a4:	sublt	r8, r5, pc, lsr #1
    49a8:	blhi	1bfca4 <data_fields@@Base+0x1a41cc>
    49ac:	svchi	0x00f0e8bd
    49b0:	stmdbge	ip, {r1, r6, r9, sl, lr}
    49b4:	ldmdavc	sl!, {r0, r1, r4, r9, sl, lr}
    49b8:	strmi	r4, [r4], -r8, lsr #13
    49bc:	mvnlt	r4, r5, lsl #12
    49c0:	ldrtmi	r2, [r8], -sl, lsl #4
    49c4:	tstls	r8, r9, lsl #6
    49c8:	svc	0x00cef7fc
    49cc:	blls	26b204 <myname@@Base+0x9bc8c>
    49d0:	mulsle	sl, r7, r2
    49d4:	stmdbls	r8, {r0, r1, r2, r4, fp, ip, sp, lr}
    49d8:	svclt	0x00082f2c
    49dc:	andle	r3, r0, r1, lsl #4
    49e0:	stmiblt	ip!, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, pc}
    49e4:	bl	1f06fc <myname@@Base+0x21184>
    49e8:			; <UNDEFINED> instruction: 0xf8470785
    49ec:	strcc	r0, [r1], #-3276	; 0xfffff334
    49f0:	stcle	13, cr2, [r3], {7}
    49f4:	ldmdavc	sl!, {r0, r1, r2, r4, r9, sl, lr}
    49f8:	mvnle	r2, r0, lsl #20
    49fc:			; <UNDEFINED> instruction: 0x462b461a
    4a00:			; <UNDEFINED> instruction: 0xf88d4645
    4a04:			; <UNDEFINED> instruction: 0x4690307c
    4a08:			; <UNDEFINED> instruction: 0x4645e75b
    4a0c:			; <UNDEFINED> instruction: 0xe7584698
    4a10:	svclt	0x00022c01
    4a14:	ldmdbne	pc!, {r2, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    4a18:	stceq	8, cr15, [ip], #28
    4a1c:	stccs	0, cr13, [r2], {231}	; 0xe7
    4a20:	svcge	0x0044bf02
    4a24:			; <UNDEFINED> instruction: 0xf807197f
    4a28:	smlalle	r0, r0, ip, ip	; <UNPREDICTABLE>
    4a2c:	svclt	0x00042c03
    4a30:	stmdbne	r4!, {r2, r6, sl, fp, sp, pc}^
    4a34:	streq	pc, [r1, #-261]	; 0xfffffefb
    4a38:			; <UNDEFINED> instruction: 0xf804bf08
    4a3c:	strcs	r0, [r0], #-3236	; 0xfffff35c
    4a40:			; <UNDEFINED> instruction: 0x4642e7d6
    4a44:	andcs	r4, r2, r9, lsr r6
    4a48:	svc	0x00d2f7fc
    4a4c:			; <UNDEFINED> instruction: 0xf47f2800
    4a50:			; <UNDEFINED> instruction: 0xe729af55
    4a54:	str	r2, [r4, -r5, ror #12]
    4a58:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a5c:	strmi	r6, [r4], -r3, lsl #16
    4a60:	addsle	r2, r7, fp, lsl #22
    4a64:			; <UNDEFINED> instruction: 0xf0009803
    4a68:	bmi	1103e74 <myname@@Base+0xf348fc>
    4a6c:	andcs	r6, r1, r1, lsr #16
    4a70:			; <UNDEFINED> instruction: 0xf7fd447a
    4a74:			; <UNDEFINED> instruction: 0x4605e872
    4a78:			; <UNDEFINED> instruction: 0xf0009803
    4a7c:	bmi	1003e60 <myname@@Base+0xe348e8>
    4a80:	andcs	r4, r1, r9, lsr #12
    4a84:			; <UNDEFINED> instruction: 0xf7fd447a
    4a88:	strmi	lr, [r5], -r8, ror #16
    4a8c:			; <UNDEFINED> instruction: 0xf0009803
    4a90:	bmi	f03e4c <myname@@Base+0xd348d4>
    4a94:	andcs	r4, r1, r9, lsr #12
    4a98:			; <UNDEFINED> instruction: 0xf7fd447a
    4a9c:			; <UNDEFINED> instruction: 0x4605e85e
    4aa0:			; <UNDEFINED> instruction: 0xf0009803
    4aa4:	bmi	e03e38 <myname@@Base+0xc348c0>
    4aa8:	andcs	r4, r1, r9, lsr #12
    4aac:			; <UNDEFINED> instruction: 0xf7fd447a
    4ab0:			; <UNDEFINED> instruction: 0x4605e854
    4ab4:			; <UNDEFINED> instruction: 0xf0009803
    4ab8:	bmi	d03e24 <myname@@Base+0xb348ac>
    4abc:	andcs	r4, r1, r9, lsr #12
    4ac0:			; <UNDEFINED> instruction: 0xf7fd447a
    4ac4:	strmi	lr, [r5], -sl, asr #16
    4ac8:			; <UNDEFINED> instruction: 0xf0009803
    4acc:	bmi	c03e10 <myname@@Base+0xa34898>
    4ad0:	andcs	r4, r1, r9, lsr #12
    4ad4:			; <UNDEFINED> instruction: 0xf7fd447a
    4ad8:	strmi	lr, [r5], -r0, asr #16
    4adc:			; <UNDEFINED> instruction: 0xf0009803
    4ae0:	bmi	b03dfc <myname@@Base+0x934884>
    4ae4:	andcs	r4, r1, r9, lsr #12
    4ae8:			; <UNDEFINED> instruction: 0xf7fd447a
    4aec:	stmdals	r3, {r1, r2, r4, r5, fp, sp, lr, pc}
    4af0:	ldc2	0, cr15, [ip]
    4af4:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4af8:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
    4afc:	andcs	r6, r1, r1, lsl #16
    4b00:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b04:	svc	0x00d2f7fc
    4b08:	vqdmulh.s<illegal width 8>	d20, d0, d19
    4b0c:	stmdbmi	r3!, {r0, r5, r6, r7, r9, sp}
    4b10:	ldrbtmi	r4, [fp], #-2083	; 0xfffff7dd
    4b14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4b18:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b1c:			; <UNDEFINED> instruction: 0xf0009803
    4b20:			; <UNDEFINED> instruction: 0xf7fdfca5
    4b24:	bmi	7fee24 <myname@@Base+0x62f8ac>
    4b28:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
    4b2c:	andcs	r6, r1, r1
    4b30:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b34:	muleq	r1, r2, r6
    4b38:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b3c:	ldrdeq	r5, [r0], -lr
    4b40:	strdeq	r5, [r0], -r8
    4b44:	strdeq	r5, [r0], -r2
    4b48:	andeq	r5, r0, r0, ror #21
    4b4c:	ldrdeq	r5, [r0], -r4
    4b50:	andeq	r5, r0, ip, ror #25
    4b54:	strdeq	r5, [r0], -ip
    4b58:	andeq	r5, r0, ip, lsl sp
    4b5c:	andeq	r5, r0, ip, asr #29
    4b60:	andeq	r5, r0, r8, lsr #26
    4b64:	andeq	r5, r0, r6, lsr #26
    4b68:	andeq	r5, r0, r0, lsr #26
    4b6c:	strdeq	r5, [r0], -r8
    4b70:	muleq	r0, r8, r5
    4b74:	andeq	r7, r1, ip, lsr r4
    4b78:	andeq	r5, r0, r8, asr #18
    4b7c:	andeq	r5, r0, r0, asr #21
    4b80:	andeq	r5, r0, r0, lsl #21
    4b84:	andeq	r5, r0, r4, asr #20
    4b88:	andeq	r5, r0, ip, lsl #20
    4b8c:			; <UNDEFINED> instruction: 0x000059bc
    4b90:	andeq	r5, r0, r0, lsl #19
    4b94:	andeq	r5, r0, r6, asr #18
    4b98:	andeq	r5, r0, r6, lsl #21
    4b9c:	andeq	r5, r0, r4, ror #17
    4ba0:	strdeq	r5, [r0], -r2
    4ba4:	andeq	r5, r0, sl, lsr #17
    4ba8:	ldrblt	r4, [r0, #-2826]!	; 0xfffff4f6
    4bac:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    4bb0:	strmi	fp, [r6], -ip, ror #2
    4bb4:	and	r4, r1, sp, lsl #12
    4bb8:	cmplt	r4, r4, ror #18
    4bbc:			; <UNDEFINED> instruction: 0x46216832
    4bc0:			; <UNDEFINED> instruction: 0xf7fe4628
    4bc4:	stmdacs	r0, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    4bc8:			; <UNDEFINED> instruction: 0x4620d1f6
    4bcc:	strcs	fp, [r0], #-3440	; 0xfffff290
    4bd0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4bd4:			; <UNDEFINED> instruction: 0x001ba3f8
    4bd8:			; <UNDEFINED> instruction: 0x232e4a03
    4bdc:	ldrdeq	pc, [r0], #128	; 0x80
    4be0:	andcc	r4, r4, #2046820352	; 0x7a000000
    4be4:	ldmdblt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4be8:	andseq	sl, fp, r4, asr #7
    4bec:	stmdblt	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bf0:	bmi	fe357228 <myname@@Base+0xfe187cb0>
    4bf4:	mvnsmi	lr, #737280	; 0xb4000
    4bf8:	cfstrsmi	mvf4, [ip], {121}	; 0x79
    4bfc:	cfstr32pl	mvfx15, [r7, #692]	; 0x2b4
    4c00:	stmpl	sl, {r0, r7, ip, sp, pc}
    4c04:	orrpl	pc, r6, #54525952	; 0x3400000
    4c08:			; <UNDEFINED> instruction: 0x4605447c
    4c0c:	eorseq	pc, r4, r4, lsl #2
    4c10:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
    4c14:			; <UNDEFINED> instruction: 0xf04f601a
    4c18:			; <UNDEFINED> instruction: 0xf7fd0200
    4c1c:	cdpmi	8, 8, cr14, cr4, cr14, {5}
    4c20:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    4c24:	rschi	pc, r3, r0, asr #5
    4c28:	eorseq	pc, ip, r4, lsl #2
    4c2c:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c30:	vmlal.s8	q9, d0, d0
    4c34:	blmi	1fe4f8c <myname@@Base+0x1e15a14>
    4c38:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4c3c:	mcr	7, 5, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4c40:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c44:	vmlal.s8	q9, d0, d0
    4c48:	ldrsble	r8, [r0, -sl]!
    4c4c:	andscs	r2, r1, r1, lsl #2
    4c50:	mcr	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4c54:			; <UNDEFINED> instruction: 0xf0003001
    4c58:	stcvs	0, cr8, [r3], #-880	; 0xfffffc90
    4c5c:	blcs	df9e4 <data_fields@@Base+0xc3f0c>
    4c60:	svcmi	0x0075dd0d
    4c64:	strcs	r4, [r3], #-1574	; 0xfffff9da
    4c68:	addmi	r4, r4, #2130706432	; 0x7f000000
    4c6c:	strtmi	sp, [r0], -r3
    4c70:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c74:			; <UNDEFINED> instruction: 0x6c336b78
    4c78:	adcmi	r3, r3, #16777216	; 0x1000000
    4c7c:	stmdbmi	pc!, {r0, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4c80:	ldrbeq	pc, [ip, sp, lsl #12]	; <UNPREDICTABLE>
    4c84:			; <UNDEFINED> instruction: 0xf7fc4479
    4c88:			; <UNDEFINED> instruction: 0x4606ee3a
    4c8c:			; <UNDEFINED> instruction: 0xf7fde004
    4c90:	strmi	lr, [r4], -r0, lsl #17
    4c94:	eorsle	r2, r3, r0, lsl #16
    4c98:	vst1.8	{d20-d22}, [pc :256], r2
    4c9c:	ldrtmi	r6, [r8], -r0, lsl #2
    4ca0:	mrc	7, 4, APSR_nzcv, cr10, cr12, {7}
    4ca4:	mvnsle	r2, r0, lsl #16
    4ca8:			; <UNDEFINED> instruction: 0xf7fc2000
    4cac:	blvs	1840bc4 <myname@@Base+0x167164c>
    4cb0:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4cb4:			; <UNDEFINED> instruction: 0xf7fd6c20
    4cb8:	stmdbmi	r1!, {r3, r4, r6, r7, fp, sp, lr, pc}^
    4cbc:	ldrbtmi	r6, [r9], #-3040	; 0xfffff420
    4cc0:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    4cc4:	mrscs	r2, R11_usr
    4cc8:	blvs	ff8164dc <myname@@Base+0xff646f64>
    4ccc:			; <UNDEFINED> instruction: 0xf7fd6463
    4cd0:	tstcs	r4, sl, lsl #16
    4cd4:	andvs	pc, r0, #64, 8	; 0x40000000
    4cd8:			; <UNDEFINED> instruction: 0xf7fd6be0
    4cdc:	ldmdbmi	r9, {r2, fp, sp, lr, pc}^
    4ce0:			; <UNDEFINED> instruction: 0xf50d4a51
    4ce4:	ldrbtmi	r5, [r9], #-902	; 0xfffffc7a
    4ce8:	stmpl	sl, {r2, r3, r4, r8, r9, ip, sp}
    4cec:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4cf0:			; <UNDEFINED> instruction: 0xf0404051
    4cf4:			; <UNDEFINED> instruction: 0xf50d808c
    4cf8:	andlt	r5, r1, r7, lsl #27
    4cfc:	mvnshi	lr, #12386304	; 0xbd0000
    4d00:	mcrge	6, 0, r4, cr5, cr8, {1}
    4d04:	svc	0x00a8f7fc
    4d08:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4d0c:	ldmdbeq	ip, {r3, r5, r7, r8, ip, sp, lr, pc}
    4d10:			; <UNDEFINED> instruction: 0x46324639
    4d14:			; <UNDEFINED> instruction: 0xf8004438
    4d18:			; <UNDEFINED> instruction: 0xf8d54c01
    4d1c:			; <UNDEFINED> instruction: 0xf7fc00c0
    4d20:	addcs	lr, r0, #104, 28	; 0x680
    4d24:	strbmi	r4, [r8], -r1, lsr #12
    4d28:	svc	0x00eaf7fc
    4d2c:	ldrdcs	pc, [r0], #133	; 0x85
    4d30:	suble	r2, sl, r2, lsl #20
    4d34:	svclt	0x00182a0a
    4d38:	tstle	ip, ip, lsl r1
    4d3c:	andseq	pc, r4, r8, lsr #3
    4d40:			; <UNDEFINED> instruction: 0xf8a94631
    4d44:			; <UNDEFINED> instruction: 0xf7fe2000
    4d48:			; <UNDEFINED> instruction: 0xf8d5fef3
    4d4c:	blcs	91054 <data_fields@@Base+0x7557c>
    4d50:	tstcs	r0, ip, lsl #30
    4d54:	svcge	0x0029211c
    4d58:	strbmi	r2, [r8], -r0, lsl #8
    4d5c:	strmi	lr, [r1], #-2509	; 0xfffff633
    4d60:	ldrtmi	r9, [sl], -r0, lsl #8
    4d64:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    4d68:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d6c:	stmdacs	r0, {r2, r9, sl, lr}
    4d70:	bmi	d793e0 <myname@@Base+0xba9e68>
    4d74:			; <UNDEFINED> instruction: 0xf8d54631
    4d78:			; <UNDEFINED> instruction: 0x232e00c0
    4d7c:			; <UNDEFINED> instruction: 0xf50d447a
    4d80:			; <UNDEFINED> instruction: 0x46166595
    4d84:			; <UNDEFINED> instruction: 0xf7fd3204
    4d88:	bmi	c3eeb0 <myname@@Base+0xa6f938>
    4d8c:	teqmi	r1, #64, 4	; <UNPREDICTABLE>
    4d90:	ldrmi	r9, [r9], -r2, lsl #14
    4d94:	andls	r4, r0, #2046820352	; 0x7a000000
    4d98:	andls	r2, r1, r1, lsl #4
    4d9c:			; <UNDEFINED> instruction: 0xf7fd4628
    4da0:			; <UNDEFINED> instruction: 0x4628e87c
    4da4:	svc	0x0058f7fc
    4da8:	strmi	r4, [r2], -r9, lsr #12
    4dac:			; <UNDEFINED> instruction: 0xf7fc6c30
    4db0:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4db4:	svcge	0x0078f6bf
    4db8:	svc	0x0072f7fc
    4dbc:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    4dc0:	strtmi	r6, [r0], -r1, lsl #16
    4dc4:	mcr	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4dc8:			; <UNDEFINED> instruction: 0xf1a8e76e
    4dcc:			; <UNDEFINED> instruction: 0x46310018
    4dd0:	ldccs	8, cr15, [ip], {40}	; 0x28
    4dd4:	mcr2	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4dd8:	ldrdcc	pc, [r0], #133	; 0x85
    4ddc:			; <UNDEFINED> instruction: 0xf7fce7b7
    4de0:	bmi	740b68 <myname@@Base+0x5715f0>
    4de4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4de8:			; <UNDEFINED> instruction: 0xf7fc2001
    4dec:			; <UNDEFINED> instruction: 0xf7fceeb6
    4df0:	bmi	680b58 <myname@@Base+0x4b15e0>
    4df4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4df8:			; <UNDEFINED> instruction: 0xf7fc2001
    4dfc:			; <UNDEFINED> instruction: 0xf7fceeae
    4e00:	bmi	5c0b48 <myname@@Base+0x3f15d0>
    4e04:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4e08:			; <UNDEFINED> instruction: 0xf7fc2001
    4e0c:			; <UNDEFINED> instruction: 0xf7fceea6
    4e10:			; <UNDEFINED> instruction: 0xf7fcee4e
    4e14:	bmi	4c0b34 <myname@@Base+0x2f15bc>
    4e18:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4e1c:			; <UNDEFINED> instruction: 0xf7fc2001
    4e20:	svclt	0x0000ee9c
    4e24:	ldrdeq	r7, [r1], -ip
    4e28:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e2c:	mulseq	fp, ip, r3
    4e30:			; <UNDEFINED> instruction: 0x000171b4
    4e34:	andeq	r0, r0, r8, lsl r2
    4e38:	andseq	sl, fp, ip, lsr r3
    4e3c:	andeq	r5, r0, r0, lsl #3
    4e40:	andeq	r5, r0, r6, asr #2
    4e44:	andeq	r7, r1, lr, ror #1
    4e48:	andseq	sl, fp, r8, lsr #4
    4e4c:	andeq	r5, r0, r4, ror #16
    4e50:	andeq	r5, r0, r2, asr #16
    4e54:	andeq	r5, r0, ip, asr #15
    4e58:			; <UNDEFINED> instruction: 0x000057bc
    4e5c:	ldrdeq	r5, [r0], -r0
    4e60:	ldrdeq	r5, [r0], -r8
    4e64:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4e68:			; <UNDEFINED> instruction: 0x47706bd8
    4e6c:	andseq	sl, fp, lr, lsr r1
    4e70:	bmi	c17334 <myname@@Base+0xa47dbc>
    4e74:	svcmi	0x00f0e92d
    4e78:			; <UNDEFINED> instruction: 0xf5ad4479
    4e7c:			; <UNDEFINED> instruction: 0xf8df5d81
    4e80:	strhlt	r8, [r1], r8	; <UNPREDICTABLE>
    4e84:			; <UNDEFINED> instruction: 0xf50d588a
    4e88:			; <UNDEFINED> instruction: 0xf10d5380
    4e8c:	tstcc	ip, #32, 18	; 0x80000
    4e90:	streq	pc, [ip, #-425]	; 0xfffffe57
    4e94:	ldreq	pc, [ip], -sp, lsl #12
    4e98:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
    4e9c:			; <UNDEFINED> instruction: 0xf04f601a
    4ea0:	strmi	r0, [r7], -r0, lsl #4
    4ea4:	ldrdcs	pc, [r4], #-136	; 0xffffff78
    4ea8:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    4eac:			; <UNDEFINED> instruction: 0xf7fc4630
    4eb0:			; <UNDEFINED> instruction: 0xb320ed94
    4eb4:			; <UNDEFINED> instruction: 0xf50d4921
    4eb8:	strtmi	r6, [sl], -r3, lsl #21
    4ebc:			; <UNDEFINED> instruction: 0x465346bb
    4ec0:			; <UNDEFINED> instruction: 0x46304479
    4ec4:	ldreq	pc, [ip], #-425	; 0xfffffe57
    4ec8:	svc	0x0006f7fc
    4ecc:	svceq	0x00c0f85b
    4ed0:	strtmi	r4, [r9], -r2, lsr #12
    4ed4:	stc	7, cr15, [ip, #1008]	; 0x3f0
    4ed8:	ldrbmi	r4, [r8], -r1, lsr #12
    4edc:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4ee0:	mvnlt	r4, r4, lsl #12
    4ee4:			; <UNDEFINED> instruction: 0xf0014650
    4ee8:			; <UNDEFINED> instruction: 0xf8d8fe09
    4eec:	vst4.16	{d18-d21}, [pc], r4
    4ef0:			; <UNDEFINED> instruction: 0x61206100
    4ef4:			; <UNDEFINED> instruction: 0xf7fc4630
    4ef8:	stmdacs	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    4efc:	ldmdbmi	r0, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
    4f00:	orrpl	pc, r0, #54525952	; 0x3400000
    4f04:	tstcc	ip, #45056	; 0xb000
    4f08:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    4f0c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4f10:	qaddle	r4, r1, fp
    4f14:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    4f18:	pop	{r0, ip, sp, pc}
    4f1c:	bmi	268ee4 <myname@@Base+0x9996c>
    4f20:	strtmi	r4, [fp], -r1, lsl #12
    4f24:			; <UNDEFINED> instruction: 0xf7fc447a
    4f28:			; <UNDEFINED> instruction: 0xe7bbee18
    4f2c:	ldc	7, cr15, [lr, #1008]!	; 0x3f0
    4f30:	andeq	r6, r1, ip, asr pc
    4f34:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f38:	andseq	sl, fp, ip, lsl #2
    4f3c:	andeq	r5, r0, r8, asr r7
    4f40:	andeq	r6, r1, ip, asr #29
    4f44:	strdeq	r5, [r0], -ip
    4f48:	rscscc	pc, pc, pc, asr #32
    4f4c:	svclt	0x00004770
    4f50:	svclt	0x00004770
    4f54:	blmi	e17838 <myname@@Base+0xc482c0>
    4f58:	push	{r1, r3, r4, r5, r6, sl, lr}
    4f5c:			; <UNDEFINED> instruction: 0x460541f0
    4f60:			; <UNDEFINED> instruction: 0xb09058d3
    4f64:	strmi	r3, [lr], -r0, asr #1
    4f68:	movwls	r6, #63515	; 0xf81b
    4f6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f70:	mrc2	7, 0, pc, cr10, cr15, {7}
    4f74:	cmnlt	r8, r4, lsl #12
    4f78:	stmdacs	r0, {r8, fp, sp, lr}
    4f7c:	bmi	bf90b0 <myname@@Base+0xa29b38>
    4f80:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    4f84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f88:	subsmi	r9, sl, pc, lsl #22
    4f8c:	andslt	sp, r0, pc, asr #2
    4f90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4f94:			; <UNDEFINED> instruction: 0xf8df2018
    4f98:			; <UNDEFINED> instruction: 0xf00180a8
    4f9c:			; <UNDEFINED> instruction: 0xf8d6fd97
    4fa0:	ldrbtmi	lr, [r8], #0
    4fa4:	ldmvs	r1!, {r0, r1, r4, r5, r6, fp, sp, lr}
    4fa8:	ldrdgt	pc, [ip], -r6
    4fac:			; <UNDEFINED> instruction: 0xf8d84642
    4fb0:			; <UNDEFINED> instruction: 0xf8c07000
    4fb4:	subvs	lr, r3, r0
    4fb8:	addvs	r2, r1, lr, lsr #6
    4fbc:			; <UNDEFINED> instruction: 0xf8c04631
    4fc0:	stmib	r0, {r2, r3, lr, pc}^
    4fc4:	svcge	0x00034704
    4fc8:	bleq	1430d8 <data_fields@@Base+0x127600>
    4fcc:	ldrdeq	pc, [r0], #133	; 0x85
    4fd0:	svc	0x0022f7fc
    4fd4:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4fd8:	andcs	r2, r1, #-1140850688	; 0xbc000000
    4fdc:			; <UNDEFINED> instruction: 0x461944fc
    4fe0:	andgt	pc, r0, sp, asr #17
    4fe4:	ldrtmi	r9, [r8], -r1
    4fe8:	svc	0x0056f7fc
    4fec:			; <UNDEFINED> instruction: 0xf7fc4638
    4ff0:			; <UNDEFINED> instruction: 0x4639ee34
    4ff4:			; <UNDEFINED> instruction: 0xf8d84602
    4ff8:			; <UNDEFINED> instruction: 0xf7fc0038
    4ffc:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    5000:	bmi	47bc38 <myname@@Base+0x2ac6c0>
    5004:			; <UNDEFINED> instruction: 0xf8d5447a
    5008:	andcc	r0, r4, #192	; 0xc0
    500c:			; <UNDEFINED> instruction: 0x232e4631
    5010:	svc	0x0002f7fc
    5014:	bmi	37eee8 <myname@@Base+0x1af970>
    5018:			; <UNDEFINED> instruction: 0xe7f4447a
    501c:	mcr	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5020:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    5024:	strtmi	r6, [r0], -r1, lsl #16
    5028:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    502c:			; <UNDEFINED> instruction: 0xf7fce7e9
    5030:	svclt	0x0000ed3e
    5034:	andeq	r6, r1, ip, ror lr
    5038:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    503c:	andeq	r6, r1, r2, asr lr
    5040:	andseq	sl, fp, r2
    5044:	andeq	r5, r0, ip, asr #4
    5048:	andseq	r9, fp, r0, lsr #31
    504c:	andseq	r9, fp, ip, lsl #31
    5050:	andeq	r5, r0, lr, lsl r6
    5054:	strcc	pc, [r8, #-2192]!	; 0xfffff770
    5058:	tsteq	r2, #3	; <UNPREDICTABLE>
    505c:	tstle	r1, r2, lsl fp
    5060:	svclt	0x0078f7ff
    5064:	ldrbmi	r2, [r0, -r0]!
    5068:	strmi	r2, [sl], -r2, lsl #18
    506c:	tstcs	r4, r8, lsl #30
    5070:	bcs	2b9084 <myname@@Base+0xe9b0c>
    5074:	tstcs	r0, ip, lsl #30
    5078:			; <UNDEFINED> instruction: 0xf7fc2100
    507c:	svclt	0x0000bd09
    5080:	strmi	fp, [fp], -r8, lsl #10
    5084:	strmi	r4, [r2], -r7, lsl #18
    5088:	ldrbtmi	r2, [r9], #-1
    508c:	mrc	7, 2, APSR_nzcv, cr0, cr12, {7}
    5090:	bmi	197cac <data_fields@@Base+0x17c1d4>
    5094:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5098:	pop	{r3, r4, fp, sp, lr}
    509c:			; <UNDEFINED> instruction: 0xf7fc4008
    50a0:	svclt	0x0000bc7b
    50a4:	ldrdeq	r5, [r0], -sl
    50a8:	andeq	r6, r1, r0, asr #26
    50ac:	andeq	r0, r0, r8, lsl r2
    50b0:	mvnsmi	lr, #737280	; 0xb4000
    50b4:			; <UNDEFINED> instruction: 0xf8904605
    50b8:	ldrmi	r0, [pc], -r8, lsr #10
    50bc:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    50c0:	strbeq	fp, [r3], r3, lsl #1
    50c4:	ldrbtmi	r4, [r8], #1548	; 0x60c
    50c8:	strle	r4, [r5, #-1558]	; 0xfffff9ea
    50cc:	ldrsbls	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    50d0:			; <UNDEFINED> instruction: 0xf85944f9
    50d4:	orrlt	r3, r3, r1, lsr #32
    50d8:			; <UNDEFINED> instruction: 0x46334915
    50dc:	strls	r4, [r0, -r2, lsr #12]
    50e0:	andcs	r4, r1, r9, ror r4
    50e4:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    50e8:			; <UNDEFINED> instruction: 0xf8584b12
    50ec:	ldmdavs	r8, {r0, r1, ip, sp}
    50f0:	pop	{r0, r1, ip, sp, pc}
    50f4:			; <UNDEFINED> instruction: 0xf7fc43f0
    50f8:	strmi	fp, [r8], -pc, asr #24
    50fc:			; <UNDEFINED> instruction: 0xf84af7fe
    5100:	strtmi	r4, [r8], -r1, lsl #12
    5104:			; <UNDEFINED> instruction: 0xff26f7ff
    5108:	stmdacs	r0, {r0, r1, r9, sl, lr}
    510c:	stmdbmi	sl, {r2, r5, r6, r7, ip, lr, pc}
    5110:			; <UNDEFINED> instruction: 0xf8594622
    5114:	andcs	r5, r1, r4, lsr #32
    5118:	strcc	r4, [r1, #-1145]	; 0xfffffb87
    511c:	eorpl	pc, r4, r9, asr #16
    5120:	mcr	7, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5124:	svclt	0x0000e7d8
    5128:	andeq	r6, r1, lr, lsl #26
    512c:	andseq	r9, fp, ip, lsl pc
    5130:	muleq	r0, ip, r5
    5134:	andeq	r0, r0, r8, lsl r2
    5138:	andeq	r5, r0, r8, asr r5
    513c:			; <UNDEFINED> instruction: 0x460cb510
    5140:			; <UNDEFINED> instruction: 0xf7ff4611
    5144:	stmdbmi	r8, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    5148:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    514c:	andcs	r4, r1, r3, lsl #12
    5150:	stcl	7, cr15, [lr, #1008]!	; 0x3f0
    5154:	bmi	197d70 <data_fields@@Base+0x17c298>
    5158:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    515c:	ldmpl	fp, {r4, lr}
    5160:			; <UNDEFINED> instruction: 0xf7fc6818
    5164:	svclt	0x0000bc19
    5168:	andeq	r5, r0, lr, lsr r5
    516c:	andeq	r6, r1, ip, ror ip
    5170:	andeq	r0, r0, r8, lsl r2
    5174:	blmi	1f17b68 <myname@@Base+0x1d485f0>
    5178:	push	{r1, r3, r4, r5, r6, sl, lr}
    517c:			; <UNDEFINED> instruction: 0xf5ad4ff0
    5180:	ldmpl	r3, {r0, r1, r4, r8, sl, fp, ip, sp, lr}^
    5184:	ldclmi	6, cr4, [r9, #-516]!	; 0xfffffdfc
    5188:	orrsls	r6, r1, #1769472	; 0x1b0000
    518c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5190:	blx	1d43192 <myname@@Base+0x1b73c1a>
    5194:	blmi	1d96390 <myname@@Base+0x1bc6e18>
    5198:	ldrbtmi	r6, [fp], #-2092	; 0xfffff7d4
    519c:	adcmi	r9, r0, #1006632960	; 0x3c000000
    51a0:	ble	3569c4 <myname@@Base+0x18744c>
    51a4:	ldrbtmi	r4, [lr], #-3699	; 0xfffff18d
    51a8:	ldrtmi	r4, [r1], -r2, lsr #12
    51ac:	andcs	r3, r1, r1, lsl #24
    51b0:	ldc	7, cr15, [lr, #1008]!	; 0x3f0
    51b4:	adcmi	r6, r7, #2818048	; 0x2b0000
    51b8:	mvnscc	pc, #-1073741824	; 0xc0000000
    51bc:	mvnsle	r6, fp, lsr #32
    51c0:	vpmax.f32	d18, d0, d0
    51c4:	cdpmi	0, 6, cr8, cr12, cr8, {5}
    51c8:	teqvc	pc, #70254592	; 0x4300000	; <UNPREDICTABLE>
    51cc:	sbcspl	pc, r3, #68, 12	; 0x4400000
    51d0:	teqeq	pc, #192, 4	; <UNPREDICTABLE>
    51d4:	rsbeq	pc, r2, #268435468	; 0x1000000c
    51d8:	andls	r9, sp, #12, 6	; 0x30000000
    51dc:	movseq	pc, #1073741826	; 0x40000002
    51e0:	ldrbtmi	r4, [lr], #-2662	; 0xfffff59a
    51e4:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    51e8:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    51ec:	andls	r4, lr, #161480704	; 0x9a00000
    51f0:	subs	r9, fp, r8, lsl #14
    51f4:	strbmi	r4, [r8], -r9, lsr #12
    51f8:			; <UNDEFINED> instruction: 0xff2cf7ff
    51fc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5200:	adchi	pc, r7, r0
    5204:	strcc	pc, [r8, #-2201]!	; 0xfffff767
    5208:			; <UNDEFINED> instruction: 0xf100075b
    520c:			; <UNDEFINED> instruction: 0x46208090
    5210:			; <UNDEFINED> instruction: 0xf800f7fe
    5214:	strtmi	r4, [r0], -r1, lsl #12
    5218:			; <UNDEFINED> instruction: 0xf7fe910b
    521c:	strmi	pc, [r3], -r7, ror #17
    5220:	movwls	r4, #38432	; 0x9620
    5224:			; <UNDEFINED> instruction: 0xf8eef7fe
    5228:	strtmi	r4, [r0], -r3, lsl #13
    522c:			; <UNDEFINED> instruction: 0xf844f7fe
    5230:	strtmi	r4, [r0], -r5, lsl #12
    5234:			; <UNDEFINED> instruction: 0xf858f7fe
    5238:	strtmi	r4, [r0], -r3, lsl #12
    523c:			; <UNDEFINED> instruction: 0xf7fe930a
    5240:	bls	383364 <myname@@Base+0x1b3dec>
    5244:			; <UNDEFINED> instruction: 0xf8cd9b0a
    5248:			; <UNDEFINED> instruction: 0x4611b010
    524c:	b	13eae58 <myname@@Base+0x121b8e0>
    5250:	blx	fe064de6 <myname@@Base+0xfde9586e>
    5254:	stmdbls	fp, {r0, r1, r8, r9, ip}
    5258:	blx	fe0a966a <myname@@Base+0xfdeda0f2>
    525c:	strbne	ip, [r0, r0, lsl #2]
    5260:	ldrmi	r9, [r0], -sl
    5264:	blx	fe02ba92 <myname@@Base+0xfde5c51a>
    5268:	andls	r0, r3, #1280	; 0x500
    526c:	bl	ff3aba9c <myname@@Base+0xff1dc524>
    5270:	strbne	r1, [sp, r3, lsr #1]!
    5274:	orrvc	pc, r0, #1325400064	; 0x4f000000
    5278:	adcne	lr, r1, #198656	; 0x30800
    527c:	andls	r9, r7, #229376	; 0x38000
    5280:	bl	ff14da8c <myname@@Base+0xfef7e514>
    5284:	andls	r1, r6, ip, lsr #11
    5288:	strbmi	r9, [r0], -r0, lsl #2
    528c:	strls	r4, [r5, #-1561]	; 0xfffff9e7
    5290:	mcr	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5294:			; <UNDEFINED> instruction: 0x46404631
    5298:			; <UNDEFINED> instruction: 0xf7fc1c65
    529c:	ldmiblt	r0, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    52a0:			; <UNDEFINED> instruction: 0xf5069b08
    52a4:	adcmi	r7, fp, #128, 12	; 0x8000000
    52a8:			; <UNDEFINED> instruction: 0x462cd035
    52ac:			; <UNDEFINED> instruction: 0xf7fd4620
    52b0:			; <UNDEFINED> instruction: 0xf8d9ff71
    52b4:	ldrbmi	r2, [r1], -r0, asr #1
    52b8:			; <UNDEFINED> instruction: 0xf7fe4605
    52bc:	stmdacs	r0, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    52c0:	blls	339928 <myname@@Base+0x16a3b0>
    52c4:			; <UNDEFINED> instruction: 0x46404631
    52c8:			; <UNDEFINED> instruction: 0xf8c81c65
    52cc:			; <UNDEFINED> instruction: 0xf7fc3000
    52d0:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
    52d4:	stmdbmi	sl!, {r2, r5, r6, r7, ip, lr, pc}
    52d8:	strtmi	r4, [sl], -r3, asr #12
    52dc:	ldrbtmi	r2, [r9], #-1
    52e0:	stc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    52e4:	blmi	9ebb28 <myname@@Base+0x81c5b0>
    52e8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    52ec:	bl	15c32e4 <myname@@Base+0x13f3d6c>
    52f0:			; <UNDEFINED> instruction: 0x463022ff
    52f4:			; <UNDEFINED> instruction: 0xf7fc4641
    52f8:	blmi	900740 <myname@@Base+0x7311c8>
    52fc:			; <UNDEFINED> instruction: 0xf8862200
    5300:	ldrbtmi	r2, [fp], #-255	; 0xffffff01
    5304:	strvc	pc, [r0], r6, lsl #10
    5308:	adcmi	r6, r2, #1703936	; 0x1a0000
    530c:			; <UNDEFINED> instruction: 0x601dbfd8
    5310:	adcmi	r9, fp, #8, 22	; 0x2000
    5314:	bmi	779a40 <myname@@Base+0x5aa4c8>
    5318:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    531c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5320:			; <UNDEFINED> instruction: 0x405a9b91
    5324:			; <UNDEFINED> instruction: 0xf50dd11b
    5328:	pop	{r0, r1, r4, r8, sl, fp, ip, sp, lr}
    532c:	qsub8mi	r8, r9, r0
    5330:			; <UNDEFINED> instruction: 0xf7ff4648
    5334:	bmi	5c4480 <myname@@Base+0x3f4f08>
    5338:	orrvc	pc, r0, #1325400064	; 0x4f000000
    533c:			; <UNDEFINED> instruction: 0x4619447a
    5340:	andcs	r9, r1, #0, 4
    5344:	andvc	lr, r1, sp, asr #19
    5348:			; <UNDEFINED> instruction: 0x4607a851
    534c:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    5350:			; <UNDEFINED> instruction: 0x4629e75d
    5354:			; <UNDEFINED> instruction: 0xf7ff4648
    5358:			; <UNDEFINED> instruction: 0x4607fc3f
    535c:			; <UNDEFINED> instruction: 0xf7fce752
    5360:	svclt	0x0000eba6
    5364:	andeq	r6, r1, ip, asr ip
    5368:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    536c:	andseq	sl, fp, r8, asr r2
    5370:	andeq	r6, r1, sl, lsr ip
    5374:	andeq	r5, r0, lr, ror #9
    5378:	andseq	sl, fp, lr, lsl #4
    537c:			; <UNDEFINED> instruction: 0x000054b2
    5380:	ldrdeq	r5, [r0], -r6
    5384:	andeq	r0, r0, r8, lsl r2
    5388:	andseq	sl, fp, sl, ror #1
    538c:			; <UNDEFINED> instruction: 0x00016aba
    5390:	ldrdeq	r5, [r0], -ip
    5394:			; <UNDEFINED> instruction: 0xf04f4b0c
    5398:	ldrblt	r3, [r0, #-511]!	; 0xfffffe01
    539c:	bmi	2d6590 <myname@@Base+0x107018>
    53a0:	strcc	pc, [r0], #1283	; 0x503
    53a4:	strcs	r4, [r0], -sl, lsl #26
    53a8:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    53ac:			; <UNDEFINED> instruction: 0x46186011
    53b0:			; <UNDEFINED> instruction: 0x462922ff
    53b4:	ldc	7, cr15, [r0], #1008	; 0x3f0
    53b8:	orrvc	pc, r0, #0, 10
    53bc:	rscsvs	pc, pc, r0, lsl #17
    53c0:	mvnsle	r4, r3, lsr #5
    53c4:	svclt	0x0000bd70
    53c8:	andseq	sl, fp, r4, asr r0
    53cc:	andseq	sl, fp, r4, asr #32
    53d0:	andeq	r5, r0, r2, lsl r3
    53d4:	svclt	0x00004770
    53d8:	bmi	358010 <myname@@Base+0x188a98>
    53dc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    53e0:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    53e4:	bl	4433dc <myname@@Base+0x273e64>
    53e8:			; <UNDEFINED> instruction: 0xf7fc4604
    53ec:	rsclt	lr, r3, #256000	; 0x3e800
    53f0:			; <UNDEFINED> instruction: 0xf8526802
    53f4:	bcs	1c4d488 <myname@@Base+0x1a7df10>
    53f8:	blcs	f5060 <data_fields@@Base+0xd9588>
    53fc:	andcs	fp, r1, r8, lsl #30
    5400:	bcs	1cb9414 <myname@@Base+0x1ae9e9c>
    5404:	andcs	fp, r0, r4, lsl pc
    5408:	ldclt	0, cr2, [r0, #-8]
    540c:	strdeq	r6, [r1], -r8
    5410:	andeq	r0, r0, r0, lsl #4
    5414:	strcc	pc, [r8, #-2224]!	; 0xfffff750
    5418:	vhsub.u32	d18, d2, d1
    541c:			; <UNDEFINED> instruction: 0xf8a013cb
    5420:	ldrbmi	r3, [r0, -r8, lsr #10]!
    5424:	strcc	pc, [r8, #-2224]!	; 0xfffff750
    5428:	bicne	pc, r4, #201326595	; 0xc000003
    542c:	ldmdale	ip, {r0, r1, r2, r8, r9, fp, sp}
    5430:			; <UNDEFINED> instruction: 0xf003e8df
    5434:	blne	4c7454 <myname@@Base+0x2f7edc>
    5438:	ldreq	r1, [r9], #-1813	; 0xfffff8eb
    543c:	bllt	ff1c1444 <myname@@Base+0xfeff1ecc>
    5440:	ldmdblt	r6!, {ip, sp, lr, pc}
    5444:	addlt	fp, r3, r0, lsl #10
    5448:			; <UNDEFINED> instruction: 0xf0039001
    544c:	stmdals	r1, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    5450:			; <UNDEFINED> instruction: 0xf85db003
    5454:			; <UNDEFINED> instruction: 0xf001eb04
    5458:			; <UNDEFINED> instruction: 0xf7ffbed5
    545c:			; <UNDEFINED> instruction: 0xf000bf9b
    5460:			; <UNDEFINED> instruction: 0xf000bd55
    5464:			; <UNDEFINED> instruction: 0xf000be83
    5468:	ldrbmi	fp, [r0, -sp, lsr #23]!
    546c:			; <UNDEFINED> instruction: 0x4604b510
    5470:			; <UNDEFINED> instruction: 0xf7fc2000
    5474:			; <UNDEFINED> instruction: 0xf8b4eae2
    5478:	vabal.u8	<illegal reg q9.5>, d3, d24
    547c:	blcs	1ca394 <data_fields@@Base+0x1ae8bc>
    5480:	ldm	pc, {r1, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5484:	cdpeq	0, 0, cr15, cr9, cr3, {0}
    5488:			; <UNDEFINED> instruction: 0x1e192915
    548c:	strtmi	r0, [r0], -r4, lsr #8
    5490:			; <UNDEFINED> instruction: 0x4010e8bd
    5494:	bllt	fe74149c <myname@@Base+0xfe571f24>
    5498:	pop	{r5, r9, sl, lr}
    549c:			; <UNDEFINED> instruction: 0xf0004010
    54a0:			; <UNDEFINED> instruction: 0x4620b935
    54a4:	cdp2	0, 12, cr15, cr12, cr1, {0}
    54a8:			; <UNDEFINED> instruction: 0x4010e8bd
    54ac:	blt	a414c0 <myname@@Base+0x871f48>
    54b0:			; <UNDEFINED> instruction: 0x4010e8bd
    54b4:	svclt	0x008ef7ff
    54b8:	pop	{r5, r9, sl, lr}
    54bc:			; <UNDEFINED> instruction: 0xf0004010
    54c0:	strmi	fp, [r1], -r7, lsr #26
    54c4:	pop	{r5, r9, sl, lr}
    54c8:			; <UNDEFINED> instruction: 0xf0004010
    54cc:			; <UNDEFINED> instruction: 0x4620be51
    54d0:			; <UNDEFINED> instruction: 0x4010e8bd
    54d4:	bllt	1e414dc <myname@@Base+0x1c71f64>
    54d8:	svclt	0x0000bd10
    54dc:	strcc	pc, [r8, #-2224]!	; 0xfffff750
    54e0:	bicne	pc, r4, #201326595	; 0xc000003
    54e4:	andle	r2, r4, r1, lsl #22
    54e8:	tstle	r1, r2, lsl #22
    54ec:	mcrlt	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    54f0:			; <UNDEFINED> instruction: 0xf0024770
    54f4:	svclt	0x0000baf3
    54f8:	strcc	pc, [r8, #-2224]!	; 0xfffff750
    54fc:	bicne	pc, r4, #201326595	; 0xc000003
    5500:	andle	r2, r3, r1, lsl #22
    5504:	andle	r2, r3, r2, lsl #22
    5508:	ldrbmi	r2, [r0, -r0]!
    550c:	cdplt	0, 10, cr15, cr12, cr1, {0}
    5510:	svclt	0x0062f7ff
    5514:	strcc	pc, [r8, #-2224]!	; 0xfffff750
    5518:	vst1.8	{d4-d6}, [r3], r8
    551c:			; <UNDEFINED> instruction: 0xf5b36378
    5520:	andle	r7, r0, r0, asr #31
    5524:			; <UNDEFINED> instruction: 0x46114770
    5528:	stclt	7, cr15, [sl, #1020]!	; 0x3fc
    552c:			; <UNDEFINED> instruction: 0xf8b0b410
    5530:	vst3.8	{d4,d6,d8}, [r4 :128], r8
    5534:			; <UNDEFINED> instruction: 0xf5b46478
    5538:	andle	r7, r2, r0, asr #31
    553c:	blmi	1436b8 <data_fields@@Base+0x127be0>
    5540:			; <UNDEFINED> instruction: 0xf85d4770
    5544:			; <UNDEFINED> instruction: 0xf7ff4b04
    5548:	svclt	0x0000bdb3
    554c:	strcc	pc, [r8, #-2224]!	; 0xfffff750
    5550:	cmnvs	r8, #50331648	; 0x3000000	; <UNPREDICTABLE>
    5554:	svcvc	0x00c0f5b3
    5558:	ldrbmi	sp, [r0, -r0]!
    555c:	stcllt	7, cr15, [lr, #1020]!	; 0x3fc
    5560:	svclt	0x0026f000
    5564:	strcc	pc, [r8, #-2224]!	; 0xfffff750
    5568:	cmnvs	r8, #50331648	; 0x3000000	; <UNPREDICTABLE>
    556c:	andle	r2, r0, r0, lsl #23
    5570:			; <UNDEFINED> instruction: 0xf0034770
    5574:	svclt	0x0000b9d1
    5578:	andle	r2, r7, r5, ror #16
    557c:	andle	r2, r8, r4, ror #16
    5580:	stmdami	r5, {r4, r8, fp, ip, sp, pc}
    5584:			; <UNDEFINED> instruction: 0x47704478
    5588:	bllt	443580 <myname@@Base+0x274008>
    558c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    5590:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    5594:			; <UNDEFINED> instruction: 0x47704478
    5598:	andeq	r5, r0, r0, ror #2
    559c:	andeq	r5, r0, r2, asr #2
    55a0:	andeq	r5, r0, ip, lsr #2
    55a4:	andeq	r0, r0, r0
    55a8:	mlascc	r8, r0, r8, pc	; <UNPREDICTABLE>
    55ac:	push	{r0, r1, r5, r8, r9, ip, sp, pc}
    55b0:			; <UNDEFINED> instruction: 0xf64f43f0
    55b4:			; <UNDEFINED> instruction: 0xf8df78e0
    55b8:			; <UNDEFINED> instruction: 0xf6cf9044
    55bc:	strdlt	r7, [r3], pc	; <UNPREDICTABLE>
    55c0:	ldrbtmi	r1, [r9], #3845	; 0xf05
    55c4:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    55c8:	strteq	pc, [r0], #-256	; 0xffffff00
    55cc:			; <UNDEFINED> instruction: 0xf8144607
    55d0:	strbmi	r3, [r9], -r1, lsl #22
    55d4:	svccs	0x0004f855
    55d8:	stmibvc	r6!, {r0, sp}^
    55dc:	blvc	ff9aade8 <myname@@Base+0xff7db870>
    55e0:			; <UNDEFINED> instruction: 0xf7fc9600
    55e4:			; <UNDEFINED> instruction: 0xf897eba6
    55e8:	bl	20d6d0 <myname@@Base+0x3e158>
    55ec:	addsmi	r0, sl, #4, 6	; 0x10000000
    55f0:	andlt	sp, r3, sp, ror #25
    55f4:	mvnshi	lr, #12386304	; 0xbd0000
    55f8:	svclt	0x00004770
    55fc:	andeq	r5, r0, r6, lsr r1
    5600:			; <UNDEFINED> instruction: 0x4615b5f0
    5604:			; <UNDEFINED> instruction: 0xf8d0b085
    5608:	strmi	r2, [r4], -r0, asr #1
    560c:			; <UNDEFINED> instruction: 0xf100460e
    5610:			; <UNDEFINED> instruction: 0x462801b0
    5614:			; <UNDEFINED> instruction: 0xf924f7fe
    5618:			; <UNDEFINED> instruction: 0xf894b340
    561c:	ldrbeq	r3, [fp], r8, lsr #10
    5620:			; <UNDEFINED> instruction: 0xf8d4d516
    5624:	strtmi	r1, [r8], -r0, asr #1
    5628:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    562c:			; <UNDEFINED> instruction: 0xf894b180
    5630:	stmdavs	r7, {r3, r5, r8, sl, ip, sp}
    5634:	tsteq	r4, #3	; <UNPREDICTABLE>
    5638:	andsle	r2, pc, r4, lsl fp	; <UNPREDICTABLE>
    563c:			; <UNDEFINED> instruction: 0x463b4a19
    5640:	cmpcs	r1, r0, lsr r6
    5644:	andlt	r4, r5, sl, ror r4
    5648:	ldrhtmi	lr, [r0], #141	; 0x8d
    564c:	bllt	d43644 <myname@@Base+0xb740cc>
    5650:	strtmi	r4, [r0], -r9, lsr #12
    5654:	blx	ff043658 <myname@@Base+0xfee740e0>
    5658:	cmpcs	r1, r3, lsl sl
    565c:			; <UNDEFINED> instruction: 0x4603447a
    5660:	andlt	r4, r5, r0, lsr r6
    5664:	ldrhtmi	lr, [r0], #141	; 0x8d
    5668:	bllt	9c3660 <myname@@Base+0x7f40e8>
    566c:			; <UNDEFINED> instruction: 0xf6432003
    5670:	vbic.i32	d23, #3840	; 0x00000f00
    5674:	eorsvs	r0, r3, pc, lsr r3
    5678:	ldcllt	0, cr11, [r0, #20]!
    567c:	strtmi	r4, [r0], -r9, lsr #12
    5680:	blx	feac3684 <myname@@Base+0xfe8f410c>
    5684:	andcs	r4, r1, #147456	; 0x24000
    5688:	ldrbtmi	r9, [r9], #-1793	; 0xfffff8ff
    568c:	cmpcs	r1, r0, lsl #2
    5690:	ldrtmi	r4, [r0], -r3, lsl #12
    5694:			; <UNDEFINED> instruction: 0xf04f9302
    5698:			; <UNDEFINED> instruction: 0xf7fc33ff
    569c:	strdlt	lr, [r5], -lr	; <UNPREDICTABLE>
    56a0:	svclt	0x0000bdf0
    56a4:	strdeq	r4, [r0], -ip
    56a8:	andeq	r4, r0, r4, ror #13
    56ac:	muleq	r0, sl, r0
    56b0:	andcs	r4, r0, r2, lsl sl
    56b4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    56b8:	addlt	fp, r3, r0, lsl #10
    56bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    56c0:			; <UNDEFINED> instruction: 0xf04f9301
    56c4:			; <UNDEFINED> instruction: 0xf7fc0300
    56c8:			; <UNDEFINED> instruction: 0x4603e9b8
    56cc:	movwls	r4, #1640	; 0x668
    56d0:	blx	fe0416dc <myname@@Base+0xfde72164>
    56d4:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
    56d8:	andcs	r4, r1, r2, lsl #12
    56dc:	bl	a436d4 <myname@@Base+0x87415c>
    56e0:	blmi	1d7f0c <myname@@Base+0x8994>
    56e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    56e8:	blls	5f758 <data_fields@@Base+0x43c80>
    56ec:	qaddle	r4, sl, r2
    56f0:			; <UNDEFINED> instruction: 0xf85db003
    56f4:			; <UNDEFINED> instruction: 0xf7fcfb04
    56f8:	svclt	0x0000e9da
    56fc:	andeq	r6, r1, lr, lsl r7
    5700:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5704:	andeq	r5, r0, r6, asr r0
    5708:	strdeq	r6, [r1], -r0
    570c:	svcmi	0x00f0e92d
    5710:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    5714:			; <UNDEFINED> instruction: 0xf1088b06
    5718:			; <UNDEFINED> instruction: 0xf8df0518
    571c:			; <UNDEFINED> instruction: 0xf8df2444
    5720:	ldrbtmi	r3, [sl], #-1092	; 0xfffffbbc
    5724:	strbge	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5728:	sfmmi	f7, 1, [ip, #692]!	; 0x2b4
    572c:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    5730:			; <UNDEFINED> instruction: 0xf8cd681b
    5734:			; <UNDEFINED> instruction: 0xf04f34a4
    5738:			; <UNDEFINED> instruction: 0xf0010300
    573c:			; <UNDEFINED> instruction: 0xf898fcd3
    5740:	ldreq	r3, [fp], r8, lsr #10
    5744:	strtcs	fp, [r1], #-3932	; 0xfffff0a4
    5748:	strmi	r9, [r7], -fp, lsl #8
    574c:	bicshi	pc, sp, r0, lsl #2
    5750:			; <UNDEFINED> instruction: 0x0098f8d8
    5754:	b	1bd135c <myname@@Base+0x1a01de4>
    5758:	b	13c6360 <myname@@Base+0x11f6de8>
    575c:	svclt	0x000873d3
    5760:	blcs	e368 <_IO_stdin_used@@Base+0x50b4>
    5764:	andshi	pc, r2, #64	; 0x40
    5768:			; <UNDEFINED> instruction: 0xf8dfab10
    576c:	movwls	r2, #50176	; 0xc400
    5770:	tstcs	r0, #31457280	; 0x1e00000
    5774:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    5778:	strls	r4, [r1], #-1584	; 0xfffff9d0
    577c:	sfmge	f1, 1, [r9], #-0
    5780:	strls	r2, [r7], #-513	; 0xfffffdff
    5784:	bl	fe24377c <myname@@Base+0xfe074204>
    5788:	orrvs	pc, r0, #1325400064	; 0x4f000000
    578c:	strvs	lr, [r0, #-2509]	; 0xfffff633
    5790:			; <UNDEFINED> instruction: 0x46204619
    5794:			; <UNDEFINED> instruction: 0xf7fc2201
    5798:			; <UNDEFINED> instruction: 0xf898eb80
    579c:	ldreq	r3, [sp], r8, lsr #10
    57a0:	mcrls	15, 0, fp, cr11, cr8, {2}
    57a4:	strtmi	sp, [r0], -r3, lsl #10
    57a8:	b	15c37a0 <myname@@Base+0x13f4228>
    57ac:			; <UNDEFINED> instruction: 0xf8df4606
    57b0:			; <UNDEFINED> instruction: 0xf108b3c0
    57b4:			; <UNDEFINED> instruction: 0xf8dd05df
    57b8:			; <UNDEFINED> instruction: 0xf1089030
    57bc:	ldrbtmi	r0, [fp], #1011	; 0x3f3
    57c0:	movwls	r9, #21774	; 0x550e
    57c4:			; <UNDEFINED> instruction: 0xf815465f
    57c8:	bl	2153d4 <myname@@Base+0x45e5c>
    57cc:			; <UNDEFINED> instruction: 0xf8d30383
    57d0:			; <UNDEFINED> instruction: 0xf1bcc10c
    57d4:	blle	7c93dc <myname@@Base+0x5f9e64>
    57d8:			; <UNDEFINED> instruction: 0xf04f4ce6
    57dc:	tstcs	r0, #24, 28	; 0x180
    57e0:	ldrmi	r2, [r9], -r1, lsl #4
    57e4:			; <UNDEFINED> instruction: 0xf85a4648
    57e8:	strls	r4, [r0, -r4]
    57ec:	strmi	pc, [ip], #-2830	; 0xfffff4f2
    57f0:			; <UNDEFINED> instruction: 0xb010f8d4
    57f4:	andlt	pc, r4, sp, asr #17
    57f8:	bl	13c37f0 <myname@@Base+0x11f4278>
    57fc:			; <UNDEFINED> instruction: 0xf04f68a0
    5800:	andcs	r3, r1, #-67108861	; 0xfc000003
    5804:	orrvs	pc, r0, pc, asr #8
    5808:	andls	pc, r0, sp, asr #17
    580c:	stmdals	r7, {r0, ip, pc}
    5810:	ldrbmi	r4, [lr], #-1072	; 0xfffffbd0
    5814:	bl	104380c <myname@@Base+0xe74294>
    5818:	adcmi	r9, fp, #5120	; 0x1400
    581c:	stmdals	r7, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    5820:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5824:			; <UNDEFINED> instruction: 0xf7fe4640
    5828:	strmi	pc, [r3], -r9, lsr #16
    582c:	ldrmi	r4, [ip], -r0, asr #12
    5830:			; <UNDEFINED> instruction: 0xf7fd930d
    5834:	addmi	pc, r4, #13760	; 0x35c0
    5838:	vhadd.u8	d25, d0, d9
    583c:			; <UNDEFINED> instruction: 0xf1088101
    5840:	ldc	3, cr0, [pc, #704]	; 5b08 <__assert_fail@plt+0x3c64>
    5844:			; <UNDEFINED> instruction: 0xf8cd8bc5
    5848:	cdp	0, 0, cr10, cr9, cr0, {1}
    584c:	blmi	ff294294 <myname@@Base+0xff0c4d1c>
    5850:	movwls	r4, #62587	; 0xf47b
    5854:	vmov.32	d9[0], sl
    5858:	blmi	ff2140a0 <myname@@Base+0xff044b28>
    585c:	mcr	4, 0, r4, cr10, cr11, {3}
    5860:	svcls	0x00093a10
    5864:			; <UNDEFINED> instruction: 0x463d4638
    5868:	ldc2	7, cr15, [r4], {253}	; 0xfd
    586c:	ldrtmi	r4, [r8], -r4, lsl #12
    5870:	ldc2	7, cr15, [r4], #1012	; 0x3f4
    5874:	bne	4410e0 <myname@@Base+0x271b68>
    5878:	strcc	r4, [r1, -r2, lsr #12]
    587c:	strbmi	r4, [r0], -r3, lsl #12
    5880:			; <UNDEFINED> instruction: 0xf7ff930a
    5884:			; <UNDEFINED> instruction: 0x4640febd
    5888:	ldc2	0, cr15, [r6], #4
    588c:	stmdacs	r0, {r0, r3, r8, r9, sl, ip, pc}
    5890:	rschi	pc, r8, r0
    5894:	tstcs	r0, #45056	; 0xb000
    5898:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
    589c:	mrcmi	6, 5, r4, cr8, cr9, {0}
    58a0:	andcs	r9, r1, #268435456	; 0x10000000
    58a4:			; <UNDEFINED> instruction: 0x4648447e
    58a8:			; <UNDEFINED> instruction: 0xf7fc9600
    58ac:			; <UNDEFINED> instruction: 0x4621eaf6
    58b0:			; <UNDEFINED> instruction: 0xf0014640
    58b4:			; <UNDEFINED> instruction: 0xf44ffc35
    58b8:	stc	3, cr6, [sp, #512]	; 0x200
    58bc:	ldrmi	r9, [r9], -r3, lsl #20
    58c0:	strls	r2, [r1, -r1, lsl #4]
    58c4:	andls	pc, r0, sp, asr #17
    58c8:	stmdals	r7, {r1, ip, pc}
    58cc:	b	ff9438c4 <myname@@Base+0xff77434c>
    58d0:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    58d4:	svclt	0x0058069c
    58d8:	strle	r9, [r3, #-3851]	; 0xfffff0f5
    58dc:			; <UNDEFINED> instruction: 0xf7fc9807
    58e0:			; <UNDEFINED> instruction: 0x4607e9bc
    58e4:			; <UNDEFINED> instruction: 0xf04f9e0e
    58e8:	ssatmi	r0, #10, r8, lsl #20
    58ec:	andshi	pc, r8, sp, asr #17
    58f0:			; <UNDEFINED> instruction: 0x4648e01a
    58f4:			; <UNDEFINED> instruction: 0xf04f4798
    58f8:	andcs	r3, r1, #-67108861	; 0xfc000003
    58fc:	orrvs	pc, r0, pc, asr #8
    5900:	cfsh32	mvfx9, mvfx7, #0
    5904:			; <UNDEFINED> instruction: 0x46400a90
    5908:	blvc	ffa013f0 <myname@@Base+0xff831e78>
    590c:	blvs	241330 <myname@@Base+0x71db8>
    5910:	blvs	c0f4c <data_fields@@Base+0xa5474>
    5914:	b	ff04390c <myname@@Base+0xfee74394>
    5918:	blx	2ac532 <myname@@Base+0xdcfba>
    591c:	stmdbvs	r3!, {r2, sl, ip, sp}
    5920:	blls	1569a4 <data_fields@@Base+0x13aecc>
    5924:	strhtle	r4, [r9], -r3
    5928:	svccc	0x0001f816
    592c:	bl	ac14c <data_fields@@Base+0x90674>
    5930:			; <UNDEFINED> instruction: 0xf8d30383
    5934:	stfcss	f4, [r0], {12}
    5938:	bls	1fc90c <myname@@Base+0x2d394>
    593c:	blmi	fe34dedc <myname@@Base+0xfe17e964>
    5940:	stmdaeq	r7, {r1, r8, r9, fp, sp, lr, pc}
    5944:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    5948:	blcc	144578 <data_fields@@Base+0x128aa0>
    594c:			; <UNDEFINED> instruction: 0xf8db9304
    5950:	strtmi	r5, [r8], -ip
    5954:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5958:			; <UNDEFINED> instruction: 0x3014f8db
    595c:	bicle	r2, r8, r0, lsl #16
    5960:	ldrmi	r4, [r8, r8, asr #12]
    5964:	vst1.8	{d18-d21}, [pc], r1
    5968:	strls	r6, [r0, #-384]	; 0xfffffe80
    596c:	strbmi	r4, [r0], -r3, lsl #12
    5970:			; <UNDEFINED> instruction: 0xf04f9301
    5974:			; <UNDEFINED> instruction: 0xf7fc33ff
    5978:	bfi	lr, r0, (invalid: 21:13)
    597c:	ldrdhi	lr, [r6], -sp
    5980:			; <UNDEFINED> instruction: 0xf7fc464d
    5984:	vnmls.f16	s28, s18, s4
    5988:			; <UNDEFINED> instruction: 0xf8df9a90
    598c:	strcs	sl, [r1], #-504	; 0xfffffe08
    5990:			; <UNDEFINED> instruction: 0x462144fa
    5994:			; <UNDEFINED> instruction: 0xf7fd4628
    5998:	strtmi	pc, [r1], -r7, lsl #24
    599c:	strtmi	r4, [r8], -r6, lsl #12
    59a0:	stc2	7, cr15, [r8], #-1012	; 0xfffffc0c
    59a4:	ldrdcs	pc, [r0], #136	; 0x88
    59a8:			; <UNDEFINED> instruction: 0x46074631
    59ac:			; <UNDEFINED> instruction: 0xf7fd4648
    59b0:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    59b4:			; <UNDEFINED> instruction: 0xf04fd06e
    59b8:	ldrbmi	r0, [r9], -r0, lsl #22
    59bc:			; <UNDEFINED> instruction: 0xf7fd4628
    59c0:			; <UNDEFINED> instruction: 0xf8d8fbf3
    59c4:	strmi	r2, [r1], -r0, asr #1
    59c8:			; <UNDEFINED> instruction: 0xf7fd4630
    59cc:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    59d0:			; <UNDEFINED> instruction: 0xf10bd046
    59d4:	strmi	r0, [r3, #2817]!	; 0xb01
    59d8:	strbmi	sp, [r0], -pc, ror #3
    59dc:	streq	pc, [r1], #-267	; 0xfffffef5
    59e0:	stc2	0, cr15, [sl], {1}
    59e4:	blls	2b262c <myname@@Base+0xe30b4>
    59e8:	mlascs	r8, r3, r8, pc	; <UNPREDICTABLE>
    59ec:	movweq	pc, #4523	; 0x11ab	; <UNPREDICTABLE>
    59f0:			; <UNDEFINED> instruction: 0xf383fab3
    59f4:	bcs	7f68 <__assert_fail@plt+0x60c4>
    59f8:	movwcs	fp, #3848	; 0xf08
    59fc:	cmnle	r3, r0, lsl #22
    5a00:	mrc	6, 0, r4, cr9, cr2, {1}
    5a04:			; <UNDEFINED> instruction: 0x46401a10
    5a08:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    5a0c:			; <UNDEFINED> instruction: 0x46404631
    5a10:	blx	fe1c1a1e <myname@@Base+0xfdff24a6>
    5a14:	bcc	441280 <myname@@Base+0x271d08>
    5a18:	bne	441288 <myname@@Base+0x271d10>
    5a1c:	andcs	r4, r1, r2, lsl #12
    5a20:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a24:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    5a28:	strbtle	r0, [sl], #-1817	; 0xfffff8e7
    5a2c:	lslsle	r2, r8, #24
    5a30:			; <UNDEFINED> instruction: 0xf0014640
    5a34:	blls	3849c0 <myname@@Base+0x1b5448>
    5a38:	addsmi	r9, r3, #36864	; 0x9000
    5a3c:	svcge	0x0011f47f
    5a40:	blmi	121838c <myname@@Base+0x1048e14>
    5a44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a48:			; <UNDEFINED> instruction: 0xf8dd681a
    5a4c:	subsmi	r3, sl, r4, lsr #9
    5a50:	adcshi	pc, r5, r0, asr #32
    5a54:	sfmmi	f7, 1, [ip, #52]!	; 0x34
    5a58:	blhi	1c0d54 <data_fields@@Base+0x1a527c>
    5a5c:	svchi	0x00f0e8bd
    5a60:	strb	r3, [r3, r1, lsl #8]!
    5a64:	tstcs	r0, #45056	; 0xb000
    5a68:	ldrmi	r9, [r9], -ip, lsl #24
    5a6c:	bls	3ea278 <myname@@Base+0x21ad00>
    5a70:	andls	r4, r0, #32, 12	; 0x2000000
    5a74:			; <UNDEFINED> instruction: 0xf7fc2201
    5a78:	bls	2802c0 <myname@@Base+0xb0d48>
    5a7c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    5a80:	bls	c10bc <data_fields@@Base+0xa55e4>
    5a84:	ldrmi	r9, [r9], -r7, lsl #16
    5a88:	andcs	r9, r1, #268435456	; 0x10000000
    5a8c:			; <UNDEFINED> instruction: 0xf7fc9400
    5a90:	ldr	lr, [sp, -r4, lsl #20]
    5a94:			; <UNDEFINED> instruction: 0xf0014640
    5a98:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    5a9c:	blls	2b9dd0 <myname@@Base+0xea858>
    5aa0:	mlascs	r8, r3, r8, pc	; <UNPREDICTABLE>
    5aa4:	movweq	pc, #4516	; 0x11a4	; <UNPREDICTABLE>
    5aa8:			; <UNDEFINED> instruction: 0xf383fab3
    5aac:	bcs	8020 <__assert_fail@plt+0x617c>
    5ab0:	movwcs	fp, #3848	; 0xf08
    5ab4:	adcsle	r2, lr, r0, lsl #22
    5ab8:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    5abc:	ldrle	r0, [sl, #1818]!	; 0x71a
    5ac0:			; <UNDEFINED> instruction: 0xf7ff980a
    5ac4:			; <UNDEFINED> instruction: 0xe7b6fd71
    5ac8:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    5acc:	strle	r0, [r2, #-1816]	; 0xfffff8e8
    5ad0:			; <UNDEFINED> instruction: 0xf7ff980a
    5ad4:	ldrtmi	pc, [r2], -r9, ror #26	; <UNPREDICTABLE>
    5ad8:	bne	441344 <myname@@Base+0x271dcc>
    5adc:			; <UNDEFINED> instruction: 0xf7ff4640
    5ae0:	ldrtmi	pc, [r1], -pc, lsl #27	; <UNPREDICTABLE>
    5ae4:			; <UNDEFINED> instruction: 0xf0014640
    5ae8:	vmov.32	pc, d9[0]
    5aec:			; <UNDEFINED> instruction: 0x46513a10
    5af0:	andcs	r4, r1, r2, lsl #12
    5af4:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5af8:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    5afc:			; <UNDEFINED> instruction: 0xf57f071b
    5b00:	ldrtmi	sl, [r8], -r8, asr #30
    5b04:	ldc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    5b08:			; <UNDEFINED> instruction: 0x4628e790
    5b0c:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b10:	strbmi	r4, [r0], -r3, lsl #12
    5b14:	movwls	r4, #46747	; 0xb69b
    5b18:	mrc2	7, 5, pc, cr0, cr13, {7}
    5b1c:	strbmi	r4, [r0], -r6, lsl #12
    5b20:	stc2l	7, cr15, [r0], #-1012	; 0xfffffc0c
    5b24:	strmi	r4, [r4], -r6, lsl #5
    5b28:	bge	53d04c <myname@@Base+0x36dad4>
    5b2c:			; <UNDEFINED> instruction: 0x46204691
    5b30:	blx	c43b2e <myname@@Base+0xa745b6>
    5b34:	strmi	r4, [r2], -r9, asr #12
    5b38:			; <UNDEFINED> instruction: 0xf7ff4640
    5b3c:	tstlt	r0, r1, ror #26	; <UNPREDICTABLE>
    5b40:	svclt	0x00384583
    5b44:	strcc	r4, [r1], #-1667	; 0xfffff97d
    5b48:	mvnsle	r4, r6, lsr #5
    5b4c:			; <UNDEFINED> instruction: 0xf8cd465c
    5b50:	ldrb	fp, [sp, #44]!	; 0x2c
    5b54:	andhi	pc, r0, pc, lsr #7
    5b58:	andeq	r0, r0, r0
    5b5c:	addmi	r4, pc, r0
    5b60:			; <UNDEFINED> instruction: 0x000166b2
    5b64:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5b68:	andeq	r6, r1, r6, lsr #13
    5b6c:	andeq	r4, r0, r2, asr #31
    5b70:	andeq	r4, r0, sl, lsl #31
    5b74:	andeq	r0, r0, ip, lsl #4
    5b78:	andeq	r4, r0, r4, lsl pc
    5b7c:	andeq	r4, r0, ip, lsl pc
    5b80:	andeq	r4, r0, ip, lsr #29
    5b84:	andeq	r4, r0, r8, ror #27
    5b88:	muleq	r1, r0, r3
    5b8c:			; <UNDEFINED> instruction: 0xf0034639
    5b90:			; <UNDEFINED> instruction: 0xf898f801
    5b94:	ldreq	r3, [pc], r8, lsr #10
    5b98:			; <UNDEFINED> instruction: 0xf8c8460e
    5b9c:			; <UNDEFINED> instruction: 0xf57f1098
    5ba0:	blls	2f1334 <myname@@Base+0x121dbc>
    5ba4:	movwcc	r4, #5640	; 0x1608
    5ba8:			; <UNDEFINED> instruction: 0xf001930b
    5bac:	strmi	pc, [r4], #-2717	; 0xfffff563
    5bb0:			; <UNDEFINED> instruction: 0xf47f2e00
    5bb4:	strcc	sl, [r2], #-3545	; 0xfffff227
    5bb8:	cfstr32ls	mvfx14, [fp], {214}	; 0xd6
    5bbc:			; <UNDEFINED> instruction: 0xf7fbe5c8
    5bc0:	svclt	0x0000ef76
    5bc4:	svclt	0x00004770
    5bc8:	stclt	7, cr15, [r0, #1020]!	; 0x3fc
    5bcc:	svclt	0x00004770
    5bd0:	svcmi	0x00f0e92d
    5bd4:	stc	6, cr4, [sp, #-12]!
    5bd8:	ldrmi	r8, [ip], -r4, lsl #22
    5bdc:	stmiami	fp!, {r1, r3, r5, r7, r9, fp, lr}
    5be0:			; <UNDEFINED> instruction: 0xf8df447a
    5be4:	adclt	fp, r3, ip, lsr #5
    5be8:	ldrbtmi	r4, [fp], #1144	; 0x478
    5bec:	blmi	fea6a808 <myname@@Base+0xfe89b290>
    5bf0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5bf4:			; <UNDEFINED> instruction: 0xf04f9321
    5bf8:			; <UNDEFINED> instruction: 0xf7fb0300
    5bfc:	stmiami	r6!, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5c00:			; <UNDEFINED> instruction: 0xf7fb4478
    5c04:	stmiami	r5!, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5c08:			; <UNDEFINED> instruction: 0xf7fb4478
    5c0c:	stmibmi	r4!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5c10:	andseq	pc, r8, #4, 2
    5c14:	ldrbtmi	r2, [r9], #-1
    5c18:	stm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c1c:	stmiavs	r2!, {r0, r5, r7, r8, fp, lr}^
    5c20:	ldrbtmi	r2, [r9], #-1
    5c24:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c28:			; <UNDEFINED> instruction: 0xf8d4499f
    5c2c:	andcs	r2, r1, r8, lsr #1
    5c30:			; <UNDEFINED> instruction: 0xf7fc4479
    5c34:			; <UNDEFINED> instruction: 0xf8d4e87e
    5c38:	bcs	dec0 <_IO_stdin_used@@Base+0x4c0c>
    5c3c:	smlabthi	r9, r0, r2, pc	; <UNPREDICTABLE>
    5c40:	mulcs	r1, sl, r9
    5c44:			; <UNDEFINED> instruction: 0xf7fc4479
    5c48:	blls	17fe20 <data_fields@@Base+0x164348>
    5c4c:	ldrdcs	pc, [r4], r3	; <UNPREDICTABLE>
    5c50:	vmlsl.s8	q9, d0, d0
    5c54:	ldmibmi	r6, {r0, r1, r3, r8, pc}
    5c58:	ldrdcs	fp, [r1], -r2
    5c5c:			; <UNDEFINED> instruction: 0xf7fc4479
    5c60:	stcls	8, cr14, [r5], {104}	; 0x68
    5c64:	ldmibmi	r3, {r0, sp}
    5c68:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    5c6c:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c70:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    5c74:	svc	0x0088f7fb
    5c78:	mulcs	r1, r0, r9
    5c7c:			; <UNDEFINED> instruction: 0xf7fc4479
    5c80:			; <UNDEFINED> instruction: 0x4620e858
    5c84:	ldc2l	7, cr15, [sl, #1012]!	; 0x3f4
    5c88:	strtmi	r4, [r0], -r3, lsl #12
    5c8c:	movwls	r4, #38429	; 0x961d
    5c90:	blx	fea43c8e <myname@@Base+0xfe874716>
    5c94:	andls	r4, sl, r5, lsl #5
    5c98:	adcshi	pc, r2, r0, asr #6
    5c9c:			; <UNDEFINED> instruction: 0xf10d4a88
    5ca0:	blmi	fe208168 <myname@@Base+0xfe038bf0>
    5ca4:	ldrbtmi	r4, [sl], #-1666	; 0xfffff97e
    5ca8:	movwls	r4, #29819	; 0x747b
    5cac:	bcs	4414d8 <myname@@Base+0x271f60>
    5cb0:	ldrbtmi	r4, [sl], #-2693	; 0xfffff57b
    5cb4:	bcs	fe4414e0 <myname@@Base+0xfe271f68>
    5cb8:	sbcseq	pc, pc, #4, 2
    5cbc:	bmi	fe0ea4f0 <myname@@Base+0xfdf1af78>
    5cc0:	andls	r4, r6, #2046820352	; 0x7a000000
    5cc4:			; <UNDEFINED> instruction: 0xf7fd4650
    5cc8:	strbmi	pc, [r9], -r5, ror #20	; <UNPREDICTABLE>
    5ccc:	strmi	r4, [r4], -r2, lsl #12
    5cd0:			; <UNDEFINED> instruction: 0xf7ff9805
    5cd4:	blls	2c4f30 <myname@@Base+0xf59b8>
    5cd8:	svclt	0x000c459a
    5cdc:	beq	fe441548 <myname@@Base+0xfe271fd0>
    5ce0:	beq	44154c <myname@@Base+0x271fd4>
    5ce4:	svc	0x0050f7fb
    5ce8:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    5cec:	andcs	r4, r1, r8, ror r9
    5cf0:	movwls	r4, #34330	; 0x861a
    5cf4:			; <UNDEFINED> instruction: 0xf7fc4479
    5cf8:	ldmdbmi	r6!, {r2, r3, r4, fp, sp, lr, pc}^
    5cfc:	andcs	r4, r1, sl, asr #12
    5d00:			; <UNDEFINED> instruction: 0xf7fc4479
    5d04:	blls	17fd64 <data_fields@@Base+0x16428c>
    5d08:			; <UNDEFINED> instruction: 0x5098f8d3
    5d0c:			; <UNDEFINED> instruction: 0xf0002d00
    5d10:	ldc	0, cr8, [pc, #576]	; 5f58 <__assert_fail@plt+0x40b4>
    5d14:	strcs	r8, [r0, #-2907]	; 0xfffff4a5
    5d18:	ldrdhi	pc, [ip], -sp	; <UNPREDICTABLE>
    5d1c:	stccs	0, cr14, [r0], {55}	; 0x37
    5d20:	bmi	1b7d1f0 <myname@@Base+0x19adc78>
    5d24:	cmncs	r6, r8, lsl r3
    5d28:	andvs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    5d2c:	movwvs	pc, #19203	; 0x4b03	; <UNPREDICTABLE>
    5d30:			; <UNDEFINED> instruction: 0x463868df
    5d34:	svc	0x0096f7fb
    5d38:	subsle	r2, r0, r0, lsl #16
    5d3c:	ldrbtmi	r4, [sl], #-2663	; 0xfffff599
    5d40:	cmpcs	r1, #536870912	; 0x20000000
    5d44:	ldrmi	r9, [r9], -r6, lsl #20
    5d48:	andls	r4, r1, #72, 12	; 0x4800000
    5d4c:	andls	r9, r0, #28672	; 0x7000
    5d50:			; <UNDEFINED> instruction: 0xf7fc2201
    5d54:	ldrtmi	lr, [r8], -r2, lsr #17
    5d58:			; <UNDEFINED> instruction: 0xf7fb2166
    5d5c:	tstcs	r8, #132, 30	; 0x210
    5d60:	strvs	pc, [r4], #-2819	; 0xfffff4fd
    5d64:	stmdbvs	r3!, {r1, r2, r5, r7, fp, sp, lr}^
    5d68:			; <UNDEFINED> instruction: 0x4650b318
    5d6c:			; <UNDEFINED> instruction: 0x46324798
    5d70:	cfmadd32	mvax2, mvfx4, mvfx7, mvfx9
    5d74:	mulcs	r1, r0, sl
    5d78:	blvc	ffa01860 <myname@@Base+0xff8322e8>
    5d7c:	blvs	2417a0 <myname@@Base+0x72228>
    5d80:	blvs	413bc <data_fields@@Base+0x258e4>
    5d84:	svc	0x00d4f7fb
    5d88:	cfldr32cs	mvfx3, [r4, #-4]
    5d8c:			; <UNDEFINED> instruction: 0xf818d01c
    5d90:	ldccs	15, cr3, [r3, #-4]
    5d94:	bl	ac5b0 <data_fields@@Base+0x90ad8>
    5d98:			; <UNDEFINED> instruction: 0xf8d30383
    5d9c:	eorle	r4, r1, ip, lsl #2
    5da0:	svclt	0x00182d00
    5da4:	ldcle	12, cr2, [sl]
    5da8:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    5dac:	mcr	7, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5db0:			; <UNDEFINED> instruction: 0x4650e7b7
    5db4:	ldrmi	r3, [r8, r1, lsl #10]
    5db8:			; <UNDEFINED> instruction: 0x46494632
    5dbc:	andcs	r4, r1, r3, lsl #12
    5dc0:	svc	0x00b6f7fb
    5dc4:	mvnle	r2, r4, lsl sp
    5dc8:	andcc	lr, r8, #3620864	; 0x374000
    5dcc:	mulsle	r2, r3, r2
    5dd0:			; <UNDEFINED> instruction: 0xf8dd4844
    5dd4:	ldrbtmi	sl, [r8], #-32	; 0xffffffe0
    5dd8:	mrc	7, 6, APSR_nzcv, cr6, cr11, {7}
    5ddc:	bmi	10bfbac <myname@@Base+0xef0634>
    5de0:			; <UNDEFINED> instruction: 0xe7ad447a
    5de4:			; <UNDEFINED> instruction: 0xf7fb200a
    5de8:	stccs	15, cr14, [r0], {146}	; 0x92
    5dec:	ldmib	sp, {r0, r3, r4, r7, sl, fp, ip, lr, pc}^
    5df0:	addsmi	r3, r3, #8, 4	; 0x80000000
    5df4:	ldmdbmi	sp!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    5df8:	ldrbtmi	r2, [r9], #-1
    5dfc:	svc	0x0098f7fb
    5e00:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    5e04:	mcr	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5e08:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    5e0c:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5e10:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    5e14:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    5e18:	blmi	798700 <myname@@Base+0x5c9188>
    5e1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e20:	blls	85fe90 <myname@@Base+0x690918>
    5e24:	qsuble	r4, sl, r6
    5e28:	ldc	0, cr11, [sp], #140	; 0x8c
    5e2c:	pop	{r2, r8, r9, fp, pc}
    5e30:	qsub8mi	r8, r1, r0
    5e34:			; <UNDEFINED> instruction: 0xf0014618
    5e38:			; <UNDEFINED> instruction: 0x4602f973
    5e3c:			; <UNDEFINED> instruction: 0x4629b118
    5e40:	stc2l	0, cr15, [r8, #-0]
    5e44:	stmdbmi	lr!, {r1, r9, sl, lr}
    5e48:	ldrbtmi	r2, [r9], #-1
    5e4c:	svc	0x0070f7fb
    5e50:	stmdbmi	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    5e54:	andcs	r4, r1, r3, asr r2
    5e58:	ldrbtmi	r2, [r9], #-540	; 0xfffffde4
    5e5c:	svc	0x0068f7fb
    5e60:			; <UNDEFINED> instruction: 0xf8d39b05
    5e64:	bcs	e0fc <_IO_stdin_used@@Base+0x4e48>
    5e68:	mrcge	6, 7, APSR_nzcv, cr5, cr15, {5}
    5e6c:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    5e70:	mcr	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5e74:			; <UNDEFINED> instruction: 0xf7fbe6f5
    5e78:	svclt	0x0000ee1a
    5e7c:	andhi	pc, r0, pc, lsr #7
    5e80:	andeq	r0, r0, r0
    5e84:	addmi	r4, pc, r0
    5e88:	strdeq	r6, [r1], -r4
    5e8c:			; <UNDEFINED> instruction: 0x00004cb8
    5e90:	andeq	r6, r1, sl, ror #3
    5e94:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5e98:	andeq	r4, r0, ip, lsl #23
    5e9c:	muleq	r0, r4, fp
    5ea0:	muleq	r0, r6, fp
    5ea4:	muleq	r0, lr, fp
    5ea8:	andeq	r4, r0, r4, lsr #23
    5eac:	andeq	r4, r0, r8, lsr #23
    5eb0:	andeq	r4, r0, r8, asr #23
    5eb4:	andeq	r4, r0, r2, lsl #24
    5eb8:	andeq	r4, r0, r2, lsl ip
    5ebc:	andeq	r4, r0, r0, lsl ip
    5ec0:	strdeq	r4, [r0], -r6
    5ec4:	andeq	r4, r0, r4, asr ip
    5ec8:	andeq	r4, r0, lr, ror #23
    5ecc:	andeq	r4, r0, ip, lsr #24
    5ed0:			; <UNDEFINED> instruction: 0x00004bb0
    5ed4:			; <UNDEFINED> instruction: 0x00004bbc
    5ed8:	andeq	r0, r0, ip, lsl #4
    5edc:	andeq	r4, r0, r6, asr #20
    5ee0:	andeq	r4, r0, lr, lsr fp
    5ee4:	andeq	r4, r0, lr, lsr #21
    5ee8:	andeq	r4, r0, r0, ror #8
    5eec:	andeq	r4, r0, sl, lsl #22
    5ef0:	andeq	r4, r0, sl, lsl #22
    5ef4:	andeq	r4, r0, r6, lsl #22
    5ef8:	strdeq	r4, [r0], -r6
    5efc:			; <UNDEFINED> instruction: 0x00015fb8
    5f00:	andeq	r4, r0, sl, lsl #21
    5f04:	andeq	r4, r0, sl, lsr #19
    5f08:	ldrdeq	r4, [r0], -r6
    5f0c:	svclt	0x00004770
    5f10:	svcmi	0x00f0e92d
    5f14:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    5f18:	bmi	1fe8b28 <myname@@Base+0x1e195b0>
    5f1c:	ldrbtmi	r4, [sl], #-2943	; 0xfffff481
    5f20:	adclt	r4, r5, pc, ror r8
    5f24:	ldrsblt	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    5f28:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    5f2c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    5f30:			; <UNDEFINED> instruction: 0xf04f9323
    5f34:			; <UNDEFINED> instruction: 0xf7fb0300
    5f38:	ldmdbmi	fp!, {r3, r5, r9, sl, fp, sp, lr, pc}^
    5f3c:	andseq	pc, r8, #-2147483646	; 0x80000002
    5f40:	ldrdcc	pc, [ip], -sl
    5f44:	ldrbtmi	r2, [r9], #-1
    5f48:	mrc	7, 7, APSR_nzcv, cr2, cr11, {7}
    5f4c:			; <UNDEFINED> instruction: 0xf8da4977
    5f50:	andcs	r2, r1, r8, lsr #1
    5f54:			; <UNDEFINED> instruction: 0xf7fb4479
    5f58:			; <UNDEFINED> instruction: 0xf8daeeec
    5f5c:	bcs	e1e4 <_IO_stdin_used@@Base+0x4f30>
    5f60:	sbchi	pc, r2, r0, asr #5
    5f64:	andcs	r4, r1, r2, ror r9
    5f68:			; <UNDEFINED> instruction: 0xf7fb4479
    5f6c:			; <UNDEFINED> instruction: 0xf8daeee2
    5f70:	bcs	e208 <_IO_stdin_used@@Base+0x4f54>
    5f74:	sbchi	pc, r4, r0, asr #5
    5f78:	sbcslt	r4, r2, #1802240	; 0x1b8000
    5f7c:	ldrbtmi	r2, [r9], #-1
    5f80:	mrc	7, 6, APSR_nzcv, cr6, cr11, {7}
    5f84:	andcs	r4, r1, ip, ror #18
    5f88:	ldrdcs	pc, [r0], -sl
    5f8c:			; <UNDEFINED> instruction: 0xf7fb4479
    5f90:			; <UNDEFINED> instruction: 0x4650eed0
    5f94:	ldc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
    5f98:	ldrbmi	r4, [r0], -r3, lsl #12
    5f9c:	movwls	r4, #50716	; 0xc61c
    5fa0:	blx	843f9c <myname@@Base+0x674a24>
    5fa4:	andls	r4, fp, r4, lsl #5
    5fa8:	addhi	pc, sp, r0, asr #6
    5fac:	bicseq	pc, pc, #-2147483646	; 0x80000002
    5fb0:			; <UNDEFINED> instruction: 0xf10a930d
    5fb4:	movwls	r0, #29683	; 0x73f3
    5fb8:			; <UNDEFINED> instruction: 0xf10d4b60
    5fbc:			; <UNDEFINED> instruction: 0xf8cd0938
    5fc0:	ldrbtmi	sl, [fp], #-24	; 0xffffffe8
    5fc4:	bcc	4417ec <myname@@Base+0x272274>
    5fc8:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    5fcc:	blmi	176abf4 <myname@@Base+0x159b67c>
    5fd0:	movwls	r4, #38011	; 0x947b
    5fd4:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    5fd8:	blls	2eac08 <myname@@Base+0x11b690>
    5fdc:			; <UNDEFINED> instruction: 0x469a4618
    5fe0:	movwls	r3, #45825	; 0xb301
    5fe4:			; <UNDEFINED> instruction: 0xf7fd461c
    5fe8:			; <UNDEFINED> instruction: 0x4649f8d5
    5fec:	stmdals	r6, {r1, r9, sl, lr}
    5ff0:	blx	1c3ff6 <data_fields@@Base+0x1a851e>
    5ff4:	bne	44185c <myname@@Base+0x2722e4>
    5ff8:	strbmi	r4, [fp], -r2, lsr #12
    5ffc:	stcls	0, cr2, [sp, #-4]
    6000:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    6004:			; <UNDEFINED> instruction: 0x4650e014
    6008:	ldc	7, cr4, [pc, #608]	; 6270 <__assert_fail@plt+0x43cc>
    600c:	ldrtmi	r5, [r2], -r1, asr #22
    6010:	strls	r4, [r2], -r9, asr #12
    6014:	beq	fe441838 <myname@@Base+0xfe2722c0>
    6018:	cdp	0, 11, cr2, cr8, cr1, {0}
    601c:			; <UNDEFINED> instruction: 0xee877be7
    6020:	vstr	d6, [sp, #20]
    6024:			; <UNDEFINED> instruction: 0xf7fb6b00
    6028:	blls	201a40 <myname@@Base+0x324c8>
    602c:	umaalle	r4, r2, sp, r2
    6030:	svccc	0x0001f815
    6034:	bl	ac854 <data_fields@@Base+0x90d7c>
    6038:			; <UNDEFINED> instruction: 0xf8d30383
    603c:	stfcss	f4, [r0], {12}
    6040:	svcmi	0x0042ddf3
    6044:	ldceq	0, cr15, [r8], {79}	; 0x4f
    6048:	andcs	r2, r1, #1140850689	; 0x44000001
    604c:			; <UNDEFINED> instruction: 0x46484619
    6050:	andvs	pc, r7, fp, asr r8	; <UNPREDICTABLE>
    6054:	cfmadd32ls	mvax0, mvfx9, mvfx8, mvfx5
    6058:	cfmadd32ls	mvax0, mvfx9, mvfx9, mvfx3
    605c:	cfmadd32ls	mvax0, mvfx9, mvfx5, mvfx1
    6060:	strvs	pc, [r4], -ip, lsl #22
    6064:	mcrls	6, 0, r4, cr10, cr7, {1}
    6068:	ldrdhi	pc, [ip], -r7
    606c:			; <UNDEFINED> instruction: 0xf8cd9600
    6070:			; <UNDEFINED> instruction: 0xf7fb8008
    6074:	ldmvs	lr!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    6078:			; <UNDEFINED> instruction: 0x46304935
    607c:			; <UNDEFINED> instruction: 0xf7fb4479
    6080:	stmdblt	r8, {r3, r5, r6, sl, fp, sp, lr, pc}
    6084:	ldrbtmi	r4, [lr], #-3635	; 0xfffff1cd
    6088:	cmncs	r6, r0, asr #12
    608c:	stcl	7, cr15, [sl, #1004]!	; 0x3ec
    6090:	tstcs	r8, #20480	; 0x5000
    6094:	strcs	pc, [r4], #-2819	; 0xfffff4fd
    6098:	stmdacs	r0, {r0, r1, r5, r6, r8, fp, sp, lr}
    609c:			; <UNDEFINED> instruction: 0x4650d1b3
    60a0:			; <UNDEFINED> instruction: 0x46324798
    60a4:	strls	r4, [r0], -r9, asr #12
    60a8:	andcs	r4, r1, r3, lsl #12
    60ac:	mcr	7, 2, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    60b0:	addsmi	r9, sp, #7168	; 0x1c00
    60b4:	stmdami	r8!, {r2, r3, r4, r5, r7, r8, ip, lr, pc}
    60b8:			; <UNDEFINED> instruction: 0xf7fb4478
    60bc:	ldmib	sp, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    60c0:	addsmi	r3, r3, #-1342177280	; 0xb0000000
    60c4:	stmdami	r5!, {r0, r3, r7, r8, ip, lr, pc}
    60c8:			; <UNDEFINED> instruction: 0xf7fb4478
    60cc:	bmi	94164c <myname@@Base+0x7720d4>
    60d0:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    60d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    60d8:	subsmi	r9, sl, r3, lsr #22
    60dc:	eorlt	sp, r5, r6, lsl r1
    60e0:	blhi	c13dc <data_fields@@Base+0xa5904>
    60e4:	svchi	0x00f0e8bd
    60e8:	subsmi	r4, r3, #491520	; 0x78000
    60ec:	andscs	r2, ip, #1
    60f0:			; <UNDEFINED> instruction: 0xf7fb4479
    60f4:			; <UNDEFINED> instruction: 0xf8daee1e
    60f8:	bcs	e390 <_IO_stdin_used@@Base+0x50dc>
    60fc:	svcge	0x003cf6bf
    6100:	andcs	r4, r1, r9, lsl r9
    6104:			; <UNDEFINED> instruction: 0xf7fb4479
    6108:			; <UNDEFINED> instruction: 0xe73bee14
    610c:	stcl	7, cr15, [lr], {251}	; 0xfb
    6110:	andeq	r0, r0, r0
    6114:	addmi	r4, pc, r0
    6118:			; <UNDEFINED> instruction: 0x00015eb6
    611c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6120:	strdeq	r4, [r0], -r2
    6124:	andeq	r5, r1, r8, lsr #29
    6128:	andeq	r4, r0, lr, ror #19
    612c:	strdeq	r4, [r0], -r8
    6130:	strdeq	r4, [r0], -r0
    6134:	strdeq	r4, [r0], -lr
    6138:	andeq	r4, r0, r4, lsr #20
    613c:	andeq	r4, r0, r6, lsl #20
    6140:	andeq	r4, r0, lr, lsl sl
    6144:	andeq	r4, r0, r0, lsr #20
    6148:	andeq	r4, r0, sl, lsr #20
    614c:	andeq	r0, r0, ip, lsl #4
    6150:	andeq	r3, r0, r0, ror lr
    6154:	andeq	r4, r0, lr, lsl #17
    6158:	andeq	r4, r0, r0, asr r9
    615c:	strdeq	r4, [r0], -r8
    6160:	andeq	r5, r1, r2, lsl #26
    6164:	andeq	r4, r0, r4, ror r8
    6168:	muleq	r0, r0, r8
    616c:	svclt	0x00004770
    6170:	svcmi	0x00f0e92d
    6174:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    6178:	strmi	r8, [ip], -r4, lsl #22
    617c:	blmi	1f58b74 <myname@@Base+0x1d895fc>
    6180:			; <UNDEFINED> instruction: 0xf8df447a
    6184:	strdlt	r8, [r7], r4	; <UNPREDICTABLE>
    6188:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    618c:			; <UNDEFINED> instruction: 0x9325681b
    6190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6194:	blx	1cc4192 <myname@@Base+0x1af4c1a>
    6198:	strtmi	r4, [r8], -r3, lsl #12
    619c:	movwls	r4, #58910	; 0xe61e
    61a0:			; <UNDEFINED> instruction: 0xf920f7fd
    61a4:	vhsub.u8	d20, d16, d6
    61a8:			; <UNDEFINED> instruction: 0x17e3809f
    61ac:	stmib	sp, {r1, r5, r9, sl, lr}^
    61b0:	blge	40ede8 <myname@@Base+0x23f870>
    61b4:			; <UNDEFINED> instruction: 0xf105930a
    61b8:	movwls	r0, #46047	; 0xb3df
    61bc:	ldrbteq	pc, [r3], r5, lsl #2	; <UNPREDICTABLE>
    61c0:	strmi	r4, [r7], -lr, ror #22
    61c4:			; <UNDEFINED> instruction: 0xa1b8f8df
    61c8:	movwls	r4, #62587	; 0xf47b
    61cc:	ldrbtmi	r4, [sl], #2925	; 0xb6d
    61d0:	mcr	4, 0, r4, cr9, cr11, {3}
    61d4:			; <UNDEFINED> instruction: 0x46383a10
    61d8:			; <UNDEFINED> instruction: 0xffdcf7fc
    61dc:	strmi	r9, [r2], -sl, lsl #18
    61e0:	strtmi	r4, [r8], -r4, lsl #12
    61e4:	blx	3441e8 <myname@@Base+0x174c70>
    61e8:			; <UNDEFINED> instruction: 0xf7fd4628
    61ec:	adcsmi	pc, r8, #16449536	; 0xfb0000
    61f0:	addhi	pc, r7, r0
    61f4:			; <UNDEFINED> instruction: 0x9098f8d5
    61f8:	movwls	r1, #40059	; 0x9c7b
    61fc:	svceq	0x0000f1b9
    6200:			; <UNDEFINED> instruction: 0x4621d15d
    6204:			; <UNDEFINED> instruction: 0xf0004628
    6208:	strbmi	pc, [r9], -fp, lsl #31	; <UNPREDICTABLE>
    620c:	blx	fe0c2216 <myname@@Base+0xfdef2c9e>
    6210:	blmi	17605c0 <myname@@Base+0x1591048>
    6214:	ldmib	sp, {r1, r3, sl, fp, ip, pc}^
    6218:	ldrbtmi	fp, [fp], #-3084	; 0xfffff3f4
    621c:	andcc	lr, r2, #3358720	; 0x334000
    6220:	strls	r4, [r5], #-2650	; 0xfffff5a6
    6224:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6228:	strmi	fp, [r1], -r0, lsl #24
    622c:	tstls	r6, r1
    6230:	tstls	r4, r9, lsr r8
    6234:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
    6238:	ldcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    623c:	ldrsbls	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    6240:	blhi	12818c4 <myname@@Base+0x10b234c>
    6244:	ldrbtmi	r9, [r9], #3083	; 0xc0b
    6248:	ldrtmi	lr, [r8], -pc
    624c:			; <UNDEFINED> instruction: 0x46494798
    6250:	beq	fe441a74 <myname@@Base+0xfe2724fc>
    6254:	cdp	0, 11, cr2, cr8, cr1, {0}
    6258:			; <UNDEFINED> instruction: 0xee877be7
    625c:	mrrc	11, 0, r7, r3, cr8
    6260:			; <UNDEFINED> instruction: 0xf7fb2b17
    6264:	adcmi	lr, r6, #6528	; 0x1980
    6268:			; <UNDEFINED> instruction: 0xf814d020
    626c:	bl	155e78 <data_fields@@Base+0x13a3a0>
    6270:			; <UNDEFINED> instruction: 0xf8d30383
    6274:	blcs	126ac <_IO_stdin_used@@Base+0x93f8>
    6278:	bmi	11fd254 <myname@@Base+0x102dcdc>
    627c:	bleq	6423c0 <myname@@Base+0x472e48>
    6280:			; <UNDEFINED> instruction: 0xf8582166
    6284:	blx	2ce296 <myname@@Base+0xfed1e>
    6288:			; <UNDEFINED> instruction: 0xf8db2b03
    628c:			; <UNDEFINED> instruction: 0xf7fb000c
    6290:			; <UNDEFINED> instruction: 0xf8dbecea
    6294:	stmdacs	r0, {r2, r4, ip, sp}
    6298:			; <UNDEFINED> instruction: 0x4638d1d7
    629c:			; <UNDEFINED> instruction: 0x46514798
    62a0:	andcs	r4, r1, r2, lsl #12
    62a4:	stcl	7, cr15, [r4, #-1004]	; 0xfffffc14
    62a8:	bicsle	r4, lr, r6, lsr #5
    62ac:			; <UNDEFINED> instruction: 0xf7fb200a
    62b0:	blls	3c1770 <myname@@Base+0x1f21f8>
    62b4:	addsmi	r9, r3, #36864	; 0x9000
    62b8:	svcls	0x0009d016
    62bc:	stmiavs	sl!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    62c0:	stmdbls	sl, {r0, sp}
    62c4:	ldmib	sp, {r0, r2, r4, r5, r8, r9, fp, lr}^
    62c8:	ldrbtmi	fp, [fp], #-3084	; 0xfffff3f4
    62cc:	stmib	sp, {r0, r2, r8, ip, pc}^
    62d0:	ldmdane	r9!, {r1, r9, ip, sp}
    62d4:	tstls	r4, r2, lsr sl
    62d8:	ldrbtmi	r4, [sl], #-2354	; 0xfffff6ce
    62dc:			; <UNDEFINED> instruction: 0xbc00e9cd
    62e0:			; <UNDEFINED> instruction: 0xf7fb4479
    62e4:	str	lr, [r9, r6, lsr #26]!
    62e8:	blmi	898bac <myname@@Base+0x6c9634>
    62ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    62f0:	blls	960360 <myname@@Base+0x790de8>
    62f4:	teqle	r3, sl, asr r0
    62f8:	ldc	0, cr11, [sp], #156	; 0x9c
    62fc:	pop	{r2, r8, r9, fp, pc}
    6300:	stmdbls	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    6304:			; <UNDEFINED> instruction: 0xf7fb2001
    6308:			; <UNDEFINED> instruction: 0xf8d5ed14
    630c:	movwlt	r3, #45208	; 0xb098
    6310:	bmi	441b38 <myname@@Base+0x2725c0>
    6314:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    6318:	bmi	441b84 <myname@@Base+0x27260c>
    631c:	ldmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6320:	svccc	0x0001f81b
    6324:	orreq	lr, r3, #5120	; 0x1400
    6328:	ldrdcs	pc, [ip, -r3]
    632c:	blle	250b34 <myname@@Base+0x815bc>
    6330:			; <UNDEFINED> instruction: 0x46214b19
    6334:			; <UNDEFINED> instruction: 0xf8582001
    6338:	blx	25234e <myname@@Base+0x82dd6>
    633c:	ldmvs	sl, {r1, r8, r9, ip, sp}
    6340:	ldcl	7, cr15, [r6], #1004	; 0x3ec
    6344:	strhle	r4, [fp, #83]!	; 0x53
    6348:	cdp	0, 1, cr2, cr8, cr10, {0}
    634c:			; <UNDEFINED> instruction: 0xf7fb4a10
    6350:			; <UNDEFINED> instruction: 0xe74fecde
    6354:	andcs	r4, r1, r5, lsl r9
    6358:			; <UNDEFINED> instruction: 0xf7fb4479
    635c:	ldrb	lr, [r7, sl, ror #25]
    6360:	bl	fe944354 <myname@@Base+0xfe774ddc>
    6364:	andhi	pc, r0, pc, lsr #7
    6368:	andeq	r0, r0, r0
    636c:	addmi	r4, pc, r0
    6370:	andeq	r5, r1, r4, asr ip
    6374:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6378:	andeq	r5, r1, sl, asr #24
    637c:	andeq	r4, r0, ip, asr #16
    6380:			; <UNDEFINED> instruction: 0x000048be
    6384:	andeq	r4, r0, r8, ror r8
    6388:	andeq	r4, r0, lr, asr #16
    638c:	andeq	r3, r0, r0, asr #18
    6390:	andeq	r4, r0, r6, lsl r8
    6394:	andeq	r4, r0, lr, lsr r8
    6398:	andeq	r0, r0, ip, lsl #4
    639c:	muleq	r0, lr, r7
    63a0:	andeq	r3, r0, sl, lsl #17
    63a4:	andeq	r4, r0, ip, lsl #15
    63a8:	andeq	r5, r1, r8, ror #21
    63ac:	andeq	r4, r0, r8, ror #13
    63b0:	svcmi	0x00f0e92d
    63b4:	stfs	f2, [sp, #-0]
    63b8:	strmi	r8, [ip], -r4, lsl #22
    63bc:			; <UNDEFINED> instruction: 0x46804ef1
    63c0:			; <UNDEFINED> instruction: 0x46274af1
    63c4:	sbcslt	r4, pc, lr, ror r4	; <UNPREDICTABLE>
    63c8:	vldrge	d10, [r5, #-108]	; 0xffffff94
    63cc:			; <UNDEFINED> instruction: 0xf10d9311
    63d0:	strdls	r0, [r3, -r0]
    63d4:	bvc	fee43810 <myname@@Base+0xfec74298>
    63d8:			; <UNDEFINED> instruction: 0xf10d58b2
    63dc:			; <UNDEFINED> instruction: 0x46280b74
    63e0:	ldmdavs	r2, {r1, r2, r5, r9, sl, lr}
    63e4:			; <UNDEFINED> instruction: 0xf04f925d
    63e8:	andsvs	r0, r9, r0, lsl #4
    63ec:	tstls	ip, r0, lsl r1
    63f0:	bl	fe9443e4 <myname@@Base+0xfe774e6c>
    63f4:	orrvs	pc, r3, #80740352	; 0x4d00000
    63f8:	subcs	pc, r0, #68, 4	; 0x40000004
    63fc:	tstcc	fp, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
    6400:	andeq	pc, pc, #192, 4
    6404:	vcgt.s8	d25, d5, d9
    6408:	andls	r5, r6, #1476395009	; 0x58000001
    640c:	cmppl	r5, #1342177292	; 0x5000000c	; <UNPREDICTABLE>
    6410:	strls	sl, [sl], #-2588	; 0xfffff5e4
    6414:	tstls	r3, #536870913	; 0x20000001
    6418:	beq	81a80 <data_fields@@Base+0x65fa8>
    641c:	mrc2	7, 4, pc, cr10, cr12, {7}
    6420:	blls	4acc4c <myname@@Base+0x2dd6d4>
    6424:	smlabbcs	r0, r2, fp, pc	; <UNPREDICTABLE>
    6428:	bl	ff08c338 <myname@@Base+0xfeebcdc0>
    642c:	stmdbls	r6, {r0, r5, r7, r9, lr}
    6430:	blx	6ac42 <data_fields@@Base+0x4f16a>
    6434:	andls	r0, r4, #536870913	; 0x20000001
    6438:	svcvs	0x0004f843
    643c:			; <UNDEFINED> instruction: 0xd1fb4599
    6440:			; <UNDEFINED> instruction: 0xf843464b
    6444:	ldrmi	r6, [sl, #3844]	; 0xf04
    6448:			; <UNDEFINED> instruction: 0xf898d1fb
    644c:			; <UNDEFINED> instruction: 0xf0133528
    6450:	svclt	0x001f0440
    6454:	ldrdcs	pc, [r0], -fp
    6458:			; <UNDEFINED> instruction: 0x43222401
    645c:	andcs	pc, r0, fp, asr #17
    6460:	tsteq	r0, #19	; <UNPREDICTABLE>
    6464:	orrshi	pc, sl, r0, asr #32
    6468:	movwcc	lr, #47565	; 0xb9cd
    646c:			; <UNDEFINED> instruction: 0xf9b0f7fd
    6470:	blhi	ff081af4 <myname@@Base+0xfeeb257c>
    6474:			; <UNDEFINED> instruction: 0xf7fb9007
    6478:	bls	201118 <myname@@Base+0x31ba0>
    647c:			; <UNDEFINED> instruction: 0xf8cd2101
    6480:	subsmi	sl, r3, #56	; 0x38
    6484:	andseq	pc, pc, #2
    6488:	tsteq	pc, #3	; <UNPREDICTABLE>
    648c:	ldrdge	pc, [r4], #-141	; 0xffffff73
    6490:	subsmi	fp, sl, #88, 30	; 0x160
    6494:	eorsls	pc, ip, sp, asr #17
    6498:	bls	1d66e4 <myname@@Base+0x716c>
    649c:	addsmi	r9, r4, #1073741827	; 0x40000003
    64a0:	mrrcne	15, 13, fp, r4, cr8
    64a4:	vmov	s18, r9
    64a8:	bcs	18cf0 <_IO_stdin_used@@Base+0xfa3c>
    64ac:	streq	lr, [r2, -r7, asr #20]
    64b0:	eorcc	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    64b4:	movweq	lr, #6723	; 0x1a43
    64b8:			; <UNDEFINED> instruction: 0xf84b49b4
    64bc:	vhadd.s8	d19, d8, d16
    64c0:	ldrbtmi	r6, [r9], #-928	; 0xfffffc60
    64c4:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    64c8:	svclt	0x00089108
    64cc:	movwls	r2, #21248	; 0x5300
    64d0:	stflsd	f3, [r5], {207}	; 0xcf
    64d4:	stfeqp	f7, [r4], #-52	; 0xffffffcc
    64d8:	beq	441d44 <myname@@Base+0x2727cc>
    64dc:	movwcs	sl, #2621	; 0xa3d
    64e0:			; <UNDEFINED> instruction: 0xf8cd4659
    64e4:	ldrls	ip, [r9], -r0
    64e8:			; <UNDEFINED> instruction: 0xf7fb941a
    64ec:	stmdacs	r0, {r6, r7, r9, fp, sp, lr, pc}
    64f0:			; <UNDEFINED> instruction: 0xf7fbda6e
    64f4:	stmdavs	r1, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    64f8:	rscle	r2, r9, r4, lsl #18
    64fc:	andcs	r4, r1, r4, lsr #21
    6500:			; <UNDEFINED> instruction: 0xf7fb447a
    6504:			; <UNDEFINED> instruction: 0xf898eb2a
    6508:	ldrbeq	r3, [r8], -r8, lsr #10
    650c:	rscshi	pc, r7, r0, lsl #2
    6510:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    6514:	strbmi	r2, [r8], -r0, lsl #2
    6518:	bl	44450c <myname@@Base+0x274f94>
    651c:	ldrdgt	pc, [r0], -r5
    6520:			; <UNDEFINED> instruction: 0xf8d99b02
    6524:	bl	ce52c <data_fields@@Base+0xb2a54>
    6528:	addmi	r0, sl, #12, 2
    652c:	adcshi	pc, r5, r0, lsl #6
    6530:	ldrdne	pc, [r4], -r9
    6534:	adchi	pc, fp, r0
    6538:	blcs	2d14c <data_fields@@Base+0x11674>
    653c:	sbchi	pc, r2, r0, asr #32
    6540:	bl	fe8a06f4 <myname@@Base+0xfe6d117c>
    6544:	ldmdage	r9, {r2, r3, r9}
    6548:	blls	10d074 <data_fields@@Base+0xf159c>
    654c:			; <UNDEFINED> instruction: 0xf501bf42
    6550:			; <UNDEFINED> instruction: 0xf1022174
    6554:			; <UNDEFINED> instruction: 0xf50132ff
    6558:	bne	16629a0 <myname@@Base+0x1493428>
    655c:	stmdbcs	r0, {r1, r8, r9, fp, ip, pc}
    6560:	bl	fe8de66c <myname@@Base+0xfe70f0f4>
    6564:			; <UNDEFINED> instruction: 0xf8980202
    6568:	svclt	0x00bd3528
    656c:	cmncs	r4, r1, lsl #10	; <UNPREDICTABLE>
    6570:	rscscc	pc, pc, #-2147483648	; 0x80000000
    6574:	tstvc	r0, r1, lsl #10	; <UNPREDICTABLE>
    6578:	svclt	0x00b86002
    657c:	smlabtcs	r0, r0, r9, lr
    6580:	ldrle	r0, [fp, #-1753]	; 0xfffff927
    6584:	vldr	d9, [r3, #32]
    6588:	stmdavs	r3, {r8, r9, fp, ip, sp, lr}
    658c:	blvs	ff202188 <myname@@Base+0xff032c10>
    6590:	bne	fe441df0 <myname@@Base+0xfe272878>
    6594:	vhsub.u8	d20, d16, d11
    6598:	mcr	0, 1, r8, cr7, cr6, {5}
    659c:	blls	2651c4 <myname@@Base+0x95c4c>
    65a0:	cdp	12, 15, cr9, cr13, cr6, {0}
    65a4:	vnmla.f64	d7, d23, d7
    65a8:	blx	fe0d0ff2 <myname@@Base+0xfdf01a7a>
    65ac:	ldrbne	r3, [r3, r2, lsl #24]
    65b0:			; <UNDEFINED> instruction: 0x43acebc3
    65b4:	tstcs	r3, #4, 22	; 0x1000	; <UNPREDICTABLE>
    65b8:	movwne	lr, #2496	; 0x9c0
    65bc:	andls	r2, r0, r0, lsl #6
    65c0:	mrc	6, 0, r4, cr9, cr10, {0}
    65c4:			; <UNDEFINED> instruction: 0x46590a10
    65c8:	b	14445bc <myname@@Base+0x1275044>
    65cc:	blle	fe4105d4 <myname@@Base+0xfe24105c>
    65d0:	ldmib	sp, {r0, r1, r2, fp, ip, pc}^
    65d4:			; <UNDEFINED> instruction: 0xf7fba90e
    65d8:	blls	380fb8 <myname@@Base+0x1b1a40>
    65dc:	eorvc	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    65e0:			; <UNDEFINED> instruction: 0xf040401f
    65e4:			; <UNDEFINED> instruction: 0xf8988115
    65e8:			; <UNDEFINED> instruction: 0xf0133528
    65ec:	eorsle	r0, r3, r0, lsl r3
    65f0:	bvc	81c58 <data_fields@@Base+0x66180>
    65f4:	ldrbtmi	r4, [sl], #-2663	; 0xfffff599
    65f8:	bvc	ff2020dc <myname@@Base+0xff032b64>
    65fc:	blvc	41c0c <data_fields@@Base+0x26134>
    6600:	orrlt	r9, sl, ip, lsl #20
    6604:	strcs	r4, [r1], #-1552	; 0xfffff9f0
    6608:	b	17445fc <myname@@Base+0x1575084>
    660c:			; <UNDEFINED> instruction: 0xf0039b0c
    6610:	blx	107294 <data_fields@@Base+0xeb7bc>
    6614:			; <UNDEFINED> instruction: 0xf85bf303
    6618:	andsmi	r2, r3, #32
    661c:	rscshi	pc, sp, r0, asr #32
    6620:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    6624:	tsteq	r0, #3	; <UNPREDICTABLE>
    6628:	blcs	2ce5c <data_fields@@Base+0x11384>
    662c:	bcs	36294 <data_fields@@Base+0x1a7bc>
    6630:			; <UNDEFINED> instruction: 0x4610d012
    6634:			; <UNDEFINED> instruction: 0xf7fb2401
    6638:	blls	300f58 <myname@@Base+0x1319e0>
    663c:			; <UNDEFINED> instruction: 0xf003425a
    6640:			; <UNDEFINED> instruction: 0xf002031f
    6644:	svclt	0x0058021f
    6648:	blx	116f9c <data_fields@@Base+0xfb4c4>
    664c:			; <UNDEFINED> instruction: 0xf85bf303
    6650:	andmi	r1, fp, #32
    6654:	rschi	pc, r9, r0, asr #32
    6658:	ldrdcc	pc, [r0], -fp
    665c:	streq	pc, [r1], #-19	; 0xffffffed
    6660:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {1}
    6664:			; <UNDEFINED> instruction: 0xf7fe4640
    6668:	stmdacc	r1, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    666c:	vadd.i8	d2, d0, d11
    6670:	ldm	pc, {r2, r4, r8, pc}^	; <UNPREDICTABLE>
    6674:	rsbeq	pc, r9, r0, lsl r0	; <UNPREDICTABLE>
    6678:	ldrdeq	r0, [r4], #15	; <UNPREDICTABLE>
    667c:	ldrshteq	r0, [r8], #3
    6680:	ldrshteq	r0, [pc], #11
    6684:	tsteq	r4, lr, lsl #2
    6688:			; <UNDEFINED> instruction: 0x01220133
    668c:	stmdavs	r8!, {r0, r3, r5, r8}^
    6690:	ldrmi	r9, [r8], #-2820	; 0xfffff4fc
    6694:			; <UNDEFINED> instruction: 0xf73f4288
    6698:	ldm	r9, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    669c:	blls	c66b0 <data_fields@@Base+0xaabd8>
    66a0:	andeq	lr, r3, r5, lsl #17
    66a4:			; <UNDEFINED> instruction: 0xf8d8b973
    66a8:	blls	28a6b0 <myname@@Base+0xbb138>
    66ac:	sfmle	f4, 2, [r1], {153}	; 0x99
    66b0:	strne	pc, [r8, #-2200]!	; 0xfffff768
    66b4:	cmpeq	r1, r1	; <UNPREDICTABLE>
    66b8:	eorsle	r2, fp, r0, asr #18
    66bc:	muleq	r3, r9, r8
    66c0:	andeq	lr, r3, sl, lsl #17
    66c4:	bvc	bc1e48 <myname@@Base+0x9f28d0>
    66c8:	ldrdcc	lr, [r0], -sl
    66cc:	ldc	12, cr9, [r8, #24]
    66d0:	bne	ff4e4ee0 <myname@@Base+0xff315968>
    66d4:	blx	10cefe <data_fields@@Base+0xf1426>
    66d8:	cdp	3, 2, cr0, cr7, cr3, {0}
    66dc:	vmul.f32	s14, s14, s15
    66e0:	vmla.f32	s14, s14, s15
    66e4:			; <UNDEFINED> instruction: 0xeef83a90
    66e8:	vcmpe.f32	s14, s15
    66ec:	vsqrt.f32	s15, s15
    66f0:	strtle	pc, [r9], #-2576	; 0xfffff5f0
    66f4:			; <UNDEFINED> instruction: 0xf8d52301
    66f8:	movwls	ip, #12288	; 0x3000
    66fc:	strbmi	lr, [r0], -r0, lsr #14
    6700:	mcr2	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    6704:			; <UNDEFINED> instruction: 0xf47fe704
    6708:	mcr	15, 1, sl, cr7, cr9, {2}
    670c:	blls	265334 <myname@@Base+0x95dbc>
    6710:	stmdavs	r2, {r1, r2, sl, fp, ip, pc}^
    6714:	blvc	ff202310 <myname@@Base+0xff032d98>
    6718:	bgt	fe441f7c <myname@@Base+0xfe272a04>
    671c:	vmlacc.f64	d15, d28, d3
    6720:	mvnvc	lr, #323584	; 0x4f000
    6724:			; <UNDEFINED> instruction: 0x43aeebc3
    6728:	tstgt	r3, #4, 22	; 0x1000	; <UNPREDICTABLE>
    672c:			; <UNDEFINED> instruction: 0xf77f429a
    6730:	strb	sl, [r1, -r5, asr #30]
    6734:			; <UNDEFINED> instruction: 0xf7fd4640
    6738:	ldmiblt	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    673c:	ldrdcs	lr, [r0, -r9]
    6740:	ldrdgt	pc, [r0], -r5
    6744:	ldrbt	r9, [fp], r3
    6748:	blmi	3d8f9c <myname@@Base+0x209a24>
    674c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6750:	blls	17607c0 <myname@@Base+0x1591248>
    6754:			; <UNDEFINED> instruction: 0xf040405a
    6758:	ldrsblt	r8, [pc], #-11	; <UNPREDICTABLE>
    675c:	blhi	141a58 <data_fields@@Base+0x125f80>
    6760:	svchi	0x00f0e8bd
    6764:	ldmib	r9, {r1, r3, r8, r9, fp, ip, pc}^
    6768:	movwcc	r2, #4352	; 0x1100
    676c:	ldrdgt	pc, [r0], -r5
    6770:	strbt	r9, [r5], sl, lsl #6
    6774:	andhi	pc, r0, pc, lsr #7
    6778:	andeq	r0, r0, r0
    677c:	smlawbmi	lr, r0, r4, r8
    6780:	ldrbtmi	r0, [sl], #-0
    6784:	andeq	r5, r1, r0, lsl sl
    6788:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    678c:	andseq	r8, ip, r2, lsr pc
    6790:	muleq	r0, r0, r5
    6794:			; <UNDEFINED> instruction: 0x001c8dfe
    6798:	andeq	r5, r1, r8, lsl #13
    679c:	blx	ff54479e <myname@@Base+0xff375226>
    67a0:	movwls	r1, #52739	; 0xce03
    67a4:			; <UNDEFINED> instruction: 0xf7fbdb12
    67a8:	bls	340de8 <myname@@Base+0x171870>
    67ac:			; <UNDEFINED> instruction: 0xf0022101
    67b0:	blx	47434 <data_fields@@Base+0x2b95c>
    67b4:			; <UNDEFINED> instruction: 0xf85bf303
    67b8:	tstmi	r3, #32
    67bc:	eorcc	pc, r0, fp, asr #16
    67c0:	addsmi	r9, ip, #12, 22	; 0x3000
    67c4:	ldmdane	ip, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    67c8:	strmi	sp, [ip], -r2, lsl #26
    67cc:	movwls	r2, #49920	; 0xc300
    67d0:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    67d4:	tsteq	r0, #19	; <UNPREDICTABLE>
    67d8:	addshi	pc, r8, r0
    67dc:	blx	10c47de <myname@@Base+0xef5266>
    67e0:			; <UNDEFINED> instruction: 0xf7fb900b
    67e4:	blls	300dac <myname@@Base+0x131834>
    67e8:			; <UNDEFINED> instruction: 0xf003425a
    67ec:			; <UNDEFINED> instruction: 0xf002011f
    67f0:			; <UNDEFINED> instruction: 0xf04f021f
    67f4:	svclt	0x00580301
    67f8:	addmi	r4, fp, r1, asr r2
    67fc:	eorcs	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    6800:			; <UNDEFINED> instruction: 0xf84b4313
    6804:	blls	2d288c <myname@@Base+0x103314>
    6808:	svclt	0x00d8429c
    680c:			; <UNDEFINED> instruction: 0xe62d1c5c
    6810:	strcs	r4, [r1, -r0, asr #12]
    6814:	ldc2	7, cr15, [r4], #1008	; 0x3f0
    6818:			; <UNDEFINED> instruction: 0xf7fee6e5
    681c:			; <UNDEFINED> instruction: 0xf898fb99
    6820:	strtmi	r3, [r7], -r8, lsr #10
    6824:	tsteq	r0, #3	; <UNPREDICTABLE>
    6828:			; <UNDEFINED> instruction: 0x4640e6fe
    682c:			; <UNDEFINED> instruction: 0xf7fe4627
    6830:	sdiv	r1, pc, fp
    6834:	strtmi	r4, [r7], -r0, asr #12
    6838:	mrc2	7, 0, pc, cr0, cr12, {7}
    683c:			; <UNDEFINED> instruction: 0xf8d8e5ec
    6840:	strtmi	r3, [r7], -r8, lsl #2
    6844:	movwcc	r9, #6675	; 0x1a13
    6848:	andne	pc, r3, #133120	; 0x20800
    684c:	rscvc	lr, r3, #165888	; 0x28800
    6850:	subeq	lr, r2, #2048	; 0x800
    6854:			; <UNDEFINED> instruction: 0xf8c81a9b
    6858:	ldrb	r3, [sp, #264]	; 0x108
    685c:	strtmi	r4, [r7], -r0, asr #12
    6860:	mcr2	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    6864:			; <UNDEFINED> instruction: 0x4627e5d8
    6868:	ldrb	r9, [r5, #1040]	; 0x410
    686c:	strtmi	r2, [r7], -r0, lsl #6
    6870:	ldrb	r9, [r1, #784]	; 0x310
    6874:	strcc	pc, [r8, #-2200]!	; 0xfffff768
    6878:	strtmi	r4, [r7], -r0, asr #12
    687c:	andeq	pc, r8, #131	; 0x83
    6880:	sbceq	pc, r0, #134217731	; 0x8000003
    6884:	biceq	pc, r3, #-2013265919	; 0x88000001
    6888:	strcc	pc, [r8, #-2184]!	; 0xfffff778
    688c:	mcr2	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    6890:			; <UNDEFINED> instruction: 0xf898e5c2
    6894:	ldrbeq	r3, [sl], r8, lsr #10
    6898:	strtmi	sp, [r7], -r9, lsr #8
    689c:	ldmib	r8, {r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    68a0:	movwcc	r3, #4646	; 0x1226
    68a4:	addscc	pc, r8, r8, asr #17
    68a8:	svclt	0x00c44293
    68ac:	addsvs	pc, r8, r8, asr #17
    68b0:			; <UNDEFINED> instruction: 0xf73f4627
    68b4:			; <UNDEFINED> instruction: 0x4627adb1
    68b8:			; <UNDEFINED> instruction: 0xf8d8e5ae
    68bc:	strtmi	r3, [r7], -r0, lsr #10
    68c0:			; <UNDEFINED> instruction: 0xf8c83305
    68c4:	str	r3, [r7, #1312]!	; 0x520
    68c8:	strcc	pc, [r0, #-2264]!	; 0xfffff728
    68cc:	blcc	158170 <data_fields@@Base+0x13c698>
    68d0:			; <UNDEFINED> instruction: 0xf8c8bf54
    68d4:			; <UNDEFINED> instruction: 0xf8c83520
    68d8:	ldr	r6, [sp, #1312]	; 0x520
    68dc:			; <UNDEFINED> instruction: 0x3098f8d8
    68e0:			; <UNDEFINED> instruction: 0xf8d8b993
    68e4:			; <UNDEFINED> instruction: 0x4627309c
    68e8:	addscc	pc, r8, r8, asr #17
    68ec:			; <UNDEFINED> instruction: 0xf083e594
    68f0:	strbmi	r0, [r0], -r2, lsl #4
    68f4:	subeq	pc, r0, #134217731	; 0x8000003
    68f8:	vmax.u32	d20, d2, d23
    68fc:			; <UNDEFINED> instruction: 0xf8880341
    6900:			; <UNDEFINED> instruction: 0xf7fe3528
    6904:	str	pc, [r7, #3631]	; 0xe2f
    6908:	strb	r2, [ip, r0, lsl #6]!
    690c:	str	r9, [sp, #779]!	; 0x30b
    6910:	stmia	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6914:	mvnsmi	lr, sp, lsr #18
    6918:	stmdavc	r4, {r7, r9, sl, lr}
    691c:			; <UNDEFINED> instruction: 0xf7fb460e
    6920:			; <UNDEFINED> instruction: 0x4607e99c
    6924:			; <UNDEFINED> instruction: 0xf7fbb1b4
    6928:			; <UNDEFINED> instruction: 0x4643e97a
    692c:	and	r6, r2, r1, lsl #16
    6930:	svcmi	0x0001f813
    6934:			; <UNDEFINED> instruction: 0xf831b164
    6938:	strteq	r5, [r8], #20
    693c:	blne	d3bd24 <myname@@Base+0xb6c7ac>
    6940:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    6944:	vmlscs.f16	s0, s0, s9	; <UNPREDICTABLE>
    6948:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    694c:	mvnle	r2, r0, lsl #24
    6950:			; <UNDEFINED> instruction: 0xd3204598
    6954:			; <UNDEFINED> instruction: 0xf7fbb1ef
    6958:	bl	240ee8 <myname@@Base+0x71970>
    695c:	stmdavs	r4, {r0, r1, r2, r9}
    6960:	stccc	8, cr15, [r1, #-72]	; 0xffffffb8
    6964:			; <UNDEFINED> instruction: 0xf8341e78
    6968:	streq	r1, [r9], #19
    696c:	blne	fe6fb9ac <myname@@Base+0xfe52c434>
    6970:	blx	fecd2178 <myname@@Base+0xfeb02c00>
    6974:	b	1403788 <myname@@Base+0x1234210>
    6978:	svclt	0x00081353
    697c:	stmdblt	fp!, {r8, r9, sp}
    6980:	movwcs	r4, #1095	; 0x447
    6984:	eorsvc	r4, fp, r0, asr #12
    6988:	ldrhhi	lr, [r0, #141]!	; 0x8d
    698c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    6990:	strbmi	sp, [r7], -r6, ror #3
    6994:	ldclne	7, cr14, [sl], #-980	; 0xfffffc2c
    6998:			; <UNDEFINED> instruction: 0x46404619
    699c:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69a0:			; <UNDEFINED> instruction: 0xf7fb4640
    69a4:			; <UNDEFINED> instruction: 0x4607e95a
    69a8:	svclt	0x0000e7d4
    69ac:	mvnsmi	lr, sp, lsr #18
    69b0:	bmi	898210 <myname@@Base+0x6c8c98>
    69b4:	blmi	8b2bcc <myname@@Base+0x6e3654>
    69b8:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    69bc:			; <UNDEFINED> instruction: 0xf04f460f
    69c0:	ldmpl	r3, {fp}^
    69c4:	movwls	r6, #14363	; 0x381b
    69c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    69cc:	andhi	pc, r8, sp, asr #17
    69d0:	stmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69d4:	cmnlt	r4, #5242880	; 0x500000
    69d8:	cmplt	r3, #2293760	; 0x230000
    69dc:			; <UNDEFINED> instruction: 0xf8c0a902
    69e0:	andcs	r8, sl, #0
    69e4:			; <UNDEFINED> instruction: 0xf7fb4620
    69e8:	stmdavs	r9!, {r1, r4, r5, r8, fp, sp, lr, pc}
    69ec:	blls	b5138 <data_fields@@Base+0x99660>
    69f0:	svclt	0x00182b00
    69f4:	andsle	r4, r5, r3, lsr #5
    69f8:	ldmiblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}
    69fc:	mcrcs	1, 0, fp, cr1, cr6, {3}
    6a00:	stfnep	f5, [r3], {16}
    6a04:	bmi	3faa44 <myname@@Base+0x22b4cc>
    6a08:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6a0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a10:	subsmi	r9, sl, r3, lsl #22
    6a14:	andlt	sp, r4, pc, lsl #2
    6a18:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6a1c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    6a20:	mvnsle	r4, #152, 4	; 0x80000009
    6a24:	ldrtmi	r4, [fp], -r8, lsl #20
    6a28:	strls	r2, [r0], #-1
    6a2c:			; <UNDEFINED> instruction: 0xf7fb447a
    6a30:	stmdavs	r9!, {r2, r4, r7, fp, sp, lr, pc}
    6a34:			; <UNDEFINED> instruction: 0xf7fbe7f6
    6a38:	svclt	0x0000e83a
    6a3c:	andeq	r5, r1, sl, lsl r4
    6a40:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6a44:	andeq	r5, r1, sl, asr #7
    6a48:	andeq	r4, r0, r4, ror r0
    6a4c:	blmi	7192c0 <myname@@Base+0x549d48>
    6a50:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6a54:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    6a58:	strmi	r4, [pc], -r4, lsl #12
    6a5c:	ldmdavs	fp, {r9, sl, sp}
    6a60:			; <UNDEFINED> instruction: 0xf04f9303
    6a64:	strls	r0, [r2], -r0, lsl #6
    6a68:	ldmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a6c:	bicslt	r4, ip, r5, lsl #12
    6a70:	biclt	r7, fp, r3, lsr #16
    6a74:	andvs	sl, r6, r2, lsl #18
    6a78:			; <UNDEFINED> instruction: 0xf7fb4620
    6a7c:	stmdavs	r9!, {r5, r6, r8, fp, sp, lr, pc}
    6a80:	blls	b50ec <data_fields@@Base+0x99614>
    6a84:	svclt	0x001842a3
    6a88:	andle	r2, lr, r0, lsl #22
    6a8c:	stmdblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}^
    6a90:	vmov.f32	s8, #124	; 0x3fe00000  1.750
    6a94:	blmi	28999c <myname@@Base+0xba424>
    6a98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a9c:	blls	e0b0c <data_fields@@Base+0xc5034>
    6aa0:	qaddle	r4, sl, r9
    6aa4:	ldcllt	0, cr11, [r0, #20]!
    6aa8:	bmi	1e0b54 <myname@@Base+0x115dc>
    6aac:	andcs	r4, r1, fp, lsr r6
    6ab0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    6ab4:	ldmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ab8:	svc	0x00f8f7fa
    6abc:	andeq	r5, r1, r4, lsl #7
    6ac0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6ac4:	andeq	r5, r1, ip, lsr r3
    6ac8:	andeq	r3, r0, lr, ror #31
    6acc:			; <UNDEFINED> instruction: 0x4604b510
    6ad0:	stmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ad4:	svclt	0x00181e23
    6ad8:	stmdacs	r0, {r0, r8, r9, sp}
    6adc:	movwcs	fp, #3864	; 0xf18
    6ae0:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    6ae4:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ae8:	strtmi	r4, [r3], -r3, lsl #20
    6aec:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    6af0:			; <UNDEFINED> instruction: 0xf7fb2001
    6af4:	svclt	0x0000e832
    6af8:	andeq	r3, r0, r0, asr #31
    6afc:			; <UNDEFINED> instruction: 0x4604b510
    6b00:			; <UNDEFINED> instruction: 0xf7fab110
    6b04:	smlabtlt	r0, lr, pc, lr	; <UNPREDICTABLE>
    6b08:			; <UNDEFINED> instruction: 0xf7fbbd10
    6b0c:	bmi	100e3c <data_fields@@Base+0xe5364>
    6b10:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    6b14:	andcs	r6, r1, r1, lsl #16
    6b18:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b1c:			; <UNDEFINED> instruction: 0x00003fb6
    6b20:	cfstr32mi	mvfx11, [r8, #-992]!	; 0xfffffc20
    6b24:	ldrbtmi	r4, [sp], #-2856	; 0xfffff4d8
    6b28:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6b2c:			; <UNDEFINED> instruction: 0xf7fb4620
    6b30:	strmi	lr, [r7], -ip, lsl #16
    6b34:			; <UNDEFINED> instruction: 0xf7fa4620
    6b38:			; <UNDEFINED> instruction: 0x4606ef56
    6b3c:			; <UNDEFINED> instruction: 0xf7fb4620
    6b40:			; <UNDEFINED> instruction: 0x4604e916
    6b44:			; <UNDEFINED> instruction: 0xb128bba6
    6b48:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b4c:	ldmiblt	r7, {r2, fp, sp, lr}^
    6b50:	tstle	r8, r9, lsl #24
    6b54:	stmiapl	fp!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    6b58:			; <UNDEFINED> instruction: 0x4620681c
    6b5c:	svc	0x00f4f7fa
    6b60:	strtmi	r4, [r0], -r6, lsl #12
    6b64:	svc	0x003ef7fa
    6b68:	strtmi	r4, [r0], -r5, lsl #12
    6b6c:	ldm	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b70:	ldmiblt	sp, {r2, r9, sl, lr}
    6b74:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}^
    6b78:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b7c:	blcs	260b90 <myname@@Base+0x91618>
    6b80:	ldfltp	f5, [r8, #76]!	; 0x4c
    6b84:	stccs	6, cr4, [r0], #-112	; 0xffffff90
    6b88:	bmi	47af20 <myname@@Base+0x2ab9a8>
    6b8c:	strtmi	r2, [r1], -r0
    6b90:			; <UNDEFINED> instruction: 0xf7fa447a
    6b94:	andcs	lr, r1, r2, ror #31
    6b98:	svc	0x0030f7fa
    6b9c:			; <UNDEFINED> instruction: 0xf7fbb928
    6ba0:	stmdavs	r3, {r7, fp, sp, lr, pc}
    6ba4:	svclt	0x00182b20
    6ba8:	andcs	r6, r1, r4
    6bac:	svc	0x0026f7fa
    6bb0:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bb4:	stccs	8, cr6, [r0], {3}
    6bb8:	blcs	83b350 <myname@@Base+0x66bdd8>
    6bbc:	andvs	fp, r4, r8, lsl pc
    6bc0:	strb	sp, [r7, r3, ror #3]
    6bc4:	andeq	r5, r1, lr, lsr #5
    6bc8:	andeq	r0, r0, r8, lsl r2
    6bcc:	strdeq	r0, [r0], -ip
    6bd0:	andeq	r3, r0, r4, asr pc
    6bd4:			; <UNDEFINED> instruction: 0xf7fab510
    6bd8:	strdcs	lr, [r0, -lr]!	; <UNPREDICTABLE>
    6bdc:	bmi	159bf4 <data_fields@@Base+0x13e11c>
    6be0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6be4:	strtmi	r4, [r0], -r3, lsl #12
    6be8:	svc	0x00eef7fa
    6bec:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    6bf0:	andseq	r8, ip, ip, lsl r8
    6bf4:	andeq	r3, r0, lr, lsl #30
    6bf8:	mvnsmi	lr, sp, lsr #18
    6bfc:	sfmmi	f2, 2, [r0], {140}	; 0x8c
    6c00:	blmi	1032e98 <myname@@Base+0xe63920>
    6c04:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    6c08:	strmi	r2, [r6], -r0, lsl #2
    6c0c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6c10:			; <UNDEFINED> instruction: 0xf04f9323
    6c14:			; <UNDEFINED> instruction: 0xf7fb0300
    6c18:	ldmdavc	ip!, {r2, r4, r5, r6, fp, sp, lr, pc}
    6c1c:	rsble	r2, r5, r0, lsl #24
    6c20:	svc	0x00fcf7fa
    6c24:	andcs	r2, r1, #0, 10
    6c28:			; <UNDEFINED> instruction: 0xf413e00e
    6c2c:	mrsle	r5, (UNDEF: 56)
    6c30:	mrrcle	13, 2, r2, fp, cr1
    6c34:	blge	9184a4 <myname@@Base+0x748f2c>
    6c38:	orreq	lr, r5, #3072	; 0xc00
    6c3c:			; <UNDEFINED> instruction: 0xf8433501
    6c40:			; <UNDEFINED> instruction: 0xf8177c8c
    6c44:	cmnlt	ip, r1, lsl #30
    6c48:			; <UNDEFINED> instruction: 0xf8336803
    6c4c:	bcs	12ca4 <_IO_stdin_used@@Base+0x99f0>
    6c50:	ldreq	sp, [fp], #491	; 0x1eb
    6c54:	eorsvc	fp, sl, r8, asr #30
    6c58:	svcmi	0x0001f817
    6c5c:	andcs	fp, r1, #72, 30	; 0x120
    6c60:	mvnsle	r2, r0, lsl #24
    6c64:	ldmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c68:	strmi	r2, [r0], r1, lsl #26
    6c6c:	andvs	sp, r4, lr, lsr sp
    6c70:	stmdals	r1, {r0, r5, r9, sl, lr}
    6c74:			; <UNDEFINED> instruction: 0xf7fa220a
    6c78:	eorsvs	lr, r0, r8, ror lr
    6c7c:	ldrdeq	pc, [r0], -r8
    6c80:	blls	b58c8 <data_fields@@Base+0x99df0>
    6c84:	stmib	r6, {r1, r8, sl, fp, sp}^
    6c88:	eorle	r3, r2, r1
    6c8c:	andsle	r2, fp, r3, lsl #26
    6c90:	stfeqd	f7, [r3], {165}	; 0xa5
    6c94:	bge	560ac <data_fields@@Base+0x3a5d4>
    6c98:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    6c9c:	mrrceq	10, 4, lr, ip, cr15
    6ca0:			; <UNDEFINED> instruction: 0xf10c086d
    6ca4:	strcc	r0, [r1, #-3073]	; 0xfffff3ff
    6ca8:	ldmib	r2, {r0, r1, r9, sl, lr}^
    6cac:	movwcc	r7, #5122	; 0x1402
    6cb0:			; <UNDEFINED> instruction: 0xf8414563
    6cb4:	strvs	r7, [ip], #-3844	; 0xfffff0fc
    6cb8:	adcmi	sp, fp, #22
    6cbc:	blcs	43acd0 <myname@@Base+0x26b758>
    6cc0:	andeq	pc, r8, #-2147483648	; 0x80000000
    6cc4:	ldrshtvs	sp, [r3], r1
    6cc8:	rscscc	pc, pc, pc, asr #32
    6ccc:			; <UNDEFINED> instruction: 0xf8c82316
    6cd0:	bmi	352cd8 <myname@@Base+0x183760>
    6cd4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6cd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6cdc:	subsmi	r9, sl, r3, lsr #22
    6ce0:	eorlt	sp, r4, ip, lsl #2
    6ce4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6ce8:			; <UNDEFINED> instruction: 0xe7f260b3
    6cec:	svc	0x00d8f7fa
    6cf0:			; <UNDEFINED> instruction: 0x46032216
    6cf4:	rscscc	pc, pc, pc, asr #32
    6cf8:			; <UNDEFINED> instruction: 0xe7ea601a
    6cfc:	mrc	7, 6, APSR_nzcv, cr6, cr10, {7}
    6d00:	andeq	r5, r1, lr, asr #3
    6d04:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6d08:	strdeq	r5, [r1], -lr
    6d0c:	blmi	ff759884 <myname@@Base+0xff58a30c>
    6d10:	push	{r1, r3, r4, r5, r6, sl, lr}
    6d14:			; <UNDEFINED> instruction: 0xf5ad4ff0
    6d18:	ldmpl	r3, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr}^
    6d1c:	mvnls	r6, #1769472	; 0x1b0000
    6d20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d24:			; <UNDEFINED> instruction: 0xf0002900
    6d28:			; <UNDEFINED> instruction: 0xf8d08114
    6d2c:	strmi	r3, [r5], -r0, asr #1
    6d30:	blcs	298574 <myname@@Base+0xc8ffc>
    6d34:	tsthi	r0, r0	; <UNPREDICTABLE>
    6d38:	cdpge	8, 0, cr6, cr11, cr10, {0}
    6d3c:	cmncs	pc, #53760	; 0xd200
    6d40:	smlabtcs	r7, r2, r3, pc	; <UNPREDICTABLE>
    6d44:	sbcslt	r9, r0, #-1073741824	; 0xc0000000
    6d48:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    6d4c:	mrceq	4, 0, r4, cr2, cr12, {3}
    6d50:	ldrtmi	r9, [r0], -r4
    6d54:	ldrmi	r9, [r9], -r2, lsl #2
    6d58:	andcs	r9, r1, #268435456	; 0x10000000
    6d5c:	cfstrsge	mvf9, [fp], #-0
    6d60:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d64:	cmncs	pc, #823296	; 0xc9000
    6d68:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6d6c:	andls	r4, r0, #26214400	; 0x1900000
    6d70:	strls	r2, [r1], -r1, lsl #4
    6d74:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d78:	vceq.i8	q1, q0, q15
    6d7c:	blmi	ff12712c <myname@@Base+0xfef57bb4>
    6d80:			; <UNDEFINED> instruction: 0xf8d3447b
    6d84:	svccs	0x00007080
    6d88:	sbchi	pc, r4, r0, asr #32
    6d8c:	ldcl	7, cr15, [sl, #1000]	; 0x3e8
    6d90:	vmlal.s8	q9, d0, d0
    6d94:			; <UNDEFINED> instruction: 0xf50d814c
    6d98:	vst2.<illegal width 64>	{d23-d24}, [pc :64], r6
    6d9c:	strbmi	r7, [sl], -r0, lsl #18
    6da0:	strbmi	r2, [r0], -r0, lsl #2
    6da4:	svc	0x00acf7fa
    6da8:	strbmi	r4, [r3], -r0, lsr #12
    6dac:	tstcs	r1, r0, lsl r2
    6db0:	andls	pc, r0, sp, asr #17
    6db4:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6db8:	vmlal.s8	q9, d0, d0
    6dbc:	stfgep	f0, [lr], #-176	; 0xffffff50
    6dc0:	tsteq	r0, r8, lsl #22
    6dc4:			; <UNDEFINED> instruction: 0xf04fab4b
    6dc8:	strtmi	r0, [r2], -r0, lsl #19
    6dcc:			; <UNDEFINED> instruction: 0xf8cd4640
    6dd0:	stmib	sp, {ip, pc}^
    6dd4:			; <UNDEFINED> instruction: 0xf7fa3106
    6dd8:	ldmib	sp, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    6ddc:	stmdacs	r0, {r1, r2, r8, ip, sp}
    6de0:	teqhi	lr, r0, asr #5	; <UNPREDICTABLE>
    6de4:	strtmi	r5, [r0], #-2594	; 0xfffff5de
    6de8:	svcpl	0x0080f5b2
    6dec:	rschi	pc, r7, r0, asr #32
    6df0:			; <UNDEFINED> instruction: 0xf8cd1d04
    6df4:	strbmi	r9, [r0], -r0
    6df8:			; <UNDEFINED> instruction: 0xf7fa4622
    6dfc:	stmdacs	r0, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    6e00:	teqhi	r5, r0, asr #5	; <UNPREDICTABLE>
    6e04:	strmi	r5, [r4], #-2595	; 0xfffff5dd
    6e08:	svcpl	0x0080f5b3
    6e0c:	msrhi	CPSR_c, r0, asr #32
    6e10:			; <UNDEFINED> instruction: 0xf8948923
    6e14:	blt	16e6e44 <myname@@Base+0x15178cc>
    6e18:			; <UNDEFINED> instruction: 0xf1b8b29b
    6e1c:	svclt	0x00180f00
    6e20:	vrshl.u8	q10, <illegal reg q1.5>, q0
    6e24:			; <UNDEFINED> instruction: 0xf1b88090
    6e28:	svclt	0x00a80f7f
    6e2c:	ldmdaeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6e30:			; <UNDEFINED> instruction: 0xf0402f00
    6e34:			; <UNDEFINED> instruction: 0xf8df8104
    6e38:	ldrbtmi	fp, [fp], #604	; 0x25c
    6e3c:	tsteq	fp, r4, lsl #2	; <UNPREDICTABLE>
    6e40:	ldrbmi	r4, [r8], -r2, asr #12
    6e44:	svc	0x0068f7fa
    6e48:			; <UNDEFINED> instruction: 0xf80b2300
    6e4c:	svccs	0x00003008
    6e50:	sbcshi	pc, r3, r0, asr #32
    6e54:	ldrbtmi	r4, [fp], #-2960	; 0xfffff470
    6e58:	ldrdhi	pc, [r0], -r3
    6e5c:	eorsge	pc, ip, #14614528	; 0xdf0000
    6e60:	ldrtmi	r2, [r9], r0, lsl #14
    6e64:	strd	r4, [fp], -sl
    6e68:			; <UNDEFINED> instruction: 0xf8044658
    6e6c:	cmncs	ip, r1, lsl #22
    6e70:			; <UNDEFINED> instruction: 0xf7ff46a3
    6e74:			; <UNDEFINED> instruction: 0xf848fd4f
    6e78:	strcc	r0, [r1, -r7, lsr #32]
    6e7c:	ldrdhi	pc, [r0], -sl
    6e80:			; <UNDEFINED> instruction: 0x4658217c
    6e84:	mcr	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6e88:	stmdacs	r0, {r2, r9, sl, lr}
    6e8c:	addshi	pc, lr, r0
    6e90:	mvnle	r2, pc, lsl #30
    6e94:	cmncs	ip, r8, asr r6
    6e98:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    6e9c:	eorseq	pc, ip, r8, asr #17
    6ea0:			; <UNDEFINED> instruction: 0xf04f4b7f
    6ea4:	andcs	r0, r0, #3840	; 0xf00
    6ea8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6eac:			; <UNDEFINED> instruction: 0xf8d563ca
    6eb0:	strbmi	r3, [r3, #-156]!	; 0xffffff64
    6eb4:			; <UNDEFINED> instruction: 0x3098f8d5
    6eb8:			; <UNDEFINED> instruction: 0xf8c5bfb8
    6ebc:	strbmi	ip, [r3, #-156]!	; 0xffffff64
    6ec0:			; <UNDEFINED> instruction: 0xf8d1bfac
    6ec4:			; <UNDEFINED> instruction: 0xf8518000
    6ec8:			; <UNDEFINED> instruction: 0xf1b88023
    6ecc:	suble	r0, r0, r0, lsl #30
    6ed0:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    6ed4:	ldrdcc	pc, [r0], r3
    6ed8:			; <UNDEFINED> instruction: 0x4630b173
    6edc:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    6ee0:	ldmdbmi	r1!, {r4, r6, r8, ip, sp, pc}^
    6ee4:	andls	sl, r9, r9, lsl #22
    6ee8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6eec:	tstls	sl, r9, lsl #16
    6ef0:	muleq	r3, r3, r8
    6ef4:	svc	0x007cf7fa
    6ef8:	blmi	18998b0 <myname@@Base+0x16ca338>
    6efc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f00:	blls	ffae0f70 <myname@@Base+0xff9119f8>
    6f04:			; <UNDEFINED> instruction: 0xf040405a
    6f08:			; <UNDEFINED> instruction: 0x464080b9
    6f0c:	cfstr64vc	mvdx15, [sp, #-52]!	; 0xffffffcc
    6f10:	svchi	0x00f0e8bd
    6f14:	strls	sl, [r9], -r9, lsl #22
    6f18:	ldm	r3, {r9, sp}
    6f1c:			; <UNDEFINED> instruction: 0xf7fa0003
    6f20:	stmdacs	r0, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6f24:	svcge	0x0032f43f
    6f28:			; <UNDEFINED> instruction: 0xf8d56843
    6f2c:			; <UNDEFINED> instruction: 0xf8532098
    6f30:			; <UNDEFINED> instruction: 0xf1b88022
    6f34:	bicsle	r0, pc, r0, lsl #30
    6f38:	ldrdhi	pc, [r0], -r3
    6f3c:	svceq	0x0000f1b8
    6f40:	svcge	0x0024f43f
    6f44:	ldmdbmi	sl, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    6f48:	andcs	r4, r1, r2, asr #12
    6f4c:			; <UNDEFINED> instruction: 0xf7fa4479
    6f50:			; <UNDEFINED> instruction: 0xf04feef0
    6f54:	strb	r0, [pc, r0, lsl #16]
    6f58:	ldrsbge	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    6f5c:			; <UNDEFINED> instruction: 0xf101ae0b
    6f60:	ldrbtmi	r0, [sl], #2055	; 0x807
    6f64:			; <UNDEFINED> instruction: 0xf89846b1
    6f68:	cmncs	pc, #0
    6f6c:			; <UNDEFINED> instruction: 0xf8cd4619
    6f70:			; <UNDEFINED> instruction: 0xf002a000
    6f74:	andls	r0, r1, pc
    6f78:			; <UNDEFINED> instruction: 0x46480914
    6f7c:	strls	r2, [r2], #-513	; 0xfffffdff
    6f80:	svc	0x008af7fa
    6f84:			; <UNDEFINED> instruction: 0xf1094547
    6f88:			; <UNDEFINED> instruction: 0xf1080904
    6f8c:	strdle	r3, [sl, #143]!	; 0x8f
    6f90:	stcge	6, cr4, [fp], #-192	; 0xffffff40
    6f94:	mcr	7, 3, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    6f98:	cmncs	pc, #1163264	; 0x11c000
    6f9c:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
    6fa0:			; <UNDEFINED> instruction: 0xf10d9100
    6fa4:	strcs	r0, [r0, -fp, lsr #2]
    6fa8:	strtmi	r4, [r0], -r2, lsl #12
    6fac:	ldrmi	r5, [r9], -pc, lsl #9
    6fb0:			; <UNDEFINED> instruction: 0xf7fa2201
    6fb4:	ldmdacs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    6fb8:	mcrge	7, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    6fbc:	ldmdami	pc!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    6fc0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6fc4:			; <UNDEFINED> instruction: 0xf7fa4478
    6fc8:	ldr	lr, [r5, r0, ror #27]
    6fcc:	cmncs	ip, r8, asr r6
    6fd0:	stc2	7, cr15, [r0], #1020	; 0x3fc
    6fd4:			; <UNDEFINED> instruction: 0xf8482f0f
    6fd8:			; <UNDEFINED> instruction: 0xf43f0027
    6fdc:	blmi	e32d68 <myname@@Base+0xc637f0>
    6fe0:	stfeqd	f7, [r1], {7}
    6fe4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6fe8:	orreq	lr, r7, #1024	; 0x400
    6fec:	eorseq	pc, ip, r1, lsl #2
    6ff0:	svcmi	0x0004f843
    6ff4:	mvnsle	r4, r3, lsl #5
    6ff8:	subcs	lr, r0, r9, asr r7
    6ffc:	stcl	7, cr15, [sl, #1000]	; 0x3e8
    7000:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    7004:	andsvs	r4, r8, r0, lsl #13
    7008:			; <UNDEFINED> instruction: 0xf47f2800
    700c:	ldrbmi	sl, [r8], -r7, lsr #30
    7010:	ldcl	7, cr15, [r6], {250}	; 0xfa
    7014:	stmdami	ip!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    7018:			; <UNDEFINED> instruction: 0xf7ff4478
    701c:	strmi	pc, [r3], pc, ror #26
    7020:	addsle	r2, r6, r0, lsl #16
    7024:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    7028:	ldrdvc	pc, [r0], r3
    702c:	bmi	a40c70 <myname@@Base+0x8716f8>
    7030:	strmi	r2, [r8], -r0, lsl #2
    7034:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
    7038:	stc	7, cr15, [lr, #1000]	; 0x3e8
    703c:			; <UNDEFINED> instruction: 0xf108e75c
    7040:			; <UNDEFINED> instruction: 0xf7ff0001
    7044:	blmi	906558 <myname@@Base+0x736fe0>
    7048:			; <UNDEFINED> instruction: 0xf8d3447b
    704c:	strmi	r7, [r3], r0, lsl #1
    7050:	stmdami	r1!, {r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    7054:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7058:			; <UNDEFINED> instruction: 0xf7fa4478
    705c:			; <UNDEFINED> instruction: 0xe74bed96
    7060:			; <UNDEFINED> instruction: 0xf04f481e
    7064:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    7068:	stc	7, cr15, [lr, #1000]	; 0x3e8
    706c:	ldmdami	ip, {r2, r6, r8, r9, sl, sp, lr, pc}
    7070:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7074:			; <UNDEFINED> instruction: 0xf7fa4478
    7078:	ldr	lr, [sp, -r8, lsl #27]!
    707c:	ldc	7, cr15, [r6, #-1000]	; 0xfffffc18
    7080:	andeq	r5, r1, r4, asr #1
    7084:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7088:	ldrdeq	r3, [r0], -ip
    708c:	andeq	r3, r0, sl, asr #27
    7090:	mulseq	ip, ip, r6
    7094:	andseq	r8, ip, r2, ror #11
    7098:	ldrdeq	r5, [r1], -r2
    709c:	andeq	r5, r1, r4, asr #15
    70a0:	andeq	r5, r1, r0, lsl #15
    70a4:	andseq	r8, ip, sl, asr #10
    70a8:	andeq	r5, r1, lr, lsr r7
    70ac:	ldrdeq	r4, [r1], -r8
    70b0:	andeq	r3, r0, ip, ror #24
    70b4:	andeq	r3, r0, r2, lsr #23
    70b8:	andeq	r3, r0, lr, ror #22
    70bc:			; <UNDEFINED> instruction: 0x00003bb0
    70c0:	andeq	r5, r1, r4, asr #12
    70c4:	andeq	r5, r1, r6, lsr #12
    70c8:	andeq	r3, r0, r4, lsr #13
    70cc:			; <UNDEFINED> instruction: 0x001c83f6
    70d0:	andeq	r3, r0, r6, lsl fp
    70d4:			; <UNDEFINED> instruction: 0x001c83d4
    70d8:	andeq	r3, r0, ip, asr #22
    70dc:	strdeq	r3, [r0], -sl
    70e0:	andeq	r3, r0, r4, lsl fp
    70e4:	ldrbmi	r2, [r0, -r5]!
    70e8:	ldcle	8, cr2, [r0, #-16]
    70ec:	rsbvs	pc, r7, #1610612740	; 0x60000004
    70f0:	rsbvs	pc, r6, #1610612748	; 0x6000000c
    70f4:	stmdbmi	r8, {r0, r1, r6, r7, r8, r9, sl, ip}
    70f8:	andgt	pc, r0, #133120	; 0x20800
    70fc:	bl	ff0d82e8 <myname@@Base+0xfef08d70>
    7100:	bl	c7e90 <data_fields@@Base+0xac3b8>
    7104:	bne	ff007f18 <myname@@Base+0xfee389a0>
    7108:	eoreq	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    710c:	blmi	d8ed4 <data_fields@@Base+0xbd3fc>
    7110:			; <UNDEFINED> instruction: 0xf853447b
    7114:	ldrbmi	r0, [r0, -r0, lsr #32]!
    7118:	andeq	r3, r0, r8, lsl #22
    711c:	strdeq	r3, [r0], -r4
    7120:	blmi	ad99d0 <myname@@Base+0x90a458>
    7124:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    7128:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    712c:	ldmdavs	fp, {r2, r9, sl, lr}
    7130:			; <UNDEFINED> instruction: 0xf04f9307
    7134:			; <UNDEFINED> instruction: 0xf7ff0300
    7138:			; <UNDEFINED> instruction: 0xf8d4fde9
    713c:			; <UNDEFINED> instruction: 0x46053098
    7140:			; <UNDEFINED> instruction: 0x4c24bb43
    7144:	bmi	91833c <myname@@Base+0x748dc4>
    7148:			; <UNDEFINED> instruction: 0xf852447a
    714c:	bmi	8cb1e0 <myname@@Base+0x6fbc68>
    7150:	movwcs	sl, #36357	; 0x8e05
    7154:	smlabtmi	r1, sp, r9, lr
    7158:			; <UNDEFINED> instruction: 0x4630447a
    715c:	ldrmi	r9, [r9], -r0, lsl #4
    7160:			; <UNDEFINED> instruction: 0xf7fa2201
    7164:	cmnlt	r5, #2464	; 0x9a0
    7168:			; <UNDEFINED> instruction: 0x23204c1d
    716c:	andcs	r4, r1, #26214400	; 0x1900000
    7170:	strls	r4, [r1, #-1148]	; 0xfffffb84
    7174:	strls	r3, [r0], -r4, lsl #9
    7178:			; <UNDEFINED> instruction: 0xf7fa4620
    717c:	bmi	682bbc <myname@@Base+0x4b3644>
    7180:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    7184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7188:	subsmi	r9, sl, r7, lsl #22
    718c:			; <UNDEFINED> instruction: 0x4620d11c
    7190:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    7194:	blcs	11a1ec <data_fields@@Base+0xfe714>
    7198:	cfldrdle	mvd4, [r4, #496]	; 0x1f0
    719c:	msrvs	(UNDEF: 103), r6
    71a0:	msrvs	(UNDEF: 102), r6
    71a4:	ldmdami	r1, {r1, r3, r4, r6, r7, r8, r9, sl, ip}
    71a8:	smlabbmi	r3, r1, fp, pc	; <UNPREDICTABLE>
    71ac:	cfldrsmi	mvf4, [r0], {120}	; 0x78
    71b0:	bl	ff0983a8 <myname@@Base+0xfeec8e30>
    71b4:	bl	87b40 <data_fields@@Base+0x6c068>
    71b8:	bne	fe6c7bc8 <myname@@Base+0xfe4f8650>
    71bc:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    71c0:	stcmi	7, cr14, [ip, #-788]	; 0xfffffcec
    71c4:			; <UNDEFINED> instruction: 0xe7cf447d
    71c8:	ldcl	7, cr15, [r0], #-1000	; 0xfffffc18
    71cc:			; <UNDEFINED> instruction: 0x00014cb0
    71d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    71d4:	andeq	r3, r0, r4, lsr #21
    71d8:			; <UNDEFINED> instruction: 0x00003abc
    71dc:	muleq	r0, r4, sl
    71e0:	andseq	r8, ip, ip, lsr #5
    71e4:	andeq	r4, r1, r2, asr ip
    71e8:	andeq	r3, r0, r4, lsr #23
    71ec:	andeq	r3, r0, r8, asr sl
    71f0:	andeq	r3, r0, ip, lsl #23
    71f4:	strdeq	r3, [r0], -r8
    71f8:			; <UNDEFINED> instruction: 0x0098f8d0
    71fc:	svceq	0x00c043c0
    7200:	svclt	0x00004770
    7204:			; <UNDEFINED> instruction: 0x3098f8d0
    7208:	ble	11e10 <_IO_stdin_used@@Base+0x8b5c>
    720c:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    7210:			; <UNDEFINED> instruction: 0xf7fa2080
    7214:	blmi	2426d4 <myname@@Base+0x7315c>
    7218:			; <UNDEFINED> instruction: 0x4604447b
    721c:	addeq	pc, r0, r3, asr #17
    7220:	ldfltd	f3, [r0, #-0]
    7224:	ldc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    7228:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    722c:	strtmi	r6, [r0], -r1, lsl #16
    7230:			; <UNDEFINED> instruction: 0x4010e8bd
    7234:	stclt	7, cr15, [lr], {250}	; 0xfa
    7238:	andseq	r8, ip, r4, lsl #4
    723c:	andeq	r3, r0, lr, asr #19
    7240:			; <UNDEFINED> instruction: 0x3098f8d0
    7244:	blle	191e4c <data_fields@@Base+0x176374>
    7248:	cfstr32mi	mvfx11, [r6], {16}
    724c:			; <UNDEFINED> instruction: 0xf8d4447c
    7250:	stmdblt	fp, {r7, ip, sp}
    7254:			; <UNDEFINED> instruction: 0x4770bd10
    7258:	mrc	7, 0, APSR_nzcv, cr8, cr10, {7}
    725c:			; <UNDEFINED> instruction: 0xf8c42300
    7260:	ldclt	0, cr3, [r0, #-512]	; 0xfffffe00
    7264:			; <UNDEFINED> instruction: 0x001c81d0
    7268:	svcmi	0x00f0e92d
    726c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    7270:			; <UNDEFINED> instruction: 0xf8df8b02
    7274:			; <UNDEFINED> instruction: 0xf8df27a4
    7278:	ldrbtmi	r3, [sl], #-1956	; 0xfffff85c
    727c:	sbfxvc	pc, pc, #17, #1
    7280:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    7284:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    7288:			; <UNDEFINED> instruction: 0xf04f9309
    728c:			; <UNDEFINED> instruction: 0xf8df0300
    7290:	ldmpl	ip!, {r2, r4, r7, r8, r9, sl, ip, sp}^
    7294:			; <UNDEFINED> instruction: 0xf7fa6820
    7298:	ldmdacs	r1, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    729c:	adchi	pc, ip, r0
    72a0:	orreq	pc, r0, #0, 2
    72a4:			; <UNDEFINED> instruction: 0xf5b34605
    72a8:	andle	r7, r4, #192, 30	; 0x300
    72ac:	ldc	7, cr15, [r8], {250}	; 0xfa
    72b0:			; <UNDEFINED> instruction: 0xf8536803
    72b4:	strcc	r5, [r1, #-37]	; 0xffffffdb
    72b8:	vmla.f32	q1, q0, <illegal reg q13.5>
    72bc:	ldm	pc, {r2, r3, r7, pc}^	; <UNPREDICTABLE>
    72c0:	rsceq	pc, fp, r5, lsl r0	; <UNPREDICTABLE>
    72c4:	addeq	r0, sl, sl, lsl #1
    72c8:	rsceq	r0, fp, sl, lsl #1
    72cc:	addeq	r0, sl, sl, lsl #1
    72d0:	addeq	r0, sl, sl, lsl #1
    72d4:	addeq	r0, sl, sl, lsl #1
    72d8:	addeq	r0, sl, sl, lsl #1
    72dc:	addeq	r0, sl, r4, lsl #7
    72e0:	addeq	r0, sl, sl, lsl #1
    72e4:	rsceq	r0, pc, sl, lsl #1
    72e8:	rsceq	r0, sp, sl, lsl #1
    72ec:	addeq	r0, sl, sl, lsl #1
    72f0:	addeq	r0, sl, sl, lsl #1
    72f4:	addeq	r0, sl, sl, lsl #1
    72f8:	addeq	r0, sl, sl, lsl #1
    72fc:	addeq	r0, sl, sl, lsl #1
    7300:	addeq	r0, sl, sl, lsl #1
    7304:	addeq	r0, sl, pc, ror #1
    7308:	addeq	r0, sl, sl, lsl #1
    730c:	addeq	r0, sl, sl, lsl #1
    7310:	addeq	r0, sl, sl, lsl #1
    7314:	addeq	r0, sl, sl, lsl #1
    7318:	orreq	r0, r2, #138	; 0x8a
    731c:	cmneq	r2, #138	; 0x8a
    7320:	addeq	r0, sl, sl, lsl #1
    7324:	addeq	r0, sl, sl, lsl #1
    7328:	addeq	r0, sl, sl, lsl #1
    732c:	addeq	r0, sl, sl, lsl #1
    7330:	addeq	r0, sl, sl, lsl #1
    7334:	addeq	r0, sl, sl, lsl #1
    7338:	addeq	r0, sl, sl, lsl #1
    733c:	addeq	r0, sl, sl, lsl #1
    7340:	rscseq	r0, r1, sl, lsl #1
    7344:	addeq	r0, sl, sl, lsl #1
    7348:	addeq	r0, sl, sl, lsl #1
    734c:	addeq	r0, sl, sl, lsl #1
    7350:	addeq	r0, sl, sl, lsl #1
    7354:	addeq	r0, sl, sl, lsl #1
    7358:	addeq	r0, sl, sl, lsl #1
    735c:	addeq	r0, sl, sl, lsl #1
    7360:	addeq	r0, sl, sl, lsl #1
    7364:	addeq	r0, sl, sl, lsl #1
    7368:	addeq	r0, sl, sl, lsl #1
    736c:	addeq	r0, sl, sl, lsl #1
    7370:	addeq	r0, sl, sl, lsl #1
    7374:	addeq	r0, sl, sl, lsl #1
    7378:	addeq	r0, sl, sl, lsl #1
    737c:	addeq	r0, sl, sl, lsl #1
    7380:	addeq	r0, sl, sl, lsl #1
    7384:	addeq	r0, sl, sl, lsl #1
    7388:			; <UNDEFINED> instruction: 0x008a01be
    738c:	adcseq	r0, r4, #-2147483623	; 0x80000019
    7390:	addeq	r0, sl, r9, ror #4
    7394:	andseq	r0, r1, #241	; 0xf1
    7398:	addeq	r0, sl, pc, asr r3
    739c:	tsteq	r3, #138	; 0x8a
    73a0:	adcseq	r0, r6, #1140850688	; 0x44000000
    73a4:	rsceq	r0, fp, sp, ror #1
    73a8:	strheq	r0, [r8, #-24]!	; 0xffffffe8
    73ac:	cmneq	r4, #124	; 0x7c
    73b0:	addeq	r0, sl, sl, lsl #1
    73b4:			; <UNDEFINED> instruction: 0x01bc008a
    73b8:			; <UNDEFINED> instruction: 0xf8d601ba
    73bc:	blcs	1936d4 <data_fields@@Base+0x177bfc>
    73c0:	tsthi	fp, #0	; <UNPREDICTABLE>
    73c4:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
    73c8:	svclt	0x00022b01
    73cc:	andcs	r2, r0, r6, lsl #6
    73d0:	sbccc	pc, r4, r6, asr #17
    73d4:	andcs	sp, r0, r0
    73d8:			; <UNDEFINED> instruction: 0x264cf8df
    73dc:			; <UNDEFINED> instruction: 0x363cf8df
    73e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    73e4:	blls	261454 <myname@@Base+0x91edc>
    73e8:			; <UNDEFINED> instruction: 0xf040405a
    73ec:	andlt	r8, fp, r3, lsl r3
    73f0:	blhi	c26ec <data_fields@@Base+0xa6c14>
    73f4:	svchi	0x00f0e8bd
    73f8:			; <UNDEFINED> instruction: 0x2630f8df
    73fc:			; <UNDEFINED> instruction: 0xf8d62100
    7400:	andcs	r3, r2, r8, lsr #1
    7404:			; <UNDEFINED> instruction: 0xf8df447a
    7408:			; <UNDEFINED> instruction: 0xf7fa9628
    740c:			; <UNDEFINED> instruction: 0xf8dfec1a
    7410:	tstcs	r0, r4, lsr #12
    7414:	ldrbtmi	r2, [sl], #-3
    7418:	stmdaeq	fp, {r0, r2, r3, r8, ip, sp, lr, pc}
    741c:	ldc	7, cr15, [r0], {250}	; 0xfa
    7420:	tstcs	r2, r6, lsl r2
    7424:			; <UNDEFINED> instruction: 0xf7fa6820
    7428:	stmdavs	r0!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    742c:	bl	18c541c <myname@@Base+0x16f5ea4>
    7430:			; <UNDEFINED> instruction: 0x270044f9
    7434:	svccs	0x0014e017
    7438:	andcs	sp, r0, #27
    743c:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7440:	strcc	r6, [r1, -r0, lsr #16]
    7444:	bl	fe545434 <myname@@Base+0xfe375ebc>
    7448:	strbmi	r4, [r8], -r9, lsr #12
    744c:	ldcl	7, cr15, [r6], {250}	; 0xfa
    7450:	vst1.8	{d18-d21}, [pc], r0
    7454:	stmdavs	r0!, {r8, ip}
    7458:	ldc	7, cr15, [r2, #-1000]	; 0xfffffc18
    745c:			; <UNDEFINED> instruction: 0xf7fa6820
    7460:			; <UNDEFINED> instruction: 0xf808eb4a
    7464:	stmdavs	r0!, {r0, r8, r9, sl, fp, ip, lr}
    7468:	b	ff3c5458 <myname@@Base+0xff1f5ee0>
    746c:	strmi	r2, [r5], -sl, lsl #16
    7470:	blge	2bbbfc <myname@@Base+0xec684>
    7474:	ldrmi	r2, [pc], #-1024	; 747c <__assert_fail@plt+0x55d8>
    7478:	strtmi	sl, [r1], -r3, lsl #16
    747c:			; <UNDEFINED> instruction: 0xf807220a
    7480:			; <UNDEFINED> instruction: 0xf7fa4c1c
    7484:	ldmcs	pc!, {r1, r4, r5, r6, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    7488:			; <UNDEFINED> instruction: 0xf8c6bf92
    748c:			; <UNDEFINED> instruction: 0xf8c600a8
    7490:	strtmi	r4, [r0], -r8, lsr #1
    7494:	ldr	sp, [lr, r0, lsr #17]
    7498:	ldr	r2, [sp, r1]
    749c:	ldr	r2, [fp, r5]
    74a0:	ldr	r2, [r9, r6]
    74a4:	ldrcs	pc, [r0, #2271]	; 0x8df
    74a8:	andcs	r2, r2, r0, lsl #2
    74ac:			; <UNDEFINED> instruction: 0xf7fa447a
    74b0:			; <UNDEFINED> instruction: 0xf8dfebc8
    74b4:	ldrbtmi	r0, [r8], #-1416	; 0xfffffa78
    74b8:	stc	7, cr15, [r0], #1000	; 0x3e8
    74bc:	streq	pc, [r0, #2271]	; 0x8df
    74c0:			; <UNDEFINED> instruction: 0xf7fa4478
    74c4:			; <UNDEFINED> instruction: 0xf8dfec9c
    74c8:	ldrbtmi	r0, [r8], #-1404	; 0xfffffa84
    74cc:	ldc	7, cr15, [r6], {250}	; 0xfa
    74d0:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    74d4:			; <UNDEFINED> instruction: 0xf7fa4478
    74d8:			; <UNDEFINED> instruction: 0xf8dfec92
    74dc:	ldrbtmi	r0, [r8], #-1392	; 0xfffffa90
    74e0:	stc	7, cr15, [ip], {250}	; 0xfa
    74e4:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    74e8:			; <UNDEFINED> instruction: 0xf7fa4478
    74ec:			; <UNDEFINED> instruction: 0xf8dfec88
    74f0:	ldrbtmi	r0, [r8], #-1380	; 0xfffffa9c
    74f4:	stc	7, cr15, [r2], {250}	; 0xfa
    74f8:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    74fc:			; <UNDEFINED> instruction: 0xf7fa4478
    7500:			; <UNDEFINED> instruction: 0xf8dfec7e
    7504:	ldrbtmi	r0, [r8], #-1368	; 0xfffffaa8
    7508:	ldcl	7, cr15, [r8], #-1000	; 0xfffffc18
    750c:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7510:			; <UNDEFINED> instruction: 0xf7fa4478
    7514:			; <UNDEFINED> instruction: 0xf8dfec74
    7518:	ldrbtmi	r0, [r8], #-1356	; 0xfffffab4
    751c:	stcl	7, cr15, [lr], #-1000	; 0xfffffc18
    7520:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7524:			; <UNDEFINED> instruction: 0xf7fa4478
    7528:			; <UNDEFINED> instruction: 0xf8dfec6a
    752c:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
    7530:	stcl	7, cr15, [r4], #-1000	; 0xfffffc18
    7534:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
    7538:			; <UNDEFINED> instruction: 0xf7fa4478
    753c:			; <UNDEFINED> instruction: 0xf8dfec60
    7540:	ldrbtmi	r0, [r8], #-1332	; 0xfffffacc
    7544:	mrrc	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    7548:	streq	pc, [ip, #-2271]!	; 0xfffff721
    754c:			; <UNDEFINED> instruction: 0xf7fa4478
    7550:			; <UNDEFINED> instruction: 0xf8dfec56
    7554:	ldrbtmi	r0, [r8], #-1320	; 0xfffffad8
    7558:	mrrc	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    755c:	streq	pc, [r0, #-2271]!	; 0xfffff721
    7560:			; <UNDEFINED> instruction: 0xf7fa4478
    7564:			; <UNDEFINED> instruction: 0xf8dfec4c
    7568:	ldrbtmi	r0, [r8], #-1308	; 0xfffffae4
    756c:	mcrr	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    7570:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    7574:			; <UNDEFINED> instruction: 0xf7fa4478
    7578:			; <UNDEFINED> instruction: 0xf8dfec42
    757c:	ldrbtmi	r0, [r8], #-1296	; 0xfffffaf0
    7580:	ldc	7, cr15, [ip], #-1000	; 0xfffffc18
    7584:			; <UNDEFINED> instruction: 0xf7fa6820
    7588:	andcs	lr, r0, r0, asr #20
    758c:	andcs	lr, r3, r4, lsr #14
    7590:			; <UNDEFINED> instruction: 0xf8dfe722
    7594:	strdcs	r2, [r0, -ip]
    7598:	ldrdcc	pc, [r0], r6	; <UNPREDICTABLE>
    759c:	ldrbtmi	r2, [sl], #-2
    75a0:	ldrbtls	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    75a4:	bl	1345594 <myname@@Base+0x117601c>
    75a8:	rsbsne	pc, r6, #268435460	; 0x10000004
    75ac:	tstcs	ip, #0, 4
    75b0:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    75b4:	andcs	r2, r3, r0, lsl #2
    75b8:	stmdaeq	fp, {r0, r2, r3, r8, ip, sp, lr, pc}
    75bc:	ldrbtmi	r4, [r9], #1146	; 0x47a
    75c0:	bl	fc55b0 <myname@@Base+0xdf6038>
    75c4:	tstcs	r2, r4, lsl r2
    75c8:			; <UNDEFINED> instruction: 0xf7fa6820
    75cc:	stmdavs	r0!, {r2, r3, sl, fp, sp, lr, pc}
    75d0:	b	fe4455c0 <myname@@Base+0xfe276048>
    75d4:	ands	r2, r7, r0, lsl #14
    75d8:	andsle	r2, fp, r4, lsl pc
    75dc:	vst1.8	{d18-d21}, [pc], r0
    75e0:	stmdavs	r0!, {r8, ip}
    75e4:			; <UNDEFINED> instruction: 0xf7fa3701
    75e8:	strtmi	lr, [r9], -r4, asr #21
    75ec:			; <UNDEFINED> instruction: 0xf7fa4648
    75f0:	andcs	lr, r0, #1536	; 0x600
    75f4:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    75f8:			; <UNDEFINED> instruction: 0xf7fa6820
    75fc:	stmdavs	r0!, {r1, r6, sl, fp, sp, lr, pc}
    7600:	b	1e455f0 <myname@@Base+0x1c76078>
    7604:	svcpl	0x0001f808
    7608:			; <UNDEFINED> instruction: 0xf7fa6820
    760c:	stmdacs	sl, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    7610:	mvnle	r4, r5, lsl #12
    7614:	strcs	sl, [r0], #-2826	; 0xfffff4f6
    7618:	stmdage	r3, {r0, r1, r2, r3, r4, sl, lr}
    761c:	andcs	r4, sl, #34603008	; 0x2100000
    7620:	ldcmi	8, cr15, [ip], {7}
    7624:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7628:	strtmi	r4, [r0], -r3, lsl #12
    762c:	adccc	pc, r0, r6, asr #17
    7630:	ldrdcs	lr, [r2], -r2
    7634:	ldrdcs	lr, [sl], -r0
    7638:	andcs	lr, r9, lr, asr #13
    763c:			; <UNDEFINED> instruction: 0xf8dfe6cc
    7640:	tstcs	r0, ip, asr r4
    7644:	ldrdcc	pc, [r4], r6	; <UNPREDICTABLE>
    7648:	ldrbtmi	r2, [sl], #-2
    764c:	ldrbls	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7650:	b	ffdc5640 <myname@@Base+0xffbf60c8>
    7654:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7658:	andcs	r2, r3, r0, lsl #2
    765c:			; <UNDEFINED> instruction: 0xf10d447a
    7660:			; <UNDEFINED> instruction: 0xf7fa080b
    7664:	andscs	lr, r2, #974848	; 0xee000
    7668:	stmdavs	r0!, {r1, r8, sp}
    766c:	bl	feec565c <myname@@Base+0xfecf60e4>
    7670:			; <UNDEFINED> instruction: 0xf7fa6820
    7674:	ldrbtmi	lr, [r9], #2624	; 0xa40
    7678:	ands	r2, r7, r0, lsl #14
    767c:	andsle	r2, fp, r4, lsl pc
    7680:	vst1.8	{d18-d21}, [pc], r0
    7684:	stmdavs	r0!, {r8, ip}
    7688:			; <UNDEFINED> instruction: 0xf7fa3701
    768c:			; <UNDEFINED> instruction: 0x4629ea72
    7690:			; <UNDEFINED> instruction: 0xf7fa4648
    7694:	andcs	lr, r0, #180, 22	; 0x2d000
    7698:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    769c:			; <UNDEFINED> instruction: 0xf7fa6820
    76a0:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    76a4:	b	9c5694 <myname@@Base+0x7f611c>
    76a8:	svcpl	0x0001f808
    76ac:			; <UNDEFINED> instruction: 0xf7fa6820
    76b0:	stmdacs	sl, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    76b4:	mvnle	r4, r5, lsl #12
    76b8:	strcs	sl, [r0], #-2826	; 0xfffff4f6
    76bc:	stmdage	r3, {r0, r1, r2, r3, r4, sl, lr}
    76c0:	andcs	r4, sl, #34603008	; 0x2100000
    76c4:	ldcmi	8, cr15, [ip], {7}
    76c8:	stmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76cc:	svclt	0x00d828ff
    76d0:	adceq	pc, r4, r6, asr #17
    76d4:	mrcge	7, 3, APSR_nzcv, cr15, cr15, {3}
    76d8:	mvnscc	pc, #79	; 0x4f
    76dc:			; <UNDEFINED> instruction: 0xf8c64620
    76e0:	ldrbt	r3, [r9], -r4, lsr #1
    76e4:	bvc	82d44 <data_fields@@Base+0x6726c>
    76e8:	bmi	ffbcfaf0 <myname@@Base+0xffa00578>
    76ec:	strmi	r2, [pc], -r2
    76f0:			; <UNDEFINED> instruction: 0x93b8f8df
    76f4:			; <UNDEFINED> instruction: 0xf10d447a
    76f8:	cdp	8, 11, cr0, cr7, cr11, {0}
    76fc:	ldrbtmi	r7, [r9], #2759	; 0xac7
    7700:	blvc	42d3c <data_fields@@Base+0x27264>
    7704:	b	fe7456f4 <myname@@Base+0xfe57617c>
    7708:	andcs	r6, fp, #32, 16	; 0x200000
    770c:			; <UNDEFINED> instruction: 0xf7fa2102
    7710:	stmdavs	r0!, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    7714:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7718:	svccs	0x0014e017
    771c:	andcs	sp, r0, #27
    7720:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7724:	strcc	r6, [r1, -r0, lsr #16]
    7728:	b	8c5718 <myname@@Base+0x6f61a0>
    772c:	strbmi	r4, [r8], -r9, lsr #12
    7730:	bl	1945720 <myname@@Base+0x17761a8>
    7734:	vst1.8	{d18-d21}, [pc], r0
    7738:	stmdavs	r0!, {r8, ip}
    773c:	bl	fe84572c <myname@@Base+0xfe6761b4>
    7740:			; <UNDEFINED> instruction: 0xf7fa6820
    7744:			; <UNDEFINED> instruction: 0xf808e9d8
    7748:	stmdavs	r0!, {r0, r8, r9, sl, fp, ip, lr}
    774c:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7750:	strmi	r2, [r5], -sl, lsl #16
    7754:	blge	2bbee0 <myname@@Base+0xec968>
    7758:	ldrmi	r2, [pc], #-256	; 7760 <__assert_fail@plt+0x58bc>
    775c:			; <UNDEFINED> instruction: 0xf807a803
    7760:			; <UNDEFINED> instruction: 0xf7fa1c1c
    7764:	vcvt.f64.f32	d14, s25
    7768:	vcmpe.f64	d8, #0.0
    776c:	vsqrt.f32	s17, s0
    7770:			; <UNDEFINED> instruction: 0xf67ffa10
    7774:			; <UNDEFINED> instruction: 0xf7faae30
    7778:	teqlt	r8, r8, lsl r9
    777c:	bvc	43360 <data_fields@@Base+0x27888>
    7780:	bhi	ffa03258 <myname@@Base+0xff833ce0>
    7784:	blx	443350 <myname@@Base+0x273dd8>
    7788:	mcrge	5, 1, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    778c:	bhi	82dac <data_fields@@Base+0x672d4>
    7790:	strt	r2, [r1], -r0
    7794:	smlabtcs	r0, r6, sl, r4
    7798:	ldrdcc	pc, [r8], #134	; 0x86
    779c:	ldrbtmi	r2, [sl], #-2
    77a0:	tstls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    77a4:	b	1345794 <myname@@Base+0x117621c>
    77a8:	tstcs	r2, fp, lsl #4
    77ac:			; <UNDEFINED> instruction: 0xf7fa6820
    77b0:	stmdavs	r0!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    77b4:	ldmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77b8:	stmdaeq	fp, {r0, r2, r3, r8, ip, sp, lr, pc}
    77bc:			; <UNDEFINED> instruction: 0x270044f9
    77c0:	svccs	0x0014e017
    77c4:	andcs	sp, r0, #27
    77c8:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    77cc:	strcc	r6, [r1, -r0, lsr #16]
    77d0:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77d4:	strbmi	r4, [r8], -r9, lsr #12
    77d8:	bl	4457c8 <myname@@Base+0x276250>
    77dc:	vst1.8	{d18-d21}, [pc], r0
    77e0:	stmdavs	r0!, {r8, ip}
    77e4:	bl	13457d4 <myname@@Base+0x117625c>
    77e8:			; <UNDEFINED> instruction: 0xf7fa6820
    77ec:			; <UNDEFINED> instruction: 0xf808e984
    77f0:	stmdavs	r0!, {r0, r8, r9, sl, fp, ip, lr}
    77f4:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77f8:	strmi	r2, [r5], -sl, lsl #16
    77fc:	blge	2bbf88 <myname@@Base+0xeca10>
    7800:	ldrmi	r2, [pc], #-1024	; 7808 <__assert_fail@plt+0x5964>
    7804:	strtmi	sl, [r1], -r3, lsl #16
    7808:			; <UNDEFINED> instruction: 0xf807220a
    780c:			; <UNDEFINED> instruction: 0xf7fa4c1c
    7810:	stmdacs	r0, {r2, r3, r5, r7, fp, sp, lr, pc}
    7814:	ldclge	7, cr15, [pc, #508]	; 7a18 <__assert_fail@plt+0x5b74>
    7818:	ldrdcc	pc, [ip], #134	; 0x86
    781c:			; <UNDEFINED> instruction: 0xf6ff4283
    7820:			; <UNDEFINED> instruction: 0xf8c6adda
    7824:	strtmi	r0, [r0], -r8, asr #1
    7828:	ldrdcs	lr, [r7], -r6
    782c:	bmi	fe8c0f84 <myname@@Base+0xfe6f1a0c>
    7830:	stmiaeq	r0!, {r1, r2, r8, ip, sp, lr, pc}^
    7834:	andcs	r2, r2, r0, lsl #2
    7838:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    783c:	b	4582c <data_fields@@Base+0x29d54>
    7840:			; <UNDEFINED> instruction: 0xf8df4b9e
    7844:	ldmpl	sp!, {r2, r3, r4, r5, r6, r9, ip, pc}^
    7848:			; <UNDEFINED> instruction: 0xf50544f9
    784c:	stmdavs	r9!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
    7850:			; <UNDEFINED> instruction: 0x4648b111
    7854:	b	ff4c5844 <myname@@Base+0xff2f62cc>
    7858:	adcmi	r3, pc, #24, 10	; 0x6000000
    785c:	ldmmi	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7860:	bpl	344080 <myname@@Base+0x174b08>
    7864:	rsblt	pc, r0, #14614528	; 0xdf0000
    7868:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    786c:			; <UNDEFINED> instruction: 0xf7fa4478
    7870:	andcs	lr, r8, #811008	; 0xc6000
    7874:	stmdavs	r0!, {r1, r8, sp}
    7878:	b	fed45868 <myname@@Base+0xfeb762f0>
    787c:			; <UNDEFINED> instruction: 0xf7fa6820
    7880:	ldrbtmi	lr, [fp], #2362	; 0x93a
    7884:			; <UNDEFINED> instruction: 0xf7fa6820
    7888:			; <UNDEFINED> instruction: 0xf1b0e8c0
    788c:	strmi	r0, [r7], -sl, lsl #10
    7890:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    7894:	svceq	0x0013f1b9
    7898:	strcs	fp, [r0, #-4040]	; 0xfffff038
    789c:			; <UNDEFINED> instruction: 0xf0002d00
    78a0:			; <UNDEFINED> instruction: 0x4639809a
    78a4:			; <UNDEFINED> instruction: 0xf7fa4650
    78a8:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    78ac:	addhi	pc, pc, r0
    78b0:	vst1.8	{d18-d21}, [pc], r0
    78b4:	stmdavs	r0!, {r8, ip}
    78b8:	ldmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78bc:			; <UNDEFINED> instruction: 0x46584639
    78c0:	b	fe7458b0 <myname@@Base+0xfe576338>
    78c4:	vst1.8	{d18-d21}, [pc], r0
    78c8:	stmdavs	r0!, {r8, ip}
    78cc:	b	ff6458bc <myname@@Base+0xff476344>
    78d0:			; <UNDEFINED> instruction: 0xf7fa6820
    78d4:	blge	2c1d1c <myname@@Base+0xf27a4>
    78d8:			; <UNDEFINED> instruction: 0xf109444b
    78dc:			; <UNDEFINED> instruction: 0xf8030901
    78e0:	bfi	r7, ip, (invalid: 24:15)
    78e4:	ldrb	r2, [r7, #-8]!
    78e8:	tstcs	r0, r8, ror sl
    78ec:	ldrdcc	pc, [ip], #134	; 0x86
    78f0:	ldrbtmi	r2, [sl], #-2
    78f4:	ldrsbls	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    78f8:	stmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78fc:	tstcs	r2, r9, lsl #4
    7900:			; <UNDEFINED> instruction: 0xf7fa6820
    7904:	stmdavs	r0!, {r4, r5, r6, r9, fp, sp, lr, pc}
    7908:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    790c:	stmdaeq	fp, {r0, r2, r3, r8, ip, sp, lr, pc}
    7910:			; <UNDEFINED> instruction: 0x270044f9
    7914:	svccs	0x0014e017
    7918:	andcs	sp, r0, #27
    791c:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7920:	strcc	r6, [r1, -r0, lsr #16]
    7924:	stmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7928:	strbmi	r4, [r8], -r9, lsr #12
    792c:	b	19c591c <myname@@Base+0x17f63a4>
    7930:	vst1.8	{d18-d21}, [pc], r0
    7934:	stmdavs	r0!, {r8, ip}
    7938:	b	fe8c5928 <myname@@Base+0xfe6f63b0>
    793c:			; <UNDEFINED> instruction: 0xf7fa6820
    7940:			; <UNDEFINED> instruction: 0xf808e8da
    7944:	stmdavs	r0!, {r0, r8, r9, sl, fp, ip, lr}
    7948:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    794c:	strmi	r2, [r5], -sl, lsl #16
    7950:	blge	2bc0dc <myname@@Base+0xecb64>
    7954:	ldrmi	r2, [pc], #-256	; 795c <__assert_fail@plt+0x5ab8>
    7958:	andcs	sl, sl, #196608	; 0x30000
    795c:	ldcne	8, cr15, [ip], {7}
    7960:	stmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7964:	ldrdcc	pc, [r8], #134	; 0x86
    7968:	svclt	0x00d828ff
    796c:	svclt	0x00db4283
    7970:	sbceq	pc, ip, r6, asr #17
    7974:	mrscs	r2, (UNDEF: 17)
    7978:			; <UNDEFINED> instruction: 0xf73f4608
    797c:	str	sl, [fp, #-3372]!	; 0xfffff2d4
    7980:	strbeq	pc, [r0, #262]!	; 0x106	; <UNPREDICTABLE>
    7984:	strtmi	r2, [r8], -lr, asr #2
    7988:	stmdb	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    798c:	strmi	r2, [r4], -r7, lsr #4
    7990:			; <UNDEFINED> instruction: 0xb3bc4628
    7994:	ldrbtmi	r4, [r9], #-2383	; 0xfffff6b1
    7998:	ldmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    799c:	ldrmi	r2, [r8], -r0, lsl #6
    79a0:	smlabbcc	r7, r6, r8, pc	; <UNPREDICTABLE>
    79a4:	andcs	lr, ip, r8, lsl r5
    79a8:			; <UNDEFINED> instruction: 0xf8d6e516
    79ac:	blcs	193cc4 <data_fields@@Base+0x1781ec>
    79b0:	blcs	47b9c8 <myname@@Base+0x2ac450>
    79b4:	blcs	7ba40 <data_fields@@Base+0x5ff68>
    79b8:	cfstrsge	mvf15, [sp, #-508]	; 0xfffffe04
    79bc:	andcs	r2, r0, r1, lsl r3
    79c0:	sbccc	pc, r4, r6, asr #17
    79c4:	andcs	lr, fp, r8, lsl #10
    79c8:	andcs	lr, r4, r6, lsl #10
    79cc:	andcs	lr, r7, r4, lsl #10
    79d0:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79d4:	blge	2c1734 <myname@@Base+0xf21bc>
    79d8:			; <UNDEFINED> instruction: 0xf8094499
    79dc:			; <UNDEFINED> instruction: 0xf89d5c1c
    79e0:	blcs	13a18 <_IO_stdin_used@@Base+0xa764>
    79e4:	cfldrdge	mvd15, [r7], #252	; 0xfc
    79e8:	strbmi	sl, [r0], -r3, lsl #18
    79ec:			; <UNDEFINED> instruction: 0xf7fa2227
    79f0:			; <UNDEFINED> instruction: 0x4628e994
    79f4:	smlabbpl	r7, r6, r8, pc	; <UNPREDICTABLE>
    79f8:	movwcs	lr, #5358	; 0x14ee
    79fc:			; <UNDEFINED> instruction: 0xf8c62000
    7a00:	strbt	r3, [r9], #196	; 0xc4
    7a04:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    7a08:	stmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a0c:			; <UNDEFINED> instruction: 0xf8864620
    7a10:	strbt	r4, [r1], #263	; 0x107
    7a14:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a18:	andeq	r4, r1, sl, asr fp
    7a1c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7a20:	andeq	r4, r1, r0, asr fp
    7a24:	andeq	r0, r0, r0, lsl #4
    7a28:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    7a2c:	andeq	r3, r0, r4, lsl r8
    7a30:	andeq	r3, r0, r8, asr #16
    7a34:	andeq	r3, r0, lr, lsl r8
    7a38:	andeq	r3, r0, r8, lsr #17
    7a3c:	andeq	r3, r0, sl, lsr #17
    7a40:			; <UNDEFINED> instruction: 0x000038b0
    7a44:	andeq	r3, r0, sl, asr #17
    7a48:	andeq	r3, r0, r4, ror #17
    7a4c:	andeq	r3, r0, r6, lsl #18
    7a50:	andeq	r3, r0, ip, lsl r9
    7a54:	andeq	r3, r0, r2, lsr r9
    7a58:	andeq	r3, r0, r8, ror #18
    7a5c:	muleq	r0, sl, r9
    7a60:	andeq	r3, r0, r0, asr #19
    7a64:	strdeq	r3, [r0], -r2
    7a68:	andeq	r3, r0, r4, lsr #20
    7a6c:	andeq	r3, r0, r6, asr sl
    7a70:	andeq	r3, r0, r0, lsl #21
    7a74:			; <UNDEFINED> instruction: 0x00003ab2
    7a78:	ldrdeq	r3, [r0], -r0
    7a7c:	strdeq	r3, [r0], -lr
    7a80:	andeq	r3, r0, r0, lsr #22
    7a84:	andeq	r3, r0, r6, lsr fp
    7a88:			; <UNDEFINED> instruction: 0x000037b8
    7a8c:	andeq	r3, r0, r6, asr #22
    7a90:	ldrdeq	r3, [r0], -lr
    7a94:			; <UNDEFINED> instruction: 0x000036ba
    7a98:	ldrdeq	r3, [r0], -r8
    7a9c:	andeq	r3, r0, sl, ror #12
    7aa0:	andeq	r3, r0, r2, lsl #12
    7aa4:	andeq	r3, r0, r0, ror r6
    7aa8:	andeq	r3, r0, r8, lsl #12
    7aac:	andeq	r3, r0, sl, ror r5
    7ab0:	andeq	r3, r0, r2, ror r5
    7ab4:			; <UNDEFINED> instruction: 0x000034bc
    7ab8:	strdeq	r3, [r0], -r6
    7abc:	andeq	r0, r0, ip, lsl #4
    7ac0:	strdeq	r3, [r0], -r8
    7ac4:	andeq	r3, r0, r0, asr #9
    7ac8:	strdeq	r3, [r0], -r6
    7acc:	andeq	r3, r0, lr, lsr #8
    7ad0:	andeq	r3, r0, r8, ror #6
    7ad4:			; <UNDEFINED> instruction: 0x000033b2
    7ad8:	andeq	r2, r0, sl, lsl #5
    7adc:	svcmi	0x00f0e92d
    7ae0:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    7ae4:			; <UNDEFINED> instruction: 0xf8df8b04
    7ae8:			; <UNDEFINED> instruction: 0xf8df1848
    7aec:	ldrbtmi	r3, [r9], #-2120	; 0xfffff7b8
    7af0:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7af4:	stcleq	6, cr15, [ip, #-692]!	; 0xfffffd4c
    7af8:	andls	r4, lr, #2046820352	; 0x7a000000
    7afc:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    7b00:	stmdacc	r4!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
    7b04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7b08:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b0c:	stmdavs	r0!, {r2, r4, r6, r7, fp, ip, lr}
    7b10:			; <UNDEFINED> instruction: 0xf7f99409
    7b14:	stmdavs	r0!, {r2, r3, r8, r9, sl, fp, sp, lr, pc}
    7b18:			; <UNDEFINED> instruction: 0xf0002800
    7b1c:			; <UNDEFINED> instruction: 0xf9b085ff
    7b20:	stclne	0, cr5, [fp], #-24	; 0xffffffe8
    7b24:	movwls	r3, #36120	; 0x8d18
    7b28:			; <UNDEFINED> instruction: 0xf8df2200
    7b2c:			; <UNDEFINED> instruction: 0x46116814
    7b30:	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7b34:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b38:	andcs	r9, r0, #9, 30	; 0x24
    7b3c:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7b40:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    7b44:	ldmdavs	r8!, {r2, r3, r4, r5, r6, sl, lr}
    7b48:			; <UNDEFINED> instruction: 0xf7fa447e
    7b4c:			; <UNDEFINED> instruction: 0xf8dfe812
    7b50:			; <UNDEFINED> instruction: 0xf8df17f8
    7b54:	vst1.64	{d18}, [pc :256], r8
    7b58:	ldrbtmi	r6, [r9], #-896	; 0xfffffc80
    7b5c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    7b60:	strne	lr, [r2], -sp, asr #19
    7b64:	ldrmi	r9, [r9], -r1, lsl #4
    7b68:	andcs	r4, r1, #64, 12	; 0x4000000
    7b6c:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b70:			; <UNDEFINED> instruction: 0xf04f683b
    7b74:			; <UNDEFINED> instruction: 0xb11334ff
    7b78:			; <UNDEFINED> instruction: 0x0006f9b3
    7b7c:	strbmi	r1, [r0], -r4, asr #24
    7b80:	stmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b84:			; <UNDEFINED> instruction: 0x27c8f8df
    7b88:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    7b8c:	stmdaeq	r1, {r5, r9, fp, ip}^
    7b90:			; <UNDEFINED> instruction: 0x07c0f8df
    7b94:			; <UNDEFINED> instruction: 0xf7fa4478
    7b98:			; <UNDEFINED> instruction: 0x9c09e932
    7b9c:	vst1.8	{d18-d21}, [pc], r0
    7ba0:	stmdavs	r0!, {r8, ip}
    7ba4:	stmdb	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ba8:	mcrr2	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    7bac:	sbfxcs	pc, pc, #17, #9
    7bb0:			; <UNDEFINED> instruction: 0xf10a2100
    7bb4:	ldrbtmi	r0, [sl], #-792	; 0xfffffce8
    7bb8:	andcs	r9, r1, r0
    7bbc:	stmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bc0:			; <UNDEFINED> instruction: 0xf7f92000
    7bc4:			; <UNDEFINED> instruction: 0x4603ef3a
    7bc8:	andvs	sl, r3, r4, lsl r8
    7bcc:			; <UNDEFINED> instruction: 0xf802f7ff
    7bd0:	strmi	r4, [r2], -r9, lsr #12
    7bd4:			; <UNDEFINED> instruction: 0xf7fa2001
    7bd8:			; <UNDEFINED> instruction: 0xf8dfe834
    7bdc:	ldrbtmi	r0, [r8], #-1920	; 0xfffff880
    7be0:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7be4:			; <UNDEFINED> instruction: 0x0778f8df
    7be8:			; <UNDEFINED> instruction: 0xf7fa4478
    7bec:	andcs	lr, r0, #8, 18	; 0x20000
    7bf0:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7bf4:			; <UNDEFINED> instruction: 0xf7f96820
    7bf8:			; <UNDEFINED> instruction: 0xf8dfefbc
    7bfc:	ldrbtmi	r0, [r8], #-1896	; 0xfffff898
    7c00:	ldm	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c04:	vst1.8	{d18-d21}, [pc], r0
    7c08:	stmdavs	r0!, {r8, ip}
    7c0c:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c10:	smmlseq	r4, pc, r8, pc	; <UNPREDICTABLE>
    7c14:			; <UNDEFINED> instruction: 0xf7fa4478
    7c18:	andcs	lr, r0, #15859712	; 0xf20000
    7c1c:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7c20:			; <UNDEFINED> instruction: 0xf7f96820
    7c24:			; <UNDEFINED> instruction: 0xf8dfefa6
    7c28:	ldrbtmi	r0, [r8], #-1860	; 0xfffff8bc
    7c2c:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c30:	vst1.8	{d18-d21}, [pc], r0
    7c34:	stmdavs	r0!, {r8, ip}
    7c38:	stmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c3c:			; <UNDEFINED> instruction: 0x0730f8df
    7c40:			; <UNDEFINED> instruction: 0xf7fa4478
    7c44:	andcs	lr, r0, #220, 16	; 0xdc0000
    7c48:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7c4c:			; <UNDEFINED> instruction: 0xf7f96820
    7c50:			; <UNDEFINED> instruction: 0xf8dfef90
    7c54:	ldrbtmi	r0, [r8], #-1824	; 0xfffff8e0
    7c58:	ldm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c5c:	vst1.8	{d18-d21}, [pc], r0
    7c60:	stmdavs	r0!, {r8, ip}
    7c64:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c68:			; <UNDEFINED> instruction: 0x070cf8df
    7c6c:			; <UNDEFINED> instruction: 0xf7fa4478
    7c70:	andcs	lr, r0, #12976128	; 0xc60000
    7c74:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7c78:			; <UNDEFINED> instruction: 0xf7f96820
    7c7c:			; <UNDEFINED> instruction: 0xf8dfef7a
    7c80:	ldrbtmi	r0, [r8], #-1788	; 0xfffff904
    7c84:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c88:	vst1.8	{d18-d21}, [pc], r0
    7c8c:	stmdavs	r0!, {r8, ip}
    7c90:	ldm	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c94:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    7c98:			; <UNDEFINED> instruction: 0xf7fa4478
    7c9c:	andcs	lr, r0, #176, 16	; 0xb00000
    7ca0:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7ca4:			; <UNDEFINED> instruction: 0xf7f96820
    7ca8:			; <UNDEFINED> instruction: 0xf8dfef64
    7cac:	ldrbtmi	r0, [r8], #-1752	; 0xfffff928
    7cb0:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cb4:	vst1.8	{d18-d21}, [pc], r0
    7cb8:	stmdavs	r0!, {r8, ip}
    7cbc:	stmia	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cc0:			; <UNDEFINED> instruction: 0x06c4f8df
    7cc4:			; <UNDEFINED> instruction: 0xf7fa4478
    7cc8:			; <UNDEFINED> instruction: 0xf8dae89a
    7ccc:	adfcss	f6, f0, #0.0
    7cd0:	orrhi	pc, ip, #64	; 0x40
    7cd4:	andshi	pc, r4, sp, asr #17
    7cd8:			; <UNDEFINED> instruction: 0xf8ddaf15
    7cdc:			; <UNDEFINED> instruction: 0xf04f8038
    7ce0:			; <UNDEFINED> instruction: 0xf8df0918
    7ce4:			; <UNDEFINED> instruction: 0xf10a36a8
    7ce8:	ldrls	r0, [r2, #-1503]	; 0xfffffa21
    7cec:	movwls	r4, #29819	; 0x747b
    7cf0:	mvnseq	pc, #-2147483646	; 0x80000002
    7cf4:			; <UNDEFINED> instruction: 0xf8159306
    7cf8:	bl	297904 <myname@@Base+0xc838c>
    7cfc:			; <UNDEFINED> instruction: 0xf8d30383
    7d00:			; <UNDEFINED> instruction: 0xf1bcc10c
    7d04:	blle	80b90c <myname@@Base+0x63c394>
    7d08:	pkhtbmi	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    7d0c:			; <UNDEFINED> instruction: 0x46192310
    7d10:	ldrtmi	r2, [r8], -r1, lsl #4
    7d14:	andmi	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    7d18:	cfstrsls	mvf9, [r7], {4}
    7d1c:	cfstrsls	mvf9, [r4], {-0}
    7d20:	strmi	pc, [ip], #-2825	; 0xfffff4f7
    7d24:			; <UNDEFINED> instruction: 0xb010f8d4
    7d28:	andlt	pc, r4, sp, asr #17
    7d2c:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d30:			; <UNDEFINED> instruction: 0xf5c668a0
    7d34:			; <UNDEFINED> instruction: 0xf04f6180
    7d38:	andcs	r3, r1, #-67108861	; 0xfc000003
    7d3c:	andls	r9, r1, r0, lsl #14
    7d40:	ldrtmi	r9, [r0], #-2053	; 0xfffff7fb
    7d44:			; <UNDEFINED> instruction: 0xf7fa445e
    7d48:	blls	1c1ff0 <data_fields@@Base+0x1a6518>
    7d4c:			; <UNDEFINED> instruction: 0xd1d2429d
    7d50:	andcs	r9, r0, #2304	; 0x900
    7d54:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7d58:			; <UNDEFINED> instruction: 0x8014f8dd
    7d5c:			; <UNDEFINED> instruction: 0xf7f96820
    7d60:			; <UNDEFINED> instruction: 0xf8dfef08
    7d64:	tstcs	r0, r0, lsr r6
    7d68:	ldrbtmi	r2, [sl], #-4
    7d6c:	svc	0x0068f7f9
    7d70:			; <UNDEFINED> instruction: 0xf8df9b08
    7d74:	andcs	r2, r4, r4, lsr #12
    7d78:	vmovne.s8	r1, d19[4]
    7d7c:			; <UNDEFINED> instruction: 0x461d447a
    7d80:	bcc	fe4435ac <myname@@Base+0xfe274034>
    7d84:	strbmi	r4, [r3], -r9, lsr #12
    7d88:	svc	0x005af7f9
    7d8c:			; <UNDEFINED> instruction: 0x260cf8df
    7d90:	andcs	r4, r3, r9, lsr #12
    7d94:			; <UNDEFINED> instruction: 0xf7f9447a
    7d98:	stmdavs	r0!, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    7d9c:	vst1.8	{d18-d21}, [pc], r0
    7da0:			; <UNDEFINED> instruction: 0xf7fa1100
    7da4:	andcs	lr, r0, #7208960	; 0x6e0000
    7da8:	stmdavs	r0!, {r0, r2, r8, sp}
    7dac:	ldmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7db0:			; <UNDEFINED> instruction: 0xf7fb4650
    7db4:	strmi	pc, [r3], -r3, ror #26
    7db8:			; <UNDEFINED> instruction: 0x461c4650
    7dbc:			; <UNDEFINED> instruction: 0xf7fb930b
    7dc0:			; <UNDEFINED> instruction: 0xf8dafb11
    7dc4:	stmiane	r2, {r5, r8, sl, ip, sp}^
    7dc8:	addsmi	r9, r4, #8, 4	; 0x80000000
    7dcc:	rsbhi	pc, lr, #64, 6
    7dd0:	mvnseq	pc, #-536870908	; 0xe0000004
    7dd4:	mvnspl	pc, #192, 4
    7dd8:			; <UNDEFINED> instruction: 0xf642930d
    7ddc:	vsubw.s8	<illegal reg q11.5>, q10, d17
    7de0:	tstls	r3, #184, 6	; 0xe0000002
    7de4:	movseq	pc, #-2147483646	; 0x80000002
    7de8:	rscsne	pc, pc, #76, 12	; 0x4c00000
    7dec:			; <UNDEFINED> instruction: 0xf6c346d3
    7df0:	mcr	2, 0, r3, cr8, cr10, {4}
    7df4:	andls	r3, pc, #144, 20	; 0x90000
    7df8:	addvs	pc, r3, #80740352	; 0x4d00000
    7dfc:	andscc	pc, fp, #196, 4	; 0x4000000c
    7e00:	ands	r9, pc, ip, lsl #4
    7e04:	strtmi	r9, [sl], -r9, lsl #28
    7e08:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7e0c:			; <UNDEFINED> instruction: 0xf7f96830
    7e10:			; <UNDEFINED> instruction: 0x4620eeb0
    7e14:	blx	fec45e12 <myname@@Base+0xfea7689a>
    7e18:			; <UNDEFINED> instruction: 0xf8df4601
    7e1c:	ldrbtmi	r0, [r8], #-1412	; 0xfffffa7c
    7e20:	svc	0x00ecf7f9
    7e24:			; <UNDEFINED> instruction: 0x462a6830
    7e28:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7e2c:	stmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e30:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    7e34:			; <UNDEFINED> instruction: 0xf7f94478
    7e38:	blls	303dc8 <myname@@Base+0x134850>
    7e3c:	addsmi	r9, r3, #8, 20	; 0x8000
    7e40:	eorshi	pc, r4, #0
    7e44:			; <UNDEFINED> instruction: 0xf8df9b08
    7e48:	ldrmi	r0, [pc], -r0, ror #10
    7e4c:	ldrbtmi	r3, [r8], #-769	; 0xfffffcff
    7e50:	ldrmi	r9, [r9], -r8, lsl #6
    7e54:	svc	0x00d2f7f9
    7e58:			; <UNDEFINED> instruction: 0xf7fb4638
    7e5c:			; <UNDEFINED> instruction: 0x4604f9b3
    7e60:			; <UNDEFINED> instruction: 0xf7fb4638
    7e64:			; <UNDEFINED> instruction: 0x4605f997
    7e68:	beq	443690 <myname@@Base+0x274118>
    7e6c:			; <UNDEFINED> instruction: 0xf7fb4638
    7e70:	mrc	9, 0, APSR_nzcv, cr8, cr5, {5}
    7e74:			; <UNDEFINED> instruction: 0xf8db1a90
    7e78:	strmi	r2, [r3], -r0, asr #1
    7e7c:	movwls	r4, #42536	; 0xa628
    7e80:	stc2l	7, cr15, [lr], #1004	; 0x3ec
    7e84:	svclt	0x00183800
    7e88:	stccs	0, cr2, [r0], {1}
    7e8c:	strmi	fp, [r5], -ip, lsl #30
    7e90:	cfstr32cs	mvfx2, [r0, #-0]
    7e94:	mrc	0, 0, sp, cr8, cr6, {5}
    7e98:			; <UNDEFINED> instruction: 0x46581a10
    7e9c:			; <UNDEFINED> instruction: 0xf8daf7fd
    7ea0:	ldrtmi	r4, [r8], -r4, lsl #12
    7ea4:	blx	feec5e98 <myname@@Base+0xfecf6920>
    7ea8:			; <UNDEFINED> instruction: 0xf0002800
    7eac:			; <UNDEFINED> instruction: 0x46588234
    7eb0:			; <UNDEFINED> instruction: 0xf9a2f7ff
    7eb4:			; <UNDEFINED> instruction: 0xf0402800
    7eb8:	sfmcs	f0, 1, [r0], {25}
    7ebc:	eorhi	pc, r0, #0
    7ec0:	strcc	pc, [r8, #-2203]!	; 0xfffff765
    7ec4:			; <UNDEFINED> instruction: 0xf1400758
    7ec8:	cdp	2, 1, cr8, cr8, cr11, {0}
    7ecc:			; <UNDEFINED> instruction: 0x46581a10
    7ed0:	mcr2	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    7ed4:	strmi	r4, [r2], -r1, lsr #12
    7ed8:	ldrbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7edc:			; <UNDEFINED> instruction: 0xf7f94478
    7ee0:	stcls	15, cr14, [r9], {142}	; 0x8e
    7ee4:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    7ee8:	stmdavs	r0!, {r9, sp}
    7eec:	svc	0x00c8f7f9
    7ef0:			; <UNDEFINED> instruction: 0xf04f6820
    7ef4:	strdlt	r3, [r8, -pc]
    7ef8:			; <UNDEFINED> instruction: 0x1000f9b0
    7efc:	movtmi	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
    7f00:	bcs	fe44376c <myname@@Base+0xfe2741f4>
    7f04:			; <UNDEFINED> instruction: 0x2600461c
    7f08:	svc	0x006cf7f9
    7f0c:	vmin.s8	d4, d29, d26
    7f10:	strtmi	r4, [r3], -r4, ror #4
    7f14:	andslt	pc, ip, sp, asr #17
    7f18:	orrscc	pc, sl, #204472320	; 0xc300000
    7f1c:	ldrdls	pc, [r8], #-141	; 0xffffff73
    7f20:			; <UNDEFINED> instruction: 0xf6459310
    7f24:			; <UNDEFINED> instruction: 0xf8dd23c5
    7f28:			; <UNDEFINED> instruction: 0xf6c0b038
    7f2c:	andls	r2, r4, #124, 6	; 0xf0000001
    7f30:	sub	r9, r5, r1, lsl r3
    7f34:	vmla.i8	d25, d8, d4
    7f38:	vrsra.s64	d22, d15, #64
    7f3c:	eorcs	r0, r0, #67108864	; 0x4000000
    7f40:	strpl	r4, [sl, #668]	; 0x29c
    7f44:	vmla.f32	d29, d4, d19
    7f48:	vbic.i32	d18, #3840	; 0x00000f00
    7f4c:	addsmi	r0, ip, #1006632960	; 0x3c000000
    7f50:	andeq	pc, r1, r8, lsl #2
    7f54:	vmla.f32	<illegal reg q14.5>, <illegal reg q4.5>, q10
    7f58:	vsubw.s8	q11, q8, d0
    7f5c:	addsmi	r0, ip, #152, 6	; 0x60000002
    7f60:	teqhi	pc, r0, asr #5	; <UNPREDICTABLE>
    7f64:	addsmi	r9, ip, #13312	; 0x3400
    7f68:	cmnhi	r9, r0, asr #6	; <UNPREDICTABLE>
    7f6c:	addsmi	r9, ip, #15360	; 0x3c00
    7f70:	cmphi	ip, r0, lsl #6	; <UNPREDICTABLE>
    7f74:	strbne	r9, [r2, ip, lsl #22]!
    7f78:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    7f7c:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    7f80:	strcc	pc, [r4, -r3, lsl #23]
    7f84:	strtcc	pc, [r8], #-2271	; 0xfffff721
    7f88:	bl	ff09917c <myname@@Base+0xfeec9c04>
    7f8c:	svcls	0x001142a7
    7f90:	andcc	lr, r0, #3358720	; 0x334000
    7f94:	mvnscc	pc, #79	; 0x4f
    7f98:	ldrmi	pc, [r2], #-2817	; 0xfffff4ff
    7f9c:	tstcs	r6, r1, lsl #4
    7fa0:	blx	fe9ca53a <myname@@Base+0xfe7fafc2>
    7fa4:	stmibeq	r4!, {r2, sl, ip, sp, lr}^
    7fa8:			; <UNDEFINED> instruction: 0xf7f99402
    7fac:	bls	183d8c <data_fields@@Base+0x1682b4>
    7fb0:	blx	d0c1a <data_fields@@Base+0xb5142>
    7fb4:	stmdbvs	fp!, {r0, r2, r8, sl, sp}
    7fb8:	blls	199038 <data_fields@@Base+0x17d560>
    7fbc:			; <UNDEFINED> instruction: 0xd05f4599
    7fc0:	svccc	0x0001f819
    7fc4:	bl	ae7e8 <data_fields@@Base+0x92d10>
    7fc8:			; <UNDEFINED> instruction: 0xf8d30383
    7fcc:	stfnee	f5, [r9], #-48	; 0xffffffd0
    7fd0:	bmi	ffbfc3a4 <myname@@Base+0xffa2ce2c>
    7fd4:	stmdbls	r4, {r3, r4, r8, r9, sp}
    7fd8:			; <UNDEFINED> instruction: 0xf85b4650
    7fdc:	bl	4ffec <data_fields@@Base+0x34514>
    7fe0:	blx	ca002 <data_fields@@Base+0xae52a>
    7fe4:	andls	r2, r5, #335544320	; 0x14000000
    7fe8:	ldmdbvs	fp, {r0, r1, r2, r3, r4, r6, r7, fp, sp, lr}^
    7fec:			; <UNDEFINED> instruction: 0x214e4798
    7ff0:	ldrtmi	r4, [r8], -r4, lsl #12
    7ff4:	stc	7, cr15, [r4, #996]	; 0x3e4
    7ff8:	orrsle	r2, fp, r0, lsl #16
    7ffc:	ldrtmi	r2, [r8], -r6, ror #2
    8000:	mrc	7, 1, APSR_nzcv, cr0, cr9, {7}
    8004:	orrvs	pc, r0, r6, asr #11
    8008:	mvfd	f3, #0.0
    800c:			; <UNDEFINED> instruction: 0x46404a90
    8010:	blvs	ff183694 <myname@@Base+0xfefb411c>
    8014:	mvnscc	pc, #79	; 0x4f
    8018:	strls	r2, [r0, -r1, lsl #4]
    801c:	blpl	ffa03b04 <myname@@Base+0xff83458c>
    8020:	blvc	1c3a3c <data_fields@@Base+0x1a7f64>
    8024:	blvc	c3660 <data_fields@@Base+0xa7b88>
    8028:	svc	0x0036f7f9
    802c:			; <UNDEFINED> instruction: 0x4640e7bf
    8030:	mvnscc	pc, #79	; 0x4f
    8034:	stmib	sp, {r0, r9, sp}^
    8038:			; <UNDEFINED> instruction: 0xf7f97400
    803c:	ldr	lr, [r6, lr, lsr #30]!
    8040:	sbcspl	pc, r3, #68, 12	; 0x4400000
    8044:	rsbeq	pc, r2, #268435468	; 0x1000000c
    8048:	vst1.64	{d17}, [pc :128], r3
    804c:	blx	fe0a723e <myname@@Base+0xfded7cc6>
    8050:	vhsub.s8	d17, d8, d4
    8054:	vorr.i32	d21, #1593835520	; 0x5f000000
    8058:	ldmibmi	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip}^
    805c:	bl	ff0d9248 <myname@@Base+0xfef09cd0>
    8060:	andcs	r1, r1, #-2013265918	; 0x88000002
    8064:	movwne	lr, #2509	; 0x9cd
    8068:	blx	31048a <myname@@Base+0x140f12>
    806c:			; <UNDEFINED> instruction: 0xf04f4413
    8070:	blx	fe9d5076 <myname@@Base+0xfe805afe>
    8074:	stmdbeq	r4!, {r2, sl, ip, sp, lr}^
    8078:			; <UNDEFINED> instruction: 0xf7f99402
    807c:	ldr	lr, [r6, lr, lsl #30]
    8080:	strcs	r9, [r0, #-2820]	; 0xfffff4fc
    8084:	ldrbmi	r4, [r7], -ip, asr #17
    8088:			; <UNDEFINED> instruction: 0xb01cf8dd
    808c:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    8090:			; <UNDEFINED> instruction: 0xf7f9559d
    8094:	bls	2c3b6c <myname@@Base+0xf45f4>
    8098:	mlascc	r8, r2, r8, pc	; <UNPREDICTABLE>
    809c:	acsmidm	f3, #3.0
    80a0:	ldreq	pc, [pc], #-258	; 80a8 <__assert_fail@plt+0x6204>
    80a4:	ldrbtmi	r4, [lr], #-1680	; 0xfffff970
    80a8:			; <UNDEFINED> instruction: 0xe00e46b1
    80ac:	strbmi	r7, [r8], -r6, ror #20
    80b0:	eorne	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    80b4:	cfstr64vc	mvdx3, [r3], #-4
    80b8:	stmdavc	r2!, {r0, sl, ip, sp}
    80bc:			; <UNDEFINED> instruction: 0xf7f99600
    80c0:			; <UNDEFINED> instruction: 0xf898ee9e
    80c4:	addsmi	r3, sp, #56	; 0x38
    80c8:			; <UNDEFINED> instruction: 0xf89bda03
    80cc:	ldreq	r3, [sl, -r8, lsr #10]
    80d0:			; <UNDEFINED> instruction: 0xf8dfd4ec
    80d4:			; <UNDEFINED> instruction: 0xf04fa2ec
    80d8:			; <UNDEFINED> instruction: 0xf8df0800
    80dc:	ldrbtmi	r9, [sl], #744	; 0x2e8
    80e0:	mcr	4, 0, r4, cr9, cr9, {7}
    80e4:	vmov	sl, s16
    80e8:	and	sl, r5, r0, lsl sl
    80ec:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    80f0:	svceq	0x0008f1b8
    80f4:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {1}
    80f8:	ldrtmi	r4, [r8], -r1, asr #12
    80fc:			; <UNDEFINED> instruction: 0xf854f7fb
    8100:	strmi	r4, [r4], -r1, asr #12
    8104:			; <UNDEFINED> instruction: 0xf7fb4638
    8108:			; <UNDEFINED> instruction: 0xf8dbf875
    810c:	ldrbmi	r2, [r1], -r0, asr #1
    8110:	strtmi	r4, [r0], -r5, lsl #12
    8114:	blx	fe94610a <myname@@Base+0xfe776b92>
    8118:	rscle	r2, r7, r0, lsl #16
    811c:	bne	fe443984 <myname@@Base+0xfe27440c>
    8120:			; <UNDEFINED> instruction: 0xf8db4620
    8124:			; <UNDEFINED> instruction: 0xf7fb20c0
    8128:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    812c:	mcrge	4, 4, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    8130:	ldrbmi	r4, [r8], -r1, lsr #12
    8134:			; <UNDEFINED> instruction: 0xff8ef7fc
    8138:	ldrtmi	r4, [r8], -r6, lsl #12
    813c:			; <UNDEFINED> instruction: 0xf96ef7fb
    8140:			; <UNDEFINED> instruction: 0xf0002800
    8144:	cdp	0, 1, cr8, cr9, cr11, {5}
    8148:			; <UNDEFINED> instruction: 0xf7f90a10
    814c:			; <UNDEFINED> instruction: 0x4658ee58
    8150:			; <UNDEFINED> instruction: 0xf852f7ff
    8154:	vmovcs.32	d16[0], fp
    8158:			; <UNDEFINED> instruction: 0xf89bd039
    815c:	ldrbeq	r3, [fp, -r8, lsr #10]
    8160:			; <UNDEFINED> instruction: 0x4621d55e
    8164:			; <UNDEFINED> instruction: 0xf7fc4658
    8168:			; <UNDEFINED> instruction: 0x4631fd37
    816c:	ldmmi	r6, {r1, r9, sl, lr}
    8170:			; <UNDEFINED> instruction: 0xf7f94478
    8174:			; <UNDEFINED> instruction: 0xf895ee44
    8178:	biclt	r3, r3, r8, lsr r0
    817c:	ldreq	pc, [pc], #-261	; 8184 <__assert_fail@plt+0x62e0>
    8180:	ands	r2, r0, r0, lsl #12
    8184:	mulgt	r9, r4, r8
    8188:			; <UNDEFINED> instruction: 0xf8554648
    818c:	strcc	r1, [r1], -r6, lsr #32
    8190:	strcc	r7, [r1], #-3171	; 0xfffff39d
    8194:			; <UNDEFINED> instruction: 0xf8cd7822
    8198:			; <UNDEFINED> instruction: 0xf7f9c000
    819c:			; <UNDEFINED> instruction: 0xf895ee30
    81a0:	addsmi	r3, lr, #56	; 0x38
    81a4:			; <UNDEFINED> instruction: 0xf89bda03
    81a8:	ldreq	r3, [r8, -r8, lsr #10]
    81ac:	blls	27d55c <myname@@Base+0xadfe4>
    81b0:	vst1.8	{d18-d21}, [pc], r0
    81b4:	ldmdavs	r8, {r8, ip}
    81b8:	mcr	7, 3, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    81bc:			; <UNDEFINED> instruction: 0x4621e796
    81c0:			; <UNDEFINED> instruction: 0xf7fe4658
    81c4:			; <UNDEFINED> instruction: 0xf7f9ffad
    81c8:	mcrcs	14, 0, lr, cr0, cr10, {0}
    81cc:	strtmi	sp, [r1], -r5, asr #3
    81d0:			; <UNDEFINED> instruction: 0xf7fc4658
    81d4:	strmi	pc, [r1], -r1, lsl #26
    81d8:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    81dc:	mcr	7, 0, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    81e0:	blls	34210c <myname@@Base+0x172b94>
    81e4:	subcs	pc, r0, #68, 4	; 0x40000004
    81e8:	andeq	pc, pc, #192, 4
    81ec:	ldrbpl	pc, [r3, r4, asr #12]	; <UNPREDICTABLE>
    81f0:	strbeq	pc, [r2, -r1, asr #5]!	; <UNPREDICTABLE>
    81f4:	smlabbcc	r4, r3, fp, pc	; <UNPREDICTABLE>
    81f8:	bl	ff0ce18c <myname@@Base+0xfeefec14>
    81fc:	ldmdbmi	r4!, {r0, r5, r7, r8, r9, lr}^
    8200:	blx	ace0e <data_fields@@Base+0x91336>
    8204:	ldrbtmi	r4, [r9], #-1043	; 0xfffffbed
    8208:	mvnscc	pc, #79	; 0x4f
    820c:	andcs	r9, r1, #0, 2
    8210:	blx	fe9d0632 <myname@@Base+0xfe8010ba>
    8214:	sbcmi	r7, ip, r4, lsl #8
    8218:			; <UNDEFINED> instruction: 0xf7f99402
    821c:			; <UNDEFINED> instruction: 0xe6c6ee3e
    8220:	ldrtmi	r4, [r1], -ip, ror #16
    8224:			; <UNDEFINED> instruction: 0xf7f94478
    8228:	str	lr, [r4, sl, ror #27]!
    822c:			; <UNDEFINED> instruction: 0x17e19b13
    8230:	blx	fe0dabde <myname@@Base+0xfdf0b666>
    8234:	ldrbtmi	r3, [sl], #-1796	; 0xfffff8fc
    8238:	mvnscc	pc, #79	; 0x4f
    823c:	andcs	r9, r1, #0, 4
    8240:	smlawtvc	r7, r1, fp, lr
    8244:	tstls	r1, r0, lsl pc
    8248:	ldrmi	pc, [r1], #-2823	; 0xfffff4f9
    824c:	tstcs	r6, ip, lsl #30
    8250:	strvc	pc, [r4], #-2983	; 0xfffff459
    8254:	strls	r0, [r2], #-3236	; 0xfffff35c
    8258:	mrc	7, 0, APSR_nzcv, cr14, cr9, {7}
    825c:	blls	341d00 <myname@@Base+0x172788>
    8260:	subcs	pc, r0, #68, 4	; 0x40000004
    8264:	andeq	pc, pc, #192, 4
    8268:	ldrbvc	pc, [r9, -r1, asr #4]	; <UNPREDICTABLE>
    826c:	ldrne	pc, [r7, sp, asr #5]!
    8270:	smlabbcc	r4, r3, fp, pc	; <UNPREDICTABLE>
    8274:	bl	ff0ce208 <myname@@Base+0xfeefec90>
    8278:	ldmdbmi	r8, {r0, r5, r7, r8, r9, lr}^
    827c:	blx	ace8a <data_fields@@Base+0x913b2>
    8280:	ldrbtmi	r4, [r9], #-1043	; 0xfffffbed
    8284:	mvnscc	pc, #79	; 0x4f
    8288:	andcs	r9, r1, #0, 2
    828c:	blx	fe9d06ae <myname@@Base+0xfe801136>
    8290:	bleq	19252a8 <myname@@Base+0x1755d30>
    8294:			; <UNDEFINED> instruction: 0xf7f99402
    8298:	str	lr, [r8], r0, lsl #28
    829c:	strmi	r9, [r2], -r9, lsl #22
    82a0:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    82a4:			; <UNDEFINED> instruction: 0xf7f96818
    82a8:	strb	lr, [ip, -r4, ror #24]
    82ac:	andcs	r9, r0, #9216	; 0x2400
    82b0:	ldmdavs	r8, {r1, r8, sp}
    82b4:	ldc	7, cr15, [r6, #996]	; 0x3e4
    82b8:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
    82bc:	ldc	7, cr15, [sl], {249}	; 0xf9
    82c0:	blmi	71abe4 <myname@@Base+0x54b66c>
    82c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    82c8:			; <UNDEFINED> instruction: 0xf8dd681a
    82cc:	subsmi	r3, sl, r4, ror #16
    82d0:	addshi	pc, sl, #64	; 0x40
    82d4:	stcleq	6, cr15, [ip, #-52]!	; 0xffffffcc
    82d8:	blhi	1435d4 <data_fields@@Base+0x127afc>
    82dc:	svchi	0x00f0e8bd
    82e0:	strtmi	r4, [r1], -r0, asr #16
    82e4:			; <UNDEFINED> instruction: 0xf7f94478
    82e8:	ldrb	lr, [sl, #3466]!	; 0xd8a
    82ec:	bne	443b54 <myname@@Base+0x2745dc>
    82f0:			; <UNDEFINED> instruction: 0xf7fe4658
    82f4:			; <UNDEFINED> instruction: 0xf7f9ff15
    82f8:	stccs	13, cr14, [r0], {130}	; 0x82
    82fc:	cfstrdge	mvd15, [r0, #508]!	; 0x1fc
    8300:	bne	443b68 <myname@@Base+0x2745f0>
    8304:			; <UNDEFINED> instruction: 0xf7fc4658
    8308:	strmi	pc, [r1], -r7, ror #24
    830c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    8310:	ldcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8314:	blls	281ab0 <myname@@Base+0xb2538>
    8318:	vst1.8	{d20-d22}, [pc], r2
    831c:	ldmdavs	r8, {r8, ip}
    8320:	stc	7, cr15, [r6], #-996	; 0xfffffc1c
    8324:	svclt	0x0000e5c3
    8328:	andeq	r0, r0, r0
    832c:	addmi	r4, pc, r0
    8330:	andeq	r4, r1, r6, ror #5
    8334:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8338:	ldrdeq	r4, [r1], -ip
    833c:	andeq	r0, r0, r0, lsl #4
    8340:	andeq	r2, r0, r4, asr #27
    8344:			; <UNDEFINED> instruction: 0x00002ebc
    8348:	andeq	r2, r0, sl
    834c:	andeq	r3, r0, r6, lsl #11
    8350:			; <UNDEFINED> instruction: 0x000031b2
    8354:	andeq	r3, r0, r4, ror #10
    8358:	andeq	r2, r0, lr, ror #22
    835c:	andeq	r3, r0, lr, asr #2
    8360:	andeq	r3, r0, r8, lsl r5
    8364:	andeq	r3, r0, sl, lsl #10
    8368:	strdeq	r3, [r0], -r8
    836c:	andeq	r3, r0, sl, ror #9
    8370:	ldrdeq	r3, [r0], -r8
    8374:	ldrdeq	r3, [r0], -r2
    8378:	andeq	r3, r0, r0, asr #9
    837c:	andeq	r3, r0, r2, asr #9
    8380:			; <UNDEFINED> instruction: 0x000034b0
    8384:	andeq	r3, r0, lr, lsr #9
    8388:	muleq	r0, ip, r4
    838c:	andeq	r2, r0, ip, asr sl
    8390:	andeq	r0, r0, ip, lsl #4
    8394:	strdeq	r3, [r0], -lr
    8398:	andeq	r1, r0, r4, asr #31
    839c:	ldrdeq	r3, [r0], -ip
    83a0:	andeq	r3, r0, r2, ror #7
    83a4:	strdeq	r2, [r0], -r8
    83a8:	andeq	r3, r0, r2, asr #6
    83ac:	andeq	r2, r0, r8, asr #16
    83b0:	andeq	r3, r0, r0, lsr r2
    83b4:	andeq	r3, r0, ip, lsr r1
    83b8:			; <UNDEFINED> instruction: 0x00001cb2
    83bc:	andeq	r3, r0, sl, lsr #2
    83c0:	andeq	r3, r0, sl, lsl r1
    83c4:	strdeq	r3, [r0], -r0
    83c8:			; <UNDEFINED> instruction: 0x000025b4
    83cc:	andeq	r1, r0, r6, ror #22
    83d0:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    83d4:	andeq	r1, r0, ip, lsl fp
    83d8:	andeq	r2, r0, lr, lsl #31
    83dc:	andeq	r2, r0, sl, lsr #30
    83e0:	andeq	r3, r1, r0, lsl fp
    83e4:	andeq	r1, r0, ip, asr sl
    83e8:	andeq	r1, r0, r2, lsr sl
    83ec:			; <UNDEFINED> instruction: 0xf7fe4650
    83f0:	stmdacs	r0, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}
    83f4:	orrshi	pc, r9, r0, asr #32
    83f8:			; <UNDEFINED> instruction: 0x261e231c
    83fc:	bcc	443c24 <myname@@Base+0x2746ac>
    8400:	bls	2113a0 <myname@@Base+0x41e28>
    8404:	strbtmi	pc, [r4], #-525	; 0xfffffdf3	; <UNPREDICTABLE>
    8408:	strls	pc, [r0], #-2271	; 0xfffff721
    840c:			; <UNDEFINED> instruction: 0xf04f429a
    8410:	svclt	0x00d80350
    8414:	bmi	fff8f274 <myname@@Base+0xffdbfcfc>
    8418:	strbcs	fp, [r8], r8, asr #31
    841c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    8420:	andls	r4, r0, #32, 12	; 0x2000000
    8424:	strls	r2, [r1], -r1, lsl #4
    8428:			; <UNDEFINED> instruction: 0xf7f944f9
    842c:			; <UNDEFINED> instruction: 0x4622ed36
    8430:	bne	443c98 <myname@@Base+0x274720>
    8434:			; <UNDEFINED> instruction: 0xf7f92004
    8438:	stcls	12, cr14, [r9], {4}
    843c:	vst1.8	{d18-d21}, [pc], r0
    8440:	stmdavs	r0!, {r8, ip}
    8444:	ldc	7, cr15, [ip, #-996]	; 0xfffffc1c
    8448:	andcs	r6, r0, #32, 16	; 0x200000
    844c:			; <UNDEFINED> instruction: 0xf7f92105
    8450:	ldrbmi	lr, [r0], -sl, asr #25
    8454:	rscscc	pc, pc, #79	; 0x4f
    8458:	movtcs	pc, #580	; 0x244	; <UNPREDICTABLE>
    845c:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    8460:	andcc	lr, r0, #3293184	; 0x324000
    8464:	stmib	r9, {r8, r9, sp}^
    8468:	stmib	r9, {r1, r8, r9, ip, sp}^
    846c:	stmib	r9, {r2, r8, r9, ip, sp}^
    8470:	stmib	r9, {r1, r2, r8, r9, ip, sp}^
    8474:			; <UNDEFINED> instruction: 0xf7fb3308
    8478:			; <UNDEFINED> instruction: 0xf8dafa01
    847c:	strbmi	r8, [r0, #-1312]	; 0xfffffae0
    8480:	stcle	6, cr4, [sl, #-16]!
    8484:	ldrbtmi	r4, [sp], #-3555	; 0xfffff21d
    8488:			; <UNDEFINED> instruction: 0xf7fb4640
    848c:	ldmib	r9, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}^
    8490:			; <UNDEFINED> instruction: 0xf04f1700
    8494:	strbtmi	r0, [r6], r0, lsl #24
    8498:			; <UNDEFINED> instruction: 0xf5001f02
    849c:			; <UNDEFINED> instruction: 0xf8527047
    84a0:	blcs	180b8 <_IO_stdin_used@@Base+0xee04>
    84a4:	addsmi	sp, r9, #9216	; 0x2400
    84a8:	ldrmi	fp, [r9], -r4, asr #31
    84ac:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    84b0:	svclt	0x00bc429f
    84b4:			; <UNDEFINED> instruction: 0xf04f461f
    84b8:	addmi	r0, r2, #256	; 0x100
    84bc:			; <UNDEFINED> instruction: 0xf1bed1ef
    84c0:	andle	r0, r0, r0, lsl #30
    84c4:			; <UNDEFINED> instruction: 0xf1bc6029
    84c8:	andle	r0, r2, r0, lsl #30
    84cc:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    84d0:			; <UNDEFINED> instruction: 0xf108605f
    84d4:	strbmi	r0, [r4, #-2049]	; 0xfffff7ff
    84d8:	ldmibmi	r0, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    84dc:			; <UNDEFINED> instruction: 0xf1014479
    84e0:			; <UNDEFINED> instruction: 0xf1010708
    84e4:	ldmib	r1, {r3, r5, r8, r9}^
    84e8:	cmncc	r8, r0, lsl #4
    84ec:			; <UNDEFINED> instruction: 0xee071a12
    84f0:	vmov	s13, r0
    84f4:			; <UNDEFINED> instruction: 0x463a2a10
    84f8:	blpl	ffa03fe0 <myname@@Base+0xff834a68>
    84fc:	blvs	ff1c3fe4 <myname@@Base+0xfeff4a6c>
    8500:	blvc	c37d4 <data_fields@@Base+0xa7cfc>
    8504:	cdp	2, 11, cr4, cr0, cr11, {4}
    8508:	vmls.f64	d4, d7, d5
    850c:	vmov.f64	d4, #214	; 0xbeb00000 -0.3437500
    8510:	vstmia	r2!, {d7-<overflow reg d40>}
    8514:	mvnsle	r7, r1, lsl #20
    8518:			; <UNDEFINED> instruction: 0xf7fb4650
    851c:			; <UNDEFINED> instruction: 0xf8daf9af
    8520:	adcmi	r5, r8, #32, 10	; 0x8000000
    8524:	vhadd.u8	d25, d0, d5
    8528:			; <UNDEFINED> instruction: 0xf8df8098
    852c:			; <UNDEFINED> instruction: 0xf1c682f4
    8530:	bmi	fef09458 <myname@@Base+0xfed39ee0>
    8534:	ldrbtmi	r4, [r8], #3772	; 0xebc
    8538:			; <UNDEFINED> instruction: 0xf8dd447a
    853c:	movwls	r9, #24612	; 0x6024
    8540:	addseq	r4, fp, lr, ror r4
    8544:	bcs	443d70 <myname@@Base+0x2747f8>
    8548:	cdp	3, 0, cr9, cr8, cr7, {0}
    854c:	blmi	fedeaf94 <myname@@Base+0xfec1ba1c>
    8550:	movwls	r4, #33915	; 0x847b
    8554:	strcc	r4, [r1, #-1707]	; 0xfffff955
    8558:	beq	fe443dc0 <myname@@Base+0xfe274848>
    855c:			; <UNDEFINED> instruction: 0xf7f94629
    8560:	ldrbmi	lr, [r8], -lr, asr #24
    8564:	mrc2	7, 0, pc, cr6, cr10, {7}
    8568:	ldrbmi	r4, [r8], -r4, lsl #12
    856c:	mcr2	7, 1, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8570:	stccs	6, cr4, [r0], {128}	; 0x80
    8574:	msrhi	CPSR_fxc, r0
    8578:			; <UNDEFINED> instruction: 0xf8dab948
    857c:			; <UNDEFINED> instruction: 0xf10a20c0
    8580:			; <UNDEFINED> instruction: 0x462001b0
    8584:			; <UNDEFINED> instruction: 0xf96cf7fb
    8588:			; <UNDEFINED> instruction: 0xf0402800
    858c:	vst4.8	{d24,d26,d28,d30}, [pc]!
    8590:	andcs	r1, r0, #0, 2
    8594:	ldrdeq	pc, [r0], -r9
    8598:	b	ffac6584 <myname@@Base+0xff8f700c>
    859c:			; <UNDEFINED> instruction: 0xf7fc4640
    85a0:	strmi	pc, [r1], -fp, ror #31
    85a4:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
    85a8:	stc	7, cr15, [r8], #-996	; 0xfffffc1c
    85ac:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    85b0:	ldrdeq	pc, [r0], -r9
    85b4:			; <UNDEFINED> instruction: 0xf7f92200
    85b8:			; <UNDEFINED> instruction: 0xf8d9ec64
    85bc:			; <UNDEFINED> instruction: 0xf04f0000
    85c0:	strdlt	r3, [r8, -pc]
    85c4:			; <UNDEFINED> instruction: 0x1000f9b0
    85c8:	bcs	443e30 <myname@@Base+0x2748b8>
    85cc:	stc	7, cr15, [sl], {249}	; 0xf9
    85d0:	beq	443e3c <myname@@Base+0x2748c4>
    85d4:	ldc	7, cr15, [r2], {249}	; 0xf9
    85d8:			; <UNDEFINED> instruction: 0xf7fb4658
    85dc:	blls	1c69e0 <data_fields@@Base+0x1aaf08>
    85e0:			; <UNDEFINED> instruction: 0xdc322bc7
    85e4:			; <UNDEFINED> instruction: 0xf5004b93
    85e8:	ldrbtmi	r7, [fp], #-1096	; 0xfffffbb8
    85ec:	blls	1ed204 <myname@@Base+0x1dc8c>
    85f0:	bleq	1031f8 <data_fields@@Base+0xe7720>
    85f4:	blmi	fe440630 <myname@@Base+0xfe2710b8>
    85f8:	bvs	6597ec <myname@@Base+0x48a274>
    85fc:	vhsub.u8	d20, d16, d10
    8600:	stmmi	lr, {r1, r2, r5, r7, pc}
    8604:	mlsne	pc, r3, r8, pc	; <UNPREDICTABLE>
    8608:			; <UNDEFINED> instruction: 0xf7f94478
    860c:	ldrbmi	lr, [ip, #-3064]	; 0xfffff408
    8610:			; <UNDEFINED> instruction: 0xf85bd01b
    8614:	vldmiane	r1, {d2-d3}
    8618:	addshi	pc, r4, r0
    861c:			; <UNDEFINED> instruction: 0xf0001c53
    8620:			; <UNDEFINED> instruction: 0xf8da809b
    8624:	blcs	54a4c <data_fields@@Base+0x38f74>
    8628:	ldrtmi	sp, [r9], -r5, ror #1
    862c:			; <UNDEFINED> instruction: 0xf8512300
    8630:	ldrmi	r0, [r8], r4, lsl #22
    8634:	addmi	r3, r2, #67108864	; 0x4000000
    8638:	adchi	pc, r1, r0, asr #6
    863c:	mvnsle	r2, r8, lsl #22
    8640:			; <UNDEFINED> instruction: 0xf7f94630
    8644:	ldrbmi	lr, [ip, #-3036]	; 0xfffff424
    8648:	ldmdami	sp!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
    864c:			; <UNDEFINED> instruction: 0xf7f94478
    8650:	blls	1835b0 <data_fields@@Base+0x167ad8>
    8654:			; <UNDEFINED> instruction: 0xf47f42ab
    8658:	ldmdami	sl!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    865c:	ldmibpl	r3, {r2, r6, r9, sl, ip, sp, lr, pc}^
    8660:	vmvn.i32	q10, #1703935	; 0x0019ffff
    8664:	ldrbtmi	r0, [r8], #-2402	; 0xfffff69e
    8668:			; <UNDEFINED> instruction: 0xf7f94e78
    866c:			; <UNDEFINED> instruction: 0x9c09ebc8
    8670:	vst1.8	{d18-d21}, [pc], r0
    8674:			; <UNDEFINED> instruction: 0xf8df1100
    8678:	ldrbtmi	sl, [lr], #-472	; 0xfffffe28
    867c:	ldrbtmi	r6, [sp], #-2080	; 0xfffff7e0
    8680:	b	1dc666c <myname@@Base+0x1bf70f4>
    8684:			; <UNDEFINED> instruction: 0xf8df4873
    8688:	strcc	r8, [r4, #-464]	; 0xfffffe30
    868c:	ldrbtmi	r4, [sl], #1144	; 0x478
    8690:	bl	fed4667c <myname@@Base+0xfeb77104>
    8694:	andcs	r6, r0, #32, 16	; 0x200000
    8698:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    869c:			; <UNDEFINED> instruction: 0xf7f99409
    86a0:			; <UNDEFINED> instruction: 0xf8ddebf0
    86a4:			; <UNDEFINED> instruction: 0xf106b024
    86a8:	ldrbtmi	r0, [r8], #1128	; 0x468
    86ac:	ldrbmi	r3, [r0], -pc, ror #12
    86b0:	bl	fe94669c <myname@@Base+0xfe777124>
    86b4:	blne	146810 <data_fields@@Base+0x12ad38>
    86b8:	ldrdeq	pc, [r0], -fp
    86bc:	ldmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86c0:	blne	86718 <data_fields@@Base+0x6ac40>
    86c4:			; <UNDEFINED> instruction: 0xf7f94640
    86c8:			; <UNDEFINED> instruction: 0x2100eb9a
    86cc:	ldrdeq	pc, [r0], -fp
    86d0:	stmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86d4:	blcc	146838 <data_fields@@Base+0x12ad60>
    86d8:	blx	fe25a862 <myname@@Base+0xfe08b2ea>
    86dc:	ldrbne	r2, [fp, r3, lsl #2]
    86e0:	bl	ff0d98c8 <myname@@Base+0xfef0a350>
    86e4:			; <UNDEFINED> instruction: 0xf7f911a1
    86e8:	adcmi	lr, r6, #141312	; 0x22800
    86ec:			; <UNDEFINED> instruction: 0x4650d1df
    86f0:	bl	fe1466dc <myname@@Base+0xfdf77164>
    86f4:			; <UNDEFINED> instruction: 0xf44f9c09
    86f8:	vaddw.s8	<illegal reg q11.5>, q0, d0
    86fc:	stmdavs	r0!, {r5, r8}
    8700:	stmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8704:			; <UNDEFINED> instruction: 0x46404b56
    8708:			; <UNDEFINED> instruction: 0xf893447b
    870c:			; <UNDEFINED> instruction: 0xf7f9106f
    8710:	stmdavs	r0!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    8714:			; <UNDEFINED> instruction: 0xf7f92100
    8718:	strb	lr, [sp, #2308]	; 0x904
    871c:	mvnscc	pc, #79	; 0x4f
    8720:	ldreq	pc, [r9, #-111]	; 0xffffff91
    8724:			; <UNDEFINED> instruction: 0xf7ff9308
    8728:			; <UNDEFINED> instruction: 0xf8dab9ff
    872c:			; <UNDEFINED> instruction: 0xf7fe0098
    8730:			; <UNDEFINED> instruction: 0xf100fcdb
    8734:			; <UNDEFINED> instruction: 0xf100021c
    8738:			; <UNDEFINED> instruction: 0xf100061e
    873c:	cdp	3, 0, cr0, cr8, cr6, {7}
    8740:			; <UNDEFINED> instruction: 0xe65e2a10
    8744:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    8748:	bl	1646734 <myname@@Base+0x14771bc>
    874c:	stmdami	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    8750:			; <UNDEFINED> instruction: 0xf7f94478
    8754:			; <UNDEFINED> instruction: 0xe75aeb54
    8758:	ldrdeq	pc, [r0], -r9
    875c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    8760:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
    8764:	ldm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8768:	teqcs	pc, r0, asr #16
    876c:			; <UNDEFINED> instruction: 0xf7f94478
    8770:			; <UNDEFINED> instruction: 0xf8d9eb46
    8774:	mrscs	r0, (UNDEF: 0)
    8778:	ldm	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    877c:	bls	2424a0 <myname@@Base+0x72f28>
    8780:	ldrdeq	pc, [r0], -r9
    8784:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8788:	stmia	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    878c:	ldmdami	r8!, {r2, r8, r9, fp, ip, pc}
    8790:	ldrbtmi	r4, [r8], #-1176	; 0xfffffb68
    8794:	mlsne	r8, r8, r8, pc	; <UNPREDICTABLE>
    8798:	bl	c46784 <myname@@Base+0xa7720c>
    879c:	ldrdeq	pc, [r0], -r9
    87a0:			; <UNDEFINED> instruction: 0xf7f92100
    87a4:			; <UNDEFINED> instruction: 0xe732e8be
    87a8:			; <UNDEFINED> instruction: 0xf7fa4658
    87ac:	mvnlt	pc, r7, lsr lr	; <UNPREDICTABLE>
    87b0:			; <UNDEFINED> instruction: 0xf7fe4650
    87b4:	ldmiblt	r0, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
    87b8:	ldrbmi	r4, [r0], -r1, lsr #12
    87bc:	mcrr2	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    87c0:	bicslt	r4, r8, r1, lsl #12
    87c4:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    87c8:	bl	6467b4 <myname@@Base+0x47723c>
    87cc:			; <UNDEFINED> instruction: 0xf7fce6ee
    87d0:			; <UNDEFINED> instruction: 0x4601fed3
    87d4:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    87d8:	bl	4467c4 <myname@@Base+0x27724c>
    87dc:			; <UNDEFINED> instruction: 0x4621e739
    87e0:			; <UNDEFINED> instruction: 0xf7fe4650
    87e4:			; <UNDEFINED> instruction: 0xf7f9fc9d
    87e8:	strb	lr, [r5, sl, lsl #22]!
    87ec:	vst1.8	{d20-d22}, [pc], r2
    87f0:			; <UNDEFINED> instruction: 0xf8d91100
    87f4:			; <UNDEFINED> instruction: 0xf7f90000
    87f8:			; <UNDEFINED> instruction: 0xe7d9e9bc
    87fc:	ldrbmi	r4, [r0], -r1, lsr #12
    8800:			; <UNDEFINED> instruction: 0xf9eaf7fc
    8804:	ldrb	r4, [sp, r1, lsl #12]
    8808:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    880c:	ldrsbeq	r7, [ip], -ip
    8810:	andeq	r2, r0, sl, ror #27
    8814:	andseq	r7, ip, lr, ror r0
    8818:	andseq	r7, ip, r6, lsr r0
    881c:	andseq	r7, ip, r8, lsr #32
    8820:	andeq	r2, r0, sl, asr ip
    8824:	andeq	r2, r0, r4, asr #25
    8828:	strdeq	r2, [r0], -r0
    882c:	ldrdeq	r2, [r0], -ip
    8830:	andeq	r2, r0, sl, asr ip
    8834:	andseq	r6, ip, sl, lsl pc
    8838:	andseq	r6, ip, ip, lsl #30
    883c:	andeq	r2, r0, r0, ror r6
    8840:	andeq	r2, r0, r0, ror #13
    8844:	andeq	r2, r0, r6, asr #13
    8848:	andeq	r2, r0, lr, lsr #23
    884c:	andseq	r6, ip, sl, lsl #29
    8850:	muleq	r0, r6, sl
    8854:	andeq	r2, r0, ip, lsl #23
    8858:	andeq	r2, r0, lr, asr #11
    885c:	andeq	r2, r0, r4, asr #22
    8860:			; <UNDEFINED> instruction: 0x001c6dfc
    8864:			; <UNDEFINED> instruction: 0x00002ab6
    8868:	ldrdeq	r2, [r0], -r0
    886c:	andeq	r2, r0, ip, lsl #10
    8870:	andeq	r2, r0, r6, ror #9
    8874:	andeq	r1, r0, sl, ror r5
    8878:	andeq	r2, r0, sl, lsr #20
    887c:			; <UNDEFINED> instruction: 0x4606b570
    8880:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8884:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8888:	ldm	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    888c:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8890:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8894:	blx	fec10c9c <myname@@Base+0xfea41724>
    8898:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    889c:	sfmne	f4, 2, [ip], {69}	; 0x45
    88a0:	andlt	r4, r9, #44040192	; 0x2a00000
    88a4:			; <UNDEFINED> instruction: 0xf7f9b220
    88a8:			; <UNDEFINED> instruction: 0x2c08e9f6
    88ac:	mvnsle	r4, r1, lsr #12
    88b0:	blvs	44388 <data_fields@@Base+0x288b0>
    88b4:	movwcs	r4, #2576	; 0xa10
    88b8:	eorcc	r4, r8, #2046820352	; 0x7a000000
    88bc:	blcs	2154c8 <myname@@Base+0x45f50>
    88c0:	bcc	fe4440e4 <myname@@Base+0xfe274b6c>
    88c4:	blvc	ffa043ac <myname@@Base+0xff834e34>
    88c8:	blvc	1c416c <data_fields@@Base+0x1a8694>
    88cc:	blvc	204170 <myname@@Base+0x34bf8>
    88d0:	blvc	c3b60 <data_fields@@Base+0xa8088>
    88d4:	blmi	27d0a4 <myname@@Base+0xadb2c>
    88d8:	vmin.s8	d20, d3, d16
    88dc:	vrhadd.s8	d17, d6, d30
    88e0:	ldrbtmi	r2, [fp], #-609	; 0xfffffd9f
    88e4:	teqcc	r2, r3, asr #5	; <UNPREDICTABLE>
    88e8:	rsbvs	pc, r3, #204472320	; 0xc300000
    88ec:	andsne	lr, sl, #3194880	; 0x30c000
    88f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    88f4:	ldmlt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    88f8:	andseq	r6, ip, ip, asr #24
    88fc:	andseq	r6, ip, r2, lsr #24
    8900:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    8904:			; <UNDEFINED> instruction: 0xf7f94478
    8908:	pop	{r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    890c:			; <UNDEFINED> instruction: 0xf7f94008
    8910:	svclt	0x0000ba8f
    8914:	andeq	r2, r0, r8, lsr #8
    8918:			; <UNDEFINED> instruction: 0x4604b510
    891c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    8920:	b	1b4690c <myname@@Base+0x1977394>
    8924:	b	fe1c6910 <myname@@Base+0xfdff7398>
    8928:	pop	{r5, r9, sl, lr}
    892c:			; <UNDEFINED> instruction: 0xf7ff4010
    8930:	svclt	0x0000bfa5
    8934:	andeq	r2, r0, lr, lsl #8
    8938:	svclt	0x00081e4a
    893c:			; <UNDEFINED> instruction: 0xf0c04770
    8940:	addmi	r8, r8, #36, 2
    8944:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    8948:			; <UNDEFINED> instruction: 0xf0004211
    894c:	blx	fec28db0 <myname@@Base+0xfea59838>
    8950:	blx	fec85758 <myname@@Base+0xfeab61e0>
    8954:	bl	fe8c5360 <myname@@Base+0xfe6f5de8>
    8958:			; <UNDEFINED> instruction: 0xf1c30303
    895c:	andge	r0, r4, #2080374784	; 0x7c000000
    8960:	movwne	lr, #15106	; 0x3b02
    8964:	andeq	pc, r0, #79	; 0x4f
    8968:	svclt	0x0000469f
    896c:	andhi	pc, r0, pc, lsr #7
    8970:	svcvc	0x00c1ebb0
    8974:	bl	10b857c <myname@@Base+0xee9004>
    8978:	svclt	0x00280202
    897c:	sbcvc	lr, r1, r0, lsr #23
    8980:	svcvc	0x0081ebb0
    8984:	bl	10b858c <myname@@Base+0xee9014>
    8988:	svclt	0x00280202
    898c:	addvc	lr, r1, r0, lsr #23
    8990:	svcvc	0x0041ebb0
    8994:	bl	10b859c <myname@@Base+0xee9024>
    8998:	svclt	0x00280202
    899c:	subvc	lr, r1, r0, lsr #23
    89a0:	svcvc	0x0001ebb0
    89a4:	bl	10b85ac <myname@@Base+0xee9034>
    89a8:	svclt	0x00280202
    89ac:	andvc	lr, r1, r0, lsr #23
    89b0:	svcvs	0x00c1ebb0
    89b4:	bl	10b85bc <myname@@Base+0xee9044>
    89b8:	svclt	0x00280202
    89bc:	sbcvs	lr, r1, r0, lsr #23
    89c0:	svcvs	0x0081ebb0
    89c4:	bl	10b85cc <myname@@Base+0xee9054>
    89c8:	svclt	0x00280202
    89cc:	addvs	lr, r1, r0, lsr #23
    89d0:	svcvs	0x0041ebb0
    89d4:	bl	10b85dc <myname@@Base+0xee9064>
    89d8:	svclt	0x00280202
    89dc:	subvs	lr, r1, r0, lsr #23
    89e0:	svcvs	0x0001ebb0
    89e4:	bl	10b85ec <myname@@Base+0xee9074>
    89e8:	svclt	0x00280202
    89ec:	andvs	lr, r1, r0, lsr #23
    89f0:	svcpl	0x00c1ebb0
    89f4:	bl	10b85fc <myname@@Base+0xee9084>
    89f8:	svclt	0x00280202
    89fc:	sbcpl	lr, r1, r0, lsr #23
    8a00:	svcpl	0x0081ebb0
    8a04:	bl	10b860c <myname@@Base+0xee9094>
    8a08:	svclt	0x00280202
    8a0c:	addpl	lr, r1, r0, lsr #23
    8a10:	svcpl	0x0041ebb0
    8a14:	bl	10b861c <myname@@Base+0xee90a4>
    8a18:	svclt	0x00280202
    8a1c:	subpl	lr, r1, r0, lsr #23
    8a20:	svcpl	0x0001ebb0
    8a24:	bl	10b862c <myname@@Base+0xee90b4>
    8a28:	svclt	0x00280202
    8a2c:	andpl	lr, r1, r0, lsr #23
    8a30:	svcmi	0x00c1ebb0
    8a34:	bl	10b863c <myname@@Base+0xee90c4>
    8a38:	svclt	0x00280202
    8a3c:	sbcmi	lr, r1, r0, lsr #23
    8a40:	svcmi	0x0081ebb0
    8a44:	bl	10b864c <myname@@Base+0xee90d4>
    8a48:	svclt	0x00280202
    8a4c:	addmi	lr, r1, r0, lsr #23
    8a50:	svcmi	0x0041ebb0
    8a54:	bl	10b865c <myname@@Base+0xee90e4>
    8a58:	svclt	0x00280202
    8a5c:	submi	lr, r1, r0, lsr #23
    8a60:	svcmi	0x0001ebb0
    8a64:	bl	10b866c <myname@@Base+0xee90f4>
    8a68:	svclt	0x00280202
    8a6c:	andmi	lr, r1, r0, lsr #23
    8a70:	svccc	0x00c1ebb0
    8a74:	bl	10b867c <myname@@Base+0xee9104>
    8a78:	svclt	0x00280202
    8a7c:	sbccc	lr, r1, r0, lsr #23
    8a80:	svccc	0x0081ebb0
    8a84:	bl	10b868c <myname@@Base+0xee9114>
    8a88:	svclt	0x00280202
    8a8c:	addcc	lr, r1, r0, lsr #23
    8a90:	svccc	0x0041ebb0
    8a94:	bl	10b869c <myname@@Base+0xee9124>
    8a98:	svclt	0x00280202
    8a9c:	subcc	lr, r1, r0, lsr #23
    8aa0:	svccc	0x0001ebb0
    8aa4:	bl	10b86ac <myname@@Base+0xee9134>
    8aa8:	svclt	0x00280202
    8aac:	andcc	lr, r1, r0, lsr #23
    8ab0:	svccs	0x00c1ebb0
    8ab4:	bl	10b86bc <myname@@Base+0xee9144>
    8ab8:	svclt	0x00280202
    8abc:	sbccs	lr, r1, r0, lsr #23
    8ac0:	svccs	0x0081ebb0
    8ac4:	bl	10b86cc <myname@@Base+0xee9154>
    8ac8:	svclt	0x00280202
    8acc:	addcs	lr, r1, r0, lsr #23
    8ad0:	svccs	0x0041ebb0
    8ad4:	bl	10b86dc <myname@@Base+0xee9164>
    8ad8:	svclt	0x00280202
    8adc:	subcs	lr, r1, r0, lsr #23
    8ae0:	svccs	0x0001ebb0
    8ae4:	bl	10b86ec <myname@@Base+0xee9174>
    8ae8:	svclt	0x00280202
    8aec:	andcs	lr, r1, r0, lsr #23
    8af0:	svcne	0x00c1ebb0
    8af4:	bl	10b86fc <myname@@Base+0xee9184>
    8af8:	svclt	0x00280202
    8afc:	sbcne	lr, r1, r0, lsr #23
    8b00:	svcne	0x0081ebb0
    8b04:	bl	10b870c <myname@@Base+0xee9194>
    8b08:	svclt	0x00280202
    8b0c:	addne	lr, r1, r0, lsr #23
    8b10:	svcne	0x0041ebb0
    8b14:	bl	10b871c <myname@@Base+0xee91a4>
    8b18:	svclt	0x00280202
    8b1c:	subne	lr, r1, r0, lsr #23
    8b20:	svcne	0x0001ebb0
    8b24:	bl	10b872c <myname@@Base+0xee91b4>
    8b28:	svclt	0x00280202
    8b2c:	andne	lr, r1, r0, lsr #23
    8b30:	svceq	0x00c1ebb0
    8b34:	bl	10b873c <myname@@Base+0xee91c4>
    8b38:	svclt	0x00280202
    8b3c:	sbceq	lr, r1, r0, lsr #23
    8b40:	svceq	0x0081ebb0
    8b44:	bl	10b874c <myname@@Base+0xee91d4>
    8b48:	svclt	0x00280202
    8b4c:	addeq	lr, r1, r0, lsr #23
    8b50:	svceq	0x0041ebb0
    8b54:	bl	10b875c <myname@@Base+0xee91e4>
    8b58:	svclt	0x00280202
    8b5c:	subeq	lr, r1, r0, lsr #23
    8b60:	svceq	0x0001ebb0
    8b64:	bl	10b876c <myname@@Base+0xee91f4>
    8b68:	svclt	0x00280202
    8b6c:	andeq	lr, r1, r0, lsr #23
    8b70:			; <UNDEFINED> instruction: 0x47704610
    8b74:	andcs	fp, r1, ip, lsl #30
    8b78:	ldrbmi	r2, [r0, -r0]!
    8b7c:			; <UNDEFINED> instruction: 0xf281fab1
    8b80:	andseq	pc, pc, #-2147483600	; 0x80000030
    8b84:			; <UNDEFINED> instruction: 0xf002fa20
    8b88:	tstlt	r8, r0, ror r7
    8b8c:	rscscc	pc, pc, pc, asr #32
    8b90:	bllt	8c4b98 <myname@@Base+0x6f5620>
    8b94:	rscsle	r2, r8, r0, lsl #18
    8b98:	andmi	lr, r3, sp, lsr #18
    8b9c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    8ba0:			; <UNDEFINED> instruction: 0x4006e8bd
    8ba4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    8ba8:	smlatbeq	r3, r1, fp, lr
    8bac:	svclt	0x00004770
    8bb0:			; <UNDEFINED> instruction: 0xf0002900
    8bb4:	b	fe0290b4 <myname@@Base+0xfde59b3c>
    8bb8:	svclt	0x00480c01
    8bbc:	cdpne	2, 4, cr4, cr10, cr9, {2}
    8bc0:	tsthi	pc, r0	; <UNPREDICTABLE>
    8bc4:	svclt	0x00480003
    8bc8:	addmi	r4, fp, #805306372	; 0x30000004
    8bcc:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    8bd0:			; <UNDEFINED> instruction: 0xf0004211
    8bd4:	blx	fece9068 <myname@@Base+0xfeb19af0>
    8bd8:	blx	fec855ec <myname@@Base+0xfeab6074>
    8bdc:	bl	fe844de8 <myname@@Base+0xfe675870>
    8be0:			; <UNDEFINED> instruction: 0xf1c20202
    8be4:	andge	r0, r4, pc, lsl r2
    8be8:	andne	lr, r2, #0, 22
    8bec:	andeq	pc, r0, pc, asr #32
    8bf0:	svclt	0x00004697
    8bf4:	andhi	pc, r0, pc, lsr #7
    8bf8:	svcvc	0x00c1ebb3
    8bfc:	bl	1038804 <myname@@Base+0xe6928c>
    8c00:	svclt	0x00280000
    8c04:	bicvc	lr, r1, #166912	; 0x28c00
    8c08:	svcvc	0x0081ebb3
    8c0c:	bl	1038814 <myname@@Base+0xe6929c>
    8c10:	svclt	0x00280000
    8c14:	orrvc	lr, r1, #166912	; 0x28c00
    8c18:	svcvc	0x0041ebb3
    8c1c:	bl	1038824 <myname@@Base+0xe692ac>
    8c20:	svclt	0x00280000
    8c24:	movtvc	lr, #7075	; 0x1ba3
    8c28:	svcvc	0x0001ebb3
    8c2c:	bl	1038834 <myname@@Base+0xe692bc>
    8c30:	svclt	0x00280000
    8c34:	movwvc	lr, #7075	; 0x1ba3
    8c38:	svcvs	0x00c1ebb3
    8c3c:	bl	1038844 <myname@@Base+0xe692cc>
    8c40:	svclt	0x00280000
    8c44:	bicvs	lr, r1, #166912	; 0x28c00
    8c48:	svcvs	0x0081ebb3
    8c4c:	bl	1038854 <myname@@Base+0xe692dc>
    8c50:	svclt	0x00280000
    8c54:	orrvs	lr, r1, #166912	; 0x28c00
    8c58:	svcvs	0x0041ebb3
    8c5c:	bl	1038864 <myname@@Base+0xe692ec>
    8c60:	svclt	0x00280000
    8c64:	movtvs	lr, #7075	; 0x1ba3
    8c68:	svcvs	0x0001ebb3
    8c6c:	bl	1038874 <myname@@Base+0xe692fc>
    8c70:	svclt	0x00280000
    8c74:	movwvs	lr, #7075	; 0x1ba3
    8c78:	svcpl	0x00c1ebb3
    8c7c:	bl	1038884 <myname@@Base+0xe6930c>
    8c80:	svclt	0x00280000
    8c84:	bicpl	lr, r1, #166912	; 0x28c00
    8c88:	svcpl	0x0081ebb3
    8c8c:	bl	1038894 <myname@@Base+0xe6931c>
    8c90:	svclt	0x00280000
    8c94:	orrpl	lr, r1, #166912	; 0x28c00
    8c98:	svcpl	0x0041ebb3
    8c9c:	bl	10388a4 <myname@@Base+0xe6932c>
    8ca0:	svclt	0x00280000
    8ca4:	movtpl	lr, #7075	; 0x1ba3
    8ca8:	svcpl	0x0001ebb3
    8cac:	bl	10388b4 <myname@@Base+0xe6933c>
    8cb0:	svclt	0x00280000
    8cb4:	movwpl	lr, #7075	; 0x1ba3
    8cb8:	svcmi	0x00c1ebb3
    8cbc:	bl	10388c4 <myname@@Base+0xe6934c>
    8cc0:	svclt	0x00280000
    8cc4:	bicmi	lr, r1, #166912	; 0x28c00
    8cc8:	svcmi	0x0081ebb3
    8ccc:	bl	10388d4 <myname@@Base+0xe6935c>
    8cd0:	svclt	0x00280000
    8cd4:	orrmi	lr, r1, #166912	; 0x28c00
    8cd8:	svcmi	0x0041ebb3
    8cdc:	bl	10388e4 <myname@@Base+0xe6936c>
    8ce0:	svclt	0x00280000
    8ce4:	movtmi	lr, #7075	; 0x1ba3
    8ce8:	svcmi	0x0001ebb3
    8cec:	bl	10388f4 <myname@@Base+0xe6937c>
    8cf0:	svclt	0x00280000
    8cf4:	movwmi	lr, #7075	; 0x1ba3
    8cf8:	svccc	0x00c1ebb3
    8cfc:	bl	1038904 <myname@@Base+0xe6938c>
    8d00:	svclt	0x00280000
    8d04:	biccc	lr, r1, #166912	; 0x28c00
    8d08:	svccc	0x0081ebb3
    8d0c:	bl	1038914 <myname@@Base+0xe6939c>
    8d10:	svclt	0x00280000
    8d14:	orrcc	lr, r1, #166912	; 0x28c00
    8d18:	svccc	0x0041ebb3
    8d1c:	bl	1038924 <myname@@Base+0xe693ac>
    8d20:	svclt	0x00280000
    8d24:	movtcc	lr, #7075	; 0x1ba3
    8d28:	svccc	0x0001ebb3
    8d2c:	bl	1038934 <myname@@Base+0xe693bc>
    8d30:	svclt	0x00280000
    8d34:	movwcc	lr, #7075	; 0x1ba3
    8d38:	svccs	0x00c1ebb3
    8d3c:	bl	1038944 <myname@@Base+0xe693cc>
    8d40:	svclt	0x00280000
    8d44:	biccs	lr, r1, #166912	; 0x28c00
    8d48:	svccs	0x0081ebb3
    8d4c:	bl	1038954 <myname@@Base+0xe693dc>
    8d50:	svclt	0x00280000
    8d54:	orrcs	lr, r1, #166912	; 0x28c00
    8d58:	svccs	0x0041ebb3
    8d5c:	bl	1038964 <myname@@Base+0xe693ec>
    8d60:	svclt	0x00280000
    8d64:	movtcs	lr, #7075	; 0x1ba3
    8d68:	svccs	0x0001ebb3
    8d6c:	bl	1038974 <myname@@Base+0xe693fc>
    8d70:	svclt	0x00280000
    8d74:	movwcs	lr, #7075	; 0x1ba3
    8d78:	svcne	0x00c1ebb3
    8d7c:	bl	1038984 <myname@@Base+0xe6940c>
    8d80:	svclt	0x00280000
    8d84:	bicne	lr, r1, #166912	; 0x28c00
    8d88:	svcne	0x0081ebb3
    8d8c:	bl	1038994 <myname@@Base+0xe6941c>
    8d90:	svclt	0x00280000
    8d94:	orrne	lr, r1, #166912	; 0x28c00
    8d98:	svcne	0x0041ebb3
    8d9c:	bl	10389a4 <myname@@Base+0xe6942c>
    8da0:	svclt	0x00280000
    8da4:	movtne	lr, #7075	; 0x1ba3
    8da8:	svcne	0x0001ebb3
    8dac:	bl	10389b4 <myname@@Base+0xe6943c>
    8db0:	svclt	0x00280000
    8db4:	movwne	lr, #7075	; 0x1ba3
    8db8:	svceq	0x00c1ebb3
    8dbc:	bl	10389c4 <myname@@Base+0xe6944c>
    8dc0:	svclt	0x00280000
    8dc4:	biceq	lr, r1, #166912	; 0x28c00
    8dc8:	svceq	0x0081ebb3
    8dcc:	bl	10389d4 <myname@@Base+0xe6945c>
    8dd0:	svclt	0x00280000
    8dd4:	orreq	lr, r1, #166912	; 0x28c00
    8dd8:	svceq	0x0041ebb3
    8ddc:	bl	10389e4 <myname@@Base+0xe6946c>
    8de0:	svclt	0x00280000
    8de4:	movteq	lr, #7075	; 0x1ba3
    8de8:	svceq	0x0001ebb3
    8dec:	bl	10389f4 <myname@@Base+0xe6947c>
    8df0:	svclt	0x00280000
    8df4:	movweq	lr, #7075	; 0x1ba3
    8df8:	svceq	0x0000f1bc
    8dfc:	submi	fp, r0, #72, 30	; 0x120
    8e00:	b	fe71abc8 <myname@@Base+0xfe54b650>
    8e04:	svclt	0x00480f00
    8e08:	ldrbmi	r4, [r0, -r0, asr #4]!
    8e0c:	andcs	fp, r0, r8, lsr pc
    8e10:	b	13f8a28 <myname@@Base+0x12294b0>
    8e14:			; <UNDEFINED> instruction: 0xf04070ec
    8e18:	ldrbmi	r0, [r0, -r1]!
    8e1c:			; <UNDEFINED> instruction: 0xf281fab1
    8e20:	andseq	pc, pc, #-2147483600	; 0x80000030
    8e24:	svceq	0x0000f1bc
    8e28:			; <UNDEFINED> instruction: 0xf002fa23
    8e2c:	submi	fp, r0, #72, 30	; 0x120
    8e30:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    8e34:			; <UNDEFINED> instruction: 0xf06fbfc8
    8e38:	svclt	0x00b84000
    8e3c:	andmi	pc, r0, pc, asr #32
    8e40:	stmiblt	sl, {ip, sp, lr, pc}^
    8e44:	rscsle	r2, r4, r0, lsl #18
    8e48:	andmi	lr, r3, sp, lsr #18
    8e4c:	mrc2	7, 5, pc, cr3, cr15, {7}
    8e50:			; <UNDEFINED> instruction: 0x4006e8bd
    8e54:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    8e58:	smlatbeq	r3, r1, fp, lr
    8e5c:	svclt	0x00004770
    8e60:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    8e64:	svclt	0x0000e002
    8e68:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    8e6c:	b	13f6334 <myname@@Base+0x1226dbc>
    8e70:	b	13c9f7c <myname@@Base+0x11faa04>
    8e74:	b	fe50a388 <myname@@Base+0xfe33ae10>
    8e78:	svclt	0x00080f05
    8e7c:	svceq	0x0002ea90
    8e80:	b	1538b04 <myname@@Base+0x136958c>
    8e84:	b	154be8c <myname@@Base+0x137c914>
    8e88:	b	1fcbe98 <myname@@Base+0x1dfc920>
    8e8c:	b	1fe0024 <myname@@Base+0x1e10aac>
    8e90:			; <UNDEFINED> instruction: 0xf0005c65
    8e94:	b	13e9224 <myname@@Base+0x1219cac>
    8e98:	bl	ff51dff0 <myname@@Base+0xff34ea78>
    8e9c:	svclt	0x00b85555
    8ea0:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    8ea4:	b	fe019f5c <myname@@Base+0xfde4a9e4>
    8ea8:	b	fe0496b8 <myname@@Base+0xfde7a140>
    8eac:	b	fe089ac0 <myname@@Base+0xfdeba548>
    8eb0:	b	fe0c8eb8 <myname@@Base+0xfdef9940>
    8eb4:	b	fe0092c0 <myname@@Base+0xfde39d48>
    8eb8:	b	fe0496c8 <myname@@Base+0xfde7a150>
    8ebc:	ldccs	3, cr0, [r6, #-12]!
    8ec0:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    8ec4:	svcmi	0x0000f011
    8ec8:	tstcc	r1, pc, asr #20
    8ecc:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    8ed0:	tstcc	r1, ip, asr #20
    8ed4:	submi	sp, r0, #2
    8ed8:	cmpeq	r1, r1, ror #22
    8edc:	svcmi	0x0000f013
    8ee0:	movwcc	lr, #14927	; 0x3a4f
    8ee4:	tstcc	r3, #76, 20	; 0x4c000
    8ee8:	subsmi	sp, r2, #2
    8eec:	movteq	lr, #15203	; 0x3b63
    8ef0:	svceq	0x0005ea94
    8ef4:	adchi	pc, r7, r0
    8ef8:	streq	pc, [r1], #-420	; 0xfffffe5c
    8efc:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    8f00:	blx	bfb3c <data_fields@@Base+0xa4064>
    8f04:	blx	8c7f44 <myname@@Base+0x6f89cc>
    8f08:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    8f0c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    8f10:	vpmax.s8	d15, d14, d3
    8f14:	blx	10cf11c <myname@@Base+0xeffba4>
    8f18:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    8f1c:			; <UNDEFINED> instruction: 0xf1a5e00e
    8f20:			; <UNDEFINED> instruction: 0xf10e0520
    8f24:	bcs	4c7ac <data_fields@@Base+0x30cd4>
    8f28:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    8f2c:			; <UNDEFINED> instruction: 0xf04cbf28
    8f30:	blx	10cbf40 <myname@@Base+0xefc9c8>
    8f34:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    8f38:	mvnvc	lr, r1, asr fp
    8f3c:	strmi	pc, [r0, #-1]
    8f40:			; <UNDEFINED> instruction: 0xf04fd507
    8f44:			; <UNDEFINED> instruction: 0xf1dc0e00
    8f48:	bl	1f8bf50 <myname@@Base+0x1dbc9d8>
    8f4c:	bl	1b88f54 <myname@@Base+0x19b99dc>
    8f50:			; <UNDEFINED> instruction: 0xf5b10101
    8f54:	tstle	fp, #128, 30	; 0x200
    8f58:	svcne	0x0000f5b1
    8f5c:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    8f60:	eorseq	lr, r0, pc, asr sl
    8f64:			; <UNDEFINED> instruction: 0x0c3cea4f
    8f68:	streq	pc, [r1], #-260	; 0xfffffefc
    8f6c:	subpl	lr, r4, #323584	; 0x4f000
    8f70:	svceq	0x0080f512
    8f74:	addshi	pc, sl, r0, lsl #1
    8f78:	svcmi	0x0000f1bc
    8f7c:	b	17f8ba4 <myname@@Base+0x162962c>
    8f80:			; <UNDEFINED> instruction: 0xf1500c50
    8f84:	bl	1048f8c <myname@@Base+0xe79a14>
    8f88:	b	105d3a0 <myname@@Base+0xe8de28>
    8f8c:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    8f90:	mcrreq	10, 5, lr, ip, cr15
    8f94:	bl	105949c <myname@@Base+0xe89f24>
    8f98:	stfccs	f0, [r1], {1}
    8f9c:			; <UNDEFINED> instruction: 0xf5b1bf28
    8fa0:	rscle	r1, r9, #128, 30	; 0x200
    8fa4:	svceq	0x0000f091
    8fa8:	strmi	fp, [r1], -r4, lsl #30
    8fac:	blx	fec50fb4 <myname@@Base+0xfea81a3c>
    8fb0:	svclt	0x0008f381
    8fb4:			; <UNDEFINED> instruction: 0xf1a33320
    8fb8:			; <UNDEFINED> instruction: 0xf1b3030b
    8fbc:	ble	309844 <myname@@Base+0x13a2cc>
    8fc0:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    8fc4:	ldfeqd	f7, [r4], {2}
    8fc8:	andeq	pc, ip, #-2147483600	; 0x80000030
    8fcc:			; <UNDEFINED> instruction: 0xf00cfa01
    8fd0:			; <UNDEFINED> instruction: 0xf102fa21
    8fd4:			; <UNDEFINED> instruction: 0xf102e00c
    8fd8:	svclt	0x00d80214
    8fdc:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    8fe0:			; <UNDEFINED> instruction: 0xf102fa01
    8fe4:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    8fe8:	b	1078f60 <myname@@Base+0xea99e8>
    8fec:	addsmi	r0, r0, ip, lsl #2
    8ff0:	svclt	0x00a21ae4
    8ff4:	tstpl	r4, r1, lsl #22
    8ff8:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    8ffc:	streq	lr, [r4], #-2671	; 0xfffff591
    9000:	ble	718084 <myname@@Base+0x548b0c>
    9004:	cfstrsle	mvf3, [lr], {12}
    9008:	ldreq	pc, [r4], #-260	; 0xfffffefc
    900c:	eoreq	pc, r0, #196, 2	; 0x31
    9010:			; <UNDEFINED> instruction: 0xf004fa20
    9014:	vpmax.u8	d15, d2, d1
    9018:	andeq	lr, r3, r0, asr #20
    901c:	vpmax.u8	d15, d4, d17
    9020:	tsteq	r3, r5, asr #20
    9024:			; <UNDEFINED> instruction: 0xf1c4bd30
    9028:			; <UNDEFINED> instruction: 0xf1c4040c
    902c:	blx	8098b4 <myname@@Base+0x63a33c>
    9030:	blx	85040 <data_fields@@Base+0x69568>
    9034:	b	1045c4c <myname@@Base+0xe766d4>
    9038:	strtmi	r0, [r9], -r3
    903c:	blx	878504 <myname@@Base+0x6a8f8c>
    9040:	strtmi	pc, [r9], -r4
    9044:			; <UNDEFINED> instruction: 0xf094bd30
    9048:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    904c:	svclt	0x00061380
    9050:	orrne	pc, r0, r1, lsl #9
    9054:	cfstrscc	mvf3, [r1, #-4]
    9058:	b	2002d98 <myname@@Base+0x1e33820>
    905c:	svclt	0x00185c64
    9060:			; <UNDEFINED> instruction: 0x5c65ea7f
    9064:	b	fe53d110 <myname@@Base+0xfe36db98>
    9068:	svclt	0x00080f05
    906c:	svceq	0x0002ea90
    9070:	b	153d08c <myname@@Base+0x136db14>
    9074:	svclt	0x00040c00
    9078:			; <UNDEFINED> instruction: 0x46104619
    907c:	b	fe478544 <myname@@Base+0xfe2a8fcc>
    9080:	svclt	0x001e0f03
    9084:	andcs	r2, r0, r0, lsl #2
    9088:	b	17f8550 <myname@@Base+0x1628fd8>
    908c:	tstle	r5, r4, asr ip
    9090:	cmpmi	r9, r0, asr #32
    9094:			; <UNDEFINED> instruction: 0xf041bf28
    9098:	ldflts	f4, [r0, #-0]
    909c:	streq	pc, [r0], #1300	; 0x514
    90a0:			; <UNDEFINED> instruction: 0xf501bf3c
    90a4:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    90a8:	strmi	pc, [r0, #-1]
    90ac:	mvnsmi	pc, r5, asr #32
    90b0:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    90b4:	andeq	pc, r0, pc, asr #32
    90b8:	b	1ff8580 <myname@@Base+0x1e29008>
    90bc:	svclt	0x001a5c64
    90c0:			; <UNDEFINED> instruction: 0x46104619
    90c4:			; <UNDEFINED> instruction: 0x5c65ea7f
    90c8:			; <UNDEFINED> instruction: 0x460bbf1c
    90cc:	b	141a8dc <myname@@Base+0x124b364>
    90d0:	svclt	0x00063401
    90d4:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    90d8:	svceq	0x0003ea91
    90dc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    90e0:	svclt	0x0000bd30
    90e4:	svceq	0x0000f090
    90e8:	tstcs	r0, r4, lsl #30
    90ec:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    90f0:	strvs	pc, [r0], #1103	; 0x44f
    90f4:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    90f8:	streq	pc, [r0, #-79]	; 0xffffffb1
    90fc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    9100:	svclt	0x0000e750
    9104:	svceq	0x0000f090
    9108:	tstcs	r0, r4, lsl #30
    910c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    9110:	strvs	pc, [r0], #1103	; 0x44f
    9114:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    9118:	strmi	pc, [r0, #-16]
    911c:	submi	fp, r0, #72, 30	; 0x120
    9120:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    9124:	svclt	0x0000e73e
    9128:	b	13c9238 <myname@@Base+0x11f9cc0>
    912c:	b	13c98bc <myname@@Base+0x11fa344>
    9130:	b	13c95fc <myname@@Base+0x11fa084>
    9134:	svclt	0x001f7002
    9138:	cmnmi	pc, #18	; <UNPREDICTABLE>
    913c:	svcmi	0x007ff093
    9140:	msrpl	SPSR_, r1, lsl #1
    9144:			; <UNDEFINED> instruction: 0xf0324770
    9148:	svclt	0x0008427f
    914c:			; <UNDEFINED> instruction: 0xf0934770
    9150:	svclt	0x00044f7f
    9154:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    9158:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    915c:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    9160:	strmi	pc, [r0, #-1]
    9164:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    9168:	svclt	0x0000e71c
    916c:	andeq	lr, r1, #80, 20	; 0x50000
    9170:	ldrbmi	fp, [r0, -r8, lsl #30]!
    9174:			; <UNDEFINED> instruction: 0xf04fb530
    9178:	and	r0, sl, r0, lsl #10
    917c:	andeq	lr, r1, #80, 20	; 0x50000
    9180:	ldrbmi	fp, [r0, -r8, lsl #30]!
    9184:			; <UNDEFINED> instruction: 0xf011b530
    9188:	strle	r4, [r2, #-1280]	; 0xfffffb00
    918c:	bl	1859a94 <myname@@Base+0x168a51c>
    9190:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    9194:			; <UNDEFINED> instruction: 0xf1046480
    9198:	b	17ca268 <myname@@Base+0x15facf0>
    919c:			; <UNDEFINED> instruction: 0xf43f5c91
    91a0:			; <UNDEFINED> instruction: 0xf04faed8
    91a4:	b	17c99b8 <myname@@Base+0x15fa440>
    91a8:	svclt	0x00180cdc
    91ac:	b	17d59c0 <myname@@Base+0x1606448>
    91b0:	svclt	0x00180cdc
    91b4:	bl	959c8 <data_fields@@Base+0x79ef0>
    91b8:			; <UNDEFINED> instruction: 0xf1c202dc
    91bc:	blx	9e44 <_IO_stdin_used@@Base+0xb90>
    91c0:	blx	8481d4 <myname@@Base+0x678c5c>
    91c4:	blx	851d4 <data_fields@@Base+0x696fc>
    91c8:	b	10489dc <myname@@Base+0xe79464>
    91cc:	blx	84920c <myname@@Base+0x679c94>
    91d0:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    91d4:	svclt	0x0000e6bd
    91d8:			; <UNDEFINED> instruction: 0xf04fb502
    91dc:			; <UNDEFINED> instruction: 0xf7f80008
    91e0:	vstrlt	d14, [r2, #-616]	; 0xfffffd98
    91e4:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
    91e8:	mcrr	6, 0, r4, r3, cr11
    91ec:	vmov.32	r2, d5[1]
    91f0:	vsqrt.f64	d23, d0
    91f4:	strle	pc, [r3], #-2576	; 0xfffff5f0
    91f8:			; <UNDEFINED> instruction: 0x4008e8bd
    91fc:	stmdalt	ip, {ip, sp, lr, pc}
    9200:	blvc	1204ccc <myname@@Base+0x1035754>
    9204:	bleq	604350 <myname@@Base+0x434dd8>
    9208:			; <UNDEFINED> instruction: 0xf806f000
    920c:	bl	1859b14 <myname@@Base+0x168a59c>
    9210:	stflts	f0, [r8, #-260]	; 0xfffffefc
    9214:	andeq	r0, r0, r0
    9218:	blvs	30489c <myname@@Base+0x135324>
    921c:	bleq	604328 <myname@@Base+0x434db0>
    9220:	blvs	1c4ac4 <data_fields@@Base+0x1a8fec>
    9224:	blpl	2c48a8 <myname@@Base+0xf5330>
    9228:	blvs	ff1c4d20 <myname@@Base+0xfeff57a8>
    922c:	blmi	11c4d14 <myname@@Base+0xff579c>
    9230:	bne	444a90 <myname@@Base+0x275518>
    9234:	blvc	1184a4c <myname@@Base+0xfb54d4>
    9238:	blvc	ff204e30 <myname@@Base+0xff0358b8>
    923c:	beq	fe444aa0 <myname@@Base+0xfe275528>
    9240:	svclt	0x00004770
    9244:	andhi	pc, r0, pc, lsr #7
    9248:	andeq	r0, r0, r0
    924c:	ldclcc	0, cr0, [r0]
    9250:	andeq	r0, r0, r0
    9254:	mvnsmi	r0, r0
    9258:	mvnsmi	lr, #737280	; 0xb4000
    925c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    9260:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    9264:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    9268:	bl	e47250 <myname@@Base+0xc77cd8>
    926c:	blne	1d9a468 <myname@@Base+0x1bcaef0>
    9270:	strhle	r1, [sl], -r6
    9274:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    9278:			; <UNDEFINED> instruction: 0xf8553401
    927c:	strbmi	r3, [sl], -r4, lsl #30
    9280:	ldrtmi	r4, [r8], -r1, asr #12
    9284:	adcmi	r4, r6, #152, 14	; 0x2600000
    9288:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    928c:	svclt	0x000083f8
    9290:	strdeq	r2, [r1], -sl
    9294:	strdeq	r2, [r1], -r0
    9298:	svclt	0x00004770
    929c:	tstcs	r0, r2, lsl #22
    92a0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    92a4:	ldclt	7, cr15, [r0, #-992]	; 0xfffffc20
    92a8:	andeq	r2, r1, r0, ror #26

Disassembly of section .fini:

000092ac <.fini>:
    92ac:	push	{r3, lr}
    92b0:	pop	{r3, pc}
