description = "PMU IO Module - Private"
[[bank]]
  name = "PMU_IOMODULE"
  address = "0xffd40000"
[[register]]
  name = "IRQ_MODE"
  type = "wo"
  width = 32
  description = "Interrupt Mode Register"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "GPO0"
  type = "wo"
  width = 32
  description = "IOModule Misc Control Register (GPO0)"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "MAGIC_WORD_1"
    bits = "31:24"
    type = "wo"
    shortdesc = '''Used as magic word #1 to reduce the risk of accidental commands controlling TMR operation being issued.'''
    longdesc = '''To be used for nominal TMR commands, like clearing Fault Tolerance Status register. 10100100: Magic Word Applied (0xA4)'''
  [[register.field]]
    name = "MAGIC_WORD_2"
    bits = "23:16"
    type = "wo"
    shortdesc = '''Used as magic word #2 to reduce the risk of accidental commands controlling TMR operation being issued.'''
    longdesc = '''To be used for testing purpose to disable failure mechanism and perform fault injection. 01011110: Magic Word Applied (0x5E)'''
  [[register.field]]
    name = "FT_INJECT_FAILURE"
    bits = "15:13"
    type = "wo"
    shortdesc = '''Used to inject failures in MicroBlaze #0, #1 or #2.'''
    longdesc = '''000: No failures injected 001: With magic word #2 applied Failure injected in MicroBlaze #2. 010: With magic word #2 applied Failure injected in MicroBlaze #1. 100: With magic word #2 applied Failure injected in MicroBlaze #0.'''
  [[register.field]]
    name = "DISABLE_RST_FTSM"
    bits = "12"
    type = "wo"
    shortdesc = '''Used to control if Fault Tolerance state machine reset of MicroBlaze is generated or not.'''
    longdesc = '''0: Reset of MicroBlaze from Fault Tolerance state machine is enabled 1: With magic word #2 applied Reset of MicroBlaze from Fault Tolerance state machine is disabled'''
  [[register.field]]
    name = "RST_FTSM"
    bits = "11"
    type = "wo"
    shortdesc = '''Used to reset the Fault Tolerance State machine.'''
    longdesc = '''0: No effect 1: With magic word #2 applied Reset Fault Tolerance State machine'''
  [[register.field]]
    name = "CLR_FTSTS"
    bits = "10"
    type = "wo"
    shortdesc = '''Used to clear the value of the Fault Tolerance Status register.'''
    longdesc = '''0: No effect 1: With magic word #1 applied Clear value of Fault Tolerance Status register'''
  [[register.field]]
    name = "RST_ON_SLEEP"
    bits = "9"
    type = "wo"
    shortdesc = '''Used to control if MicroBlaze SLEEP instruction will cause a MicroBlaze HW reset, to recover from Lockstep mode to Voting mode.'''
    longdesc = '''0: Nominal sleep mode operation 1: With magic word #1 applied Executing SLEEP instruction triggers HW reset of MicroBlaze'''
  [[register.field]]
    name = "DISABLE_TRACE_COMP"
    bits = "8"
    type = "wo"
    shortdesc = '''Used to suppress the comparison of the MicroBlaze Trace Bus.'''
    longdesc = '''This is to not immediately hit a Trace Bus mis-compare during fault injection. 0: Nominal Trace Bus comparison 1: With Magic word #2 applied Trace Bus comparison suppressed'''
  [[register.field]]
    name = "PIT3_PRESCALE"
    bits = "7"
    type = "wo"
    shortdesc = '''Used to control PIT3 prescaler selection.'''
    longdesc = '''00 = PIT3 not prescaled 01 = PIT3 uses external prescaler'''
  [[register.field]]
    name = "PIT2_PRESCALE"
    bits = "6:5"
    type = "wo"
    shortdesc = '''Used to control PIT2 prescaler selection.'''
    longdesc = '''00 = PIT2 not prescaled 01 = PIT2 uses external prescaler 11 = PIT2 prescaled by PIT3'''
  [[register.field]]
    name = "PIT1_PRESCALE"
    bits = "4:3"
    type = "wo"
    shortdesc = '''Used to control PIT1 prescaler selection.'''
    longdesc = '''00 = PIT1 not prescaled 01 = PIT1 uses external prescaler'''
  [[register.field]]
    name = "PIT0_PRESCALE"
    bits = "2:1"
    type = "wo"
    shortdesc = '''Used to control PIT0 prescaler selection.'''
    longdesc = '''00 = PIT0 not prescaled 01 = PIT0 uses external prescaler 11 = PIT0 prescaled by PIT1'''
  [[register.field]]
    name = "DEBUG_REMAP"
    bits = "0"
    type = "wo"
    shortdesc = '''Used during debug to remap the 64-byte base-vectors region to the RAM starting address.'''
    longdesc = '''0 = Base Vectors in ROM (default) 1 = Base Vectors in RAM'''
[[register]]
  name = "GPO1"
  type = "mixed"
  width = 32
  description = "PMU to MIO Signals (GPO1)"
  default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:11"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "10"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "9:6"
    type = "raz"
  [[register.field]]
    name = "MIO_5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "MIO_4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "MIO_3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "MIO_2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "MIO_1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "MIO_0"
    bits = "0"
    type = "wo"
[[register]]
  name = "GPO2"
  type = "mixed"
  width = 32
  description = "PMU Acknowlegements (GPO2)"
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "RESERVED"
    bits = "31:10"
    type = "raz"
  [[register.field]]
    name = "DAP_RPU_WAKE_ACK"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "DAP_FP_WAKE_ACK"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "PS_STATUS"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "PCAP_EN"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "5:0"
    type = "raz"
[[register]]
  name = "GPO3"
  type = "wo"
  width = 32
  description = "PMU to PL Signals (GPO3)"
  default = "0x00000000"
  offset = "0x0000001C"
  [[register.field]]
    name = "PL_GPO_31"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_30"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_29"
    bits = "29"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_28"
    bits = "28"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_27"
    bits = "27"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_26"
    bits = "26"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_25"
    bits = "25"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_24"
    bits = "24"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_23"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_22"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_21"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_20"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_19"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_18"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_17"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_16"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_15"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_14"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_13"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_12"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_11"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_10"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_9"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_8"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_7"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_6"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_5"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_4"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_3"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_2"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_1"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "PL_GPO_0"
    bits = "0"
    type = "wo"
[[register]]
  name = "GPI0"
  type = "mixed"
  width = 32
  description = "Fault Tolerance Status Register (GPI0)"
  default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "RFT_ECC_FATAL_ERR"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "RFT_VOTER_ERR"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RFT_COMPARE_ERR_23"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "RFT_COMPARE_ERR_13"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "RFT_COMPARE_ERR_12"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "RFT_LS_MISMATCH_23_B"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "RFT_LS_MISMATCH_13_B"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "RFT_LS_MISMATCH_12_B"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "RFT_MISMATCH_STATE"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "RFT_MISMATCH_CPU"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "20"
    type = "raz"
  [[register.field]]
    name = "RFT_SLEEP_RESET"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "RFT_LS_MISMATCH_23_A"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "RFT_LS_MISMATCH_13_A"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "RFT_LS_MISMATCH_12_A"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "NFT_ECC_FATAL_ERR"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "NFT_VOTER_ERR"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "NFT_COMPARE_ERR_23"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "NFT_COMPARE_ERR_13"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "NFT_COMPARE_ERR_12"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "NFT_LS_MISMATCH_23_B"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "NFT_LS_MISMATCH_13_B"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "NFT_LS_MISMATCH_12_B"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "NFT_MISMATCH_STATE"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "NFT_MISMATCH_CPU"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "5"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "raz"
  [[register.field]]
    name = "NFT_SLEEP_RESET"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "NFT_LS_MISMATCH_23_A"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "NFT_LS_MISMATCH_13_A"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "NFT_LS_MISMATCH_12_A"
    bits = "0"
    type = "ro"
[[register]]
  name = "GPI1"
  type = "mixed"
  width = 32
  description = "General Purpose Input Register 1"
  default = "0x00000000"
  offset = "0x00000024"
  [[register.field]]
    name = "APB_AIB_ERROR"
    bits = "31"
    type = "ro"
    shortdesc = '''APB AIB Access Error.'''
    longdesc = '''A powered-down block is accessed through APB.'''
  [[register.field]]
    name = "AXI_AIB_ERROR"
    bits = "30"
    type = "ro"
    shortdesc = '''AXI AIB Access Error.'''
    longdesc = '''A powered-down block is accessed through AXI'''
  [[register.field]]
    name = "ERROR_2"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "ERROR_1"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "27:24"
    type = "raz"
  [[register.field]]
    name = "ACPU_3_DBG_PWRUP"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "ACPU_2_DBG_PWRUP"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "ACPU_1_DBG_PWRUP"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "ACPU_0_DBG_PWRUP"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "19:17"
    type = "raz"
  [[register.field]]
    name = "FPD_WAKE_GIC_PROXY"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "MIO_WAKE_5"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "MIO_WAKE_4"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "MIO_WAKE_3"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "MIO_WAKE_2"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "MIO_WAKE_1"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "MIO_WAKE_0"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "DAP_RPU_WAKE"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "DAP_FPD_WAKE"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "USB_1_WAKE"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "USB_0_WAKE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "R5_1_WAKE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "R5_0_WAKE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "ACPU_3_WAKE"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "ACPU_2_WAKE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ACPU_1_WAKE"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "ACPU_0_WAKE"
    bits = "0"
    type = "ro"
[[register]]
  name = "GPI2"
  type = "mixed"
  width = 32
  description = "General Purpose Input Register 2"
  default = "0x00000000"
  offset = "0x00000028"
  [[register.field]]
    name = "VCC_INT_FP_DISCONNECT"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "VCC_INT_DISCONNECT"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "VCC_AUX_DISCONNECT"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "28:24"
    type = "raz"
  [[register.field]]
    name = "DBG_ACPU3_RST_REQ"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "DBG_ACPU2_RST_REQ"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "DBG_ACPU1_RST_REQ"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "DBG_ACPU0_RST_REQ"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "CP_ACPU3_RST_REQ"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "CP_ACPU2_RST_REQ"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "CP_ACPU1_RST_REQ"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "CP_ACPU0_RST_REQ"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "raz"
  [[register.field]]
    name = "DBG_RCPU1_RST_REQ"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "DBG_RCPU0_RST_REQ"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "raz"
  [[register.field]]
    name = "R5_1_SLEEP"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "R5_0_SLEEP"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "ACPU_3_SLEEP"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "ACPU_2_SLEEP"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "ACPU_1_SLEEP"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "ACPU_0_SLEEP"
    bits = "0"
    type = "ro"
[[register]]
  name = "GPI3"
  type = "ro"
  width = 32
  description = "General Purpose Input Register 3"
  default = "0x00000000"
  offset = "0x0000002C"
  [[register.field]]
    name = "PL_GPI_31"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_30"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_29"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_28"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_27"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_26"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_25"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_24"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_23"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_22"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_21"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_20"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_19"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_18"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_17"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_16"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_15"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_14"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_13"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_12"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_11"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_10"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_9"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_8"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_7"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_6"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_5"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_4"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_3"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_1"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "PL_GPI_0"
    bits = "0"
    type = "ro"
[[register]]
  name = "IRQ_STATUS"
  type = "mixed"
  width = 32
  description = "Interrupt Status Register"
  default = "0x00000000"
  offset = "0x00000030"
  [[register.field]]
    name = "CSU_PMU_SEC_LOCK"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "30"
    type = "raz"
  [[register.field]]
    name = "INV_ADDR"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "PWR_DN_REQ"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "PWR_UP_REQ"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "SW_RST_REQ"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "HW_RST_REQ"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "ISO_REQ"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "FW_REQ"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "IPI3"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "IPI2"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "IPI1"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "IPI0"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "RTC_ALARM"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "RTC_EVERY_SECOND"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "CORRECTABLE_ECC"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "raz"
  [[register.field]]
    name = "GPI3"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "GPI2"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "GPI1"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "GPI0"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "10:7"
    type = "raz"
  [[register.field]]
    name = "PIT3"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "PIT2"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PIT1"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PIT0"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "2"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "raz"
[[register]]
  name = "IRQ_PENDING"
  type = "mixed"
  width = 32
  description = "Interrupt Pending Register"
  default = "0x00000000"
  offset = "0x00000034"
  [[register.field]]
    name = "CSU_PMU_SEC_LOCK"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "INV_ADDR"
    bits = "29"
    type = "raz"
  [[register.field]]
    name = "PWR_DN_REQ"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "PWR_UP_REQ"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "SW_RST_REQ"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "HW_RST_REQ"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "ISO_REQ"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "FW_REQ"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "IPI3"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "IPI2"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "IPI1"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "IPI0"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "RTC_ALARM"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "RTC_EVERY_SECOND"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "CORRECTABLE_ECC"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "raz"
  [[register.field]]
    name = "GPI3"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "GPI2"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "GPI1"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "GPI0"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "10:7"
    type = "ro"
  [[register.field]]
    name = "PIT3"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "PIT2"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PIT1"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PIT0"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "2"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "raz"
[[register]]
  name = "IRQ_ENABLE"
  type = "mixed"
  width = 32
  description = "Interrupt Enable Register"
  default = "0x00000000"
  offset = "0x00000038"
  [[register.field]]
    name = "CSU_PMU_SEC_LOCK"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "INV_ADDR"
    bits = "29"
    type = "raz"
  [[register.field]]
    name = "PWR_DN_REQ"
    bits = "28"
    type = "wo"
  [[register.field]]
    name = "PWR_UP_REQ"
    bits = "27"
    type = "wo"
  [[register.field]]
    name = "SW_RST_REQ"
    bits = "26"
    type = "wo"
  [[register.field]]
    name = "HW_RST_REQ"
    bits = "25"
    type = "wo"
  [[register.field]]
    name = "ISO_REQ"
    bits = "24"
    type = "wo"
  [[register.field]]
    name = "FW_REQ"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "IPI3"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "IPI2"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "IPI1"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "IPI0"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "RTC_ALARM"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "RTC_EVERY_SECOND"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "CORRECTABLE_ECC"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "raz"
  [[register.field]]
    name = "GPI3"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "GPI2"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "GPI1"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "GPI0"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "10:7"
    type = "raz"
  [[register.field]]
    name = "PIT3"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "PIT2"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "PIT1"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PIT0"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "2"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "raz"
[[register]]
  name = "IRQ_ACK"
  type = "mixed"
  width = 32
  description = "Interrupt Acknowledge Register"
  default = "0x00000000"
  offset = "0x0000003C"
  [[register.field]]
    name = "CSU_PMU_SEC_LOCK"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "30"
    type = "wo"
  [[register.field]]
    name = "INV_ADDR"
    bits = "29"
    type = "raz"
  [[register.field]]
    name = "PWR_DN_REQ"
    bits = "28"
    type = "wo"
  [[register.field]]
    name = "PWR_UP_REQ"
    bits = "27"
    type = "wo"
  [[register.field]]
    name = "SW_RST_REQ"
    bits = "26"
    type = "wo"
  [[register.field]]
    name = "HW_RST_REQ"
    bits = "25"
    type = "wo"
  [[register.field]]
    name = "ISO_REQ"
    bits = "24"
    type = "wo"
  [[register.field]]
    name = "FW_REQ"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "IPI3"
    bits = "22"
    type = "wo"
  [[register.field]]
    name = "IPI2"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "IPI1"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "IPI0"
    bits = "19"
    type = "wo"
  [[register.field]]
    name = "RTC_ALARM"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "RTC_EVERY_SECOND"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "CORRECTABLE_ECC"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "raz"
  [[register.field]]
    name = "GPI3"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "GPI2"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "GPI1"
    bits = "12"
    type = "wo"
  [[register.field]]
    name = "GPI0"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "10:7"
    type = "raz"
  [[register.field]]
    name = "PIT3"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "PIT2"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "PIT1"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PIT0"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "2"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "raz"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "raz"
[[register]]
  name = "PIT0_PRELOAD"
  type = "ro"
  width = 32
  description = "PIT0 Preload Register"
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "PIT0_PRELOAD"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT0_COUNTER"
  type = "ro"
  width = 32
  description = "PIT0 Counter Register"
  default = "0x00000000"
  offset = "0x00000044"
  [[register.field]]
    name = "PIT0_COUNTER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT0_CONTROL"
  type = "mixed"
  width = 32
  description = "PIT0 Control Register"
  default = "0x00000000"
  offset = "0x00000048"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "PRELOAD"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "wo"
[[register]]
  name = "PIT1_PRELOAD"
  type = "ro"
  width = 32
  description = "PIT1 Preload Register"
  default = "0x00000000"
  offset = "0x00000050"
  [[register.field]]
    name = "PIT1_PRELOAD"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT1_COUNTER"
  type = "ro"
  width = 32
  description = "PIT1 Counter Register"
  default = "0x00000000"
  offset = "0x00000054"
  [[register.field]]
    name = "PIT1_COUNTER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT1_CONTROL"
  type = "mixed"
  width = 32
  description = "PIT1 Control Register"
  default = "0x00000000"
  offset = "0x00000058"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "PRELOAD"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "wo"
[[register]]
  name = "PIT2_PRELOAD"
  type = "ro"
  width = 32
  description = "PIT2 Preload Register"
  default = "0x00000000"
  offset = "0x00000060"
  [[register.field]]
    name = "PIT2_PRELOAD"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT2_COUNTER"
  type = "ro"
  width = 32
  description = "PIT2 Counter Register"
  default = "0x00000000"
  offset = "0x00000064"
  [[register.field]]
    name = "PIT2_COUNTER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT2_CONTROL"
  type = "mixed"
  width = 32
  description = "PIT2 Control Register"
  default = "0x00000000"
  offset = "0x00000068"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "PRELOAD"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "wo"
[[register]]
  name = "PIT3_PRELOAD"
  type = "ro"
  width = 32
  description = "PIT3 Preload Register"
  default = "0x00000000"
  offset = "0x00000070"
  [[register.field]]
    name = "PIT3_PRELOAD"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT3_COUNTER"
  type = "ro"
  width = 32
  description = "PIT3 Counter Register"
  default = "0x00000000"
  offset = "0x00000074"
  [[register.field]]
    name = "PIT3_COUNTER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIT3_CONTROL"
  type = "mixed"
  width = 32
  description = "PIT3 Control Register"
  default = "0x00000000"
  offset = "0x00000078"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
  [[register.field]]
    name = "PRELOAD"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "wo"
[[register]]
  name = "INSTRUCTION_INJECT_ADDR"
  type = "wo"
  width = 32
  description = "Instruction Injection Address (IOModule_1.GPO1)"
  default = "0x00000000"
  offset = "0x00001014"
[[register]]
  name = "INSTRUCTION_INJECT"
  type = "wo"
  width = 32
  description = "Instruction Injection (IOModule_1.GPO2)"
  default = "0x00000000"
  offset = "0x00001018"
