
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000414c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000924  0800430c  0800430c  0001430c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c30  08004c30  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004c30  08004c30  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004c30  08004c30  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c30  08004c30  00014c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c34  08004c34  00014c34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004c38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000068  08004ca0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08004ca0  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010091  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002550  00000000  00000000  000301e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e48  00000000  00000000  00032738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ac0  00000000  00000000  00033580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b823  00000000  00000000  00034040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fa25  00000000  00000000  0005f863  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001092d7  00000000  00000000  0006f288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004394  00000000  00000000  00178560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0017c8f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  0017c961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0017ca5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000068 	.word	0x20000068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080042f4 	.word	0x080042f4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	080042f4 	.word	0x080042f4

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <play_sound>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 80002a6:	2300      	movs	r3, #0
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	e032      	b.n	8000312 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	ee07 3a90 	vmov	s15, r3
 80002b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002b6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8000330 <play_sound+0x90>
 80002ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80002be:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80002c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80002c6:	4b1b      	ldr	r3, [pc, #108]	; (8000334 <play_sound+0x94>)
 80002c8:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 80002cc:	4b19      	ldr	r3, [pc, #100]	; (8000334 <play_sound+0x94>)
 80002ce:	edd3 7a00 	vldr	s15, [r3]
 80002d2:	eeb0 0a67 	vmov.f32	s0, s15
 80002d6:	f002 ffc7 	bl	8003268 <arm_sin_f32>
 80002da:	eef0 7a40 	vmov.f32	s15, s0
 80002de:	4b16      	ldr	r3, [pc, #88]	; (8000338 <play_sound+0x98>)
 80002e0:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 80002e4:	4b14      	ldr	r3, [pc, #80]	; (8000338 <play_sound+0x98>)
 80002e6:	edd3 7a00 	vldr	s15, [r3]
 80002ea:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800033c <play_sound+0x9c>
 80002ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80002f2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800033c <play_sound+0x9c>
 80002f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80002fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80002fe:	ee17 3a90 	vmov	r3, s15
 8000302:	b299      	uxth	r1, r3
 8000304:	4a0e      	ldr	r2, [pc, #56]	; (8000340 <play_sound+0xa0>)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	3301      	adds	r3, #1
 8000310:	607b      	str	r3, [r7, #4]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2b1d      	cmp	r3, #29
 8000316:	ddc9      	ble.n	80002ac <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8000318:	2300      	movs	r3, #0
 800031a:	9300      	str	r3, [sp, #0]
 800031c:	231e      	movs	r3, #30
 800031e:	4a08      	ldr	r2, [pc, #32]	; (8000340 <play_sound+0xa0>)
 8000320:	2100      	movs	r1, #0
 8000322:	4808      	ldr	r0, [pc, #32]	; (8000344 <play_sound+0xa4>)
 8000324:	f000 fd78 	bl	8000e18 <HAL_DAC_Start_DMA>
}
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	40c90fdb 	.word	0x40c90fdb
 8000334:	20000148 	.word	0x20000148
 8000338:	20000144 	.word	0x20000144
 800033c:	44fff000 	.word	0x44fff000
 8000340:	20000154 	.word	0x20000154
 8000344:	20000084 	.word	0x20000084

08000348 <set_random_frequency>:
void set_random_frequency(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b084      	sub	sp, #16
 800034c:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    target_freq = 400 + (rand() % 1700);
 800034e:	f002 ffff 	bl	8003350 <rand>
 8000352:	4602      	mov	r2, r0
 8000354:	4b30      	ldr	r3, [pc, #192]	; (8000418 <set_random_frequency+0xd0>)
 8000356:	fb83 1302 	smull	r1, r3, r3, r2
 800035a:	11d9      	asrs	r1, r3, #7
 800035c:	17d3      	asrs	r3, r2, #31
 800035e:	1acb      	subs	r3, r1, r3
 8000360:	f240 61a4 	movw	r1, #1700	; 0x6a4
 8000364:	fb01 f303 	mul.w	r3, r1, r3
 8000368:	1ad3      	subs	r3, r2, r3
 800036a:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800036e:	461a      	mov	r2, r3
 8000370:	4b2a      	ldr	r3, [pc, #168]	; (800041c <set_random_frequency+0xd4>)
 8000372:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 8000374:	4b2a      	ldr	r3, [pc, #168]	; (8000420 <set_random_frequency+0xd8>)
 8000376:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 8000378:	4b28      	ldr	r3, [pc, #160]	; (800041c <set_random_frequency+0xd4>)
 800037a:	681a      	ldr	r2, [r3, #0]
 800037c:	4613      	mov	r3, r2
 800037e:	011b      	lsls	r3, r3, #4
 8000380:	1a9b      	subs	r3, r3, r2
 8000382:	005b      	lsls	r3, r3, #1
 8000384:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	68bb      	ldr	r3, [r7, #8]
 800038a:	fbb2 f3f3 	udiv	r3, r2, r3
 800038e:	3b01      	subs	r3, #1
 8000390:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 8000392:	4b24      	ldr	r3, [pc, #144]	; (8000424 <set_random_frequency+0xdc>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	6a1a      	ldr	r2, [r3, #32]
 8000398:	f241 1311 	movw	r3, #4369	; 0x1111
 800039c:	4013      	ands	r3, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d10f      	bne.n	80003c2 <set_random_frequency+0x7a>
 80003a2:	4b20      	ldr	r3, [pc, #128]	; (8000424 <set_random_frequency+0xdc>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	6a1a      	ldr	r2, [r3, #32]
 80003a8:	f240 4344 	movw	r3, #1092	; 0x444
 80003ac:	4013      	ands	r3, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d107      	bne.n	80003c2 <set_random_frequency+0x7a>
 80003b2:	4b1c      	ldr	r3, [pc, #112]	; (8000424 <set_random_frequency+0xdc>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <set_random_frequency+0xdc>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f022 0201 	bic.w	r2, r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 80003c2:	4b18      	ldr	r3, [pc, #96]	; (8000424 <set_random_frequency+0xdc>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	687a      	ldr	r2, [r7, #4]
 80003c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80003ca:	4a16      	ldr	r2, [pc, #88]	; (8000424 <set_random_frequency+0xdc>)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80003d0:	4b14      	ldr	r3, [pc, #80]	; (8000424 <set_random_frequency+0xdc>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	2200      	movs	r2, #0
 80003d6:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_TIM_ENABLE(&htim2);
 80003d8:	4b12      	ldr	r3, [pc, #72]	; (8000424 <set_random_frequency+0xdc>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	681a      	ldr	r2, [r3, #0]
 80003de:	4b11      	ldr	r3, [pc, #68]	; (8000424 <set_random_frequency+0xdc>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	f042 0201 	orr.w	r2, r2, #1
 80003e6:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	ee07 3a90 	vmov	s15, r3
 80003ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	1c5a      	adds	r2, r3, #1
 80003f6:	4613      	mov	r3, r2
 80003f8:	011b      	lsls	r3, r3, #4
 80003fa:	1a9b      	subs	r3, r3, r2
 80003fc:	005b      	lsls	r3, r3, #1
 80003fe:	ee07 3a90 	vmov	s15, r3
 8000402:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800040a:	4b07      	ldr	r3, [pc, #28]	; (8000428 <set_random_frequency+0xe0>)
 800040c:	edc3 7a00 	vstr	s15, [r3]
}
 8000410:	bf00      	nop
 8000412:	3710      	adds	r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	134679ad 	.word	0x134679ad
 800041c:	2000014c 	.word	0x2000014c
 8000420:	07270e00 	.word	0x07270e00
 8000424:	200000f8 	.word	0x200000f8
 8000428:	20000150 	.word	0x20000150

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000430:	f000 fb25 	bl	8000a7e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000434:	f000 f822 	bl	800047c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000438:	f000 f91e 	bl	8000678 <MX_GPIO_Init>
  MX_DMA_Init();
 800043c:	f000 f8f2 	bl	8000624 <MX_DMA_Init>
  MX_DAC1_Init();
 8000440:	f000 f86e 	bl	8000520 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000444:	f000 f8a0 	bl	8000588 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 8000448:	480a      	ldr	r0, [pc, #40]	; (8000474 <main+0x48>)
 800044a:	f002 fc13 	bl	8002c74 <HAL_TIM_Base_Start>

  //for the random frequency:
  srand(HAL_GetTick());
 800044e:	f000 fb7f 	bl	8000b50 <HAL_GetTick>
 8000452:	4603      	mov	r3, r0
 8000454:	4618      	mov	r0, r3
 8000456:	f002 ff4d 	bl	80032f4 <srand>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	play_sound();
 800045a:	f7ff ff21 	bl	80002a0 <play_sound>
	set_random_frequency();
 800045e:	f7ff ff73 	bl	8000348 <set_random_frequency>
	HAL_Delay(300);
 8000462:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000466:	f000 fb7f 	bl	8000b68 <HAL_Delay>
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 800046a:	2100      	movs	r1, #0
 800046c:	4802      	ldr	r0, [pc, #8]	; (8000478 <main+0x4c>)
 800046e:	f000 fd9f 	bl	8000fb0 <HAL_DAC_Stop_DMA>
	play_sound();
 8000472:	e7f2      	b.n	800045a <main+0x2e>
 8000474:	200000f8 	.word	0x200000f8
 8000478:	20000084 	.word	0x20000084

0800047c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b096      	sub	sp, #88	; 0x58
 8000480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000482:	f107 0314 	add.w	r3, r7, #20
 8000486:	2244      	movs	r2, #68	; 0x44
 8000488:	2100      	movs	r1, #0
 800048a:	4618      	mov	r0, r3
 800048c:	f003 f891 	bl	80035b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000490:	463b      	mov	r3, r7
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
 8000496:	605a      	str	r2, [r3, #4]
 8000498:	609a      	str	r2, [r3, #8]
 800049a:	60da      	str	r2, [r3, #12]
 800049c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800049e:	2000      	movs	r0, #0
 80004a0:	f001 fc40 	bl	8001d24 <HAL_PWREx_ControlVoltageScaling>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <SystemClock_Config+0x32>
  {
    Error_Handler();
 80004aa:	f000 f8fd 	bl	80006a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004ae:	2310      	movs	r3, #16
 80004b0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004b2:	2301      	movs	r3, #1
 80004b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80004ba:	2360      	movs	r3, #96	; 0x60
 80004bc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004be:	2302      	movs	r3, #2
 80004c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80004c2:	2301      	movs	r3, #1
 80004c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80004c6:	2301      	movs	r3, #1
 80004c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80004ca:	233c      	movs	r3, #60	; 0x3c
 80004cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004ce:	2302      	movs	r3, #2
 80004d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80004d2:	2302      	movs	r3, #2
 80004d4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004d6:	2302      	movs	r3, #2
 80004d8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004da:	f107 0314 	add.w	r3, r7, #20
 80004de:	4618      	mov	r0, r3
 80004e0:	f001 fcc4 	bl	8001e6c <HAL_RCC_OscConfig>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <SystemClock_Config+0x72>
  {
    Error_Handler();
 80004ea:	f000 f8dd 	bl	80006a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ee:	230f      	movs	r3, #15
 80004f0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004f2:	2303      	movs	r3, #3
 80004f4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f6:	2300      	movs	r3, #0
 80004f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004fa:	2300      	movs	r3, #0
 80004fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004fe:	2300      	movs	r3, #0
 8000500:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000502:	463b      	mov	r3, r7
 8000504:	2105      	movs	r1, #5
 8000506:	4618      	mov	r0, r3
 8000508:	f002 f8ca 	bl	80026a0 <HAL_RCC_ClockConfig>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000512:	f000 f8c9 	bl	80006a8 <Error_Handler>
  }
}
 8000516:	bf00      	nop
 8000518:	3758      	adds	r7, #88	; 0x58
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
	...

08000520 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b08a      	sub	sp, #40	; 0x28
 8000524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000526:	463b      	mov	r3, r7
 8000528:	2228      	movs	r2, #40	; 0x28
 800052a:	2100      	movs	r1, #0
 800052c:	4618      	mov	r0, r3
 800052e:	f003 f840 	bl	80035b2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000532:	4b13      	ldr	r3, [pc, #76]	; (8000580 <MX_DAC1_Init+0x60>)
 8000534:	4a13      	ldr	r2, [pc, #76]	; (8000584 <MX_DAC1_Init+0x64>)
 8000536:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000538:	4811      	ldr	r0, [pc, #68]	; (8000580 <MX_DAC1_Init+0x60>)
 800053a:	f000 fc4a 	bl	8000dd2 <HAL_DAC_Init>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000544:	f000 f8b0 	bl	80006a8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000548:	2300      	movs	r3, #0
 800054a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800054c:	230a      	movs	r3, #10
 800054e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000550:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000554:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000556:	2300      	movs	r3, #0
 8000558:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800055a:	2300      	movs	r3, #0
 800055c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000562:	463b      	mov	r3, r7
 8000564:	2200      	movs	r2, #0
 8000566:	4619      	mov	r1, r3
 8000568:	4805      	ldr	r0, [pc, #20]	; (8000580 <MX_DAC1_Init+0x60>)
 800056a:	f000 fd85 	bl	8001078 <HAL_DAC_ConfigChannel>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000574:	f000 f898 	bl	80006a8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000578:	bf00      	nop
 800057a:	3728      	adds	r7, #40	; 0x28
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	20000084 	.word	0x20000084
 8000584:	40007400 	.word	0x40007400

08000588 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b088      	sub	sp, #32
 800058c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800058e:	f107 0310 	add.w	r3, r7, #16
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	609a      	str	r2, [r3, #8]
 800059a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800059c:	1d3b      	adds	r3, r7, #4
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	605a      	str	r2, [r3, #4]
 80005a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005a6:	4b1e      	ldr	r3, [pc, #120]	; (8000620 <MX_TIM2_Init+0x98>)
 80005a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005ac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80005ae:	4b1c      	ldr	r3, [pc, #112]	; (8000620 <MX_TIM2_Init+0x98>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b4:	4b1a      	ldr	r3, [pc, #104]	; (8000620 <MX_TIM2_Init+0x98>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 80005ba:	4b19      	ldr	r3, [pc, #100]	; (8000620 <MX_TIM2_Init+0x98>)
 80005bc:	f640 22be 	movw	r2, #2750	; 0xabe
 80005c0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c2:	4b17      	ldr	r3, [pc, #92]	; (8000620 <MX_TIM2_Init+0x98>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005c8:	4b15      	ldr	r3, [pc, #84]	; (8000620 <MX_TIM2_Init+0x98>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005ce:	4814      	ldr	r0, [pc, #80]	; (8000620 <MX_TIM2_Init+0x98>)
 80005d0:	f002 faf8 	bl	8002bc4 <HAL_TIM_Base_Init>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80005da:	f000 f865 	bl	80006a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005e4:	f107 0310 	add.w	r3, r7, #16
 80005e8:	4619      	mov	r1, r3
 80005ea:	480d      	ldr	r0, [pc, #52]	; (8000620 <MX_TIM2_Init+0x98>)
 80005ec:	f002 fbaa 	bl	8002d44 <HAL_TIM_ConfigClockSource>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80005f6:	f000 f857 	bl	80006a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80005fa:	2320      	movs	r3, #32
 80005fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	4619      	mov	r1, r3
 8000606:	4806      	ldr	r0, [pc, #24]	; (8000620 <MX_TIM2_Init+0x98>)
 8000608:	f002 fda6 	bl	8003158 <HAL_TIMEx_MasterConfigSynchronization>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000612:	f000 f849 	bl	80006a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000616:	bf00      	nop
 8000618:	3720      	adds	r7, #32
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	200000f8 	.word	0x200000f8

08000624 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800062a:	4b12      	ldr	r3, [pc, #72]	; (8000674 <MX_DMA_Init+0x50>)
 800062c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800062e:	4a11      	ldr	r2, [pc, #68]	; (8000674 <MX_DMA_Init+0x50>)
 8000630:	f043 0304 	orr.w	r3, r3, #4
 8000634:	6493      	str	r3, [r2, #72]	; 0x48
 8000636:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <MX_DMA_Init+0x50>)
 8000638:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800063a:	f003 0304 	and.w	r3, r3, #4
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000642:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <MX_DMA_Init+0x50>)
 8000644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000646:	4a0b      	ldr	r2, [pc, #44]	; (8000674 <MX_DMA_Init+0x50>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	6493      	str	r3, [r2, #72]	; 0x48
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <MX_DMA_Init+0x50>)
 8000650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800065a:	2200      	movs	r2, #0
 800065c:	2100      	movs	r1, #0
 800065e:	200b      	movs	r0, #11
 8000660:	f000 fb81 	bl	8000d66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000664:	200b      	movs	r0, #11
 8000666:	f000 fb9a 	bl	8000d9e <HAL_NVIC_EnableIRQ>

}
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40021000 	.word	0x40021000

08000678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <MX_GPIO_Init+0x2c>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000682:	4a08      	ldr	r2, [pc, #32]	; (80006a4 <MX_GPIO_Init+0x2c>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <MX_GPIO_Init+0x2c>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40021000 	.word	0x40021000

080006a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ac:	b672      	cpsid	i
}
 80006ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b0:	e7fe      	b.n	80006b0 <Error_Handler+0x8>
	...

080006b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ba:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <HAL_MspInit+0x44>)
 80006bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006be:	4a0e      	ldr	r2, [pc, #56]	; (80006f8 <HAL_MspInit+0x44>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6613      	str	r3, [r2, #96]	; 0x60
 80006c6:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <HAL_MspInit+0x44>)
 80006c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d2:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <HAL_MspInit+0x44>)
 80006d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006d6:	4a08      	ldr	r2, [pc, #32]	; (80006f8 <HAL_MspInit+0x44>)
 80006d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006dc:	6593      	str	r3, [r2, #88]	; 0x58
 80006de:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <HAL_MspInit+0x44>)
 80006e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e6:	603b      	str	r3, [r7, #0]
 80006e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ea:	bf00      	nop
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	40021000 	.word	0x40021000

080006fc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08a      	sub	sp, #40	; 0x28
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a2b      	ldr	r2, [pc, #172]	; (80007c8 <HAL_DAC_MspInit+0xcc>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d14f      	bne.n	80007be <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800071e:	4b2b      	ldr	r3, [pc, #172]	; (80007cc <HAL_DAC_MspInit+0xd0>)
 8000720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000722:	4a2a      	ldr	r2, [pc, #168]	; (80007cc <HAL_DAC_MspInit+0xd0>)
 8000724:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000728:	6593      	str	r3, [r2, #88]	; 0x58
 800072a:	4b28      	ldr	r3, [pc, #160]	; (80007cc <HAL_DAC_MspInit+0xd0>)
 800072c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800072e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b25      	ldr	r3, [pc, #148]	; (80007cc <HAL_DAC_MspInit+0xd0>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073a:	4a24      	ldr	r2, [pc, #144]	; (80007cc <HAL_DAC_MspInit+0xd0>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000742:	4b22      	ldr	r3, [pc, #136]	; (80007cc <HAL_DAC_MspInit+0xd0>)
 8000744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800074e:	2310      	movs	r3, #16
 8000750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000752:	2303      	movs	r3, #3
 8000754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	4619      	mov	r1, r3
 8000760:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000764:	f001 f92c 	bl	80019c0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8000768:	4b19      	ldr	r3, [pc, #100]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 800076a:	4a1a      	ldr	r2, [pc, #104]	; (80007d4 <HAL_DAC_MspInit+0xd8>)
 800076c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800076e:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 8000770:	2206      	movs	r2, #6
 8000772:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000774:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 8000776:	2210      	movs	r2, #16
 8000778:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800077a:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 800077c:	2200      	movs	r2, #0
 800077e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000780:	4b13      	ldr	r3, [pc, #76]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 8000782:	2280      	movs	r2, #128	; 0x80
 8000784:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000786:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 8000788:	f44f 7280 	mov.w	r2, #256	; 0x100
 800078c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800078e:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 8000790:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000794:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000796:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 8000798:	2220      	movs	r2, #32
 800079a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800079c:	4b0c      	ldr	r3, [pc, #48]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 800079e:	2200      	movs	r2, #0
 80007a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80007a2:	480b      	ldr	r0, [pc, #44]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 80007a4:	f000 fe3e 	bl	8001424 <HAL_DMA_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80007ae:	f7ff ff7b 	bl	80006a8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4a06      	ldr	r2, [pc, #24]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	4a05      	ldr	r2, [pc, #20]	; (80007d0 <HAL_DAC_MspInit+0xd4>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80007be:	bf00      	nop
 80007c0:	3728      	adds	r7, #40	; 0x28
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40007400 	.word	0x40007400
 80007cc:	40021000 	.word	0x40021000
 80007d0:	20000098 	.word	0x20000098
 80007d4:	40020008 	.word	0x40020008

080007d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007d8:	b480      	push	{r7}
 80007da:	b085      	sub	sp, #20
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80007e8:	d10b      	bne.n	8000802 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <HAL_TIM_Base_MspInit+0x38>)
 80007ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ee:	4a08      	ldr	r2, [pc, #32]	; (8000810 <HAL_TIM_Base_MspInit+0x38>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6593      	str	r3, [r2, #88]	; 0x58
 80007f6:	4b06      	ldr	r3, [pc, #24]	; (8000810 <HAL_TIM_Base_MspInit+0x38>)
 80007f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000802:	bf00      	nop
 8000804:	3714      	adds	r7, #20
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	40021000 	.word	0x40021000

08000814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000818:	e7fe      	b.n	8000818 <NMI_Handler+0x4>

0800081a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800081e:	e7fe      	b.n	800081e <HardFault_Handler+0x4>

08000820 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000824:	e7fe      	b.n	8000824 <MemManage_Handler+0x4>

08000826 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800082a:	e7fe      	b.n	800082a <BusFault_Handler+0x4>

0800082c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <UsageFault_Handler+0x4>

08000832 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr

0800084e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800084e:	b480      	push	{r7}
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr

0800085c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000860:	f000 f962 	bl	8000b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}

08000868 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800086c:	4802      	ldr	r0, [pc, #8]	; (8000878 <DMA1_Channel1_IRQHandler+0x10>)
 800086e:	f000 ff58 	bl	8001722 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000098 	.word	0x20000098

0800087c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  return 1;
 8000880:	2301      	movs	r3, #1
}
 8000882:	4618      	mov	r0, r3
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <_kill>:

int _kill(int pid, int sig)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000896:	f002 fedb 	bl	8003650 <__errno>
 800089a:	4603      	mov	r3, r0
 800089c:	2216      	movs	r2, #22
 800089e:	601a      	str	r2, [r3, #0]
  return -1;
 80008a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3708      	adds	r7, #8
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <_exit>:

void _exit (int status)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80008b4:	f04f 31ff 	mov.w	r1, #4294967295
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f7ff ffe7 	bl	800088c <_kill>
  while (1) {}    /* Make sure we hang here */
 80008be:	e7fe      	b.n	80008be <_exit+0x12>

080008c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b086      	sub	sp, #24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
 80008d0:	e00a      	b.n	80008e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008d2:	f3af 8000 	nop.w
 80008d6:	4601      	mov	r1, r0
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	1c5a      	adds	r2, r3, #1
 80008dc:	60ba      	str	r2, [r7, #8]
 80008de:	b2ca      	uxtb	r2, r1
 80008e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	3301      	adds	r3, #1
 80008e6:	617b      	str	r3, [r7, #20]
 80008e8:	697a      	ldr	r2, [r7, #20]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	dbf0      	blt.n	80008d2 <_read+0x12>
  }

  return len;
 80008f0:	687b      	ldr	r3, [r7, #4]
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3718      	adds	r7, #24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b086      	sub	sp, #24
 80008fe:	af00      	add	r7, sp, #0
 8000900:	60f8      	str	r0, [r7, #12]
 8000902:	60b9      	str	r1, [r7, #8]
 8000904:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
 800090a:	e009      	b.n	8000920 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	60ba      	str	r2, [r7, #8]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	3301      	adds	r3, #1
 800091e:	617b      	str	r3, [r7, #20]
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	429a      	cmp	r2, r3
 8000926:	dbf1      	blt.n	800090c <_write+0x12>
  }
  return len;
 8000928:	687b      	ldr	r3, [r7, #4]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <_close>:

int _close(int file)
{
 8000932:	b480      	push	{r7}
 8000934:	b083      	sub	sp, #12
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800093a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800093e:	4618      	mov	r0, r3
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800094a:	b480      	push	{r7}
 800094c:	b083      	sub	sp, #12
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
 8000952:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800095a:	605a      	str	r2, [r3, #4]
  return 0;
 800095c:	2300      	movs	r3, #0
}
 800095e:	4618      	mov	r0, r3
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <_isatty>:

int _isatty(int file)
{
 800096a:	b480      	push	{r7}
 800096c:	b083      	sub	sp, #12
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000972:	2301      	movs	r3, #1
}
 8000974:	4618      	mov	r0, r3
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800098c:	2300      	movs	r3, #0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a4:	4a14      	ldr	r2, [pc, #80]	; (80009f8 <_sbrk+0x5c>)
 80009a6:	4b15      	ldr	r3, [pc, #84]	; (80009fc <_sbrk+0x60>)
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b0:	4b13      	ldr	r3, [pc, #76]	; (8000a00 <_sbrk+0x64>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d102      	bne.n	80009be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b8:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <_sbrk+0x64>)
 80009ba:	4a12      	ldr	r2, [pc, #72]	; (8000a04 <_sbrk+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009be:	4b10      	ldr	r3, [pc, #64]	; (8000a00 <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d207      	bcs.n	80009dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009cc:	f002 fe40 	bl	8003650 <__errno>
 80009d0:	4603      	mov	r3, r0
 80009d2:	220c      	movs	r2, #12
 80009d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d6:	f04f 33ff 	mov.w	r3, #4294967295
 80009da:	e009      	b.n	80009f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009dc:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e2:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <_sbrk+0x64>)
 80009ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ee:	68fb      	ldr	r3, [r7, #12]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3718      	adds	r7, #24
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	200a0000 	.word	0x200a0000
 80009fc:	00000400 	.word	0x00000400
 8000a00:	20000190 	.word	0x20000190
 8000a04:	200002e8 	.word	0x200002e8

08000a08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <SystemInit+0x20>)
 8000a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a12:	4a05      	ldr	r2, [pc, #20]	; (8000a28 <SystemInit+0x20>)
 8000a14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a64 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a30:	f7ff ffea 	bl	8000a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a34:	480c      	ldr	r0, [pc, #48]	; (8000a68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a36:	490d      	ldr	r1, [pc, #52]	; (8000a6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a38:	4a0d      	ldr	r2, [pc, #52]	; (8000a70 <LoopForever+0xe>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a3c:	e002      	b.n	8000a44 <LoopCopyDataInit>

08000a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a42:	3304      	adds	r3, #4

08000a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a48:	d3f9      	bcc.n	8000a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a4c:	4c0a      	ldr	r4, [pc, #40]	; (8000a78 <LoopForever+0x16>)
  movs r3, #0
 8000a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a50:	e001      	b.n	8000a56 <LoopFillZerobss>

08000a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a54:	3204      	adds	r2, #4

08000a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a58:	d3fb      	bcc.n	8000a52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a5a:	f002 fdff 	bl	800365c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a5e:	f7ff fce5 	bl	800042c <main>

08000a62 <LoopForever>:

LoopForever:
    b LoopForever
 8000a62:	e7fe      	b.n	8000a62 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a64:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a6c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a70:	08004c38 	.word	0x08004c38
  ldr r2, =_sbss
 8000a74:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a78:	200002e4 	.word	0x200002e4

08000a7c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a7c:	e7fe      	b.n	8000a7c <ADC1_IRQHandler>

08000a7e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a84:	2300      	movs	r3, #0
 8000a86:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a88:	2003      	movs	r0, #3
 8000a8a:	f000 f961 	bl	8000d50 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f000 f80e 	bl	8000ab0 <HAL_InitTick>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d002      	beq.n	8000aa0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	71fb      	strb	r3, [r7, #7]
 8000a9e:	e001      	b.n	8000aa4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000aa0:	f7ff fe08 	bl	80006b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000abc:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <HAL_InitTick+0x6c>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d023      	beq.n	8000b0c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ac4:	4b16      	ldr	r3, [pc, #88]	; (8000b20 <HAL_InitTick+0x70>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <HAL_InitTick+0x6c>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	4619      	mov	r1, r3
 8000ace:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ad2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 f96d 	bl	8000dba <HAL_SYSTICK_Config>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d10f      	bne.n	8000b06 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b0f      	cmp	r3, #15
 8000aea:	d809      	bhi.n	8000b00 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aec:	2200      	movs	r2, #0
 8000aee:	6879      	ldr	r1, [r7, #4]
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	f000 f937 	bl	8000d66 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000af8:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <HAL_InitTick+0x74>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6013      	str	r3, [r2, #0]
 8000afe:	e007      	b.n	8000b10 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b00:	2301      	movs	r3, #1
 8000b02:	73fb      	strb	r3, [r7, #15]
 8000b04:	e004      	b.n	8000b10 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	73fb      	strb	r3, [r7, #15]
 8000b0a:	e001      	b.n	8000b10 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3710      	adds	r7, #16
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	20000000 	.word	0x20000000
 8000b24:	20000004 	.word	0x20000004

08000b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <HAL_IncTick+0x20>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_IncTick+0x24>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4413      	add	r3, r2
 8000b38:	4a04      	ldr	r2, [pc, #16]	; (8000b4c <HAL_IncTick+0x24>)
 8000b3a:	6013      	str	r3, [r2, #0]
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	20000194 	.word	0x20000194

08000b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return uwTick;
 8000b54:	4b03      	ldr	r3, [pc, #12]	; (8000b64 <HAL_GetTick+0x14>)
 8000b56:	681b      	ldr	r3, [r3, #0]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	20000194 	.word	0x20000194

08000b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b70:	f7ff ffee 	bl	8000b50 <HAL_GetTick>
 8000b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b80:	d005      	beq.n	8000b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b82:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <HAL_Delay+0x44>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	461a      	mov	r2, r3
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b8e:	bf00      	nop
 8000b90:	f7ff ffde 	bl	8000b50 <HAL_GetTick>
 8000b94:	4602      	mov	r2, r0
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d8f7      	bhi.n	8000b90 <HAL_Delay+0x28>
  {
  }
}
 8000ba0:	bf00      	nop
 8000ba2:	bf00      	nop
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000008 	.word	0x20000008

08000bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000be2:	4a04      	ldr	r2, [pc, #16]	; (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	60d3      	str	r3, [r2, #12]
}
 8000be8:	bf00      	nop
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bfc:	4b04      	ldr	r3, [pc, #16]	; (8000c10 <__NVIC_GetPriorityGrouping+0x18>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	0a1b      	lsrs	r3, r3, #8
 8000c02:	f003 0307 	and.w	r3, r3, #7
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	db0b      	blt.n	8000c3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	f003 021f 	and.w	r2, r3, #31
 8000c2c:	4907      	ldr	r1, [pc, #28]	; (8000c4c <__NVIC_EnableIRQ+0x38>)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	095b      	lsrs	r3, r3, #5
 8000c34:	2001      	movs	r0, #1
 8000c36:	fa00 f202 	lsl.w	r2, r0, r2
 8000c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c3e:	bf00      	nop
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000e100 	.word	0xe000e100

08000c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	6039      	str	r1, [r7, #0]
 8000c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	db0a      	blt.n	8000c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	490c      	ldr	r1, [pc, #48]	; (8000c9c <__NVIC_SetPriority+0x4c>)
 8000c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6e:	0112      	lsls	r2, r2, #4
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	440b      	add	r3, r1
 8000c74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c78:	e00a      	b.n	8000c90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	4908      	ldr	r1, [pc, #32]	; (8000ca0 <__NVIC_SetPriority+0x50>)
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	f003 030f 	and.w	r3, r3, #15
 8000c86:	3b04      	subs	r3, #4
 8000c88:	0112      	lsls	r2, r2, #4
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	440b      	add	r3, r1
 8000c8e:	761a      	strb	r2, [r3, #24]
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000e100 	.word	0xe000e100
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b089      	sub	sp, #36	; 0x24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	f1c3 0307 	rsb	r3, r3, #7
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	bf28      	it	cs
 8000cc2:	2304      	movcs	r3, #4
 8000cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	3304      	adds	r3, #4
 8000cca:	2b06      	cmp	r3, #6
 8000ccc:	d902      	bls.n	8000cd4 <NVIC_EncodePriority+0x30>
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	3b03      	subs	r3, #3
 8000cd2:	e000      	b.n	8000cd6 <NVIC_EncodePriority+0x32>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	43da      	mvns	r2, r3
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	401a      	ands	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cec:	f04f 31ff 	mov.w	r1, #4294967295
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf6:	43d9      	mvns	r1, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	4313      	orrs	r3, r2
         );
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3724      	adds	r7, #36	; 0x24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
	...

08000d0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d1c:	d301      	bcc.n	8000d22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e00f      	b.n	8000d42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d22:	4a0a      	ldr	r2, [pc, #40]	; (8000d4c <SysTick_Config+0x40>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d2a:	210f      	movs	r1, #15
 8000d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d30:	f7ff ff8e 	bl	8000c50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d34:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <SysTick_Config+0x40>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d3a:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <SysTick_Config+0x40>)
 8000d3c:	2207      	movs	r2, #7
 8000d3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	e000e010 	.word	0xe000e010

08000d50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f7ff ff29 	bl	8000bb0 <__NVIC_SetPriorityGrouping>
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b086      	sub	sp, #24
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	60b9      	str	r1, [r7, #8]
 8000d70:	607a      	str	r2, [r7, #4]
 8000d72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d74:	2300      	movs	r3, #0
 8000d76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d78:	f7ff ff3e 	bl	8000bf8 <__NVIC_GetPriorityGrouping>
 8000d7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	68b9      	ldr	r1, [r7, #8]
 8000d82:	6978      	ldr	r0, [r7, #20]
 8000d84:	f7ff ff8e 	bl	8000ca4 <NVIC_EncodePriority>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d8e:	4611      	mov	r1, r2
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff ff5d 	bl	8000c50 <__NVIC_SetPriority>
}
 8000d96:	bf00      	nop
 8000d98:	3718      	adds	r7, #24
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b082      	sub	sp, #8
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	4603      	mov	r3, r0
 8000da6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff ff31 	bl	8000c14 <__NVIC_EnableIRQ>
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b082      	sub	sp, #8
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f7ff ffa2 	bl	8000d0c <SysTick_Config>
 8000dc8:	4603      	mov	r3, r0
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d101      	bne.n	8000de4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e014      	b.n	8000e0e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	791b      	ldrb	r3, [r3, #4]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d105      	bne.n	8000dfa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2200      	movs	r2, #0
 8000df2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f7ff fc81 	bl	80006fc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2201      	movs	r2, #1
 8000e0a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
 8000e24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8000e26:	2300      	movs	r3, #0
 8000e28:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	795b      	ldrb	r3, [r3, #5]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d101      	bne.n	8000e36 <HAL_DAC_Start_DMA+0x1e>
 8000e32:	2302      	movs	r3, #2
 8000e34:	e0ab      	b.n	8000f8e <HAL_DAC_Start_DMA+0x176>
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2202      	movs	r2, #2
 8000e40:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d12f      	bne.n	8000ea8 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	4a52      	ldr	r2, [pc, #328]	; (8000f98 <HAL_DAC_Start_DMA+0x180>)
 8000e4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	4a51      	ldr	r2, [pc, #324]	; (8000f9c <HAL_DAC_Start_DMA+0x184>)
 8000e56:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	4a50      	ldr	r2, [pc, #320]	; (8000fa0 <HAL_DAC_Start_DMA+0x188>)
 8000e5e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000e6e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8000e70:	6a3b      	ldr	r3, [r7, #32]
 8000e72:	2b08      	cmp	r3, #8
 8000e74:	d013      	beq.n	8000e9e <HAL_DAC_Start_DMA+0x86>
 8000e76:	6a3b      	ldr	r3, [r7, #32]
 8000e78:	2b08      	cmp	r3, #8
 8000e7a:	d845      	bhi.n	8000f08 <HAL_DAC_Start_DMA+0xf0>
 8000e7c:	6a3b      	ldr	r3, [r7, #32]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_DAC_Start_DMA+0x72>
 8000e82:	6a3b      	ldr	r3, [r7, #32]
 8000e84:	2b04      	cmp	r3, #4
 8000e86:	d005      	beq.n	8000e94 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8000e88:	e03e      	b.n	8000f08 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3308      	adds	r3, #8
 8000e90:	613b      	str	r3, [r7, #16]
        break;
 8000e92:	e03c      	b.n	8000f0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	330c      	adds	r3, #12
 8000e9a:	613b      	str	r3, [r7, #16]
        break;
 8000e9c:	e037      	b.n	8000f0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	3310      	adds	r3, #16
 8000ea4:	613b      	str	r3, [r7, #16]
        break;
 8000ea6:	e032      	b.n	8000f0e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	4a3d      	ldr	r2, [pc, #244]	; (8000fa4 <HAL_DAC_Start_DMA+0x18c>)
 8000eae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	4a3c      	ldr	r2, [pc, #240]	; (8000fa8 <HAL_DAC_Start_DMA+0x190>)
 8000eb6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	4a3b      	ldr	r2, [pc, #236]	; (8000fac <HAL_DAC_Start_DMA+0x194>)
 8000ebe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ece:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8000ed0:	6a3b      	ldr	r3, [r7, #32]
 8000ed2:	2b08      	cmp	r3, #8
 8000ed4:	d013      	beq.n	8000efe <HAL_DAC_Start_DMA+0xe6>
 8000ed6:	6a3b      	ldr	r3, [r7, #32]
 8000ed8:	2b08      	cmp	r3, #8
 8000eda:	d817      	bhi.n	8000f0c <HAL_DAC_Start_DMA+0xf4>
 8000edc:	6a3b      	ldr	r3, [r7, #32]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d003      	beq.n	8000eea <HAL_DAC_Start_DMA+0xd2>
 8000ee2:	6a3b      	ldr	r3, [r7, #32]
 8000ee4:	2b04      	cmp	r3, #4
 8000ee6:	d005      	beq.n	8000ef4 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8000ee8:	e010      	b.n	8000f0c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	3314      	adds	r3, #20
 8000ef0:	613b      	str	r3, [r7, #16]
        break;
 8000ef2:	e00c      	b.n	8000f0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	3318      	adds	r3, #24
 8000efa:	613b      	str	r3, [r7, #16]
        break;
 8000efc:	e007      	b.n	8000f0e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	331c      	adds	r3, #28
 8000f04:	613b      	str	r3, [r7, #16]
        break;
 8000f06:	e002      	b.n	8000f0e <HAL_DAC_Start_DMA+0xf6>
        break;
 8000f08:	bf00      	nop
 8000f0a:	e000      	b.n	8000f0e <HAL_DAC_Start_DMA+0xf6>
        break;
 8000f0c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d111      	bne.n	8000f38 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000f22:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	6898      	ldr	r0, [r3, #8]
 8000f28:	6879      	ldr	r1, [r7, #4]
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	f000 fb21 	bl	8001574 <HAL_DMA_Start_IT>
 8000f32:	4603      	mov	r3, r0
 8000f34:	75fb      	strb	r3, [r7, #23]
 8000f36:	e010      	b.n	8000f5a <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8000f46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	68d8      	ldr	r0, [r3, #12]
 8000f4c:	6879      	ldr	r1, [r7, #4]
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	f000 fb0f 	bl	8001574 <HAL_DMA_Start_IT>
 8000f56:	4603      	mov	r3, r0
 8000f58:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8000f60:	7dfb      	ldrb	r3, [r7, #23]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d10c      	bne.n	8000f80 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	6819      	ldr	r1, [r3, #0]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	f003 0310 	and.w	r3, r3, #16
 8000f72:	2201      	movs	r2, #1
 8000f74:	409a      	lsls	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	430a      	orrs	r2, r1
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	e005      	b.n	8000f8c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	691b      	ldr	r3, [r3, #16]
 8000f84:	f043 0204 	orr.w	r2, r3, #4
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8000f8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3718      	adds	r7, #24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	08001311 	.word	0x08001311
 8000f9c:	08001333 	.word	0x08001333
 8000fa0:	0800134f 	.word	0x0800134f
 8000fa4:	080013b9 	.word	0x080013b9
 8000fa8:	080013db 	.word	0x080013db
 8000fac:	080013f7 	.word	0x080013f7

08000fb0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6819      	ldr	r1, [r3, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	f003 0310 	and.w	r3, r3, #16
 8000fc6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	400a      	ands	r2, r1
 8000fd6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	6819      	ldr	r1, [r3, #0]
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	f003 0310 	and.w	r3, r3, #16
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43da      	mvns	r2, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	400a      	ands	r2, r1
 8000ff2:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d10d      	bne.n	8001016 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 fb33 	bl	800166a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	e00c      	b.n	8001030 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	68db      	ldr	r3, [r3, #12]
 800101a:	4618      	mov	r0, r3
 800101c:	f000 fb25 	bl	800166a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800102e:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001062:	b480      	push	{r7}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800106a:	bf00      	nop
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
	...

08001078 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001084:	2300      	movs	r3, #0
 8001086:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	795b      	ldrb	r3, [r3, #5]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d101      	bne.n	8001094 <HAL_DAC_ConfigChannel+0x1c>
 8001090:	2302      	movs	r3, #2
 8001092:	e137      	b.n	8001304 <HAL_DAC_ConfigChannel+0x28c>
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2201      	movs	r2, #1
 8001098:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	2202      	movs	r2, #2
 800109e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	f040 8081 	bne.w	80011ac <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80010aa:	f7ff fd51 	bl	8000b50 <HAL_GetTick>
 80010ae:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d140      	bne.n	8001138 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80010b6:	e018      	b.n	80010ea <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80010b8:	f7ff fd4a 	bl	8000b50 <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d911      	bls.n	80010ea <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d00a      	beq.n	80010ea <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	f043 0208 	orr.w	r2, r3, #8
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2203      	movs	r2, #3
 80010e4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e10c      	b.n	8001304 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1df      	bne.n	80010b8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80010f8:	2001      	movs	r0, #1
 80010fa:	f7ff fd35 	bl	8000b68 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	69d2      	ldr	r2, [r2, #28]
 8001106:	641a      	str	r2, [r3, #64]	; 0x40
 8001108:	e023      	b.n	8001152 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800110a:	f7ff fd21 	bl	8000b50 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b01      	cmp	r3, #1
 8001116:	d90f      	bls.n	8001138 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800111e:	2b00      	cmp	r3, #0
 8001120:	da0a      	bge.n	8001138 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	f043 0208 	orr.w	r2, r3, #8
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	2203      	movs	r2, #3
 8001132:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e0e5      	b.n	8001304 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800113e:	2b00      	cmp	r3, #0
 8001140:	dbe3      	blt.n	800110a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001142:	2001      	movs	r0, #1
 8001144:	f7ff fd10 	bl	8000b68 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	68ba      	ldr	r2, [r7, #8]
 800114e:	69d2      	ldr	r2, [r2, #28]
 8001150:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f003 0310 	and.w	r3, r3, #16
 800115e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001162:	fa01 f303 	lsl.w	r3, r1, r3
 8001166:	43db      	mvns	r3, r3
 8001168:	ea02 0103 	and.w	r1, r2, r3
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	6a1a      	ldr	r2, [r3, #32]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f003 0310 	and.w	r3, r3, #16
 8001176:	409a      	lsls	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	430a      	orrs	r2, r1
 800117e:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f003 0310 	and.w	r3, r3, #16
 800118c:	21ff      	movs	r1, #255	; 0xff
 800118e:	fa01 f303 	lsl.w	r3, r1, r3
 8001192:	43db      	mvns	r3, r3
 8001194:	ea02 0103 	and.w	r1, r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f003 0310 	and.w	r3, r3, #16
 80011a2:	409a      	lsls	r2, r3
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	430a      	orrs	r2, r1
 80011aa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d11d      	bne.n	80011f0 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ba:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f003 0310 	and.w	r3, r3, #16
 80011c2:	221f      	movs	r2, #31
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69fa      	ldr	r2, [r7, #28]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f003 0310 	and.w	r3, r3, #16
 80011dc:	697a      	ldr	r2, [r7, #20]
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	69fa      	ldr	r2, [r7, #28]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	69fa      	ldr	r2, [r7, #28]
 80011ee:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011f6:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f003 0310 	and.w	r3, r3, #16
 80011fe:	2207      	movs	r2, #7
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43db      	mvns	r3, r3
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	4013      	ands	r3, r2
 800120a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	431a      	orrs	r2, r3
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	691b      	ldr	r3, [r3, #16]
 800121a:	4313      	orrs	r3, r2
 800121c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f003 0310 	and.w	r3, r3, #16
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	69fa      	ldr	r2, [r7, #28]
 800122c:	4313      	orrs	r3, r2
 800122e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	69fa      	ldr	r2, [r7, #28]
 8001236:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6819      	ldr	r1, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f003 0310 	and.w	r3, r3, #16
 8001244:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43da      	mvns	r2, r3
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	400a      	ands	r2, r1
 8001254:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f003 0310 	and.w	r3, r3, #16
 8001264:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	69fa      	ldr	r2, [r7, #28]
 8001270:	4013      	ands	r3, r2
 8001272:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f003 0310 	and.w	r3, r3, #16
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	69fa      	ldr	r2, [r7, #28]
 8001288:	4313      	orrs	r3, r2
 800128a:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001294:	d104      	bne.n	80012a0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800129c:	61fb      	str	r3, [r7, #28]
 800129e:	e018      	b.n	80012d2 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d104      	bne.n	80012b2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80012ae:	61fb      	str	r3, [r7, #28]
 80012b0:	e00f      	b.n	80012d2 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80012b2:	f001 fbbb 	bl	8002a2c <HAL_RCC_GetHCLKFreq>
 80012b6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	4a14      	ldr	r2, [pc, #80]	; (800130c <HAL_DAC_ConfigChannel+0x294>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d904      	bls.n	80012ca <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012c6:	61fb      	str	r3, [r7, #28]
 80012c8:	e003      	b.n	80012d2 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80012d0:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	69fa      	ldr	r2, [r7, #28]
 80012d8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	6819      	ldr	r1, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f003 0310 	and.w	r3, r3, #16
 80012e6:	22c0      	movs	r2, #192	; 0xc0
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43da      	mvns	r2, r3
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	400a      	ands	r2, r1
 80012f4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	2201      	movs	r2, #1
 80012fa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2200      	movs	r2, #0
 8001300:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	3720      	adds	r7, #32
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	04c4b400 	.word	0x04c4b400

08001310 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800131c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f7ff fe8b 	bl	800103a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2201      	movs	r2, #1
 8001328:	711a      	strb	r2, [r3, #4]
}
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b084      	sub	sp, #16
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800133e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	f7ff fe84 	bl	800104e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b084      	sub	sp, #16
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800135a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	f043 0204 	orr.w	r2, r3, #4
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f7ff fe7a 	bl	8001062 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	2201      	movs	r2, #1
 8001372:	711a      	strb	r2, [r3, #4]
}
 8001374:	bf00      	nop
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80013c6:	68f8      	ldr	r0, [r7, #12]
 80013c8:	f7ff ffd8 	bl	800137c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2201      	movs	r2, #1
 80013d0:	711a      	strb	r2, [r3, #4]
}
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b084      	sub	sp, #16
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80013e8:	68f8      	ldr	r0, [r7, #12]
 80013ea:	f7ff ffd1 	bl	8001390 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b084      	sub	sp, #16
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001402:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	f043 0204 	orr.w	r2, r3, #4
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001410:	68f8      	ldr	r0, [r7, #12]
 8001412:	f7ff ffc7 	bl	80013a4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	2201      	movs	r2, #1
 800141a:	711a      	strb	r2, [r3, #4]
}
 800141c:	bf00      	nop
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e08d      	b.n	8001552 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	461a      	mov	r2, r3
 800143c:	4b47      	ldr	r3, [pc, #284]	; (800155c <HAL_DMA_Init+0x138>)
 800143e:	429a      	cmp	r2, r3
 8001440:	d80f      	bhi.n	8001462 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	4b45      	ldr	r3, [pc, #276]	; (8001560 <HAL_DMA_Init+0x13c>)
 800144a:	4413      	add	r3, r2
 800144c:	4a45      	ldr	r2, [pc, #276]	; (8001564 <HAL_DMA_Init+0x140>)
 800144e:	fba2 2303 	umull	r2, r3, r2, r3
 8001452:	091b      	lsrs	r3, r3, #4
 8001454:	009a      	lsls	r2, r3, #2
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a42      	ldr	r2, [pc, #264]	; (8001568 <HAL_DMA_Init+0x144>)
 800145e:	641a      	str	r2, [r3, #64]	; 0x40
 8001460:	e00e      	b.n	8001480 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	4b40      	ldr	r3, [pc, #256]	; (800156c <HAL_DMA_Init+0x148>)
 800146a:	4413      	add	r3, r2
 800146c:	4a3d      	ldr	r2, [pc, #244]	; (8001564 <HAL_DMA_Init+0x140>)
 800146e:	fba2 2303 	umull	r2, r3, r2, r3
 8001472:	091b      	lsrs	r3, r3, #4
 8001474:	009a      	lsls	r2, r3, #2
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a3c      	ldr	r2, [pc, #240]	; (8001570 <HAL_DMA_Init+0x14c>)
 800147e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2202      	movs	r2, #2
 8001484:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800149a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80014a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	699b      	ldr	r3, [r3, #24]
 80014b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 fa12 	bl	80018fc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80014e0:	d102      	bne.n	80014e8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80014fc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d010      	beq.n	8001528 <HAL_DMA_Init+0x104>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	2b04      	cmp	r3, #4
 800150c:	d80c      	bhi.n	8001528 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 fa32 	bl	8001978 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	e008      	b.n	800153a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2200      	movs	r2, #0
 8001538:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2201      	movs	r2, #1
 8001544:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40020407 	.word	0x40020407
 8001560:	bffdfff8 	.word	0xbffdfff8
 8001564:	cccccccd 	.word	0xcccccccd
 8001568:	40020000 	.word	0x40020000
 800156c:	bffdfbf8 	.word	0xbffdfbf8
 8001570:	40020400 	.word	0x40020400

08001574 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
 8001580:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001582:	2300      	movs	r3, #0
 8001584:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800158c:	2b01      	cmp	r3, #1
 800158e:	d101      	bne.n	8001594 <HAL_DMA_Start_IT+0x20>
 8001590:	2302      	movs	r3, #2
 8001592:	e066      	b.n	8001662 <HAL_DMA_Start_IT+0xee>
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2201      	movs	r2, #1
 8001598:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d155      	bne.n	8001654 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2202      	movs	r2, #2
 80015ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2200      	movs	r2, #0
 80015b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 0201 	bic.w	r2, r2, #1
 80015c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	68b9      	ldr	r1, [r7, #8]
 80015cc:	68f8      	ldr	r0, [r7, #12]
 80015ce:	f000 f957 	bl	8001880 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d008      	beq.n	80015ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f042 020e 	orr.w	r2, r2, #14
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	e00f      	b.n	800160c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f022 0204 	bic.w	r2, r2, #4
 80015fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f042 020a 	orr.w	r2, r2, #10
 800160a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d007      	beq.n	800162a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001624:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001628:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800162e:	2b00      	cmp	r3, #0
 8001630:	d007      	beq.n	8001642 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800163c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001640:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f042 0201 	orr.w	r2, r2, #1
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	e005      	b.n	8001660 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800165c:	2302      	movs	r3, #2
 800165e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001660:	7dfb      	ldrb	r3, [r7, #23]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800166a:	b480      	push	{r7}
 800166c:	b085      	sub	sp, #20
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001672:	2300      	movs	r3, #0
 8001674:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d008      	beq.n	8001694 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2204      	movs	r2, #4
 8001686:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e040      	b.n	8001716 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f022 020e 	bic.w	r2, r2, #14
 80016a2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016b2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 0201 	bic.w	r2, r2, #1
 80016c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c8:	f003 021c 	and.w	r2, r3, #28
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d0:	2101      	movs	r1, #1
 80016d2:	fa01 f202 	lsl.w	r2, r1, r2
 80016d6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80016e0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d00c      	beq.n	8001704 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016f8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001702:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2200      	movs	r2, #0
 8001710:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001714:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001716:	4618      	mov	r0, r3
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b084      	sub	sp, #16
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173e:	f003 031c 	and.w	r3, r3, #28
 8001742:	2204      	movs	r2, #4
 8001744:	409a      	lsls	r2, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4013      	ands	r3, r2
 800174a:	2b00      	cmp	r3, #0
 800174c:	d026      	beq.n	800179c <HAL_DMA_IRQHandler+0x7a>
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	f003 0304 	and.w	r3, r3, #4
 8001754:	2b00      	cmp	r3, #0
 8001756:	d021      	beq.n	800179c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0320 	and.w	r3, r3, #32
 8001762:	2b00      	cmp	r3, #0
 8001764:	d107      	bne.n	8001776 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f022 0204 	bic.w	r2, r2, #4
 8001774:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	f003 021c 	and.w	r2, r3, #28
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	2104      	movs	r1, #4
 8001784:	fa01 f202 	lsl.w	r2, r1, r2
 8001788:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	2b00      	cmp	r3, #0
 8001790:	d071      	beq.n	8001876 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800179a:	e06c      	b.n	8001876 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a0:	f003 031c 	and.w	r3, r3, #28
 80017a4:	2202      	movs	r2, #2
 80017a6:	409a      	lsls	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4013      	ands	r3, r2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d02e      	beq.n	800180e <HAL_DMA_IRQHandler+0xec>
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d029      	beq.n	800180e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0320 	and.w	r3, r3, #32
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d10b      	bne.n	80017e0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 020a 	bic.w	r2, r2, #10
 80017d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e4:	f003 021c 	and.w	r2, r3, #28
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ec:	2102      	movs	r1, #2
 80017ee:	fa01 f202 	lsl.w	r2, r1, r2
 80017f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001800:	2b00      	cmp	r3, #0
 8001802:	d038      	beq.n	8001876 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800180c:	e033      	b.n	8001876 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001812:	f003 031c 	and.w	r3, r3, #28
 8001816:	2208      	movs	r2, #8
 8001818:	409a      	lsls	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	4013      	ands	r3, r2
 800181e:	2b00      	cmp	r3, #0
 8001820:	d02a      	beq.n	8001878 <HAL_DMA_IRQHandler+0x156>
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	f003 0308 	and.w	r3, r3, #8
 8001828:	2b00      	cmp	r3, #0
 800182a:	d025      	beq.n	8001878 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 020e 	bic.w	r2, r2, #14
 800183a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001840:	f003 021c 	and.w	r2, r3, #28
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001848:	2101      	movs	r1, #1
 800184a:	fa01 f202 	lsl.w	r2, r1, r2
 800184e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2201      	movs	r2, #1
 800185a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800186a:	2b00      	cmp	r3, #0
 800186c:	d004      	beq.n	8001878 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001876:	bf00      	nop
 8001878:	bf00      	nop
}
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001896:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800189c:	2b00      	cmp	r3, #0
 800189e:	d004      	beq.n	80018aa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a4:	68fa      	ldr	r2, [r7, #12]
 80018a6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80018a8:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	f003 021c 	and.w	r2, r3, #28
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b6:	2101      	movs	r1, #1
 80018b8:	fa01 f202 	lsl.w	r2, r1, r2
 80018bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	2b10      	cmp	r3, #16
 80018cc:	d108      	bne.n	80018e0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80018de:	e007      	b.n	80018f0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	68ba      	ldr	r2, [r7, #8]
 80018e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	60da      	str	r2, [r3, #12]
}
 80018f0:	bf00      	nop
 80018f2:	3714      	adds	r7, #20
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	461a      	mov	r2, r3
 800190a:	4b17      	ldr	r3, [pc, #92]	; (8001968 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800190c:	429a      	cmp	r2, r3
 800190e:	d80a      	bhi.n	8001926 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001914:	089b      	lsrs	r3, r3, #2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800191c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6493      	str	r3, [r2, #72]	; 0x48
 8001924:	e007      	b.n	8001936 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	089b      	lsrs	r3, r3, #2
 800192c:	009a      	lsls	r2, r3, #2
 800192e:	4b0f      	ldr	r3, [pc, #60]	; (800196c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001930:	4413      	add	r3, r2
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	3b08      	subs	r3, #8
 800193e:	4a0c      	ldr	r2, [pc, #48]	; (8001970 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001940:	fba2 2303 	umull	r2, r3, r2, r3
 8001944:	091b      	lsrs	r3, r3, #4
 8001946:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800194c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f003 031f 	and.w	r3, r3, #31
 8001954:	2201      	movs	r2, #1
 8001956:	409a      	lsls	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	40020407 	.word	0x40020407
 800196c:	4002081c 	.word	0x4002081c
 8001970:	cccccccd 	.word	0xcccccccd
 8001974:	40020880 	.word	0x40020880

08001978 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	b2db      	uxtb	r3, r3
 8001986:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	461a      	mov	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a08      	ldr	r2, [pc, #32]	; (80019bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800199a:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	3b01      	subs	r3, #1
 80019a0:	f003 0303 	and.w	r3, r3, #3
 80019a4:	2201      	movs	r2, #1
 80019a6:	409a      	lsls	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	1000823f 	.word	0x1000823f
 80019bc:	40020940 	.word	0x40020940

080019c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b087      	sub	sp, #28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ce:	e166      	b.n	8001c9e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	2101      	movs	r1, #1
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	fa01 f303 	lsl.w	r3, r1, r3
 80019dc:	4013      	ands	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f000 8158 	beq.w	8001c98 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f003 0303 	and.w	r3, r3, #3
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d005      	beq.n	8001a00 <HAL_GPIO_Init+0x40>
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 0303 	and.w	r3, r3, #3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d130      	bne.n	8001a62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43db      	mvns	r3, r3
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	4013      	ands	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	68da      	ldr	r2, [r3, #12]
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	693a      	ldr	r2, [r7, #16]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a36:	2201      	movs	r2, #1
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	091b      	lsrs	r3, r3, #4
 8001a4c:	f003 0201 	and.w	r2, r3, #1
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	2b03      	cmp	r3, #3
 8001a6c:	d017      	beq.n	8001a9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	2203      	movs	r2, #3
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	4013      	ands	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	689a      	ldr	r2, [r3, #8]
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d123      	bne.n	8001af2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	08da      	lsrs	r2, r3, #3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	3208      	adds	r2, #8
 8001ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	220f      	movs	r2, #15
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	4013      	ands	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	691a      	ldr	r2, [r3, #16]
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	08da      	lsrs	r2, r3, #3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	3208      	adds	r2, #8
 8001aec:	6939      	ldr	r1, [r7, #16]
 8001aee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	2203      	movs	r2, #3
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43db      	mvns	r3, r3
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	4013      	ands	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 0203 	and.w	r2, r3, #3
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 80b2 	beq.w	8001c98 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b34:	4b61      	ldr	r3, [pc, #388]	; (8001cbc <HAL_GPIO_Init+0x2fc>)
 8001b36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b38:	4a60      	ldr	r2, [pc, #384]	; (8001cbc <HAL_GPIO_Init+0x2fc>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6613      	str	r3, [r2, #96]	; 0x60
 8001b40:	4b5e      	ldr	r3, [pc, #376]	; (8001cbc <HAL_GPIO_Init+0x2fc>)
 8001b42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	60bb      	str	r3, [r7, #8]
 8001b4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b4c:	4a5c      	ldr	r2, [pc, #368]	; (8001cc0 <HAL_GPIO_Init+0x300>)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	3302      	adds	r3, #2
 8001b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	220f      	movs	r2, #15
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b76:	d02b      	beq.n	8001bd0 <HAL_GPIO_Init+0x210>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a52      	ldr	r2, [pc, #328]	; (8001cc4 <HAL_GPIO_Init+0x304>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d025      	beq.n	8001bcc <HAL_GPIO_Init+0x20c>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a51      	ldr	r2, [pc, #324]	; (8001cc8 <HAL_GPIO_Init+0x308>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d01f      	beq.n	8001bc8 <HAL_GPIO_Init+0x208>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a50      	ldr	r2, [pc, #320]	; (8001ccc <HAL_GPIO_Init+0x30c>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d019      	beq.n	8001bc4 <HAL_GPIO_Init+0x204>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a4f      	ldr	r2, [pc, #316]	; (8001cd0 <HAL_GPIO_Init+0x310>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d013      	beq.n	8001bc0 <HAL_GPIO_Init+0x200>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a4e      	ldr	r2, [pc, #312]	; (8001cd4 <HAL_GPIO_Init+0x314>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d00d      	beq.n	8001bbc <HAL_GPIO_Init+0x1fc>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4a4d      	ldr	r2, [pc, #308]	; (8001cd8 <HAL_GPIO_Init+0x318>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d007      	beq.n	8001bb8 <HAL_GPIO_Init+0x1f8>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a4c      	ldr	r2, [pc, #304]	; (8001cdc <HAL_GPIO_Init+0x31c>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d101      	bne.n	8001bb4 <HAL_GPIO_Init+0x1f4>
 8001bb0:	2307      	movs	r3, #7
 8001bb2:	e00e      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bb4:	2308      	movs	r3, #8
 8001bb6:	e00c      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bb8:	2306      	movs	r3, #6
 8001bba:	e00a      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	e008      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bc0:	2304      	movs	r3, #4
 8001bc2:	e006      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e004      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bc8:	2302      	movs	r3, #2
 8001bca:	e002      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e000      	b.n	8001bd2 <HAL_GPIO_Init+0x212>
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	f002 0203 	and.w	r2, r2, #3
 8001bd8:	0092      	lsls	r2, r2, #2
 8001bda:	4093      	lsls	r3, r2
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001be2:	4937      	ldr	r1, [pc, #220]	; (8001cc0 <HAL_GPIO_Init+0x300>)
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	089b      	lsrs	r3, r3, #2
 8001be8:	3302      	adds	r3, #2
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bf0:	4b3b      	ldr	r3, [pc, #236]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c14:	4a32      	ldr	r2, [pc, #200]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c1a:	4b31      	ldr	r3, [pc, #196]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	43db      	mvns	r3, r3
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	4013      	ands	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c3e:	4a28      	ldr	r2, [pc, #160]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c44:	4b26      	ldr	r3, [pc, #152]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	4013      	ands	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c68:	4a1d      	ldr	r2, [pc, #116]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001c6e:	4b1c      	ldr	r3, [pc, #112]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	43db      	mvns	r3, r3
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c92:	4a13      	ldr	r2, [pc, #76]	; (8001ce0 <HAL_GPIO_Init+0x320>)
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f47f ae91 	bne.w	80019d0 <HAL_GPIO_Init+0x10>
  }
}
 8001cae:	bf00      	nop
 8001cb0:	bf00      	nop
 8001cb2:	371c      	adds	r7, #28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40010000 	.word	0x40010000
 8001cc4:	48000400 	.word	0x48000400
 8001cc8:	48000800 	.word	0x48000800
 8001ccc:	48000c00 	.word	0x48000c00
 8001cd0:	48001000 	.word	0x48001000
 8001cd4:	48001400 	.word	0x48001400
 8001cd8:	48001800 	.word	0x48001800
 8001cdc:	48001c00 	.word	0x48001c00
 8001ce0:	40010400 	.word	0x40010400

08001ce4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ce8:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001cf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cf4:	d102      	bne.n	8001cfc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001cf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cfa:	e00b      	b.n	8001d14 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001cfc:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d0a:	d102      	bne.n	8001d12 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001d0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d10:	e000      	b.n	8001d14 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001d12:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40007000 	.word	0x40007000

08001d24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d141      	bne.n	8001db6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d32:	4b4b      	ldr	r3, [pc, #300]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d3e:	d131      	bne.n	8001da4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d40:	4b47      	ldr	r3, [pc, #284]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d46:	4a46      	ldr	r2, [pc, #280]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d50:	4b43      	ldr	r3, [pc, #268]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d58:	4a41      	ldr	r2, [pc, #260]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d5e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001d60:	4b40      	ldr	r3, [pc, #256]	; (8001e64 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2232      	movs	r2, #50	; 0x32
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	4a3f      	ldr	r2, [pc, #252]	; (8001e68 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d70:	0c9b      	lsrs	r3, r3, #18
 8001d72:	3301      	adds	r3, #1
 8001d74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d76:	e002      	b.n	8001d7e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d7e:	4b38      	ldr	r3, [pc, #224]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d8a:	d102      	bne.n	8001d92 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d1f2      	bne.n	8001d78 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d92:	4b33      	ldr	r3, [pc, #204]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d9e:	d158      	bne.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e057      	b.n	8001e54 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001da4:	4b2e      	ldr	r3, [pc, #184]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001daa:	4a2d      	ldr	r2, [pc, #180]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001db0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001db4:	e04d      	b.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dbc:	d141      	bne.n	8001e42 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dbe:	4b28      	ldr	r3, [pc, #160]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dca:	d131      	bne.n	8001e30 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001dcc:	4b24      	ldr	r3, [pc, #144]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001dd2:	4a23      	ldr	r2, [pc, #140]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ddc:	4b20      	ldr	r3, [pc, #128]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001de4:	4a1e      	ldr	r2, [pc, #120]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001dec:	4b1d      	ldr	r3, [pc, #116]	; (8001e64 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2232      	movs	r2, #50	; 0x32
 8001df2:	fb02 f303 	mul.w	r3, r2, r3
 8001df6:	4a1c      	ldr	r2, [pc, #112]	; (8001e68 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001df8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfc:	0c9b      	lsrs	r3, r3, #18
 8001dfe:	3301      	adds	r3, #1
 8001e00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e02:	e002      	b.n	8001e0a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e0a:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e16:	d102      	bne.n	8001e1e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1f2      	bne.n	8001e04 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e2a:	d112      	bne.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e011      	b.n	8001e54 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e30:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e3c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001e40:	e007      	b.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e42:	4b07      	ldr	r3, [pc, #28]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e4a:	4a05      	ldr	r2, [pc, #20]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e4c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e50:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	40007000 	.word	0x40007000
 8001e64:	20000000 	.word	0x20000000
 8001e68:	431bde83 	.word	0x431bde83

08001e6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d102      	bne.n	8001e80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f000 bc08 	b.w	8002690 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e80:	4b96      	ldr	r3, [pc, #600]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f003 030c 	and.w	r3, r3, #12
 8001e88:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e8a:	4b94      	ldr	r3, [pc, #592]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0310 	and.w	r3, r3, #16
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 80e4 	beq.w	800206a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d007      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x4c>
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	2b0c      	cmp	r3, #12
 8001eac:	f040 808b 	bne.w	8001fc6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	f040 8087 	bne.w	8001fc6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001eb8:	4b88      	ldr	r3, [pc, #544]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d005      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x64>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e3df      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a1a      	ldr	r2, [r3, #32]
 8001ed4:	4b81      	ldr	r3, [pc, #516]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0308 	and.w	r3, r3, #8
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d004      	beq.n	8001eea <HAL_RCC_OscConfig+0x7e>
 8001ee0:	4b7e      	ldr	r3, [pc, #504]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ee8:	e005      	b.n	8001ef6 <HAL_RCC_OscConfig+0x8a>
 8001eea:	4b7c      	ldr	r3, [pc, #496]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ef0:	091b      	lsrs	r3, r3, #4
 8001ef2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d223      	bcs.n	8001f42 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a1b      	ldr	r3, [r3, #32]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 fda0 	bl	8002a44 <RCC_SetFlashLatencyFromMSIRange>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e3c0      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f0e:	4b73      	ldr	r3, [pc, #460]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a72      	ldr	r2, [pc, #456]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f14:	f043 0308 	orr.w	r3, r3, #8
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	4b70      	ldr	r3, [pc, #448]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	496d      	ldr	r1, [pc, #436]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f2c:	4b6b      	ldr	r3, [pc, #428]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	69db      	ldr	r3, [r3, #28]
 8001f38:	021b      	lsls	r3, r3, #8
 8001f3a:	4968      	ldr	r1, [pc, #416]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	604b      	str	r3, [r1, #4]
 8001f40:	e025      	b.n	8001f8e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f42:	4b66      	ldr	r3, [pc, #408]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a65      	ldr	r2, [pc, #404]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f48:	f043 0308 	orr.w	r3, r3, #8
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	4b63      	ldr	r3, [pc, #396]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	4960      	ldr	r1, [pc, #384]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f60:	4b5e      	ldr	r3, [pc, #376]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	021b      	lsls	r3, r3, #8
 8001f6e:	495b      	ldr	r1, [pc, #364]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d109      	bne.n	8001f8e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 fd60 	bl	8002a44 <RCC_SetFlashLatencyFromMSIRange>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e380      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f8e:	f000 fcc1 	bl	8002914 <HAL_RCC_GetSysClockFreq>
 8001f92:	4602      	mov	r2, r0
 8001f94:	4b51      	ldr	r3, [pc, #324]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	091b      	lsrs	r3, r3, #4
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	4950      	ldr	r1, [pc, #320]	; (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001fa0:	5ccb      	ldrb	r3, [r1, r3]
 8001fa2:	f003 031f 	and.w	r3, r3, #31
 8001fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001faa:	4a4e      	ldr	r2, [pc, #312]	; (80020e4 <HAL_RCC_OscConfig+0x278>)
 8001fac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001fae:	4b4e      	ldr	r3, [pc, #312]	; (80020e8 <HAL_RCC_OscConfig+0x27c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7fe fd7c 	bl	8000ab0 <HAL_InitTick>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d052      	beq.n	8002068 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	e364      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d032      	beq.n	8002034 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001fce:	4b43      	ldr	r3, [pc, #268]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a42      	ldr	r2, [pc, #264]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001fda:	f7fe fdb9 	bl	8000b50 <HAL_GetTick>
 8001fde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fe0:	e008      	b.n	8001ff4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fe2:	f7fe fdb5 	bl	8000b50 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e34d      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ff4:	4b39      	ldr	r3, [pc, #228]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0f0      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002000:	4b36      	ldr	r3, [pc, #216]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a35      	ldr	r2, [pc, #212]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8002006:	f043 0308 	orr.w	r3, r3, #8
 800200a:	6013      	str	r3, [r2, #0]
 800200c:	4b33      	ldr	r3, [pc, #204]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	4930      	ldr	r1, [pc, #192]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 800201a:	4313      	orrs	r3, r2
 800201c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800201e:	4b2f      	ldr	r3, [pc, #188]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	492b      	ldr	r1, [pc, #172]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 800202e:	4313      	orrs	r3, r2
 8002030:	604b      	str	r3, [r1, #4]
 8002032:	e01a      	b.n	800206a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002034:	4b29      	ldr	r3, [pc, #164]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a28      	ldr	r2, [pc, #160]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 800203a:	f023 0301 	bic.w	r3, r3, #1
 800203e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002040:	f7fe fd86 	bl	8000b50 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002048:	f7fe fd82 	bl	8000b50 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e31a      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800205a:	4b20      	ldr	r3, [pc, #128]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f0      	bne.n	8002048 <HAL_RCC_OscConfig+0x1dc>
 8002066:	e000      	b.n	800206a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002068:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	2b00      	cmp	r3, #0
 8002074:	d073      	beq.n	800215e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	2b08      	cmp	r3, #8
 800207a:	d005      	beq.n	8002088 <HAL_RCC_OscConfig+0x21c>
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	2b0c      	cmp	r3, #12
 8002080:	d10e      	bne.n	80020a0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	2b03      	cmp	r3, #3
 8002086:	d10b      	bne.n	80020a0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002088:	4b14      	ldr	r3, [pc, #80]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d063      	beq.n	800215c <HAL_RCC_OscConfig+0x2f0>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d15f      	bne.n	800215c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e2f7      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020a8:	d106      	bne.n	80020b8 <HAL_RCC_OscConfig+0x24c>
 80020aa:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a0b      	ldr	r2, [pc, #44]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 80020b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	e025      	b.n	8002104 <HAL_RCC_OscConfig+0x298>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020c0:	d114      	bne.n	80020ec <HAL_RCC_OscConfig+0x280>
 80020c2:	4b06      	ldr	r3, [pc, #24]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a05      	ldr	r2, [pc, #20]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 80020c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020cc:	6013      	str	r3, [r2, #0]
 80020ce:	4b03      	ldr	r3, [pc, #12]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a02      	ldr	r2, [pc, #8]	; (80020dc <HAL_RCC_OscConfig+0x270>)
 80020d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	e013      	b.n	8002104 <HAL_RCC_OscConfig+0x298>
 80020dc:	40021000 	.word	0x40021000
 80020e0:	0800430c 	.word	0x0800430c
 80020e4:	20000000 	.word	0x20000000
 80020e8:	20000004 	.word	0x20000004
 80020ec:	4ba0      	ldr	r3, [pc, #640]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a9f      	ldr	r2, [pc, #636]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80020f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f6:	6013      	str	r3, [r2, #0]
 80020f8:	4b9d      	ldr	r3, [pc, #628]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a9c      	ldr	r2, [pc, #624]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80020fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d013      	beq.n	8002134 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210c:	f7fe fd20 	bl	8000b50 <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002114:	f7fe fd1c 	bl	8000b50 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b64      	cmp	r3, #100	; 0x64
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e2b4      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002126:	4b92      	ldr	r3, [pc, #584]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0f0      	beq.n	8002114 <HAL_RCC_OscConfig+0x2a8>
 8002132:	e014      	b.n	800215e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002134:	f7fe fd0c 	bl	8000b50 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800213c:	f7fe fd08 	bl	8000b50 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b64      	cmp	r3, #100	; 0x64
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e2a0      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800214e:	4b88      	ldr	r3, [pc, #544]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1f0      	bne.n	800213c <HAL_RCC_OscConfig+0x2d0>
 800215a:	e000      	b.n	800215e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800215c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	2b00      	cmp	r3, #0
 8002168:	d060      	beq.n	800222c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	2b04      	cmp	r3, #4
 800216e:	d005      	beq.n	800217c <HAL_RCC_OscConfig+0x310>
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	2b0c      	cmp	r3, #12
 8002174:	d119      	bne.n	80021aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	2b02      	cmp	r3, #2
 800217a:	d116      	bne.n	80021aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800217c:	4b7c      	ldr	r3, [pc, #496]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002184:	2b00      	cmp	r3, #0
 8002186:	d005      	beq.n	8002194 <HAL_RCC_OscConfig+0x328>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e27d      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002194:	4b76      	ldr	r3, [pc, #472]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	061b      	lsls	r3, r3, #24
 80021a2:	4973      	ldr	r1, [pc, #460]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021a8:	e040      	b.n	800222c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	68db      	ldr	r3, [r3, #12]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d023      	beq.n	80021fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021b2:	4b6f      	ldr	r3, [pc, #444]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a6e      	ldr	r2, [pc, #440]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80021b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021be:	f7fe fcc7 	bl	8000b50 <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c6:	f7fe fcc3 	bl	8000b50 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e25b      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021d8:	4b65      	ldr	r3, [pc, #404]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e4:	4b62      	ldr	r3, [pc, #392]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	061b      	lsls	r3, r3, #24
 80021f2:	495f      	ldr	r1, [pc, #380]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	604b      	str	r3, [r1, #4]
 80021f8:	e018      	b.n	800222c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021fa:	4b5d      	ldr	r3, [pc, #372]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a5c      	ldr	r2, [pc, #368]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002206:	f7fe fca3 	bl	8000b50 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800220e:	f7fe fc9f 	bl	8000b50 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e237      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002220:	4b53      	ldr	r3, [pc, #332]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1f0      	bne.n	800220e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0308 	and.w	r3, r3, #8
 8002234:	2b00      	cmp	r3, #0
 8002236:	d03c      	beq.n	80022b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01c      	beq.n	800227a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002240:	4b4b      	ldr	r3, [pc, #300]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002246:	4a4a      	ldr	r2, [pc, #296]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002250:	f7fe fc7e 	bl	8000b50 <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002258:	f7fe fc7a 	bl	8000b50 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e212      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800226a:	4b41      	ldr	r3, [pc, #260]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 800226c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0ef      	beq.n	8002258 <HAL_RCC_OscConfig+0x3ec>
 8002278:	e01b      	b.n	80022b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800227a:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 800227c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002280:	4a3b      	ldr	r2, [pc, #236]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002282:	f023 0301 	bic.w	r3, r3, #1
 8002286:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800228a:	f7fe fc61 	bl	8000b50 <HAL_GetTick>
 800228e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002290:	e008      	b.n	80022a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002292:	f7fe fc5d 	bl	8000b50 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e1f5      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022a4:	4b32      	ldr	r3, [pc, #200]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80022a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1ef      	bne.n	8002292 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f000 80a6 	beq.w	800240c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022c0:	2300      	movs	r3, #0
 80022c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80022c4:	4b2a      	ldr	r3, [pc, #168]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80022c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d10d      	bne.n	80022ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022d0:	4b27      	ldr	r3, [pc, #156]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80022d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d4:	4a26      	ldr	r2, [pc, #152]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80022d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022da:	6593      	str	r3, [r2, #88]	; 0x58
 80022dc:	4b24      	ldr	r3, [pc, #144]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 80022de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e4:	60bb      	str	r3, [r7, #8]
 80022e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e8:	2301      	movs	r3, #1
 80022ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022ec:	4b21      	ldr	r3, [pc, #132]	; (8002374 <HAL_RCC_OscConfig+0x508>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d118      	bne.n	800232a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022f8:	4b1e      	ldr	r3, [pc, #120]	; (8002374 <HAL_RCC_OscConfig+0x508>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a1d      	ldr	r2, [pc, #116]	; (8002374 <HAL_RCC_OscConfig+0x508>)
 80022fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002302:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002304:	f7fe fc24 	bl	8000b50 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800230c:	f7fe fc20 	bl	8000b50 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e1b8      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800231e:	4b15      	ldr	r3, [pc, #84]	; (8002374 <HAL_RCC_OscConfig+0x508>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0f0      	beq.n	800230c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d108      	bne.n	8002344 <HAL_RCC_OscConfig+0x4d8>
 8002332:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002338:	4a0d      	ldr	r2, [pc, #52]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002342:	e029      	b.n	8002398 <HAL_RCC_OscConfig+0x52c>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	2b05      	cmp	r3, #5
 800234a:	d115      	bne.n	8002378 <HAL_RCC_OscConfig+0x50c>
 800234c:	4b08      	ldr	r3, [pc, #32]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 800234e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002352:	4a07      	ldr	r2, [pc, #28]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002354:	f043 0304 	orr.w	r3, r3, #4
 8002358:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800235c:	4b04      	ldr	r3, [pc, #16]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 800235e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002362:	4a03      	ldr	r2, [pc, #12]	; (8002370 <HAL_RCC_OscConfig+0x504>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800236c:	e014      	b.n	8002398 <HAL_RCC_OscConfig+0x52c>
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	40007000 	.word	0x40007000
 8002378:	4b9d      	ldr	r3, [pc, #628]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800237a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237e:	4a9c      	ldr	r2, [pc, #624]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002380:	f023 0301 	bic.w	r3, r3, #1
 8002384:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002388:	4b99      	ldr	r3, [pc, #612]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800238a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800238e:	4a98      	ldr	r2, [pc, #608]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002390:	f023 0304 	bic.w	r3, r3, #4
 8002394:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d016      	beq.n	80023ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a0:	f7fe fbd6 	bl	8000b50 <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023a6:	e00a      	b.n	80023be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a8:	f7fe fbd2 	bl	8000b50 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e168      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023be:	4b8c      	ldr	r3, [pc, #560]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80023c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d0ed      	beq.n	80023a8 <HAL_RCC_OscConfig+0x53c>
 80023cc:	e015      	b.n	80023fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ce:	f7fe fbbf 	bl	8000b50 <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023d4:	e00a      	b.n	80023ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7fe fbbb 	bl	8000b50 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e151      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023ec:	4b80      	ldr	r3, [pc, #512]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80023ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1ed      	bne.n	80023d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023fa:	7ffb      	ldrb	r3, [r7, #31]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d105      	bne.n	800240c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002400:	4b7b      	ldr	r3, [pc, #492]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002404:	4a7a      	ldr	r2, [pc, #488]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002406:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800240a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0320 	and.w	r3, r3, #32
 8002414:	2b00      	cmp	r3, #0
 8002416:	d03c      	beq.n	8002492 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241c:	2b00      	cmp	r3, #0
 800241e:	d01c      	beq.n	800245a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002420:	4b73      	ldr	r3, [pc, #460]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002422:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002426:	4a72      	ldr	r2, [pc, #456]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002428:	f043 0301 	orr.w	r3, r3, #1
 800242c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002430:	f7fe fb8e 	bl	8000b50 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002438:	f7fe fb8a 	bl	8000b50 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e122      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800244a:	4b69      	ldr	r3, [pc, #420]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800244c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0ef      	beq.n	8002438 <HAL_RCC_OscConfig+0x5cc>
 8002458:	e01b      	b.n	8002492 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800245a:	4b65      	ldr	r3, [pc, #404]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800245c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002460:	4a63      	ldr	r2, [pc, #396]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002462:	f023 0301 	bic.w	r3, r3, #1
 8002466:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800246a:	f7fe fb71 	bl	8000b50 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002472:	f7fe fb6d 	bl	8000b50 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e105      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002484:	4b5a      	ldr	r3, [pc, #360]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002486:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1ef      	bne.n	8002472 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002496:	2b00      	cmp	r3, #0
 8002498:	f000 80f9 	beq.w	800268e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	f040 80cf 	bne.w	8002644 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80024a6:	4b52      	ldr	r3, [pc, #328]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f003 0203 	and.w	r2, r3, #3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d12c      	bne.n	8002514 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c4:	3b01      	subs	r3, #1
 80024c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d123      	bne.n	8002514 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024d8:	429a      	cmp	r2, r3
 80024da:	d11b      	bne.n	8002514 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d113      	bne.n	8002514 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f6:	085b      	lsrs	r3, r3, #1
 80024f8:	3b01      	subs	r3, #1
 80024fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d109      	bne.n	8002514 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250a:	085b      	lsrs	r3, r3, #1
 800250c:	3b01      	subs	r3, #1
 800250e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002510:	429a      	cmp	r2, r3
 8002512:	d071      	beq.n	80025f8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	2b0c      	cmp	r3, #12
 8002518:	d068      	beq.n	80025ec <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800251a:	4b35      	ldr	r3, [pc, #212]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d105      	bne.n	8002532 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002526:	4b32      	ldr	r3, [pc, #200]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e0ac      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002536:	4b2e      	ldr	r3, [pc, #184]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a2d      	ldr	r2, [pc, #180]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800253c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002540:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002542:	f7fe fb05 	bl	8000b50 <HAL_GetTick>
 8002546:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800254a:	f7fe fb01 	bl	8000b50 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e099      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800255c:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1f0      	bne.n	800254a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002568:	4b21      	ldr	r3, [pc, #132]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 800256a:	68da      	ldr	r2, [r3, #12]
 800256c:	4b21      	ldr	r3, [pc, #132]	; (80025f4 <HAL_RCC_OscConfig+0x788>)
 800256e:	4013      	ands	r3, r2
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002578:	3a01      	subs	r2, #1
 800257a:	0112      	lsls	r2, r2, #4
 800257c:	4311      	orrs	r1, r2
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002582:	0212      	lsls	r2, r2, #8
 8002584:	4311      	orrs	r1, r2
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800258a:	0852      	lsrs	r2, r2, #1
 800258c:	3a01      	subs	r2, #1
 800258e:	0552      	lsls	r2, r2, #21
 8002590:	4311      	orrs	r1, r2
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002596:	0852      	lsrs	r2, r2, #1
 8002598:	3a01      	subs	r2, #1
 800259a:	0652      	lsls	r2, r2, #25
 800259c:	4311      	orrs	r1, r2
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025a2:	06d2      	lsls	r2, r2, #27
 80025a4:	430a      	orrs	r2, r1
 80025a6:	4912      	ldr	r1, [pc, #72]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80025ac:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a0f      	ldr	r2, [pc, #60]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80025b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025b8:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	4a0c      	ldr	r2, [pc, #48]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80025be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025c4:	f7fe fac4 	bl	8000b50 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025cc:	f7fe fac0 	bl	8000b50 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e058      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <HAL_RCC_OscConfig+0x784>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0f0      	beq.n	80025cc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025ea:	e050      	b.n	800268e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e04f      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
 80025f0:	40021000 	.word	0x40021000
 80025f4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f8:	4b27      	ldr	r3, [pc, #156]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d144      	bne.n	800268e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002604:	4b24      	ldr	r3, [pc, #144]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a23      	ldr	r2, [pc, #140]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 800260a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800260e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002610:	4b21      	ldr	r3, [pc, #132]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	4a20      	ldr	r2, [pc, #128]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 8002616:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800261a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800261c:	f7fe fa98 	bl	8000b50 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002624:	f7fe fa94 	bl	8000b50 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b02      	cmp	r3, #2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e02c      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002636:	4b18      	ldr	r3, [pc, #96]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0x7b8>
 8002642:	e024      	b.n	800268e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	2b0c      	cmp	r3, #12
 8002648:	d01f      	beq.n	800268a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800264a:	4b13      	ldr	r3, [pc, #76]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a12      	ldr	r2, [pc, #72]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 8002650:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002656:	f7fe fa7b 	bl	8000b50 <HAL_GetTick>
 800265a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800265c:	e008      	b.n	8002670 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800265e:	f7fe fa77 	bl	8000b50 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d901      	bls.n	8002670 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e00f      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002670:	4b09      	ldr	r3, [pc, #36]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f0      	bne.n	800265e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800267c:	4b06      	ldr	r3, [pc, #24]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 800267e:	68da      	ldr	r2, [r3, #12]
 8002680:	4905      	ldr	r1, [pc, #20]	; (8002698 <HAL_RCC_OscConfig+0x82c>)
 8002682:	4b06      	ldr	r3, [pc, #24]	; (800269c <HAL_RCC_OscConfig+0x830>)
 8002684:	4013      	ands	r3, r2
 8002686:	60cb      	str	r3, [r1, #12]
 8002688:	e001      	b.n	800268e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3720      	adds	r7, #32
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40021000 	.word	0x40021000
 800269c:	feeefffc 	.word	0xfeeefffc

080026a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e11d      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026b8:	4b90      	ldr	r3, [pc, #576]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 030f 	and.w	r3, r3, #15
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d910      	bls.n	80026e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c6:	4b8d      	ldr	r3, [pc, #564]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f023 020f 	bic.w	r2, r3, #15
 80026ce:	498b      	ldr	r1, [pc, #556]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d6:	4b89      	ldr	r3, [pc, #548]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d001      	beq.n	80026e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e105      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d010      	beq.n	8002716 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	4b81      	ldr	r3, [pc, #516]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002700:	429a      	cmp	r2, r3
 8002702:	d908      	bls.n	8002716 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002704:	4b7e      	ldr	r3, [pc, #504]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	497b      	ldr	r1, [pc, #492]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002712:	4313      	orrs	r3, r2
 8002714:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b00      	cmp	r3, #0
 8002720:	d079      	beq.n	8002816 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b03      	cmp	r3, #3
 8002728:	d11e      	bne.n	8002768 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800272a:	4b75      	ldr	r3, [pc, #468]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e0dc      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800273a:	f000 f9dd 	bl	8002af8 <RCC_GetSysClockFreqFromPLLSource>
 800273e:	4603      	mov	r3, r0
 8002740:	4a70      	ldr	r2, [pc, #448]	; (8002904 <HAL_RCC_ClockConfig+0x264>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d946      	bls.n	80027d4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002746:	4b6e      	ldr	r3, [pc, #440]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d140      	bne.n	80027d4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002752:	4b6b      	ldr	r3, [pc, #428]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800275a:	4a69      	ldr	r2, [pc, #420]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 800275c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002760:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002762:	2380      	movs	r3, #128	; 0x80
 8002764:	617b      	str	r3, [r7, #20]
 8002766:	e035      	b.n	80027d4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	2b02      	cmp	r3, #2
 800276e:	d107      	bne.n	8002780 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002770:	4b63      	ldr	r3, [pc, #396]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d115      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e0b9      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d107      	bne.n	8002798 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002788:	4b5d      	ldr	r3, [pc, #372]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0302 	and.w	r3, r3, #2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d109      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0ad      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002798:	4b59      	ldr	r3, [pc, #356]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0a5      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80027a8:	f000 f8b4 	bl	8002914 <HAL_RCC_GetSysClockFreq>
 80027ac:	4603      	mov	r3, r0
 80027ae:	4a55      	ldr	r2, [pc, #340]	; (8002904 <HAL_RCC_ClockConfig+0x264>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d90f      	bls.n	80027d4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80027b4:	4b52      	ldr	r3, [pc, #328]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d109      	bne.n	80027d4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80027c0:	4b4f      	ldr	r3, [pc, #316]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027c8:	4a4d      	ldr	r2, [pc, #308]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80027ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ce:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80027d0:	2380      	movs	r3, #128	; 0x80
 80027d2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027d4:	4b4a      	ldr	r3, [pc, #296]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f023 0203 	bic.w	r2, r3, #3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	4947      	ldr	r1, [pc, #284]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e6:	f7fe f9b3 	bl	8000b50 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ee:	f7fe f9af 	bl	8000b50 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e077      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002804:	4b3e      	ldr	r3, [pc, #248]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 020c 	and.w	r2, r3, #12
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	429a      	cmp	r2, r3
 8002814:	d1eb      	bne.n	80027ee <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2b80      	cmp	r3, #128	; 0x80
 800281a:	d105      	bne.n	8002828 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800281c:	4b38      	ldr	r3, [pc, #224]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	4a37      	ldr	r2, [pc, #220]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002822:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002826:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d010      	beq.n	8002856 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	4b31      	ldr	r3, [pc, #196]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002840:	429a      	cmp	r2, r3
 8002842:	d208      	bcs.n	8002856 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002844:	4b2e      	ldr	r3, [pc, #184]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	492b      	ldr	r1, [pc, #172]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002852:	4313      	orrs	r3, r2
 8002854:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002856:	4b29      	ldr	r3, [pc, #164]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 030f 	and.w	r3, r3, #15
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d210      	bcs.n	8002886 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002864:	4b25      	ldr	r3, [pc, #148]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f023 020f 	bic.w	r2, r3, #15
 800286c:	4923      	ldr	r1, [pc, #140]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	4313      	orrs	r3, r2
 8002872:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002874:	4b21      	ldr	r3, [pc, #132]	; (80028fc <HAL_RCC_ClockConfig+0x25c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 030f 	and.w	r3, r3, #15
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d001      	beq.n	8002886 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e036      	b.n	80028f4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	2b00      	cmp	r3, #0
 8002890:	d008      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002892:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	4918      	ldr	r1, [pc, #96]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0308 	and.w	r3, r3, #8
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d009      	beq.n	80028c4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028b0:	4b13      	ldr	r3, [pc, #76]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	4910      	ldr	r1, [pc, #64]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028c4:	f000 f826 	bl	8002914 <HAL_RCC_GetSysClockFreq>
 80028c8:	4602      	mov	r2, r0
 80028ca:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <HAL_RCC_ClockConfig+0x260>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	091b      	lsrs	r3, r3, #4
 80028d0:	f003 030f 	and.w	r3, r3, #15
 80028d4:	490c      	ldr	r1, [pc, #48]	; (8002908 <HAL_RCC_ClockConfig+0x268>)
 80028d6:	5ccb      	ldrb	r3, [r1, r3]
 80028d8:	f003 031f 	and.w	r3, r3, #31
 80028dc:	fa22 f303 	lsr.w	r3, r2, r3
 80028e0:	4a0a      	ldr	r2, [pc, #40]	; (800290c <HAL_RCC_ClockConfig+0x26c>)
 80028e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028e4:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <HAL_RCC_ClockConfig+0x270>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7fe f8e1 	bl	8000ab0 <HAL_InitTick>
 80028ee:	4603      	mov	r3, r0
 80028f0:	73fb      	strb	r3, [r7, #15]

  return status;
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3718      	adds	r7, #24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40022000 	.word	0x40022000
 8002900:	40021000 	.word	0x40021000
 8002904:	04c4b400 	.word	0x04c4b400
 8002908:	0800430c 	.word	0x0800430c
 800290c:	20000000 	.word	0x20000000
 8002910:	20000004 	.word	0x20000004

08002914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002914:	b480      	push	{r7}
 8002916:	b089      	sub	sp, #36	; 0x24
 8002918:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800291a:	2300      	movs	r3, #0
 800291c:	61fb      	str	r3, [r7, #28]
 800291e:	2300      	movs	r3, #0
 8002920:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002922:	4b3e      	ldr	r3, [pc, #248]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800292c:	4b3b      	ldr	r3, [pc, #236]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d005      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0x34>
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	2b0c      	cmp	r3, #12
 8002940:	d121      	bne.n	8002986 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d11e      	bne.n	8002986 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002948:	4b34      	ldr	r3, [pc, #208]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	2b00      	cmp	r3, #0
 8002952:	d107      	bne.n	8002964 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002954:	4b31      	ldr	r3, [pc, #196]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002956:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800295a:	0a1b      	lsrs	r3, r3, #8
 800295c:	f003 030f 	and.w	r3, r3, #15
 8002960:	61fb      	str	r3, [r7, #28]
 8002962:	e005      	b.n	8002970 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002964:	4b2d      	ldr	r3, [pc, #180]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	091b      	lsrs	r3, r3, #4
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002970:	4a2b      	ldr	r2, [pc, #172]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002978:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d10d      	bne.n	800299c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002984:	e00a      	b.n	800299c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	2b04      	cmp	r3, #4
 800298a:	d102      	bne.n	8002992 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800298c:	4b25      	ldr	r3, [pc, #148]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x110>)
 800298e:	61bb      	str	r3, [r7, #24]
 8002990:	e004      	b.n	800299c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b08      	cmp	r3, #8
 8002996:	d101      	bne.n	800299c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002998:	4b23      	ldr	r3, [pc, #140]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x114>)
 800299a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	2b0c      	cmp	r3, #12
 80029a0:	d134      	bne.n	8002a0c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029a2:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	f003 0303 	and.w	r3, r3, #3
 80029aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d003      	beq.n	80029ba <HAL_RCC_GetSysClockFreq+0xa6>
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	2b03      	cmp	r3, #3
 80029b6:	d003      	beq.n	80029c0 <HAL_RCC_GetSysClockFreq+0xac>
 80029b8:	e005      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029ba:	4b1a      	ldr	r3, [pc, #104]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x110>)
 80029bc:	617b      	str	r3, [r7, #20]
      break;
 80029be:	e005      	b.n	80029cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029c0:	4b19      	ldr	r3, [pc, #100]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x114>)
 80029c2:	617b      	str	r3, [r7, #20]
      break;
 80029c4:	e002      	b.n	80029cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	617b      	str	r3, [r7, #20]
      break;
 80029ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029cc:	4b13      	ldr	r3, [pc, #76]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	3301      	adds	r3, #1
 80029d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029da:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	0a1b      	lsrs	r3, r3, #8
 80029e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	fb03 f202 	mul.w	r2, r3, r2
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029f2:	4b0a      	ldr	r3, [pc, #40]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x108>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	0e5b      	lsrs	r3, r3, #25
 80029f8:	f003 0303 	and.w	r3, r3, #3
 80029fc:	3301      	adds	r3, #1
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a0a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a0c:	69bb      	ldr	r3, [r7, #24]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3724      	adds	r7, #36	; 0x24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	0800431c 	.word	0x0800431c
 8002a24:	00f42400 	.word	0x00f42400
 8002a28:	007a1200 	.word	0x007a1200

08002a2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a30:	4b03      	ldr	r3, [pc, #12]	; (8002a40 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a32:	681b      	ldr	r3, [r3, #0]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	20000000 	.word	0x20000000

08002a44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a50:	4b27      	ldr	r3, [pc, #156]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d003      	beq.n	8002a64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a5c:	f7ff f942 	bl	8001ce4 <HAL_PWREx_GetVoltageRange>
 8002a60:	6178      	str	r0, [r7, #20]
 8002a62:	e014      	b.n	8002a8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a64:	4b22      	ldr	r3, [pc, #136]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a68:	4a21      	ldr	r2, [pc, #132]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a70:	4b1f      	ldr	r3, [pc, #124]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a7c:	f7ff f932 	bl	8001ce4 <HAL_PWREx_GetVoltageRange>
 8002a80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a82:	4b1b      	ldr	r3, [pc, #108]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a86:	4a1a      	ldr	r2, [pc, #104]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a94:	d10b      	bne.n	8002aae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b80      	cmp	r3, #128	; 0x80
 8002a9a:	d913      	bls.n	8002ac4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2ba0      	cmp	r3, #160	; 0xa0
 8002aa0:	d902      	bls.n	8002aa8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	e00d      	b.n	8002ac4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	e00a      	b.n	8002ac4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b7f      	cmp	r3, #127	; 0x7f
 8002ab2:	d902      	bls.n	8002aba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	613b      	str	r3, [r7, #16]
 8002ab8:	e004      	b.n	8002ac4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b70      	cmp	r3, #112	; 0x70
 8002abe:	d101      	bne.n	8002ac4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f023 020f 	bic.w	r2, r3, #15
 8002acc:	4909      	ldr	r1, [pc, #36]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ad4:	4b07      	ldr	r3, [pc, #28]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 030f 	and.w	r3, r3, #15
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d001      	beq.n	8002ae6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e000      	b.n	8002ae8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40021000 	.word	0x40021000
 8002af4:	40022000 	.word	0x40022000

08002af8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b087      	sub	sp, #28
 8002afc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002afe:	4b2d      	ldr	r3, [pc, #180]	; (8002bb4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d00b      	beq.n	8002b26 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b03      	cmp	r3, #3
 8002b12:	d825      	bhi.n	8002b60 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d008      	beq.n	8002b2c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d11f      	bne.n	8002b60 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002b20:	4b25      	ldr	r3, [pc, #148]	; (8002bb8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002b22:	613b      	str	r3, [r7, #16]
    break;
 8002b24:	e01f      	b.n	8002b66 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002b26:	4b25      	ldr	r3, [pc, #148]	; (8002bbc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002b28:	613b      	str	r3, [r7, #16]
    break;
 8002b2a:	e01c      	b.n	8002b66 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b2c:	4b21      	ldr	r3, [pc, #132]	; (8002bb4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0308 	and.w	r3, r3, #8
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d107      	bne.n	8002b48 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b38:	4b1e      	ldr	r3, [pc, #120]	; (8002bb4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b3e:	0a1b      	lsrs	r3, r3, #8
 8002b40:	f003 030f 	and.w	r3, r3, #15
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	e005      	b.n	8002b54 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b48:	4b1a      	ldr	r3, [pc, #104]	; (8002bb4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002b54:	4a1a      	ldr	r2, [pc, #104]	; (8002bc0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5c:	613b      	str	r3, [r7, #16]
    break;
 8002b5e:	e002      	b.n	8002b66 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002b60:	2300      	movs	r3, #0
 8002b62:	613b      	str	r3, [r7, #16]
    break;
 8002b64:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b66:	4b13      	ldr	r3, [pc, #76]	; (8002bb4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	091b      	lsrs	r3, r3, #4
 8002b6c:	f003 030f 	and.w	r3, r3, #15
 8002b70:	3301      	adds	r3, #1
 8002b72:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b74:	4b0f      	ldr	r3, [pc, #60]	; (8002bb4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	0a1b      	lsrs	r3, r3, #8
 8002b7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	fb03 f202 	mul.w	r2, r3, r2
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b8c:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	0e5b      	lsrs	r3, r3, #25
 8002b92:	f003 0303 	and.w	r3, r3, #3
 8002b96:	3301      	adds	r3, #1
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002ba6:	683b      	ldr	r3, [r7, #0]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	371c      	adds	r7, #28
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	00f42400 	.word	0x00f42400
 8002bbc:	007a1200 	.word	0x007a1200
 8002bc0:	0800431c 	.word	0x0800431c

08002bc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e049      	b.n	8002c6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d106      	bne.n	8002bf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7fd fdf4 	bl	80007d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3304      	adds	r3, #4
 8002c00:	4619      	mov	r1, r3
 8002c02:	4610      	mov	r0, r2
 8002c04:	f000 f968 	bl	8002ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d001      	beq.n	8002c8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e047      	b.n	8002d1c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2202      	movs	r2, #2
 8002c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a23      	ldr	r2, [pc, #140]	; (8002d28 <HAL_TIM_Base_Start+0xb4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d01d      	beq.n	8002cda <HAL_TIM_Base_Start+0x66>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ca6:	d018      	beq.n	8002cda <HAL_TIM_Base_Start+0x66>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a1f      	ldr	r2, [pc, #124]	; (8002d2c <HAL_TIM_Base_Start+0xb8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d013      	beq.n	8002cda <HAL_TIM_Base_Start+0x66>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_TIM_Base_Start+0xbc>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d00e      	beq.n	8002cda <HAL_TIM_Base_Start+0x66>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1c      	ldr	r2, [pc, #112]	; (8002d34 <HAL_TIM_Base_Start+0xc0>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d009      	beq.n	8002cda <HAL_TIM_Base_Start+0x66>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1b      	ldr	r2, [pc, #108]	; (8002d38 <HAL_TIM_Base_Start+0xc4>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d004      	beq.n	8002cda <HAL_TIM_Base_Start+0x66>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a19      	ldr	r2, [pc, #100]	; (8002d3c <HAL_TIM_Base_Start+0xc8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d115      	bne.n	8002d06 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	4b17      	ldr	r3, [pc, #92]	; (8002d40 <HAL_TIM_Base_Start+0xcc>)
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b06      	cmp	r3, #6
 8002cea:	d015      	beq.n	8002d18 <HAL_TIM_Base_Start+0xa4>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cf2:	d011      	beq.n	8002d18 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f042 0201 	orr.w	r2, r2, #1
 8002d02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d04:	e008      	b.n	8002d18 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f042 0201 	orr.w	r2, r2, #1
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	e000      	b.n	8002d1a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d18:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	40012c00 	.word	0x40012c00
 8002d2c:	40000400 	.word	0x40000400
 8002d30:	40000800 	.word	0x40000800
 8002d34:	40000c00 	.word	0x40000c00
 8002d38:	40013400 	.word	0x40013400
 8002d3c:	40014000 	.word	0x40014000
 8002d40:	00010007 	.word	0x00010007

08002d44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_TIM_ConfigClockSource+0x1c>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e0b6      	b.n	8002ece <HAL_TIM_ConfigClockSource+0x18a>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d9c:	d03e      	beq.n	8002e1c <HAL_TIM_ConfigClockSource+0xd8>
 8002d9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002da2:	f200 8087 	bhi.w	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002daa:	f000 8086 	beq.w	8002eba <HAL_TIM_ConfigClockSource+0x176>
 8002dae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002db2:	d87f      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002db4:	2b70      	cmp	r3, #112	; 0x70
 8002db6:	d01a      	beq.n	8002dee <HAL_TIM_ConfigClockSource+0xaa>
 8002db8:	2b70      	cmp	r3, #112	; 0x70
 8002dba:	d87b      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002dbc:	2b60      	cmp	r3, #96	; 0x60
 8002dbe:	d050      	beq.n	8002e62 <HAL_TIM_ConfigClockSource+0x11e>
 8002dc0:	2b60      	cmp	r3, #96	; 0x60
 8002dc2:	d877      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002dc4:	2b50      	cmp	r3, #80	; 0x50
 8002dc6:	d03c      	beq.n	8002e42 <HAL_TIM_ConfigClockSource+0xfe>
 8002dc8:	2b50      	cmp	r3, #80	; 0x50
 8002dca:	d873      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002dcc:	2b40      	cmp	r3, #64	; 0x40
 8002dce:	d058      	beq.n	8002e82 <HAL_TIM_ConfigClockSource+0x13e>
 8002dd0:	2b40      	cmp	r3, #64	; 0x40
 8002dd2:	d86f      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002dd4:	2b30      	cmp	r3, #48	; 0x30
 8002dd6:	d064      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15e>
 8002dd8:	2b30      	cmp	r3, #48	; 0x30
 8002dda:	d86b      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002ddc:	2b20      	cmp	r3, #32
 8002dde:	d060      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15e>
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d867      	bhi.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d05c      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15e>
 8002de8:	2b10      	cmp	r3, #16
 8002dea:	d05a      	beq.n	8002ea2 <HAL_TIM_ConfigClockSource+0x15e>
 8002dec:	e062      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002dfe:	f000 f98b 	bl	8003118 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	609a      	str	r2, [r3, #8]
      break;
 8002e1a:	e04f      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e2c:	f000 f974 	bl	8003118 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e3e:	609a      	str	r2, [r3, #8]
      break;
 8002e40:	e03c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e4e:	461a      	mov	r2, r3
 8002e50:	f000 f8e8 	bl	8003024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2150      	movs	r1, #80	; 0x50
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 f941 	bl	80030e2 <TIM_ITRx_SetConfig>
      break;
 8002e60:	e02c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e6e:	461a      	mov	r2, r3
 8002e70:	f000 f907 	bl	8003082 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2160      	movs	r1, #96	; 0x60
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f000 f931 	bl	80030e2 <TIM_ITRx_SetConfig>
      break;
 8002e80:	e01c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e8e:	461a      	mov	r2, r3
 8002e90:	f000 f8c8 	bl	8003024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2140      	movs	r1, #64	; 0x40
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 f921 	bl	80030e2 <TIM_ITRx_SetConfig>
      break;
 8002ea0:	e00c      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4610      	mov	r0, r2
 8002eae:	f000 f918 	bl	80030e2 <TIM_ITRx_SetConfig>
      break;
 8002eb2:	e003      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb8:	e000      	b.n	8002ebc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002eba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a46      	ldr	r2, [pc, #280]	; (8003004 <TIM_Base_SetConfig+0x12c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d013      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ef6:	d00f      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a43      	ldr	r2, [pc, #268]	; (8003008 <TIM_Base_SetConfig+0x130>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d00b      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a42      	ldr	r2, [pc, #264]	; (800300c <TIM_Base_SetConfig+0x134>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d007      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a41      	ldr	r2, [pc, #260]	; (8003010 <TIM_Base_SetConfig+0x138>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d003      	beq.n	8002f18 <TIM_Base_SetConfig+0x40>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a40      	ldr	r2, [pc, #256]	; (8003014 <TIM_Base_SetConfig+0x13c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d108      	bne.n	8002f2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a35      	ldr	r2, [pc, #212]	; (8003004 <TIM_Base_SetConfig+0x12c>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d01f      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f38:	d01b      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a32      	ldr	r2, [pc, #200]	; (8003008 <TIM_Base_SetConfig+0x130>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d017      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a31      	ldr	r2, [pc, #196]	; (800300c <TIM_Base_SetConfig+0x134>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d013      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a30      	ldr	r2, [pc, #192]	; (8003010 <TIM_Base_SetConfig+0x138>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d00f      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a2f      	ldr	r2, [pc, #188]	; (8003014 <TIM_Base_SetConfig+0x13c>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d00b      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a2e      	ldr	r2, [pc, #184]	; (8003018 <TIM_Base_SetConfig+0x140>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d007      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a2d      	ldr	r2, [pc, #180]	; (800301c <TIM_Base_SetConfig+0x144>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d003      	beq.n	8002f72 <TIM_Base_SetConfig+0x9a>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a2c      	ldr	r2, [pc, #176]	; (8003020 <TIM_Base_SetConfig+0x148>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d108      	bne.n	8002f84 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a16      	ldr	r2, [pc, #88]	; (8003004 <TIM_Base_SetConfig+0x12c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d00f      	beq.n	8002fd0 <TIM_Base_SetConfig+0xf8>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a18      	ldr	r2, [pc, #96]	; (8003014 <TIM_Base_SetConfig+0x13c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d00b      	beq.n	8002fd0 <TIM_Base_SetConfig+0xf8>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a17      	ldr	r2, [pc, #92]	; (8003018 <TIM_Base_SetConfig+0x140>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d007      	beq.n	8002fd0 <TIM_Base_SetConfig+0xf8>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a16      	ldr	r2, [pc, #88]	; (800301c <TIM_Base_SetConfig+0x144>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d003      	beq.n	8002fd0 <TIM_Base_SetConfig+0xf8>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a15      	ldr	r2, [pc, #84]	; (8003020 <TIM_Base_SetConfig+0x148>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d103      	bne.n	8002fd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	691a      	ldr	r2, [r3, #16]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d105      	bne.n	8002ff6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	f023 0201 	bic.w	r2, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	611a      	str	r2, [r3, #16]
  }
}
 8002ff6:	bf00      	nop
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	40012c00 	.word	0x40012c00
 8003008:	40000400 	.word	0x40000400
 800300c:	40000800 	.word	0x40000800
 8003010:	40000c00 	.word	0x40000c00
 8003014:	40013400 	.word	0x40013400
 8003018:	40014000 	.word	0x40014000
 800301c:	40014400 	.word	0x40014400
 8003020:	40014800 	.word	0x40014800

08003024 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003024:	b480      	push	{r7}
 8003026:	b087      	sub	sp, #28
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	f023 0201 	bic.w	r2, r3, #1
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800304e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	4313      	orrs	r3, r2
 8003058:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	f023 030a 	bic.w	r3, r3, #10
 8003060:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	4313      	orrs	r3, r2
 8003068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	621a      	str	r2, [r3, #32]
}
 8003076:	bf00      	nop
 8003078:	371c      	adds	r7, #28
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr

08003082 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003082:	b480      	push	{r7}
 8003084:	b087      	sub	sp, #28
 8003086:	af00      	add	r7, sp, #0
 8003088:	60f8      	str	r0, [r7, #12]
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6a1b      	ldr	r3, [r3, #32]
 8003092:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	f023 0210 	bic.w	r2, r3, #16
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	031b      	lsls	r3, r3, #12
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	011b      	lsls	r3, r3, #4
 80030c4:	697a      	ldr	r2, [r7, #20]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	621a      	str	r2, [r3, #32]
}
 80030d6:	bf00      	nop
 80030d8:	371c      	adds	r7, #28
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b085      	sub	sp, #20
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
 80030ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4313      	orrs	r3, r2
 8003100:	f043 0307 	orr.w	r3, r3, #7
 8003104:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	609a      	str	r2, [r3, #8]
}
 800310c:	bf00      	nop
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
 8003124:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003132:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	021a      	lsls	r2, r3, #8
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	431a      	orrs	r2, r3
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	4313      	orrs	r3, r2
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	4313      	orrs	r3, r2
 8003144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	609a      	str	r2, [r3, #8]
}
 800314c:	bf00      	nop
 800314e:	371c      	adds	r7, #28
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003168:	2b01      	cmp	r3, #1
 800316a:	d101      	bne.n	8003170 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800316c:	2302      	movs	r3, #2
 800316e:	e068      	b.n	8003242 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2202      	movs	r2, #2
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a2e      	ldr	r2, [pc, #184]	; (8003250 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d004      	beq.n	80031a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a2d      	ldr	r2, [pc, #180]	; (8003254 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d108      	bne.n	80031b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80031aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a1e      	ldr	r2, [pc, #120]	; (8003250 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d01d      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e2:	d018      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1b      	ldr	r2, [pc, #108]	; (8003258 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d013      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1a      	ldr	r2, [pc, #104]	; (800325c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d00e      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a18      	ldr	r2, [pc, #96]	; (8003260 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d009      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a13      	ldr	r2, [pc, #76]	; (8003254 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d004      	beq.n	8003216 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a14      	ldr	r2, [pc, #80]	; (8003264 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d10c      	bne.n	8003230 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800321c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	4313      	orrs	r3, r2
 8003226:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40012c00 	.word	0x40012c00
 8003254:	40013400 	.word	0x40013400
 8003258:	40000400 	.word	0x40000400
 800325c:	40000800 	.word	0x40000800
 8003260:	40000c00 	.word	0x40000c00
 8003264:	40014000 	.word	0x40014000

08003268 <arm_sin_f32>:
 8003268:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80032e8 <arm_sin_f32+0x80>
 800326c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003270:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003278:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800327c:	d504      	bpl.n	8003288 <arm_sin_f32+0x20>
 800327e:	ee17 3a90 	vmov	r3, s15
 8003282:	3b01      	subs	r3, #1
 8003284:	ee07 3a90 	vmov	s15, r3
 8003288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800328c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80032ec <arm_sin_f32+0x84>
 8003290:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003294:	ee20 0a07 	vmul.f32	s0, s0, s14
 8003298:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800329c:	ee17 3a90 	vmov	r3, s15
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032a6:	d21a      	bcs.n	80032de <arm_sin_f32+0x76>
 80032a8:	ee07 3a90 	vmov	s15, r3
 80032ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032b0:	1c59      	adds	r1, r3, #1
 80032b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80032b6:	4a0e      	ldr	r2, [pc, #56]	; (80032f0 <arm_sin_f32+0x88>)
 80032b8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80032bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80032c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80032c4:	ed93 7a00 	vldr	s14, [r3]
 80032c8:	edd2 6a00 	vldr	s13, [r2]
 80032cc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80032d0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80032d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032d8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80032dc:	4770      	bx	lr
 80032de:	ee30 0a47 	vsub.f32	s0, s0, s14
 80032e2:	2101      	movs	r1, #1
 80032e4:	2300      	movs	r3, #0
 80032e6:	e7e6      	b.n	80032b6 <arm_sin_f32+0x4e>
 80032e8:	3e22f983 	.word	0x3e22f983
 80032ec:	44000000 	.word	0x44000000
 80032f0:	0800434c 	.word	0x0800434c

080032f4 <srand>:
 80032f4:	b538      	push	{r3, r4, r5, lr}
 80032f6:	4b10      	ldr	r3, [pc, #64]	; (8003338 <srand+0x44>)
 80032f8:	681d      	ldr	r5, [r3, #0]
 80032fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80032fc:	4604      	mov	r4, r0
 80032fe:	b9b3      	cbnz	r3, 800332e <srand+0x3a>
 8003300:	2018      	movs	r0, #24
 8003302:	f000 fa3b 	bl	800377c <malloc>
 8003306:	4602      	mov	r2, r0
 8003308:	6328      	str	r0, [r5, #48]	; 0x30
 800330a:	b920      	cbnz	r0, 8003316 <srand+0x22>
 800330c:	4b0b      	ldr	r3, [pc, #44]	; (800333c <srand+0x48>)
 800330e:	480c      	ldr	r0, [pc, #48]	; (8003340 <srand+0x4c>)
 8003310:	2146      	movs	r1, #70	; 0x46
 8003312:	f000 f9c9 	bl	80036a8 <__assert_func>
 8003316:	490b      	ldr	r1, [pc, #44]	; (8003344 <srand+0x50>)
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <srand+0x54>)
 800331a:	e9c0 1300 	strd	r1, r3, [r0]
 800331e:	4b0b      	ldr	r3, [pc, #44]	; (800334c <srand+0x58>)
 8003320:	6083      	str	r3, [r0, #8]
 8003322:	230b      	movs	r3, #11
 8003324:	8183      	strh	r3, [r0, #12]
 8003326:	2100      	movs	r1, #0
 8003328:	2001      	movs	r0, #1
 800332a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800332e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003330:	2200      	movs	r2, #0
 8003332:	611c      	str	r4, [r3, #16]
 8003334:	615a      	str	r2, [r3, #20]
 8003336:	bd38      	pop	{r3, r4, r5, pc}
 8003338:	20000064 	.word	0x20000064
 800333c:	08004b50 	.word	0x08004b50
 8003340:	08004b67 	.word	0x08004b67
 8003344:	abcd330e 	.word	0xabcd330e
 8003348:	e66d1234 	.word	0xe66d1234
 800334c:	0005deec 	.word	0x0005deec

08003350 <rand>:
 8003350:	4b16      	ldr	r3, [pc, #88]	; (80033ac <rand+0x5c>)
 8003352:	b510      	push	{r4, lr}
 8003354:	681c      	ldr	r4, [r3, #0]
 8003356:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003358:	b9b3      	cbnz	r3, 8003388 <rand+0x38>
 800335a:	2018      	movs	r0, #24
 800335c:	f000 fa0e 	bl	800377c <malloc>
 8003360:	4602      	mov	r2, r0
 8003362:	6320      	str	r0, [r4, #48]	; 0x30
 8003364:	b920      	cbnz	r0, 8003370 <rand+0x20>
 8003366:	4b12      	ldr	r3, [pc, #72]	; (80033b0 <rand+0x60>)
 8003368:	4812      	ldr	r0, [pc, #72]	; (80033b4 <rand+0x64>)
 800336a:	2152      	movs	r1, #82	; 0x52
 800336c:	f000 f99c 	bl	80036a8 <__assert_func>
 8003370:	4911      	ldr	r1, [pc, #68]	; (80033b8 <rand+0x68>)
 8003372:	4b12      	ldr	r3, [pc, #72]	; (80033bc <rand+0x6c>)
 8003374:	e9c0 1300 	strd	r1, r3, [r0]
 8003378:	4b11      	ldr	r3, [pc, #68]	; (80033c0 <rand+0x70>)
 800337a:	6083      	str	r3, [r0, #8]
 800337c:	230b      	movs	r3, #11
 800337e:	8183      	strh	r3, [r0, #12]
 8003380:	2100      	movs	r1, #0
 8003382:	2001      	movs	r0, #1
 8003384:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003388:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800338a:	480e      	ldr	r0, [pc, #56]	; (80033c4 <rand+0x74>)
 800338c:	690b      	ldr	r3, [r1, #16]
 800338e:	694c      	ldr	r4, [r1, #20]
 8003390:	4a0d      	ldr	r2, [pc, #52]	; (80033c8 <rand+0x78>)
 8003392:	4358      	muls	r0, r3
 8003394:	fb02 0004 	mla	r0, r2, r4, r0
 8003398:	fba3 3202 	umull	r3, r2, r3, r2
 800339c:	3301      	adds	r3, #1
 800339e:	eb40 0002 	adc.w	r0, r0, r2
 80033a2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80033a6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80033aa:	bd10      	pop	{r4, pc}
 80033ac:	20000064 	.word	0x20000064
 80033b0:	08004b50 	.word	0x08004b50
 80033b4:	08004b67 	.word	0x08004b67
 80033b8:	abcd330e 	.word	0xabcd330e
 80033bc:	e66d1234 	.word	0xe66d1234
 80033c0:	0005deec 	.word	0x0005deec
 80033c4:	5851f42d 	.word	0x5851f42d
 80033c8:	4c957f2d 	.word	0x4c957f2d

080033cc <std>:
 80033cc:	2300      	movs	r3, #0
 80033ce:	b510      	push	{r4, lr}
 80033d0:	4604      	mov	r4, r0
 80033d2:	e9c0 3300 	strd	r3, r3, [r0]
 80033d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80033da:	6083      	str	r3, [r0, #8]
 80033dc:	8181      	strh	r1, [r0, #12]
 80033de:	6643      	str	r3, [r0, #100]	; 0x64
 80033e0:	81c2      	strh	r2, [r0, #14]
 80033e2:	6183      	str	r3, [r0, #24]
 80033e4:	4619      	mov	r1, r3
 80033e6:	2208      	movs	r2, #8
 80033e8:	305c      	adds	r0, #92	; 0x5c
 80033ea:	f000 f8e2 	bl	80035b2 <memset>
 80033ee:	4b05      	ldr	r3, [pc, #20]	; (8003404 <std+0x38>)
 80033f0:	6263      	str	r3, [r4, #36]	; 0x24
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <std+0x3c>)
 80033f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80033f6:	4b05      	ldr	r3, [pc, #20]	; (800340c <std+0x40>)
 80033f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80033fa:	4b05      	ldr	r3, [pc, #20]	; (8003410 <std+0x44>)
 80033fc:	6224      	str	r4, [r4, #32]
 80033fe:	6323      	str	r3, [r4, #48]	; 0x30
 8003400:	bd10      	pop	{r4, pc}
 8003402:	bf00      	nop
 8003404:	0800352d 	.word	0x0800352d
 8003408:	0800354f 	.word	0x0800354f
 800340c:	08003587 	.word	0x08003587
 8003410:	080035ab 	.word	0x080035ab

08003414 <stdio_exit_handler>:
 8003414:	4a02      	ldr	r2, [pc, #8]	; (8003420 <stdio_exit_handler+0xc>)
 8003416:	4903      	ldr	r1, [pc, #12]	; (8003424 <stdio_exit_handler+0x10>)
 8003418:	4803      	ldr	r0, [pc, #12]	; (8003428 <stdio_exit_handler+0x14>)
 800341a:	f000 b869 	b.w	80034f0 <_fwalk_sglue>
 800341e:	bf00      	nop
 8003420:	2000000c 	.word	0x2000000c
 8003424:	080039f1 	.word	0x080039f1
 8003428:	20000018 	.word	0x20000018

0800342c <cleanup_stdio>:
 800342c:	6841      	ldr	r1, [r0, #4]
 800342e:	4b0c      	ldr	r3, [pc, #48]	; (8003460 <cleanup_stdio+0x34>)
 8003430:	4299      	cmp	r1, r3
 8003432:	b510      	push	{r4, lr}
 8003434:	4604      	mov	r4, r0
 8003436:	d001      	beq.n	800343c <cleanup_stdio+0x10>
 8003438:	f000 fada 	bl	80039f0 <_fflush_r>
 800343c:	68a1      	ldr	r1, [r4, #8]
 800343e:	4b09      	ldr	r3, [pc, #36]	; (8003464 <cleanup_stdio+0x38>)
 8003440:	4299      	cmp	r1, r3
 8003442:	d002      	beq.n	800344a <cleanup_stdio+0x1e>
 8003444:	4620      	mov	r0, r4
 8003446:	f000 fad3 	bl	80039f0 <_fflush_r>
 800344a:	68e1      	ldr	r1, [r4, #12]
 800344c:	4b06      	ldr	r3, [pc, #24]	; (8003468 <cleanup_stdio+0x3c>)
 800344e:	4299      	cmp	r1, r3
 8003450:	d004      	beq.n	800345c <cleanup_stdio+0x30>
 8003452:	4620      	mov	r0, r4
 8003454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003458:	f000 baca 	b.w	80039f0 <_fflush_r>
 800345c:	bd10      	pop	{r4, pc}
 800345e:	bf00      	nop
 8003460:	20000198 	.word	0x20000198
 8003464:	20000200 	.word	0x20000200
 8003468:	20000268 	.word	0x20000268

0800346c <global_stdio_init.part.0>:
 800346c:	b510      	push	{r4, lr}
 800346e:	4b0b      	ldr	r3, [pc, #44]	; (800349c <global_stdio_init.part.0+0x30>)
 8003470:	4c0b      	ldr	r4, [pc, #44]	; (80034a0 <global_stdio_init.part.0+0x34>)
 8003472:	4a0c      	ldr	r2, [pc, #48]	; (80034a4 <global_stdio_init.part.0+0x38>)
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	4620      	mov	r0, r4
 8003478:	2200      	movs	r2, #0
 800347a:	2104      	movs	r1, #4
 800347c:	f7ff ffa6 	bl	80033cc <std>
 8003480:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003484:	2201      	movs	r2, #1
 8003486:	2109      	movs	r1, #9
 8003488:	f7ff ffa0 	bl	80033cc <std>
 800348c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003490:	2202      	movs	r2, #2
 8003492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003496:	2112      	movs	r1, #18
 8003498:	f7ff bf98 	b.w	80033cc <std>
 800349c:	200002d0 	.word	0x200002d0
 80034a0:	20000198 	.word	0x20000198
 80034a4:	08003415 	.word	0x08003415

080034a8 <__sfp_lock_acquire>:
 80034a8:	4801      	ldr	r0, [pc, #4]	; (80034b0 <__sfp_lock_acquire+0x8>)
 80034aa:	f000 b8fb 	b.w	80036a4 <__retarget_lock_acquire_recursive>
 80034ae:	bf00      	nop
 80034b0:	200002d9 	.word	0x200002d9

080034b4 <__sfp_lock_release>:
 80034b4:	4801      	ldr	r0, [pc, #4]	; (80034bc <__sfp_lock_release+0x8>)
 80034b6:	f000 b8f6 	b.w	80036a6 <__retarget_lock_release_recursive>
 80034ba:	bf00      	nop
 80034bc:	200002d9 	.word	0x200002d9

080034c0 <__sinit>:
 80034c0:	b510      	push	{r4, lr}
 80034c2:	4604      	mov	r4, r0
 80034c4:	f7ff fff0 	bl	80034a8 <__sfp_lock_acquire>
 80034c8:	6a23      	ldr	r3, [r4, #32]
 80034ca:	b11b      	cbz	r3, 80034d4 <__sinit+0x14>
 80034cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034d0:	f7ff bff0 	b.w	80034b4 <__sfp_lock_release>
 80034d4:	4b04      	ldr	r3, [pc, #16]	; (80034e8 <__sinit+0x28>)
 80034d6:	6223      	str	r3, [r4, #32]
 80034d8:	4b04      	ldr	r3, [pc, #16]	; (80034ec <__sinit+0x2c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f5      	bne.n	80034cc <__sinit+0xc>
 80034e0:	f7ff ffc4 	bl	800346c <global_stdio_init.part.0>
 80034e4:	e7f2      	b.n	80034cc <__sinit+0xc>
 80034e6:	bf00      	nop
 80034e8:	0800342d 	.word	0x0800342d
 80034ec:	200002d0 	.word	0x200002d0

080034f0 <_fwalk_sglue>:
 80034f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034f4:	4607      	mov	r7, r0
 80034f6:	4688      	mov	r8, r1
 80034f8:	4614      	mov	r4, r2
 80034fa:	2600      	movs	r6, #0
 80034fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003500:	f1b9 0901 	subs.w	r9, r9, #1
 8003504:	d505      	bpl.n	8003512 <_fwalk_sglue+0x22>
 8003506:	6824      	ldr	r4, [r4, #0]
 8003508:	2c00      	cmp	r4, #0
 800350a:	d1f7      	bne.n	80034fc <_fwalk_sglue+0xc>
 800350c:	4630      	mov	r0, r6
 800350e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003512:	89ab      	ldrh	r3, [r5, #12]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d907      	bls.n	8003528 <_fwalk_sglue+0x38>
 8003518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800351c:	3301      	adds	r3, #1
 800351e:	d003      	beq.n	8003528 <_fwalk_sglue+0x38>
 8003520:	4629      	mov	r1, r5
 8003522:	4638      	mov	r0, r7
 8003524:	47c0      	blx	r8
 8003526:	4306      	orrs	r6, r0
 8003528:	3568      	adds	r5, #104	; 0x68
 800352a:	e7e9      	b.n	8003500 <_fwalk_sglue+0x10>

0800352c <__sread>:
 800352c:	b510      	push	{r4, lr}
 800352e:	460c      	mov	r4, r1
 8003530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003534:	f000 f868 	bl	8003608 <_read_r>
 8003538:	2800      	cmp	r0, #0
 800353a:	bfab      	itete	ge
 800353c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800353e:	89a3      	ldrhlt	r3, [r4, #12]
 8003540:	181b      	addge	r3, r3, r0
 8003542:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003546:	bfac      	ite	ge
 8003548:	6563      	strge	r3, [r4, #84]	; 0x54
 800354a:	81a3      	strhlt	r3, [r4, #12]
 800354c:	bd10      	pop	{r4, pc}

0800354e <__swrite>:
 800354e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003552:	461f      	mov	r7, r3
 8003554:	898b      	ldrh	r3, [r1, #12]
 8003556:	05db      	lsls	r3, r3, #23
 8003558:	4605      	mov	r5, r0
 800355a:	460c      	mov	r4, r1
 800355c:	4616      	mov	r6, r2
 800355e:	d505      	bpl.n	800356c <__swrite+0x1e>
 8003560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003564:	2302      	movs	r3, #2
 8003566:	2200      	movs	r2, #0
 8003568:	f000 f83c 	bl	80035e4 <_lseek_r>
 800356c:	89a3      	ldrh	r3, [r4, #12]
 800356e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003572:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003576:	81a3      	strh	r3, [r4, #12]
 8003578:	4632      	mov	r2, r6
 800357a:	463b      	mov	r3, r7
 800357c:	4628      	mov	r0, r5
 800357e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003582:	f000 b853 	b.w	800362c <_write_r>

08003586 <__sseek>:
 8003586:	b510      	push	{r4, lr}
 8003588:	460c      	mov	r4, r1
 800358a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800358e:	f000 f829 	bl	80035e4 <_lseek_r>
 8003592:	1c43      	adds	r3, r0, #1
 8003594:	89a3      	ldrh	r3, [r4, #12]
 8003596:	bf15      	itete	ne
 8003598:	6560      	strne	r0, [r4, #84]	; 0x54
 800359a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800359e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80035a2:	81a3      	strheq	r3, [r4, #12]
 80035a4:	bf18      	it	ne
 80035a6:	81a3      	strhne	r3, [r4, #12]
 80035a8:	bd10      	pop	{r4, pc}

080035aa <__sclose>:
 80035aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035ae:	f000 b809 	b.w	80035c4 <_close_r>

080035b2 <memset>:
 80035b2:	4402      	add	r2, r0
 80035b4:	4603      	mov	r3, r0
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d100      	bne.n	80035bc <memset+0xa>
 80035ba:	4770      	bx	lr
 80035bc:	f803 1b01 	strb.w	r1, [r3], #1
 80035c0:	e7f9      	b.n	80035b6 <memset+0x4>
	...

080035c4 <_close_r>:
 80035c4:	b538      	push	{r3, r4, r5, lr}
 80035c6:	4d06      	ldr	r5, [pc, #24]	; (80035e0 <_close_r+0x1c>)
 80035c8:	2300      	movs	r3, #0
 80035ca:	4604      	mov	r4, r0
 80035cc:	4608      	mov	r0, r1
 80035ce:	602b      	str	r3, [r5, #0]
 80035d0:	f7fd f9af 	bl	8000932 <_close>
 80035d4:	1c43      	adds	r3, r0, #1
 80035d6:	d102      	bne.n	80035de <_close_r+0x1a>
 80035d8:	682b      	ldr	r3, [r5, #0]
 80035da:	b103      	cbz	r3, 80035de <_close_r+0x1a>
 80035dc:	6023      	str	r3, [r4, #0]
 80035de:	bd38      	pop	{r3, r4, r5, pc}
 80035e0:	200002d4 	.word	0x200002d4

080035e4 <_lseek_r>:
 80035e4:	b538      	push	{r3, r4, r5, lr}
 80035e6:	4d07      	ldr	r5, [pc, #28]	; (8003604 <_lseek_r+0x20>)
 80035e8:	4604      	mov	r4, r0
 80035ea:	4608      	mov	r0, r1
 80035ec:	4611      	mov	r1, r2
 80035ee:	2200      	movs	r2, #0
 80035f0:	602a      	str	r2, [r5, #0]
 80035f2:	461a      	mov	r2, r3
 80035f4:	f7fd f9c4 	bl	8000980 <_lseek>
 80035f8:	1c43      	adds	r3, r0, #1
 80035fa:	d102      	bne.n	8003602 <_lseek_r+0x1e>
 80035fc:	682b      	ldr	r3, [r5, #0]
 80035fe:	b103      	cbz	r3, 8003602 <_lseek_r+0x1e>
 8003600:	6023      	str	r3, [r4, #0]
 8003602:	bd38      	pop	{r3, r4, r5, pc}
 8003604:	200002d4 	.word	0x200002d4

08003608 <_read_r>:
 8003608:	b538      	push	{r3, r4, r5, lr}
 800360a:	4d07      	ldr	r5, [pc, #28]	; (8003628 <_read_r+0x20>)
 800360c:	4604      	mov	r4, r0
 800360e:	4608      	mov	r0, r1
 8003610:	4611      	mov	r1, r2
 8003612:	2200      	movs	r2, #0
 8003614:	602a      	str	r2, [r5, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	f7fd f952 	bl	80008c0 <_read>
 800361c:	1c43      	adds	r3, r0, #1
 800361e:	d102      	bne.n	8003626 <_read_r+0x1e>
 8003620:	682b      	ldr	r3, [r5, #0]
 8003622:	b103      	cbz	r3, 8003626 <_read_r+0x1e>
 8003624:	6023      	str	r3, [r4, #0]
 8003626:	bd38      	pop	{r3, r4, r5, pc}
 8003628:	200002d4 	.word	0x200002d4

0800362c <_write_r>:
 800362c:	b538      	push	{r3, r4, r5, lr}
 800362e:	4d07      	ldr	r5, [pc, #28]	; (800364c <_write_r+0x20>)
 8003630:	4604      	mov	r4, r0
 8003632:	4608      	mov	r0, r1
 8003634:	4611      	mov	r1, r2
 8003636:	2200      	movs	r2, #0
 8003638:	602a      	str	r2, [r5, #0]
 800363a:	461a      	mov	r2, r3
 800363c:	f7fd f95d 	bl	80008fa <_write>
 8003640:	1c43      	adds	r3, r0, #1
 8003642:	d102      	bne.n	800364a <_write_r+0x1e>
 8003644:	682b      	ldr	r3, [r5, #0]
 8003646:	b103      	cbz	r3, 800364a <_write_r+0x1e>
 8003648:	6023      	str	r3, [r4, #0]
 800364a:	bd38      	pop	{r3, r4, r5, pc}
 800364c:	200002d4 	.word	0x200002d4

08003650 <__errno>:
 8003650:	4b01      	ldr	r3, [pc, #4]	; (8003658 <__errno+0x8>)
 8003652:	6818      	ldr	r0, [r3, #0]
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	20000064 	.word	0x20000064

0800365c <__libc_init_array>:
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	4d0d      	ldr	r5, [pc, #52]	; (8003694 <__libc_init_array+0x38>)
 8003660:	4c0d      	ldr	r4, [pc, #52]	; (8003698 <__libc_init_array+0x3c>)
 8003662:	1b64      	subs	r4, r4, r5
 8003664:	10a4      	asrs	r4, r4, #2
 8003666:	2600      	movs	r6, #0
 8003668:	42a6      	cmp	r6, r4
 800366a:	d109      	bne.n	8003680 <__libc_init_array+0x24>
 800366c:	4d0b      	ldr	r5, [pc, #44]	; (800369c <__libc_init_array+0x40>)
 800366e:	4c0c      	ldr	r4, [pc, #48]	; (80036a0 <__libc_init_array+0x44>)
 8003670:	f000 fe40 	bl	80042f4 <_init>
 8003674:	1b64      	subs	r4, r4, r5
 8003676:	10a4      	asrs	r4, r4, #2
 8003678:	2600      	movs	r6, #0
 800367a:	42a6      	cmp	r6, r4
 800367c:	d105      	bne.n	800368a <__libc_init_array+0x2e>
 800367e:	bd70      	pop	{r4, r5, r6, pc}
 8003680:	f855 3b04 	ldr.w	r3, [r5], #4
 8003684:	4798      	blx	r3
 8003686:	3601      	adds	r6, #1
 8003688:	e7ee      	b.n	8003668 <__libc_init_array+0xc>
 800368a:	f855 3b04 	ldr.w	r3, [r5], #4
 800368e:	4798      	blx	r3
 8003690:	3601      	adds	r6, #1
 8003692:	e7f2      	b.n	800367a <__libc_init_array+0x1e>
 8003694:	08004c30 	.word	0x08004c30
 8003698:	08004c30 	.word	0x08004c30
 800369c:	08004c30 	.word	0x08004c30
 80036a0:	08004c34 	.word	0x08004c34

080036a4 <__retarget_lock_acquire_recursive>:
 80036a4:	4770      	bx	lr

080036a6 <__retarget_lock_release_recursive>:
 80036a6:	4770      	bx	lr

080036a8 <__assert_func>:
 80036a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80036aa:	4614      	mov	r4, r2
 80036ac:	461a      	mov	r2, r3
 80036ae:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <__assert_func+0x2c>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4605      	mov	r5, r0
 80036b4:	68d8      	ldr	r0, [r3, #12]
 80036b6:	b14c      	cbz	r4, 80036cc <__assert_func+0x24>
 80036b8:	4b07      	ldr	r3, [pc, #28]	; (80036d8 <__assert_func+0x30>)
 80036ba:	9100      	str	r1, [sp, #0]
 80036bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80036c0:	4906      	ldr	r1, [pc, #24]	; (80036dc <__assert_func+0x34>)
 80036c2:	462b      	mov	r3, r5
 80036c4:	f000 f9bc 	bl	8003a40 <fiprintf>
 80036c8:	f000 f9dc 	bl	8003a84 <abort>
 80036cc:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <__assert_func+0x38>)
 80036ce:	461c      	mov	r4, r3
 80036d0:	e7f3      	b.n	80036ba <__assert_func+0x12>
 80036d2:	bf00      	nop
 80036d4:	20000064 	.word	0x20000064
 80036d8:	08004bbf 	.word	0x08004bbf
 80036dc:	08004bcc 	.word	0x08004bcc
 80036e0:	08004bfa 	.word	0x08004bfa

080036e4 <_free_r>:
 80036e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80036e6:	2900      	cmp	r1, #0
 80036e8:	d044      	beq.n	8003774 <_free_r+0x90>
 80036ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036ee:	9001      	str	r0, [sp, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f1a1 0404 	sub.w	r4, r1, #4
 80036f6:	bfb8      	it	lt
 80036f8:	18e4      	addlt	r4, r4, r3
 80036fa:	f000 f8e7 	bl	80038cc <__malloc_lock>
 80036fe:	4a1e      	ldr	r2, [pc, #120]	; (8003778 <_free_r+0x94>)
 8003700:	9801      	ldr	r0, [sp, #4]
 8003702:	6813      	ldr	r3, [r2, #0]
 8003704:	b933      	cbnz	r3, 8003714 <_free_r+0x30>
 8003706:	6063      	str	r3, [r4, #4]
 8003708:	6014      	str	r4, [r2, #0]
 800370a:	b003      	add	sp, #12
 800370c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003710:	f000 b8e2 	b.w	80038d8 <__malloc_unlock>
 8003714:	42a3      	cmp	r3, r4
 8003716:	d908      	bls.n	800372a <_free_r+0x46>
 8003718:	6825      	ldr	r5, [r4, #0]
 800371a:	1961      	adds	r1, r4, r5
 800371c:	428b      	cmp	r3, r1
 800371e:	bf01      	itttt	eq
 8003720:	6819      	ldreq	r1, [r3, #0]
 8003722:	685b      	ldreq	r3, [r3, #4]
 8003724:	1949      	addeq	r1, r1, r5
 8003726:	6021      	streq	r1, [r4, #0]
 8003728:	e7ed      	b.n	8003706 <_free_r+0x22>
 800372a:	461a      	mov	r2, r3
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	b10b      	cbz	r3, 8003734 <_free_r+0x50>
 8003730:	42a3      	cmp	r3, r4
 8003732:	d9fa      	bls.n	800372a <_free_r+0x46>
 8003734:	6811      	ldr	r1, [r2, #0]
 8003736:	1855      	adds	r5, r2, r1
 8003738:	42a5      	cmp	r5, r4
 800373a:	d10b      	bne.n	8003754 <_free_r+0x70>
 800373c:	6824      	ldr	r4, [r4, #0]
 800373e:	4421      	add	r1, r4
 8003740:	1854      	adds	r4, r2, r1
 8003742:	42a3      	cmp	r3, r4
 8003744:	6011      	str	r1, [r2, #0]
 8003746:	d1e0      	bne.n	800370a <_free_r+0x26>
 8003748:	681c      	ldr	r4, [r3, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	6053      	str	r3, [r2, #4]
 800374e:	440c      	add	r4, r1
 8003750:	6014      	str	r4, [r2, #0]
 8003752:	e7da      	b.n	800370a <_free_r+0x26>
 8003754:	d902      	bls.n	800375c <_free_r+0x78>
 8003756:	230c      	movs	r3, #12
 8003758:	6003      	str	r3, [r0, #0]
 800375a:	e7d6      	b.n	800370a <_free_r+0x26>
 800375c:	6825      	ldr	r5, [r4, #0]
 800375e:	1961      	adds	r1, r4, r5
 8003760:	428b      	cmp	r3, r1
 8003762:	bf04      	itt	eq
 8003764:	6819      	ldreq	r1, [r3, #0]
 8003766:	685b      	ldreq	r3, [r3, #4]
 8003768:	6063      	str	r3, [r4, #4]
 800376a:	bf04      	itt	eq
 800376c:	1949      	addeq	r1, r1, r5
 800376e:	6021      	streq	r1, [r4, #0]
 8003770:	6054      	str	r4, [r2, #4]
 8003772:	e7ca      	b.n	800370a <_free_r+0x26>
 8003774:	b003      	add	sp, #12
 8003776:	bd30      	pop	{r4, r5, pc}
 8003778:	200002dc 	.word	0x200002dc

0800377c <malloc>:
 800377c:	4b02      	ldr	r3, [pc, #8]	; (8003788 <malloc+0xc>)
 800377e:	4601      	mov	r1, r0
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	f000 b823 	b.w	80037cc <_malloc_r>
 8003786:	bf00      	nop
 8003788:	20000064 	.word	0x20000064

0800378c <sbrk_aligned>:
 800378c:	b570      	push	{r4, r5, r6, lr}
 800378e:	4e0e      	ldr	r6, [pc, #56]	; (80037c8 <sbrk_aligned+0x3c>)
 8003790:	460c      	mov	r4, r1
 8003792:	6831      	ldr	r1, [r6, #0]
 8003794:	4605      	mov	r5, r0
 8003796:	b911      	cbnz	r1, 800379e <sbrk_aligned+0x12>
 8003798:	f000 f964 	bl	8003a64 <_sbrk_r>
 800379c:	6030      	str	r0, [r6, #0]
 800379e:	4621      	mov	r1, r4
 80037a0:	4628      	mov	r0, r5
 80037a2:	f000 f95f 	bl	8003a64 <_sbrk_r>
 80037a6:	1c43      	adds	r3, r0, #1
 80037a8:	d00a      	beq.n	80037c0 <sbrk_aligned+0x34>
 80037aa:	1cc4      	adds	r4, r0, #3
 80037ac:	f024 0403 	bic.w	r4, r4, #3
 80037b0:	42a0      	cmp	r0, r4
 80037b2:	d007      	beq.n	80037c4 <sbrk_aligned+0x38>
 80037b4:	1a21      	subs	r1, r4, r0
 80037b6:	4628      	mov	r0, r5
 80037b8:	f000 f954 	bl	8003a64 <_sbrk_r>
 80037bc:	3001      	adds	r0, #1
 80037be:	d101      	bne.n	80037c4 <sbrk_aligned+0x38>
 80037c0:	f04f 34ff 	mov.w	r4, #4294967295
 80037c4:	4620      	mov	r0, r4
 80037c6:	bd70      	pop	{r4, r5, r6, pc}
 80037c8:	200002e0 	.word	0x200002e0

080037cc <_malloc_r>:
 80037cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037d0:	1ccd      	adds	r5, r1, #3
 80037d2:	f025 0503 	bic.w	r5, r5, #3
 80037d6:	3508      	adds	r5, #8
 80037d8:	2d0c      	cmp	r5, #12
 80037da:	bf38      	it	cc
 80037dc:	250c      	movcc	r5, #12
 80037de:	2d00      	cmp	r5, #0
 80037e0:	4607      	mov	r7, r0
 80037e2:	db01      	blt.n	80037e8 <_malloc_r+0x1c>
 80037e4:	42a9      	cmp	r1, r5
 80037e6:	d905      	bls.n	80037f4 <_malloc_r+0x28>
 80037e8:	230c      	movs	r3, #12
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	2600      	movs	r6, #0
 80037ee:	4630      	mov	r0, r6
 80037f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80038c8 <_malloc_r+0xfc>
 80037f8:	f000 f868 	bl	80038cc <__malloc_lock>
 80037fc:	f8d8 3000 	ldr.w	r3, [r8]
 8003800:	461c      	mov	r4, r3
 8003802:	bb5c      	cbnz	r4, 800385c <_malloc_r+0x90>
 8003804:	4629      	mov	r1, r5
 8003806:	4638      	mov	r0, r7
 8003808:	f7ff ffc0 	bl	800378c <sbrk_aligned>
 800380c:	1c43      	adds	r3, r0, #1
 800380e:	4604      	mov	r4, r0
 8003810:	d155      	bne.n	80038be <_malloc_r+0xf2>
 8003812:	f8d8 4000 	ldr.w	r4, [r8]
 8003816:	4626      	mov	r6, r4
 8003818:	2e00      	cmp	r6, #0
 800381a:	d145      	bne.n	80038a8 <_malloc_r+0xdc>
 800381c:	2c00      	cmp	r4, #0
 800381e:	d048      	beq.n	80038b2 <_malloc_r+0xe6>
 8003820:	6823      	ldr	r3, [r4, #0]
 8003822:	4631      	mov	r1, r6
 8003824:	4638      	mov	r0, r7
 8003826:	eb04 0903 	add.w	r9, r4, r3
 800382a:	f000 f91b 	bl	8003a64 <_sbrk_r>
 800382e:	4581      	cmp	r9, r0
 8003830:	d13f      	bne.n	80038b2 <_malloc_r+0xe6>
 8003832:	6821      	ldr	r1, [r4, #0]
 8003834:	1a6d      	subs	r5, r5, r1
 8003836:	4629      	mov	r1, r5
 8003838:	4638      	mov	r0, r7
 800383a:	f7ff ffa7 	bl	800378c <sbrk_aligned>
 800383e:	3001      	adds	r0, #1
 8003840:	d037      	beq.n	80038b2 <_malloc_r+0xe6>
 8003842:	6823      	ldr	r3, [r4, #0]
 8003844:	442b      	add	r3, r5
 8003846:	6023      	str	r3, [r4, #0]
 8003848:	f8d8 3000 	ldr.w	r3, [r8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d038      	beq.n	80038c2 <_malloc_r+0xf6>
 8003850:	685a      	ldr	r2, [r3, #4]
 8003852:	42a2      	cmp	r2, r4
 8003854:	d12b      	bne.n	80038ae <_malloc_r+0xe2>
 8003856:	2200      	movs	r2, #0
 8003858:	605a      	str	r2, [r3, #4]
 800385a:	e00f      	b.n	800387c <_malloc_r+0xb0>
 800385c:	6822      	ldr	r2, [r4, #0]
 800385e:	1b52      	subs	r2, r2, r5
 8003860:	d41f      	bmi.n	80038a2 <_malloc_r+0xd6>
 8003862:	2a0b      	cmp	r2, #11
 8003864:	d917      	bls.n	8003896 <_malloc_r+0xca>
 8003866:	1961      	adds	r1, r4, r5
 8003868:	42a3      	cmp	r3, r4
 800386a:	6025      	str	r5, [r4, #0]
 800386c:	bf18      	it	ne
 800386e:	6059      	strne	r1, [r3, #4]
 8003870:	6863      	ldr	r3, [r4, #4]
 8003872:	bf08      	it	eq
 8003874:	f8c8 1000 	streq.w	r1, [r8]
 8003878:	5162      	str	r2, [r4, r5]
 800387a:	604b      	str	r3, [r1, #4]
 800387c:	4638      	mov	r0, r7
 800387e:	f104 060b 	add.w	r6, r4, #11
 8003882:	f000 f829 	bl	80038d8 <__malloc_unlock>
 8003886:	f026 0607 	bic.w	r6, r6, #7
 800388a:	1d23      	adds	r3, r4, #4
 800388c:	1af2      	subs	r2, r6, r3
 800388e:	d0ae      	beq.n	80037ee <_malloc_r+0x22>
 8003890:	1b9b      	subs	r3, r3, r6
 8003892:	50a3      	str	r3, [r4, r2]
 8003894:	e7ab      	b.n	80037ee <_malloc_r+0x22>
 8003896:	42a3      	cmp	r3, r4
 8003898:	6862      	ldr	r2, [r4, #4]
 800389a:	d1dd      	bne.n	8003858 <_malloc_r+0x8c>
 800389c:	f8c8 2000 	str.w	r2, [r8]
 80038a0:	e7ec      	b.n	800387c <_malloc_r+0xb0>
 80038a2:	4623      	mov	r3, r4
 80038a4:	6864      	ldr	r4, [r4, #4]
 80038a6:	e7ac      	b.n	8003802 <_malloc_r+0x36>
 80038a8:	4634      	mov	r4, r6
 80038aa:	6876      	ldr	r6, [r6, #4]
 80038ac:	e7b4      	b.n	8003818 <_malloc_r+0x4c>
 80038ae:	4613      	mov	r3, r2
 80038b0:	e7cc      	b.n	800384c <_malloc_r+0x80>
 80038b2:	230c      	movs	r3, #12
 80038b4:	603b      	str	r3, [r7, #0]
 80038b6:	4638      	mov	r0, r7
 80038b8:	f000 f80e 	bl	80038d8 <__malloc_unlock>
 80038bc:	e797      	b.n	80037ee <_malloc_r+0x22>
 80038be:	6025      	str	r5, [r4, #0]
 80038c0:	e7dc      	b.n	800387c <_malloc_r+0xb0>
 80038c2:	605b      	str	r3, [r3, #4]
 80038c4:	deff      	udf	#255	; 0xff
 80038c6:	bf00      	nop
 80038c8:	200002dc 	.word	0x200002dc

080038cc <__malloc_lock>:
 80038cc:	4801      	ldr	r0, [pc, #4]	; (80038d4 <__malloc_lock+0x8>)
 80038ce:	f7ff bee9 	b.w	80036a4 <__retarget_lock_acquire_recursive>
 80038d2:	bf00      	nop
 80038d4:	200002d8 	.word	0x200002d8

080038d8 <__malloc_unlock>:
 80038d8:	4801      	ldr	r0, [pc, #4]	; (80038e0 <__malloc_unlock+0x8>)
 80038da:	f7ff bee4 	b.w	80036a6 <__retarget_lock_release_recursive>
 80038de:	bf00      	nop
 80038e0:	200002d8 	.word	0x200002d8

080038e4 <__sflush_r>:
 80038e4:	898a      	ldrh	r2, [r1, #12]
 80038e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038ea:	4605      	mov	r5, r0
 80038ec:	0710      	lsls	r0, r2, #28
 80038ee:	460c      	mov	r4, r1
 80038f0:	d458      	bmi.n	80039a4 <__sflush_r+0xc0>
 80038f2:	684b      	ldr	r3, [r1, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	dc05      	bgt.n	8003904 <__sflush_r+0x20>
 80038f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	dc02      	bgt.n	8003904 <__sflush_r+0x20>
 80038fe:	2000      	movs	r0, #0
 8003900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003906:	2e00      	cmp	r6, #0
 8003908:	d0f9      	beq.n	80038fe <__sflush_r+0x1a>
 800390a:	2300      	movs	r3, #0
 800390c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003910:	682f      	ldr	r7, [r5, #0]
 8003912:	6a21      	ldr	r1, [r4, #32]
 8003914:	602b      	str	r3, [r5, #0]
 8003916:	d032      	beq.n	800397e <__sflush_r+0x9a>
 8003918:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800391a:	89a3      	ldrh	r3, [r4, #12]
 800391c:	075a      	lsls	r2, r3, #29
 800391e:	d505      	bpl.n	800392c <__sflush_r+0x48>
 8003920:	6863      	ldr	r3, [r4, #4]
 8003922:	1ac0      	subs	r0, r0, r3
 8003924:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003926:	b10b      	cbz	r3, 800392c <__sflush_r+0x48>
 8003928:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800392a:	1ac0      	subs	r0, r0, r3
 800392c:	2300      	movs	r3, #0
 800392e:	4602      	mov	r2, r0
 8003930:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003932:	6a21      	ldr	r1, [r4, #32]
 8003934:	4628      	mov	r0, r5
 8003936:	47b0      	blx	r6
 8003938:	1c43      	adds	r3, r0, #1
 800393a:	89a3      	ldrh	r3, [r4, #12]
 800393c:	d106      	bne.n	800394c <__sflush_r+0x68>
 800393e:	6829      	ldr	r1, [r5, #0]
 8003940:	291d      	cmp	r1, #29
 8003942:	d82b      	bhi.n	800399c <__sflush_r+0xb8>
 8003944:	4a29      	ldr	r2, [pc, #164]	; (80039ec <__sflush_r+0x108>)
 8003946:	410a      	asrs	r2, r1
 8003948:	07d6      	lsls	r6, r2, #31
 800394a:	d427      	bmi.n	800399c <__sflush_r+0xb8>
 800394c:	2200      	movs	r2, #0
 800394e:	6062      	str	r2, [r4, #4]
 8003950:	04d9      	lsls	r1, r3, #19
 8003952:	6922      	ldr	r2, [r4, #16]
 8003954:	6022      	str	r2, [r4, #0]
 8003956:	d504      	bpl.n	8003962 <__sflush_r+0x7e>
 8003958:	1c42      	adds	r2, r0, #1
 800395a:	d101      	bne.n	8003960 <__sflush_r+0x7c>
 800395c:	682b      	ldr	r3, [r5, #0]
 800395e:	b903      	cbnz	r3, 8003962 <__sflush_r+0x7e>
 8003960:	6560      	str	r0, [r4, #84]	; 0x54
 8003962:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003964:	602f      	str	r7, [r5, #0]
 8003966:	2900      	cmp	r1, #0
 8003968:	d0c9      	beq.n	80038fe <__sflush_r+0x1a>
 800396a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800396e:	4299      	cmp	r1, r3
 8003970:	d002      	beq.n	8003978 <__sflush_r+0x94>
 8003972:	4628      	mov	r0, r5
 8003974:	f7ff feb6 	bl	80036e4 <_free_r>
 8003978:	2000      	movs	r0, #0
 800397a:	6360      	str	r0, [r4, #52]	; 0x34
 800397c:	e7c0      	b.n	8003900 <__sflush_r+0x1c>
 800397e:	2301      	movs	r3, #1
 8003980:	4628      	mov	r0, r5
 8003982:	47b0      	blx	r6
 8003984:	1c41      	adds	r1, r0, #1
 8003986:	d1c8      	bne.n	800391a <__sflush_r+0x36>
 8003988:	682b      	ldr	r3, [r5, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d0c5      	beq.n	800391a <__sflush_r+0x36>
 800398e:	2b1d      	cmp	r3, #29
 8003990:	d001      	beq.n	8003996 <__sflush_r+0xb2>
 8003992:	2b16      	cmp	r3, #22
 8003994:	d101      	bne.n	800399a <__sflush_r+0xb6>
 8003996:	602f      	str	r7, [r5, #0]
 8003998:	e7b1      	b.n	80038fe <__sflush_r+0x1a>
 800399a:	89a3      	ldrh	r3, [r4, #12]
 800399c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039a0:	81a3      	strh	r3, [r4, #12]
 80039a2:	e7ad      	b.n	8003900 <__sflush_r+0x1c>
 80039a4:	690f      	ldr	r7, [r1, #16]
 80039a6:	2f00      	cmp	r7, #0
 80039a8:	d0a9      	beq.n	80038fe <__sflush_r+0x1a>
 80039aa:	0793      	lsls	r3, r2, #30
 80039ac:	680e      	ldr	r6, [r1, #0]
 80039ae:	bf08      	it	eq
 80039b0:	694b      	ldreq	r3, [r1, #20]
 80039b2:	600f      	str	r7, [r1, #0]
 80039b4:	bf18      	it	ne
 80039b6:	2300      	movne	r3, #0
 80039b8:	eba6 0807 	sub.w	r8, r6, r7
 80039bc:	608b      	str	r3, [r1, #8]
 80039be:	f1b8 0f00 	cmp.w	r8, #0
 80039c2:	dd9c      	ble.n	80038fe <__sflush_r+0x1a>
 80039c4:	6a21      	ldr	r1, [r4, #32]
 80039c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80039c8:	4643      	mov	r3, r8
 80039ca:	463a      	mov	r2, r7
 80039cc:	4628      	mov	r0, r5
 80039ce:	47b0      	blx	r6
 80039d0:	2800      	cmp	r0, #0
 80039d2:	dc06      	bgt.n	80039e2 <__sflush_r+0xfe>
 80039d4:	89a3      	ldrh	r3, [r4, #12]
 80039d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039da:	81a3      	strh	r3, [r4, #12]
 80039dc:	f04f 30ff 	mov.w	r0, #4294967295
 80039e0:	e78e      	b.n	8003900 <__sflush_r+0x1c>
 80039e2:	4407      	add	r7, r0
 80039e4:	eba8 0800 	sub.w	r8, r8, r0
 80039e8:	e7e9      	b.n	80039be <__sflush_r+0xda>
 80039ea:	bf00      	nop
 80039ec:	dfbffffe 	.word	0xdfbffffe

080039f0 <_fflush_r>:
 80039f0:	b538      	push	{r3, r4, r5, lr}
 80039f2:	690b      	ldr	r3, [r1, #16]
 80039f4:	4605      	mov	r5, r0
 80039f6:	460c      	mov	r4, r1
 80039f8:	b913      	cbnz	r3, 8003a00 <_fflush_r+0x10>
 80039fa:	2500      	movs	r5, #0
 80039fc:	4628      	mov	r0, r5
 80039fe:	bd38      	pop	{r3, r4, r5, pc}
 8003a00:	b118      	cbz	r0, 8003a0a <_fflush_r+0x1a>
 8003a02:	6a03      	ldr	r3, [r0, #32]
 8003a04:	b90b      	cbnz	r3, 8003a0a <_fflush_r+0x1a>
 8003a06:	f7ff fd5b 	bl	80034c0 <__sinit>
 8003a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0f3      	beq.n	80039fa <_fflush_r+0xa>
 8003a12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a14:	07d0      	lsls	r0, r2, #31
 8003a16:	d404      	bmi.n	8003a22 <_fflush_r+0x32>
 8003a18:	0599      	lsls	r1, r3, #22
 8003a1a:	d402      	bmi.n	8003a22 <_fflush_r+0x32>
 8003a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a1e:	f7ff fe41 	bl	80036a4 <__retarget_lock_acquire_recursive>
 8003a22:	4628      	mov	r0, r5
 8003a24:	4621      	mov	r1, r4
 8003a26:	f7ff ff5d 	bl	80038e4 <__sflush_r>
 8003a2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a2c:	07da      	lsls	r2, r3, #31
 8003a2e:	4605      	mov	r5, r0
 8003a30:	d4e4      	bmi.n	80039fc <_fflush_r+0xc>
 8003a32:	89a3      	ldrh	r3, [r4, #12]
 8003a34:	059b      	lsls	r3, r3, #22
 8003a36:	d4e1      	bmi.n	80039fc <_fflush_r+0xc>
 8003a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a3a:	f7ff fe34 	bl	80036a6 <__retarget_lock_release_recursive>
 8003a3e:	e7dd      	b.n	80039fc <_fflush_r+0xc>

08003a40 <fiprintf>:
 8003a40:	b40e      	push	{r1, r2, r3}
 8003a42:	b503      	push	{r0, r1, lr}
 8003a44:	4601      	mov	r1, r0
 8003a46:	ab03      	add	r3, sp, #12
 8003a48:	4805      	ldr	r0, [pc, #20]	; (8003a60 <fiprintf+0x20>)
 8003a4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a4e:	6800      	ldr	r0, [r0, #0]
 8003a50:	9301      	str	r3, [sp, #4]
 8003a52:	f000 f847 	bl	8003ae4 <_vfiprintf_r>
 8003a56:	b002      	add	sp, #8
 8003a58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a5c:	b003      	add	sp, #12
 8003a5e:	4770      	bx	lr
 8003a60:	20000064 	.word	0x20000064

08003a64 <_sbrk_r>:
 8003a64:	b538      	push	{r3, r4, r5, lr}
 8003a66:	4d06      	ldr	r5, [pc, #24]	; (8003a80 <_sbrk_r+0x1c>)
 8003a68:	2300      	movs	r3, #0
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	4608      	mov	r0, r1
 8003a6e:	602b      	str	r3, [r5, #0]
 8003a70:	f7fc ff94 	bl	800099c <_sbrk>
 8003a74:	1c43      	adds	r3, r0, #1
 8003a76:	d102      	bne.n	8003a7e <_sbrk_r+0x1a>
 8003a78:	682b      	ldr	r3, [r5, #0]
 8003a7a:	b103      	cbz	r3, 8003a7e <_sbrk_r+0x1a>
 8003a7c:	6023      	str	r3, [r4, #0]
 8003a7e:	bd38      	pop	{r3, r4, r5, pc}
 8003a80:	200002d4 	.word	0x200002d4

08003a84 <abort>:
 8003a84:	b508      	push	{r3, lr}
 8003a86:	2006      	movs	r0, #6
 8003a88:	f000 fb94 	bl	80041b4 <raise>
 8003a8c:	2001      	movs	r0, #1
 8003a8e:	f7fc ff0d 	bl	80008ac <_exit>

08003a92 <__sfputc_r>:
 8003a92:	6893      	ldr	r3, [r2, #8]
 8003a94:	3b01      	subs	r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	b410      	push	{r4}
 8003a9a:	6093      	str	r3, [r2, #8]
 8003a9c:	da08      	bge.n	8003ab0 <__sfputc_r+0x1e>
 8003a9e:	6994      	ldr	r4, [r2, #24]
 8003aa0:	42a3      	cmp	r3, r4
 8003aa2:	db01      	blt.n	8003aa8 <__sfputc_r+0x16>
 8003aa4:	290a      	cmp	r1, #10
 8003aa6:	d103      	bne.n	8003ab0 <__sfputc_r+0x1e>
 8003aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003aac:	f000 bac4 	b.w	8004038 <__swbuf_r>
 8003ab0:	6813      	ldr	r3, [r2, #0]
 8003ab2:	1c58      	adds	r0, r3, #1
 8003ab4:	6010      	str	r0, [r2, #0]
 8003ab6:	7019      	strb	r1, [r3, #0]
 8003ab8:	4608      	mov	r0, r1
 8003aba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <__sfputs_r>:
 8003ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ac2:	4606      	mov	r6, r0
 8003ac4:	460f      	mov	r7, r1
 8003ac6:	4614      	mov	r4, r2
 8003ac8:	18d5      	adds	r5, r2, r3
 8003aca:	42ac      	cmp	r4, r5
 8003acc:	d101      	bne.n	8003ad2 <__sfputs_r+0x12>
 8003ace:	2000      	movs	r0, #0
 8003ad0:	e007      	b.n	8003ae2 <__sfputs_r+0x22>
 8003ad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ad6:	463a      	mov	r2, r7
 8003ad8:	4630      	mov	r0, r6
 8003ada:	f7ff ffda 	bl	8003a92 <__sfputc_r>
 8003ade:	1c43      	adds	r3, r0, #1
 8003ae0:	d1f3      	bne.n	8003aca <__sfputs_r+0xa>
 8003ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ae4 <_vfiprintf_r>:
 8003ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ae8:	460d      	mov	r5, r1
 8003aea:	b09d      	sub	sp, #116	; 0x74
 8003aec:	4614      	mov	r4, r2
 8003aee:	4698      	mov	r8, r3
 8003af0:	4606      	mov	r6, r0
 8003af2:	b118      	cbz	r0, 8003afc <_vfiprintf_r+0x18>
 8003af4:	6a03      	ldr	r3, [r0, #32]
 8003af6:	b90b      	cbnz	r3, 8003afc <_vfiprintf_r+0x18>
 8003af8:	f7ff fce2 	bl	80034c0 <__sinit>
 8003afc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003afe:	07d9      	lsls	r1, r3, #31
 8003b00:	d405      	bmi.n	8003b0e <_vfiprintf_r+0x2a>
 8003b02:	89ab      	ldrh	r3, [r5, #12]
 8003b04:	059a      	lsls	r2, r3, #22
 8003b06:	d402      	bmi.n	8003b0e <_vfiprintf_r+0x2a>
 8003b08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b0a:	f7ff fdcb 	bl	80036a4 <__retarget_lock_acquire_recursive>
 8003b0e:	89ab      	ldrh	r3, [r5, #12]
 8003b10:	071b      	lsls	r3, r3, #28
 8003b12:	d501      	bpl.n	8003b18 <_vfiprintf_r+0x34>
 8003b14:	692b      	ldr	r3, [r5, #16]
 8003b16:	b99b      	cbnz	r3, 8003b40 <_vfiprintf_r+0x5c>
 8003b18:	4629      	mov	r1, r5
 8003b1a:	4630      	mov	r0, r6
 8003b1c:	f000 faca 	bl	80040b4 <__swsetup_r>
 8003b20:	b170      	cbz	r0, 8003b40 <_vfiprintf_r+0x5c>
 8003b22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b24:	07dc      	lsls	r4, r3, #31
 8003b26:	d504      	bpl.n	8003b32 <_vfiprintf_r+0x4e>
 8003b28:	f04f 30ff 	mov.w	r0, #4294967295
 8003b2c:	b01d      	add	sp, #116	; 0x74
 8003b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b32:	89ab      	ldrh	r3, [r5, #12]
 8003b34:	0598      	lsls	r0, r3, #22
 8003b36:	d4f7      	bmi.n	8003b28 <_vfiprintf_r+0x44>
 8003b38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b3a:	f7ff fdb4 	bl	80036a6 <__retarget_lock_release_recursive>
 8003b3e:	e7f3      	b.n	8003b28 <_vfiprintf_r+0x44>
 8003b40:	2300      	movs	r3, #0
 8003b42:	9309      	str	r3, [sp, #36]	; 0x24
 8003b44:	2320      	movs	r3, #32
 8003b46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b4e:	2330      	movs	r3, #48	; 0x30
 8003b50:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003d04 <_vfiprintf_r+0x220>
 8003b54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b58:	f04f 0901 	mov.w	r9, #1
 8003b5c:	4623      	mov	r3, r4
 8003b5e:	469a      	mov	sl, r3
 8003b60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b64:	b10a      	cbz	r2, 8003b6a <_vfiprintf_r+0x86>
 8003b66:	2a25      	cmp	r2, #37	; 0x25
 8003b68:	d1f9      	bne.n	8003b5e <_vfiprintf_r+0x7a>
 8003b6a:	ebba 0b04 	subs.w	fp, sl, r4
 8003b6e:	d00b      	beq.n	8003b88 <_vfiprintf_r+0xa4>
 8003b70:	465b      	mov	r3, fp
 8003b72:	4622      	mov	r2, r4
 8003b74:	4629      	mov	r1, r5
 8003b76:	4630      	mov	r0, r6
 8003b78:	f7ff ffa2 	bl	8003ac0 <__sfputs_r>
 8003b7c:	3001      	adds	r0, #1
 8003b7e:	f000 80a9 	beq.w	8003cd4 <_vfiprintf_r+0x1f0>
 8003b82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b84:	445a      	add	r2, fp
 8003b86:	9209      	str	r2, [sp, #36]	; 0x24
 8003b88:	f89a 3000 	ldrb.w	r3, [sl]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 80a1 	beq.w	8003cd4 <_vfiprintf_r+0x1f0>
 8003b92:	2300      	movs	r3, #0
 8003b94:	f04f 32ff 	mov.w	r2, #4294967295
 8003b98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b9c:	f10a 0a01 	add.w	sl, sl, #1
 8003ba0:	9304      	str	r3, [sp, #16]
 8003ba2:	9307      	str	r3, [sp, #28]
 8003ba4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ba8:	931a      	str	r3, [sp, #104]	; 0x68
 8003baa:	4654      	mov	r4, sl
 8003bac:	2205      	movs	r2, #5
 8003bae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bb2:	4854      	ldr	r0, [pc, #336]	; (8003d04 <_vfiprintf_r+0x220>)
 8003bb4:	f7fc fb24 	bl	8000200 <memchr>
 8003bb8:	9a04      	ldr	r2, [sp, #16]
 8003bba:	b9d8      	cbnz	r0, 8003bf4 <_vfiprintf_r+0x110>
 8003bbc:	06d1      	lsls	r1, r2, #27
 8003bbe:	bf44      	itt	mi
 8003bc0:	2320      	movmi	r3, #32
 8003bc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bc6:	0713      	lsls	r3, r2, #28
 8003bc8:	bf44      	itt	mi
 8003bca:	232b      	movmi	r3, #43	; 0x2b
 8003bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8003bd4:	2b2a      	cmp	r3, #42	; 0x2a
 8003bd6:	d015      	beq.n	8003c04 <_vfiprintf_r+0x120>
 8003bd8:	9a07      	ldr	r2, [sp, #28]
 8003bda:	4654      	mov	r4, sl
 8003bdc:	2000      	movs	r0, #0
 8003bde:	f04f 0c0a 	mov.w	ip, #10
 8003be2:	4621      	mov	r1, r4
 8003be4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003be8:	3b30      	subs	r3, #48	; 0x30
 8003bea:	2b09      	cmp	r3, #9
 8003bec:	d94d      	bls.n	8003c8a <_vfiprintf_r+0x1a6>
 8003bee:	b1b0      	cbz	r0, 8003c1e <_vfiprintf_r+0x13a>
 8003bf0:	9207      	str	r2, [sp, #28]
 8003bf2:	e014      	b.n	8003c1e <_vfiprintf_r+0x13a>
 8003bf4:	eba0 0308 	sub.w	r3, r0, r8
 8003bf8:	fa09 f303 	lsl.w	r3, r9, r3
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	9304      	str	r3, [sp, #16]
 8003c00:	46a2      	mov	sl, r4
 8003c02:	e7d2      	b.n	8003baa <_vfiprintf_r+0xc6>
 8003c04:	9b03      	ldr	r3, [sp, #12]
 8003c06:	1d19      	adds	r1, r3, #4
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	9103      	str	r1, [sp, #12]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bfbb      	ittet	lt
 8003c10:	425b      	neglt	r3, r3
 8003c12:	f042 0202 	orrlt.w	r2, r2, #2
 8003c16:	9307      	strge	r3, [sp, #28]
 8003c18:	9307      	strlt	r3, [sp, #28]
 8003c1a:	bfb8      	it	lt
 8003c1c:	9204      	strlt	r2, [sp, #16]
 8003c1e:	7823      	ldrb	r3, [r4, #0]
 8003c20:	2b2e      	cmp	r3, #46	; 0x2e
 8003c22:	d10c      	bne.n	8003c3e <_vfiprintf_r+0x15a>
 8003c24:	7863      	ldrb	r3, [r4, #1]
 8003c26:	2b2a      	cmp	r3, #42	; 0x2a
 8003c28:	d134      	bne.n	8003c94 <_vfiprintf_r+0x1b0>
 8003c2a:	9b03      	ldr	r3, [sp, #12]
 8003c2c:	1d1a      	adds	r2, r3, #4
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	9203      	str	r2, [sp, #12]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	bfb8      	it	lt
 8003c36:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c3a:	3402      	adds	r4, #2
 8003c3c:	9305      	str	r3, [sp, #20]
 8003c3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003d14 <_vfiprintf_r+0x230>
 8003c42:	7821      	ldrb	r1, [r4, #0]
 8003c44:	2203      	movs	r2, #3
 8003c46:	4650      	mov	r0, sl
 8003c48:	f7fc fada 	bl	8000200 <memchr>
 8003c4c:	b138      	cbz	r0, 8003c5e <_vfiprintf_r+0x17a>
 8003c4e:	9b04      	ldr	r3, [sp, #16]
 8003c50:	eba0 000a 	sub.w	r0, r0, sl
 8003c54:	2240      	movs	r2, #64	; 0x40
 8003c56:	4082      	lsls	r2, r0
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	3401      	adds	r4, #1
 8003c5c:	9304      	str	r3, [sp, #16]
 8003c5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c62:	4829      	ldr	r0, [pc, #164]	; (8003d08 <_vfiprintf_r+0x224>)
 8003c64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c68:	2206      	movs	r2, #6
 8003c6a:	f7fc fac9 	bl	8000200 <memchr>
 8003c6e:	2800      	cmp	r0, #0
 8003c70:	d03f      	beq.n	8003cf2 <_vfiprintf_r+0x20e>
 8003c72:	4b26      	ldr	r3, [pc, #152]	; (8003d0c <_vfiprintf_r+0x228>)
 8003c74:	bb1b      	cbnz	r3, 8003cbe <_vfiprintf_r+0x1da>
 8003c76:	9b03      	ldr	r3, [sp, #12]
 8003c78:	3307      	adds	r3, #7
 8003c7a:	f023 0307 	bic.w	r3, r3, #7
 8003c7e:	3308      	adds	r3, #8
 8003c80:	9303      	str	r3, [sp, #12]
 8003c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c84:	443b      	add	r3, r7
 8003c86:	9309      	str	r3, [sp, #36]	; 0x24
 8003c88:	e768      	b.n	8003b5c <_vfiprintf_r+0x78>
 8003c8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c8e:	460c      	mov	r4, r1
 8003c90:	2001      	movs	r0, #1
 8003c92:	e7a6      	b.n	8003be2 <_vfiprintf_r+0xfe>
 8003c94:	2300      	movs	r3, #0
 8003c96:	3401      	adds	r4, #1
 8003c98:	9305      	str	r3, [sp, #20]
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f04f 0c0a 	mov.w	ip, #10
 8003ca0:	4620      	mov	r0, r4
 8003ca2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ca6:	3a30      	subs	r2, #48	; 0x30
 8003ca8:	2a09      	cmp	r2, #9
 8003caa:	d903      	bls.n	8003cb4 <_vfiprintf_r+0x1d0>
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0c6      	beq.n	8003c3e <_vfiprintf_r+0x15a>
 8003cb0:	9105      	str	r1, [sp, #20]
 8003cb2:	e7c4      	b.n	8003c3e <_vfiprintf_r+0x15a>
 8003cb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cb8:	4604      	mov	r4, r0
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e7f0      	b.n	8003ca0 <_vfiprintf_r+0x1bc>
 8003cbe:	ab03      	add	r3, sp, #12
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	462a      	mov	r2, r5
 8003cc4:	4b12      	ldr	r3, [pc, #72]	; (8003d10 <_vfiprintf_r+0x22c>)
 8003cc6:	a904      	add	r1, sp, #16
 8003cc8:	4630      	mov	r0, r6
 8003cca:	f3af 8000 	nop.w
 8003cce:	4607      	mov	r7, r0
 8003cd0:	1c78      	adds	r0, r7, #1
 8003cd2:	d1d6      	bne.n	8003c82 <_vfiprintf_r+0x19e>
 8003cd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003cd6:	07d9      	lsls	r1, r3, #31
 8003cd8:	d405      	bmi.n	8003ce6 <_vfiprintf_r+0x202>
 8003cda:	89ab      	ldrh	r3, [r5, #12]
 8003cdc:	059a      	lsls	r2, r3, #22
 8003cde:	d402      	bmi.n	8003ce6 <_vfiprintf_r+0x202>
 8003ce0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ce2:	f7ff fce0 	bl	80036a6 <__retarget_lock_release_recursive>
 8003ce6:	89ab      	ldrh	r3, [r5, #12]
 8003ce8:	065b      	lsls	r3, r3, #25
 8003cea:	f53f af1d 	bmi.w	8003b28 <_vfiprintf_r+0x44>
 8003cee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cf0:	e71c      	b.n	8003b2c <_vfiprintf_r+0x48>
 8003cf2:	ab03      	add	r3, sp, #12
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	462a      	mov	r2, r5
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <_vfiprintf_r+0x22c>)
 8003cfa:	a904      	add	r1, sp, #16
 8003cfc:	4630      	mov	r0, r6
 8003cfe:	f000 f879 	bl	8003df4 <_printf_i>
 8003d02:	e7e4      	b.n	8003cce <_vfiprintf_r+0x1ea>
 8003d04:	08004bfb 	.word	0x08004bfb
 8003d08:	08004c05 	.word	0x08004c05
 8003d0c:	00000000 	.word	0x00000000
 8003d10:	08003ac1 	.word	0x08003ac1
 8003d14:	08004c01 	.word	0x08004c01

08003d18 <_printf_common>:
 8003d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d1c:	4616      	mov	r6, r2
 8003d1e:	4699      	mov	r9, r3
 8003d20:	688a      	ldr	r2, [r1, #8]
 8003d22:	690b      	ldr	r3, [r1, #16]
 8003d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	bfb8      	it	lt
 8003d2c:	4613      	movlt	r3, r2
 8003d2e:	6033      	str	r3, [r6, #0]
 8003d30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d34:	4607      	mov	r7, r0
 8003d36:	460c      	mov	r4, r1
 8003d38:	b10a      	cbz	r2, 8003d3e <_printf_common+0x26>
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	6033      	str	r3, [r6, #0]
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	0699      	lsls	r1, r3, #26
 8003d42:	bf42      	ittt	mi
 8003d44:	6833      	ldrmi	r3, [r6, #0]
 8003d46:	3302      	addmi	r3, #2
 8003d48:	6033      	strmi	r3, [r6, #0]
 8003d4a:	6825      	ldr	r5, [r4, #0]
 8003d4c:	f015 0506 	ands.w	r5, r5, #6
 8003d50:	d106      	bne.n	8003d60 <_printf_common+0x48>
 8003d52:	f104 0a19 	add.w	sl, r4, #25
 8003d56:	68e3      	ldr	r3, [r4, #12]
 8003d58:	6832      	ldr	r2, [r6, #0]
 8003d5a:	1a9b      	subs	r3, r3, r2
 8003d5c:	42ab      	cmp	r3, r5
 8003d5e:	dc26      	bgt.n	8003dae <_printf_common+0x96>
 8003d60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d64:	1e13      	subs	r3, r2, #0
 8003d66:	6822      	ldr	r2, [r4, #0]
 8003d68:	bf18      	it	ne
 8003d6a:	2301      	movne	r3, #1
 8003d6c:	0692      	lsls	r2, r2, #26
 8003d6e:	d42b      	bmi.n	8003dc8 <_printf_common+0xb0>
 8003d70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d74:	4649      	mov	r1, r9
 8003d76:	4638      	mov	r0, r7
 8003d78:	47c0      	blx	r8
 8003d7a:	3001      	adds	r0, #1
 8003d7c:	d01e      	beq.n	8003dbc <_printf_common+0xa4>
 8003d7e:	6823      	ldr	r3, [r4, #0]
 8003d80:	6922      	ldr	r2, [r4, #16]
 8003d82:	f003 0306 	and.w	r3, r3, #6
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	bf02      	ittt	eq
 8003d8a:	68e5      	ldreq	r5, [r4, #12]
 8003d8c:	6833      	ldreq	r3, [r6, #0]
 8003d8e:	1aed      	subeq	r5, r5, r3
 8003d90:	68a3      	ldr	r3, [r4, #8]
 8003d92:	bf0c      	ite	eq
 8003d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d98:	2500      	movne	r5, #0
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	bfc4      	itt	gt
 8003d9e:	1a9b      	subgt	r3, r3, r2
 8003da0:	18ed      	addgt	r5, r5, r3
 8003da2:	2600      	movs	r6, #0
 8003da4:	341a      	adds	r4, #26
 8003da6:	42b5      	cmp	r5, r6
 8003da8:	d11a      	bne.n	8003de0 <_printf_common+0xc8>
 8003daa:	2000      	movs	r0, #0
 8003dac:	e008      	b.n	8003dc0 <_printf_common+0xa8>
 8003dae:	2301      	movs	r3, #1
 8003db0:	4652      	mov	r2, sl
 8003db2:	4649      	mov	r1, r9
 8003db4:	4638      	mov	r0, r7
 8003db6:	47c0      	blx	r8
 8003db8:	3001      	adds	r0, #1
 8003dba:	d103      	bne.n	8003dc4 <_printf_common+0xac>
 8003dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dc4:	3501      	adds	r5, #1
 8003dc6:	e7c6      	b.n	8003d56 <_printf_common+0x3e>
 8003dc8:	18e1      	adds	r1, r4, r3
 8003dca:	1c5a      	adds	r2, r3, #1
 8003dcc:	2030      	movs	r0, #48	; 0x30
 8003dce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003dd2:	4422      	add	r2, r4
 8003dd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ddc:	3302      	adds	r3, #2
 8003dde:	e7c7      	b.n	8003d70 <_printf_common+0x58>
 8003de0:	2301      	movs	r3, #1
 8003de2:	4622      	mov	r2, r4
 8003de4:	4649      	mov	r1, r9
 8003de6:	4638      	mov	r0, r7
 8003de8:	47c0      	blx	r8
 8003dea:	3001      	adds	r0, #1
 8003dec:	d0e6      	beq.n	8003dbc <_printf_common+0xa4>
 8003dee:	3601      	adds	r6, #1
 8003df0:	e7d9      	b.n	8003da6 <_printf_common+0x8e>
	...

08003df4 <_printf_i>:
 8003df4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003df8:	7e0f      	ldrb	r7, [r1, #24]
 8003dfa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003dfc:	2f78      	cmp	r7, #120	; 0x78
 8003dfe:	4691      	mov	r9, r2
 8003e00:	4680      	mov	r8, r0
 8003e02:	460c      	mov	r4, r1
 8003e04:	469a      	mov	sl, r3
 8003e06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003e0a:	d807      	bhi.n	8003e1c <_printf_i+0x28>
 8003e0c:	2f62      	cmp	r7, #98	; 0x62
 8003e0e:	d80a      	bhi.n	8003e26 <_printf_i+0x32>
 8003e10:	2f00      	cmp	r7, #0
 8003e12:	f000 80d4 	beq.w	8003fbe <_printf_i+0x1ca>
 8003e16:	2f58      	cmp	r7, #88	; 0x58
 8003e18:	f000 80c0 	beq.w	8003f9c <_printf_i+0x1a8>
 8003e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e24:	e03a      	b.n	8003e9c <_printf_i+0xa8>
 8003e26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e2a:	2b15      	cmp	r3, #21
 8003e2c:	d8f6      	bhi.n	8003e1c <_printf_i+0x28>
 8003e2e:	a101      	add	r1, pc, #4	; (adr r1, 8003e34 <_printf_i+0x40>)
 8003e30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e34:	08003e8d 	.word	0x08003e8d
 8003e38:	08003ea1 	.word	0x08003ea1
 8003e3c:	08003e1d 	.word	0x08003e1d
 8003e40:	08003e1d 	.word	0x08003e1d
 8003e44:	08003e1d 	.word	0x08003e1d
 8003e48:	08003e1d 	.word	0x08003e1d
 8003e4c:	08003ea1 	.word	0x08003ea1
 8003e50:	08003e1d 	.word	0x08003e1d
 8003e54:	08003e1d 	.word	0x08003e1d
 8003e58:	08003e1d 	.word	0x08003e1d
 8003e5c:	08003e1d 	.word	0x08003e1d
 8003e60:	08003fa5 	.word	0x08003fa5
 8003e64:	08003ecd 	.word	0x08003ecd
 8003e68:	08003f5f 	.word	0x08003f5f
 8003e6c:	08003e1d 	.word	0x08003e1d
 8003e70:	08003e1d 	.word	0x08003e1d
 8003e74:	08003fc7 	.word	0x08003fc7
 8003e78:	08003e1d 	.word	0x08003e1d
 8003e7c:	08003ecd 	.word	0x08003ecd
 8003e80:	08003e1d 	.word	0x08003e1d
 8003e84:	08003e1d 	.word	0x08003e1d
 8003e88:	08003f67 	.word	0x08003f67
 8003e8c:	682b      	ldr	r3, [r5, #0]
 8003e8e:	1d1a      	adds	r2, r3, #4
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	602a      	str	r2, [r5, #0]
 8003e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e09f      	b.n	8003fe0 <_printf_i+0x1ec>
 8003ea0:	6820      	ldr	r0, [r4, #0]
 8003ea2:	682b      	ldr	r3, [r5, #0]
 8003ea4:	0607      	lsls	r7, r0, #24
 8003ea6:	f103 0104 	add.w	r1, r3, #4
 8003eaa:	6029      	str	r1, [r5, #0]
 8003eac:	d501      	bpl.n	8003eb2 <_printf_i+0xbe>
 8003eae:	681e      	ldr	r6, [r3, #0]
 8003eb0:	e003      	b.n	8003eba <_printf_i+0xc6>
 8003eb2:	0646      	lsls	r6, r0, #25
 8003eb4:	d5fb      	bpl.n	8003eae <_printf_i+0xba>
 8003eb6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003eba:	2e00      	cmp	r6, #0
 8003ebc:	da03      	bge.n	8003ec6 <_printf_i+0xd2>
 8003ebe:	232d      	movs	r3, #45	; 0x2d
 8003ec0:	4276      	negs	r6, r6
 8003ec2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ec6:	485a      	ldr	r0, [pc, #360]	; (8004030 <_printf_i+0x23c>)
 8003ec8:	230a      	movs	r3, #10
 8003eca:	e012      	b.n	8003ef2 <_printf_i+0xfe>
 8003ecc:	682b      	ldr	r3, [r5, #0]
 8003ece:	6820      	ldr	r0, [r4, #0]
 8003ed0:	1d19      	adds	r1, r3, #4
 8003ed2:	6029      	str	r1, [r5, #0]
 8003ed4:	0605      	lsls	r5, r0, #24
 8003ed6:	d501      	bpl.n	8003edc <_printf_i+0xe8>
 8003ed8:	681e      	ldr	r6, [r3, #0]
 8003eda:	e002      	b.n	8003ee2 <_printf_i+0xee>
 8003edc:	0641      	lsls	r1, r0, #25
 8003ede:	d5fb      	bpl.n	8003ed8 <_printf_i+0xe4>
 8003ee0:	881e      	ldrh	r6, [r3, #0]
 8003ee2:	4853      	ldr	r0, [pc, #332]	; (8004030 <_printf_i+0x23c>)
 8003ee4:	2f6f      	cmp	r7, #111	; 0x6f
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2308      	moveq	r3, #8
 8003eea:	230a      	movne	r3, #10
 8003eec:	2100      	movs	r1, #0
 8003eee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ef2:	6865      	ldr	r5, [r4, #4]
 8003ef4:	60a5      	str	r5, [r4, #8]
 8003ef6:	2d00      	cmp	r5, #0
 8003ef8:	bfa2      	ittt	ge
 8003efa:	6821      	ldrge	r1, [r4, #0]
 8003efc:	f021 0104 	bicge.w	r1, r1, #4
 8003f00:	6021      	strge	r1, [r4, #0]
 8003f02:	b90e      	cbnz	r6, 8003f08 <_printf_i+0x114>
 8003f04:	2d00      	cmp	r5, #0
 8003f06:	d04b      	beq.n	8003fa0 <_printf_i+0x1ac>
 8003f08:	4615      	mov	r5, r2
 8003f0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003f0e:	fb03 6711 	mls	r7, r3, r1, r6
 8003f12:	5dc7      	ldrb	r7, [r0, r7]
 8003f14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003f18:	4637      	mov	r7, r6
 8003f1a:	42bb      	cmp	r3, r7
 8003f1c:	460e      	mov	r6, r1
 8003f1e:	d9f4      	bls.n	8003f0a <_printf_i+0x116>
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d10b      	bne.n	8003f3c <_printf_i+0x148>
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	07de      	lsls	r6, r3, #31
 8003f28:	d508      	bpl.n	8003f3c <_printf_i+0x148>
 8003f2a:	6923      	ldr	r3, [r4, #16]
 8003f2c:	6861      	ldr	r1, [r4, #4]
 8003f2e:	4299      	cmp	r1, r3
 8003f30:	bfde      	ittt	le
 8003f32:	2330      	movle	r3, #48	; 0x30
 8003f34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f3c:	1b52      	subs	r2, r2, r5
 8003f3e:	6122      	str	r2, [r4, #16]
 8003f40:	f8cd a000 	str.w	sl, [sp]
 8003f44:	464b      	mov	r3, r9
 8003f46:	aa03      	add	r2, sp, #12
 8003f48:	4621      	mov	r1, r4
 8003f4a:	4640      	mov	r0, r8
 8003f4c:	f7ff fee4 	bl	8003d18 <_printf_common>
 8003f50:	3001      	adds	r0, #1
 8003f52:	d14a      	bne.n	8003fea <_printf_i+0x1f6>
 8003f54:	f04f 30ff 	mov.w	r0, #4294967295
 8003f58:	b004      	add	sp, #16
 8003f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f5e:	6823      	ldr	r3, [r4, #0]
 8003f60:	f043 0320 	orr.w	r3, r3, #32
 8003f64:	6023      	str	r3, [r4, #0]
 8003f66:	4833      	ldr	r0, [pc, #204]	; (8004034 <_printf_i+0x240>)
 8003f68:	2778      	movs	r7, #120	; 0x78
 8003f6a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f6e:	6823      	ldr	r3, [r4, #0]
 8003f70:	6829      	ldr	r1, [r5, #0]
 8003f72:	061f      	lsls	r7, r3, #24
 8003f74:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f78:	d402      	bmi.n	8003f80 <_printf_i+0x18c>
 8003f7a:	065f      	lsls	r7, r3, #25
 8003f7c:	bf48      	it	mi
 8003f7e:	b2b6      	uxthmi	r6, r6
 8003f80:	07df      	lsls	r7, r3, #31
 8003f82:	bf48      	it	mi
 8003f84:	f043 0320 	orrmi.w	r3, r3, #32
 8003f88:	6029      	str	r1, [r5, #0]
 8003f8a:	bf48      	it	mi
 8003f8c:	6023      	strmi	r3, [r4, #0]
 8003f8e:	b91e      	cbnz	r6, 8003f98 <_printf_i+0x1a4>
 8003f90:	6823      	ldr	r3, [r4, #0]
 8003f92:	f023 0320 	bic.w	r3, r3, #32
 8003f96:	6023      	str	r3, [r4, #0]
 8003f98:	2310      	movs	r3, #16
 8003f9a:	e7a7      	b.n	8003eec <_printf_i+0xf8>
 8003f9c:	4824      	ldr	r0, [pc, #144]	; (8004030 <_printf_i+0x23c>)
 8003f9e:	e7e4      	b.n	8003f6a <_printf_i+0x176>
 8003fa0:	4615      	mov	r5, r2
 8003fa2:	e7bd      	b.n	8003f20 <_printf_i+0x12c>
 8003fa4:	682b      	ldr	r3, [r5, #0]
 8003fa6:	6826      	ldr	r6, [r4, #0]
 8003fa8:	6961      	ldr	r1, [r4, #20]
 8003faa:	1d18      	adds	r0, r3, #4
 8003fac:	6028      	str	r0, [r5, #0]
 8003fae:	0635      	lsls	r5, r6, #24
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	d501      	bpl.n	8003fb8 <_printf_i+0x1c4>
 8003fb4:	6019      	str	r1, [r3, #0]
 8003fb6:	e002      	b.n	8003fbe <_printf_i+0x1ca>
 8003fb8:	0670      	lsls	r0, r6, #25
 8003fba:	d5fb      	bpl.n	8003fb4 <_printf_i+0x1c0>
 8003fbc:	8019      	strh	r1, [r3, #0]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	6123      	str	r3, [r4, #16]
 8003fc2:	4615      	mov	r5, r2
 8003fc4:	e7bc      	b.n	8003f40 <_printf_i+0x14c>
 8003fc6:	682b      	ldr	r3, [r5, #0]
 8003fc8:	1d1a      	adds	r2, r3, #4
 8003fca:	602a      	str	r2, [r5, #0]
 8003fcc:	681d      	ldr	r5, [r3, #0]
 8003fce:	6862      	ldr	r2, [r4, #4]
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	4628      	mov	r0, r5
 8003fd4:	f7fc f914 	bl	8000200 <memchr>
 8003fd8:	b108      	cbz	r0, 8003fde <_printf_i+0x1ea>
 8003fda:	1b40      	subs	r0, r0, r5
 8003fdc:	6060      	str	r0, [r4, #4]
 8003fde:	6863      	ldr	r3, [r4, #4]
 8003fe0:	6123      	str	r3, [r4, #16]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fe8:	e7aa      	b.n	8003f40 <_printf_i+0x14c>
 8003fea:	6923      	ldr	r3, [r4, #16]
 8003fec:	462a      	mov	r2, r5
 8003fee:	4649      	mov	r1, r9
 8003ff0:	4640      	mov	r0, r8
 8003ff2:	47d0      	blx	sl
 8003ff4:	3001      	adds	r0, #1
 8003ff6:	d0ad      	beq.n	8003f54 <_printf_i+0x160>
 8003ff8:	6823      	ldr	r3, [r4, #0]
 8003ffa:	079b      	lsls	r3, r3, #30
 8003ffc:	d413      	bmi.n	8004026 <_printf_i+0x232>
 8003ffe:	68e0      	ldr	r0, [r4, #12]
 8004000:	9b03      	ldr	r3, [sp, #12]
 8004002:	4298      	cmp	r0, r3
 8004004:	bfb8      	it	lt
 8004006:	4618      	movlt	r0, r3
 8004008:	e7a6      	b.n	8003f58 <_printf_i+0x164>
 800400a:	2301      	movs	r3, #1
 800400c:	4632      	mov	r2, r6
 800400e:	4649      	mov	r1, r9
 8004010:	4640      	mov	r0, r8
 8004012:	47d0      	blx	sl
 8004014:	3001      	adds	r0, #1
 8004016:	d09d      	beq.n	8003f54 <_printf_i+0x160>
 8004018:	3501      	adds	r5, #1
 800401a:	68e3      	ldr	r3, [r4, #12]
 800401c:	9903      	ldr	r1, [sp, #12]
 800401e:	1a5b      	subs	r3, r3, r1
 8004020:	42ab      	cmp	r3, r5
 8004022:	dcf2      	bgt.n	800400a <_printf_i+0x216>
 8004024:	e7eb      	b.n	8003ffe <_printf_i+0x20a>
 8004026:	2500      	movs	r5, #0
 8004028:	f104 0619 	add.w	r6, r4, #25
 800402c:	e7f5      	b.n	800401a <_printf_i+0x226>
 800402e:	bf00      	nop
 8004030:	08004c0c 	.word	0x08004c0c
 8004034:	08004c1d 	.word	0x08004c1d

08004038 <__swbuf_r>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	460e      	mov	r6, r1
 800403c:	4614      	mov	r4, r2
 800403e:	4605      	mov	r5, r0
 8004040:	b118      	cbz	r0, 800404a <__swbuf_r+0x12>
 8004042:	6a03      	ldr	r3, [r0, #32]
 8004044:	b90b      	cbnz	r3, 800404a <__swbuf_r+0x12>
 8004046:	f7ff fa3b 	bl	80034c0 <__sinit>
 800404a:	69a3      	ldr	r3, [r4, #24]
 800404c:	60a3      	str	r3, [r4, #8]
 800404e:	89a3      	ldrh	r3, [r4, #12]
 8004050:	071a      	lsls	r2, r3, #28
 8004052:	d525      	bpl.n	80040a0 <__swbuf_r+0x68>
 8004054:	6923      	ldr	r3, [r4, #16]
 8004056:	b31b      	cbz	r3, 80040a0 <__swbuf_r+0x68>
 8004058:	6823      	ldr	r3, [r4, #0]
 800405a:	6922      	ldr	r2, [r4, #16]
 800405c:	1a98      	subs	r0, r3, r2
 800405e:	6963      	ldr	r3, [r4, #20]
 8004060:	b2f6      	uxtb	r6, r6
 8004062:	4283      	cmp	r3, r0
 8004064:	4637      	mov	r7, r6
 8004066:	dc04      	bgt.n	8004072 <__swbuf_r+0x3a>
 8004068:	4621      	mov	r1, r4
 800406a:	4628      	mov	r0, r5
 800406c:	f7ff fcc0 	bl	80039f0 <_fflush_r>
 8004070:	b9e0      	cbnz	r0, 80040ac <__swbuf_r+0x74>
 8004072:	68a3      	ldr	r3, [r4, #8]
 8004074:	3b01      	subs	r3, #1
 8004076:	60a3      	str	r3, [r4, #8]
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	1c5a      	adds	r2, r3, #1
 800407c:	6022      	str	r2, [r4, #0]
 800407e:	701e      	strb	r6, [r3, #0]
 8004080:	6962      	ldr	r2, [r4, #20]
 8004082:	1c43      	adds	r3, r0, #1
 8004084:	429a      	cmp	r2, r3
 8004086:	d004      	beq.n	8004092 <__swbuf_r+0x5a>
 8004088:	89a3      	ldrh	r3, [r4, #12]
 800408a:	07db      	lsls	r3, r3, #31
 800408c:	d506      	bpl.n	800409c <__swbuf_r+0x64>
 800408e:	2e0a      	cmp	r6, #10
 8004090:	d104      	bne.n	800409c <__swbuf_r+0x64>
 8004092:	4621      	mov	r1, r4
 8004094:	4628      	mov	r0, r5
 8004096:	f7ff fcab 	bl	80039f0 <_fflush_r>
 800409a:	b938      	cbnz	r0, 80040ac <__swbuf_r+0x74>
 800409c:	4638      	mov	r0, r7
 800409e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040a0:	4621      	mov	r1, r4
 80040a2:	4628      	mov	r0, r5
 80040a4:	f000 f806 	bl	80040b4 <__swsetup_r>
 80040a8:	2800      	cmp	r0, #0
 80040aa:	d0d5      	beq.n	8004058 <__swbuf_r+0x20>
 80040ac:	f04f 37ff 	mov.w	r7, #4294967295
 80040b0:	e7f4      	b.n	800409c <__swbuf_r+0x64>
	...

080040b4 <__swsetup_r>:
 80040b4:	b538      	push	{r3, r4, r5, lr}
 80040b6:	4b2a      	ldr	r3, [pc, #168]	; (8004160 <__swsetup_r+0xac>)
 80040b8:	4605      	mov	r5, r0
 80040ba:	6818      	ldr	r0, [r3, #0]
 80040bc:	460c      	mov	r4, r1
 80040be:	b118      	cbz	r0, 80040c8 <__swsetup_r+0x14>
 80040c0:	6a03      	ldr	r3, [r0, #32]
 80040c2:	b90b      	cbnz	r3, 80040c8 <__swsetup_r+0x14>
 80040c4:	f7ff f9fc 	bl	80034c0 <__sinit>
 80040c8:	89a3      	ldrh	r3, [r4, #12]
 80040ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80040ce:	0718      	lsls	r0, r3, #28
 80040d0:	d422      	bmi.n	8004118 <__swsetup_r+0x64>
 80040d2:	06d9      	lsls	r1, r3, #27
 80040d4:	d407      	bmi.n	80040e6 <__swsetup_r+0x32>
 80040d6:	2309      	movs	r3, #9
 80040d8:	602b      	str	r3, [r5, #0]
 80040da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80040de:	81a3      	strh	r3, [r4, #12]
 80040e0:	f04f 30ff 	mov.w	r0, #4294967295
 80040e4:	e034      	b.n	8004150 <__swsetup_r+0x9c>
 80040e6:	0758      	lsls	r0, r3, #29
 80040e8:	d512      	bpl.n	8004110 <__swsetup_r+0x5c>
 80040ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040ec:	b141      	cbz	r1, 8004100 <__swsetup_r+0x4c>
 80040ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80040f2:	4299      	cmp	r1, r3
 80040f4:	d002      	beq.n	80040fc <__swsetup_r+0x48>
 80040f6:	4628      	mov	r0, r5
 80040f8:	f7ff faf4 	bl	80036e4 <_free_r>
 80040fc:	2300      	movs	r3, #0
 80040fe:	6363      	str	r3, [r4, #52]	; 0x34
 8004100:	89a3      	ldrh	r3, [r4, #12]
 8004102:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004106:	81a3      	strh	r3, [r4, #12]
 8004108:	2300      	movs	r3, #0
 800410a:	6063      	str	r3, [r4, #4]
 800410c:	6923      	ldr	r3, [r4, #16]
 800410e:	6023      	str	r3, [r4, #0]
 8004110:	89a3      	ldrh	r3, [r4, #12]
 8004112:	f043 0308 	orr.w	r3, r3, #8
 8004116:	81a3      	strh	r3, [r4, #12]
 8004118:	6923      	ldr	r3, [r4, #16]
 800411a:	b94b      	cbnz	r3, 8004130 <__swsetup_r+0x7c>
 800411c:	89a3      	ldrh	r3, [r4, #12]
 800411e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004126:	d003      	beq.n	8004130 <__swsetup_r+0x7c>
 8004128:	4621      	mov	r1, r4
 800412a:	4628      	mov	r0, r5
 800412c:	f000 f884 	bl	8004238 <__smakebuf_r>
 8004130:	89a0      	ldrh	r0, [r4, #12]
 8004132:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004136:	f010 0301 	ands.w	r3, r0, #1
 800413a:	d00a      	beq.n	8004152 <__swsetup_r+0x9e>
 800413c:	2300      	movs	r3, #0
 800413e:	60a3      	str	r3, [r4, #8]
 8004140:	6963      	ldr	r3, [r4, #20]
 8004142:	425b      	negs	r3, r3
 8004144:	61a3      	str	r3, [r4, #24]
 8004146:	6923      	ldr	r3, [r4, #16]
 8004148:	b943      	cbnz	r3, 800415c <__swsetup_r+0xa8>
 800414a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800414e:	d1c4      	bne.n	80040da <__swsetup_r+0x26>
 8004150:	bd38      	pop	{r3, r4, r5, pc}
 8004152:	0781      	lsls	r1, r0, #30
 8004154:	bf58      	it	pl
 8004156:	6963      	ldrpl	r3, [r4, #20]
 8004158:	60a3      	str	r3, [r4, #8]
 800415a:	e7f4      	b.n	8004146 <__swsetup_r+0x92>
 800415c:	2000      	movs	r0, #0
 800415e:	e7f7      	b.n	8004150 <__swsetup_r+0x9c>
 8004160:	20000064 	.word	0x20000064

08004164 <_raise_r>:
 8004164:	291f      	cmp	r1, #31
 8004166:	b538      	push	{r3, r4, r5, lr}
 8004168:	4604      	mov	r4, r0
 800416a:	460d      	mov	r5, r1
 800416c:	d904      	bls.n	8004178 <_raise_r+0x14>
 800416e:	2316      	movs	r3, #22
 8004170:	6003      	str	r3, [r0, #0]
 8004172:	f04f 30ff 	mov.w	r0, #4294967295
 8004176:	bd38      	pop	{r3, r4, r5, pc}
 8004178:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800417a:	b112      	cbz	r2, 8004182 <_raise_r+0x1e>
 800417c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004180:	b94b      	cbnz	r3, 8004196 <_raise_r+0x32>
 8004182:	4620      	mov	r0, r4
 8004184:	f000 f830 	bl	80041e8 <_getpid_r>
 8004188:	462a      	mov	r2, r5
 800418a:	4601      	mov	r1, r0
 800418c:	4620      	mov	r0, r4
 800418e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004192:	f000 b817 	b.w	80041c4 <_kill_r>
 8004196:	2b01      	cmp	r3, #1
 8004198:	d00a      	beq.n	80041b0 <_raise_r+0x4c>
 800419a:	1c59      	adds	r1, r3, #1
 800419c:	d103      	bne.n	80041a6 <_raise_r+0x42>
 800419e:	2316      	movs	r3, #22
 80041a0:	6003      	str	r3, [r0, #0]
 80041a2:	2001      	movs	r0, #1
 80041a4:	e7e7      	b.n	8004176 <_raise_r+0x12>
 80041a6:	2400      	movs	r4, #0
 80041a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80041ac:	4628      	mov	r0, r5
 80041ae:	4798      	blx	r3
 80041b0:	2000      	movs	r0, #0
 80041b2:	e7e0      	b.n	8004176 <_raise_r+0x12>

080041b4 <raise>:
 80041b4:	4b02      	ldr	r3, [pc, #8]	; (80041c0 <raise+0xc>)
 80041b6:	4601      	mov	r1, r0
 80041b8:	6818      	ldr	r0, [r3, #0]
 80041ba:	f7ff bfd3 	b.w	8004164 <_raise_r>
 80041be:	bf00      	nop
 80041c0:	20000064 	.word	0x20000064

080041c4 <_kill_r>:
 80041c4:	b538      	push	{r3, r4, r5, lr}
 80041c6:	4d07      	ldr	r5, [pc, #28]	; (80041e4 <_kill_r+0x20>)
 80041c8:	2300      	movs	r3, #0
 80041ca:	4604      	mov	r4, r0
 80041cc:	4608      	mov	r0, r1
 80041ce:	4611      	mov	r1, r2
 80041d0:	602b      	str	r3, [r5, #0]
 80041d2:	f7fc fb5b 	bl	800088c <_kill>
 80041d6:	1c43      	adds	r3, r0, #1
 80041d8:	d102      	bne.n	80041e0 <_kill_r+0x1c>
 80041da:	682b      	ldr	r3, [r5, #0]
 80041dc:	b103      	cbz	r3, 80041e0 <_kill_r+0x1c>
 80041de:	6023      	str	r3, [r4, #0]
 80041e0:	bd38      	pop	{r3, r4, r5, pc}
 80041e2:	bf00      	nop
 80041e4:	200002d4 	.word	0x200002d4

080041e8 <_getpid_r>:
 80041e8:	f7fc bb48 	b.w	800087c <_getpid>

080041ec <__swhatbuf_r>:
 80041ec:	b570      	push	{r4, r5, r6, lr}
 80041ee:	460c      	mov	r4, r1
 80041f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041f4:	2900      	cmp	r1, #0
 80041f6:	b096      	sub	sp, #88	; 0x58
 80041f8:	4615      	mov	r5, r2
 80041fa:	461e      	mov	r6, r3
 80041fc:	da0d      	bge.n	800421a <__swhatbuf_r+0x2e>
 80041fe:	89a3      	ldrh	r3, [r4, #12]
 8004200:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004204:	f04f 0100 	mov.w	r1, #0
 8004208:	bf0c      	ite	eq
 800420a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800420e:	2340      	movne	r3, #64	; 0x40
 8004210:	2000      	movs	r0, #0
 8004212:	6031      	str	r1, [r6, #0]
 8004214:	602b      	str	r3, [r5, #0]
 8004216:	b016      	add	sp, #88	; 0x58
 8004218:	bd70      	pop	{r4, r5, r6, pc}
 800421a:	466a      	mov	r2, sp
 800421c:	f000 f848 	bl	80042b0 <_fstat_r>
 8004220:	2800      	cmp	r0, #0
 8004222:	dbec      	blt.n	80041fe <__swhatbuf_r+0x12>
 8004224:	9901      	ldr	r1, [sp, #4]
 8004226:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800422a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800422e:	4259      	negs	r1, r3
 8004230:	4159      	adcs	r1, r3
 8004232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004236:	e7eb      	b.n	8004210 <__swhatbuf_r+0x24>

08004238 <__smakebuf_r>:
 8004238:	898b      	ldrh	r3, [r1, #12]
 800423a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800423c:	079d      	lsls	r5, r3, #30
 800423e:	4606      	mov	r6, r0
 8004240:	460c      	mov	r4, r1
 8004242:	d507      	bpl.n	8004254 <__smakebuf_r+0x1c>
 8004244:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004248:	6023      	str	r3, [r4, #0]
 800424a:	6123      	str	r3, [r4, #16]
 800424c:	2301      	movs	r3, #1
 800424e:	6163      	str	r3, [r4, #20]
 8004250:	b002      	add	sp, #8
 8004252:	bd70      	pop	{r4, r5, r6, pc}
 8004254:	ab01      	add	r3, sp, #4
 8004256:	466a      	mov	r2, sp
 8004258:	f7ff ffc8 	bl	80041ec <__swhatbuf_r>
 800425c:	9900      	ldr	r1, [sp, #0]
 800425e:	4605      	mov	r5, r0
 8004260:	4630      	mov	r0, r6
 8004262:	f7ff fab3 	bl	80037cc <_malloc_r>
 8004266:	b948      	cbnz	r0, 800427c <__smakebuf_r+0x44>
 8004268:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800426c:	059a      	lsls	r2, r3, #22
 800426e:	d4ef      	bmi.n	8004250 <__smakebuf_r+0x18>
 8004270:	f023 0303 	bic.w	r3, r3, #3
 8004274:	f043 0302 	orr.w	r3, r3, #2
 8004278:	81a3      	strh	r3, [r4, #12]
 800427a:	e7e3      	b.n	8004244 <__smakebuf_r+0xc>
 800427c:	89a3      	ldrh	r3, [r4, #12]
 800427e:	6020      	str	r0, [r4, #0]
 8004280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004284:	81a3      	strh	r3, [r4, #12]
 8004286:	9b00      	ldr	r3, [sp, #0]
 8004288:	6163      	str	r3, [r4, #20]
 800428a:	9b01      	ldr	r3, [sp, #4]
 800428c:	6120      	str	r0, [r4, #16]
 800428e:	b15b      	cbz	r3, 80042a8 <__smakebuf_r+0x70>
 8004290:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004294:	4630      	mov	r0, r6
 8004296:	f000 f81d 	bl	80042d4 <_isatty_r>
 800429a:	b128      	cbz	r0, 80042a8 <__smakebuf_r+0x70>
 800429c:	89a3      	ldrh	r3, [r4, #12]
 800429e:	f023 0303 	bic.w	r3, r3, #3
 80042a2:	f043 0301 	orr.w	r3, r3, #1
 80042a6:	81a3      	strh	r3, [r4, #12]
 80042a8:	89a3      	ldrh	r3, [r4, #12]
 80042aa:	431d      	orrs	r5, r3
 80042ac:	81a5      	strh	r5, [r4, #12]
 80042ae:	e7cf      	b.n	8004250 <__smakebuf_r+0x18>

080042b0 <_fstat_r>:
 80042b0:	b538      	push	{r3, r4, r5, lr}
 80042b2:	4d07      	ldr	r5, [pc, #28]	; (80042d0 <_fstat_r+0x20>)
 80042b4:	2300      	movs	r3, #0
 80042b6:	4604      	mov	r4, r0
 80042b8:	4608      	mov	r0, r1
 80042ba:	4611      	mov	r1, r2
 80042bc:	602b      	str	r3, [r5, #0]
 80042be:	f7fc fb44 	bl	800094a <_fstat>
 80042c2:	1c43      	adds	r3, r0, #1
 80042c4:	d102      	bne.n	80042cc <_fstat_r+0x1c>
 80042c6:	682b      	ldr	r3, [r5, #0]
 80042c8:	b103      	cbz	r3, 80042cc <_fstat_r+0x1c>
 80042ca:	6023      	str	r3, [r4, #0]
 80042cc:	bd38      	pop	{r3, r4, r5, pc}
 80042ce:	bf00      	nop
 80042d0:	200002d4 	.word	0x200002d4

080042d4 <_isatty_r>:
 80042d4:	b538      	push	{r3, r4, r5, lr}
 80042d6:	4d06      	ldr	r5, [pc, #24]	; (80042f0 <_isatty_r+0x1c>)
 80042d8:	2300      	movs	r3, #0
 80042da:	4604      	mov	r4, r0
 80042dc:	4608      	mov	r0, r1
 80042de:	602b      	str	r3, [r5, #0]
 80042e0:	f7fc fb43 	bl	800096a <_isatty>
 80042e4:	1c43      	adds	r3, r0, #1
 80042e6:	d102      	bne.n	80042ee <_isatty_r+0x1a>
 80042e8:	682b      	ldr	r3, [r5, #0]
 80042ea:	b103      	cbz	r3, 80042ee <_isatty_r+0x1a>
 80042ec:	6023      	str	r3, [r4, #0]
 80042ee:	bd38      	pop	{r3, r4, r5, pc}
 80042f0:	200002d4 	.word	0x200002d4

080042f4 <_init>:
 80042f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f6:	bf00      	nop
 80042f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042fa:	bc08      	pop	{r3}
 80042fc:	469e      	mov	lr, r3
 80042fe:	4770      	bx	lr

08004300 <_fini>:
 8004300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004302:	bf00      	nop
 8004304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004306:	bc08      	pop	{r3}
 8004308:	469e      	mov	lr, r3
 800430a:	4770      	bx	lr
