# Compile of ADD.v was successful.
# Compile of ALU.v was successful.
# Compile of Registros.v was successful.
# Compile of contador.v was successful.
# Compile of memInstrucciones.v was successful.
# Compile of MemoryData.v was successful.
# Compile of ALUcontrol.v was successful.
# Compile of mux.v was successful.
# Compile of sumador.v was successful.
# Compile of desplazador.v was successful.
# Compile of UnidadControl.v was successful.
# Compile of Buff.v was successful.
# Compile of IF_ID.v was successful.
# Compile of Nucleo.v was successful.
# Compile of NucleoTB.v was successful.
# Compile of ID_EX.v was successful.
# Compile of EX_MEM.v was successful.
# Compile of MEM_WB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim work.coreTB
# vsim work.coreTB 
# Start time: 12:04:11 on Oct 28,2025
# Loading work.coreTB
# Loading work.NucleoTop
# Loading work.PC
# Loading work.sumador
# Loading work.memoryInstructions
# Loading work.IF_ID
# Loading work.Control
# Loading work.Registros
# Loading work.ID_EX
# Loading work.ALUcontrol
# Loading work.MUX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.memoriaDatos
# Loading work.MEM_WB
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'dato'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'dato2'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'datoOut'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
add wave -position insertpoint  \
sim:/coreTB/DUT/clk
add wave -position insertpoint  \
sim:/coreTB/DUT/PC/reset \
sim:/coreTB/DUT/PC/pc_in \
sim:/coreTB/DUT/PC/pc_out
add wave -position insertpoint  \
sim:/coreTB/DUT/sumador/A \
sim:/coreTB/DUT/sumador/B \
sim:/coreTB/DUT/sumador/res
add wave -position insertpoint  \
sim:/coreTB/DUT/memoryInstructions/address \
sim:/coreTB/DUT/memoryInstructions/instruction \
sim:/coreTB/DUT/memoryInstructions/memory
add wave -position insertpoint  \
sim:/coreTB/DUT/IF_ID/data_in \
sim:/coreTB/DUT/IF_ID/data_in2 \
sim:/coreTB/DUT/IF_ID/data_out \
sim:/coreTB/DUT/IF_ID/data_out2
add wave -position insertpoint  \
sim:/coreTB/DUT/Control/instruccion \
sim:/coreTB/DUT/Control/RegDest \
sim:/coreTB/DUT/Control/Branch \
sim:/coreTB/DUT/Control/MemRead \
sim:/coreTB/DUT/Control/MemtoReg \
sim:/coreTB/DUT/Control/ALUOp \
sim:/coreTB/DUT/Control/MemWrite \
sim:/coreTB/DUT/Control/ALUSrc \
sim:/coreTB/DUT/Control/RegWrite
add wave -position insertpoint  \
sim:/coreTB/DUT/BR/ARead1 \
sim:/coreTB/DUT/BR/ARead2 \
sim:/coreTB/DUT/BR/AWR \
sim:/coreTB/DUT/BR/DataIn \
sim:/coreTB/DUT/BR/WE \
sim:/coreTB/DUT/BR/DRead1 \
sim:/coreTB/DUT/BR/DRead2 \
sim:/coreTB/DUT/BR/Registro
add wave -position insertpoint  \
sim:/coreTB/DUT/ID_EX/WB \
sim:/coreTB/DUT/ID_EX/M \
sim:/coreTB/DUT/ID_EX/EX \
sim:/coreTB/DUT/ID_EX/data_in \
sim:/coreTB/DUT/ID_EX/data_in2 \
sim:/coreTB/DUT/ID_EX/data_in3 \
sim:/coreTB/DUT/ID_EX/data_extend_in \
sim:/coreTB/DUT/ID_EX/adrWrite1 \
sim:/coreTB/DUT/ID_EX/adrWrite2 \
sim:/coreTB/DUT/ID_EX/funcion_in \
sim:/coreTB/DUT/ID_EX/WB_out \
sim:/coreTB/DUT/ID_EX/M_out \
sim:/coreTB/DUT/ID_EX/EX_out \
sim:/coreTB/DUT/ID_EX/data_out \
sim:/coreTB/DUT/ID_EX/data_out2 \
sim:/coreTB/DUT/ID_EX/data_out_jm \
sim:/coreTB/DUT/ID_EX/funcion \
sim:/coreTB/DUT/ID_EX/AWrite1 \
sim:/coreTB/DUT/ID_EX/AWrite2
add wave -position insertpoint  \
sim:/coreTB/DUT/ALUcontrol/instruccion \
sim:/coreTB/DUT/ALUcontrol/AluOP \
sim:/coreTB/DUT/ALUcontrol/outInst
add wave -position insertpoint  \
sim:/coreTB/DUT/mux_in_ALU/dato \
sim:/coreTB/DUT/mux_in_ALU/dato2 \
sim:/coreTB/DUT/mux_in_ALU/sel \
sim:/coreTB/DUT/mux_in_ALU/datoOut
add wave -position insertpoint  \
sim:/coreTB/DUT/ALU/a \
sim:/coreTB/DUT/ALU/b \
sim:/coreTB/DUT/ALU/operador \
sim:/coreTB/DUT/ALU/resultado
add wave -position insertpoint  \
sim:/coreTB/DUT/mux_regDest/dato \
sim:/coreTB/DUT/mux_regDest/dato2 \
sim:/coreTB/DUT/mux_regDest/sel \
sim:/coreTB/DUT/mux_regDest/datoOut
add wave -position insertpoint  \
sim:/coreTB/DUT/EX_MEM/WB \
sim:/coreTB/DUT/EX_MEM/M \
sim:/coreTB/DUT/EX_MEM/data_in \
sim:/coreTB/DUT/EX_MEM/data_in2 \
sim:/coreTB/DUT/EX_MEM/AWriteMem_in \
sim:/coreTB/DUT/EX_MEM/AWriteReg_in \
sim:/coreTB/DUT/EX_MEM/WB_out \
sim:/coreTB/DUT/EX_MEM/M_out \
sim:/coreTB/DUT/EX_MEM/data_out \
sim:/coreTB/DUT/EX_MEM/data_out2 \
sim:/coreTB/DUT/EX_MEM/AWriteMem \
sim:/coreTB/DUT/EX_MEM/AWriteReg
add wave -position insertpoint  \
sim:/coreTB/DUT/mux_branch/dato \
sim:/coreTB/DUT/mux_branch/dato2 \
sim:/coreTB/DUT/mux_branch/sel \
sim:/coreTB/DUT/mux_branch/datoOut
add wave -position insertpoint  \
sim:/coreTB/DUT/memoriaDatos/address \
sim:/coreTB/DUT/memoriaDatos/dato \
sim:/coreTB/DUT/memoriaDatos/MemWrite \
sim:/coreTB/DUT/memoriaDatos/MemRead \
sim:/coreTB/DUT/memoriaDatos/datoLeido \
sim:/coreTB/DUT/memoriaDatos/memory
add wave -position insertpoint  \
sim:/coreTB/DUT/MEM_WB/WB \
sim:/coreTB/DUT/MEM_WB/DatoLeido \
sim:/coreTB/DUT/MEM_WB/direccion \
sim:/coreTB/DUT/MEM_WB/direccionRegistro \
sim:/coreTB/DUT/MEM_WB/WB_out \
sim:/coreTB/DUT/MEM_WB/datoLeido_out \
sim:/coreTB/DUT/MEM_WB/direccion_out \
sim:/coreTB/DUT/MEM_WB/direccionRegistro_out
add wave -position insertpoint  \
sim:/coreTB/DUT/mux_MemoryToReg/dato \
sim:/coreTB/DUT/mux_MemoryToReg/dato2 \
sim:/coreTB/DUT/mux_MemoryToReg/sel \
sim:/coreTB/DUT/mux_MemoryToReg/datoOut
run
run -all
# Break key hit
# Break in Module coreTB at C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/NucleoTB.v line 21
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'dato'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'dato2'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'datoOut'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
run
run
# Compile of NucleoTB.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.coreTB
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'dato'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'dato2'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (8) for port 'datoOut'. The port definition is at: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/mux.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /coreTB/DUT/mux_branch File: C:/Users/Lenovo/Documents/UDG/ProyectosModelSim/ArqMIPS32/Nucleo.v Line: 192
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
run
run
run
run
run
