// Seed: 3363249431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    output tri1  id_5
);
  logic [-1 : -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
