<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf518 › include › mach › defBF512.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF512.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF512_H</span>
<span class="cp">#define _DEF_BF512_H</span>

<span class="cm">/* ************************************************************** */</span>
<span class="cm">/*   SYSTEM &amp; MMR ADDRESS DEFINITIONS COMMON TO ALL ADSP-BF51x    */</span>
<span class="cm">/* ************************************************************** */</span>

<span class="cm">/* Clock and System Control	(0xFFC00000 - 0xFFC000FF)								*/</span>
<span class="cp">#define PLL_CTL				0xFFC00000	</span><span class="cm">/* PLL Control Register						*/</span><span class="cp"></span>
<span class="cp">#define PLL_DIV				0xFFC00004	</span><span class="cm">/* PLL Divide Register						*/</span><span class="cp"></span>
<span class="cp">#define VR_CTL				0xFFC00008	</span><span class="cm">/* Voltage Regulator Control Register				*/</span><span class="cp"></span>
<span class="cp">#define PLL_STAT			0xFFC0000C	</span><span class="cm">/* PLL Status Register						*/</span><span class="cp"></span>
<span class="cp">#define PLL_LOCKCNT			0xFFC00010	</span><span class="cm">/* PLL Lock Count Register					*/</span><span class="cp"></span>
<span class="cp">#define CHIPID				0xFFC00014	</span><span class="cm">/* Device ID Register */</span><span class="cp"></span>

<span class="cm">/* System Interrupt Controller (0xFFC00100 - 0xFFC001FF)								*/</span>
<span class="cp">#define SWRST				0xFFC00100	</span><span class="cm">/* Software Reset Register					*/</span><span class="cp"></span>
<span class="cp">#define SYSCR				0xFFC00104	</span><span class="cm">/* System Configuration Register				*/</span><span class="cp"></span>
<span class="cp">#define SIC_RVECT			0xFFC00108	</span><span class="cm">/* Interrupt Reset Vector Address Register			*/</span><span class="cp"></span>

<span class="cp">#define SIC_IMASK0			0xFFC0010C	</span><span class="cm">/* Interrupt Mask Register					*/</span><span class="cp"></span>
<span class="cp">#define SIC_IAR0			0xFFC00110	</span><span class="cm">/* Interrupt Assignment Register 0				*/</span><span class="cp"></span>
<span class="cp">#define SIC_IAR1			0xFFC00114	</span><span class="cm">/* Interrupt Assignment Register 1				*/</span><span class="cp"></span>
<span class="cp">#define SIC_IAR2			0xFFC00118	</span><span class="cm">/* Interrupt Assignment Register 2				*/</span><span class="cp"></span>
<span class="cp">#define SIC_IAR3			0xFFC0011C	</span><span class="cm">/* Interrupt Assignment Register 3				*/</span><span class="cp"></span>
<span class="cp">#define SIC_ISR0			0xFFC00120	</span><span class="cm">/* Interrupt Status Register					*/</span><span class="cp"></span>
<span class="cp">#define SIC_IWR0			0xFFC00124	</span><span class="cm">/* Interrupt Wakeup Register					*/</span><span class="cp"></span>

<span class="cm">/* SIC Additions to ADSP-BF51x (0xFFC0014C - 0xFFC00162) */</span>
<span class="cp">#define SIC_IMASK1                      0xFFC0014C     </span><span class="cm">/* Interrupt Mask register of SIC2 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR4                        0xFFC00150     </span><span class="cm">/* Interrupt Assignment register4 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR5                        0xFFC00154     </span><span class="cm">/* Interrupt Assignment register5 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR6                        0xFFC00158     </span><span class="cm">/* Interrupt Assignment register6 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR7                        0xFFC0015C     </span><span class="cm">/* Interrupt Assignment register7 */</span><span class="cp"></span>
<span class="cp">#define SIC_ISR1                        0xFFC00160     </span><span class="cm">/* Interrupt Statur register */</span><span class="cp"></span>
<span class="cp">#define SIC_IWR1                        0xFFC00164     </span><span class="cm">/* Interrupt Wakeup register */</span><span class="cp"></span>


<span class="cm">/* Watchdog Timer			(0xFFC00200 - 0xFFC002FF)								*/</span>
<span class="cp">#define WDOG_CTL			0xFFC00200	</span><span class="cm">/* Watchdog Control Register				*/</span><span class="cp"></span>
<span class="cp">#define WDOG_CNT			0xFFC00204	</span><span class="cm">/* Watchdog Count Register					*/</span><span class="cp"></span>
<span class="cp">#define WDOG_STAT			0xFFC00208	</span><span class="cm">/* Watchdog Status Register					*/</span><span class="cp"></span>


<span class="cm">/* Real Time Clock		(0xFFC00300 - 0xFFC003FF)									*/</span>
<span class="cp">#define RTC_STAT			0xFFC00300	</span><span class="cm">/* RTC Status Register						*/</span><span class="cp"></span>
<span class="cp">#define RTC_ICTL			0xFFC00304	</span><span class="cm">/* RTC Interrupt Control Register			*/</span><span class="cp"></span>
<span class="cp">#define RTC_ISTAT			0xFFC00308	</span><span class="cm">/* RTC Interrupt Status Register			*/</span><span class="cp"></span>
<span class="cp">#define RTC_SWCNT			0xFFC0030C	</span><span class="cm">/* RTC Stopwatch Count Register				*/</span><span class="cp"></span>
<span class="cp">#define RTC_ALARM			0xFFC00310	</span><span class="cm">/* RTC Alarm Time Register					*/</span><span class="cp"></span>
<span class="cp">#define RTC_FAST			0xFFC00314	</span><span class="cm">/* RTC Prescaler Enable Register			*/</span><span class="cp"></span>
<span class="cp">#define RTC_PREN			0xFFC00314	</span><span class="cm">/* RTC Prescaler Enable Alternate Macro		*/</span><span class="cp"></span>


<span class="cm">/* UART0 Controller		(0xFFC00400 - 0xFFC004FF)									*/</span>
<span class="cp">#define UART0_THR			0xFFC00400	</span><span class="cm">/* Transmit Holding register				*/</span><span class="cp"></span>
<span class="cp">#define UART0_RBR			0xFFC00400	</span><span class="cm">/* Receive Buffer register					*/</span><span class="cp"></span>
<span class="cp">#define UART0_DLL			0xFFC00400	</span><span class="cm">/* Divisor Latch (Low-Byte)					*/</span><span class="cp"></span>
<span class="cp">#define UART0_IER			0xFFC00404	</span><span class="cm">/* Interrupt Enable Register				*/</span><span class="cp"></span>
<span class="cp">#define UART0_DLH			0xFFC00404	</span><span class="cm">/* Divisor Latch (High-Byte)				*/</span><span class="cp"></span>
<span class="cp">#define UART0_IIR			0xFFC00408	</span><span class="cm">/* Interrupt Identification Register		*/</span><span class="cp"></span>
<span class="cp">#define UART0_LCR			0xFFC0040C	</span><span class="cm">/* Line Control Register					*/</span><span class="cp"></span>
<span class="cp">#define UART0_MCR			0xFFC00410	</span><span class="cm">/* Modem Control Register					*/</span><span class="cp"></span>
<span class="cp">#define UART0_LSR			0xFFC00414	</span><span class="cm">/* Line Status Register						*/</span><span class="cp"></span>
<span class="cp">#define UART0_MSR			0xFFC00418	</span><span class="cm">/* Modem Status Register					*/</span><span class="cp"></span>
<span class="cp">#define UART0_SCR			0xFFC0041C	</span><span class="cm">/* SCR Scratch Register						*/</span><span class="cp"></span>
<span class="cp">#define UART0_GCTL			0xFFC00424	</span><span class="cm">/* Global Control Register					*/</span><span class="cp"></span>

<span class="cm">/* SPI0 Controller			(0xFFC00500 - 0xFFC005FF)							*/</span>
<span class="cp">#define SPI0_REGBASE			0xFFC00500</span>
<span class="cp">#define SPI0_CTL			0xFFC00500	</span><span class="cm">/* SPI Control Register						*/</span><span class="cp"></span>
<span class="cp">#define SPI0_FLG			0xFFC00504	</span><span class="cm">/* SPI Flag register						*/</span><span class="cp"></span>
<span class="cp">#define SPI0_STAT			0xFFC00508	</span><span class="cm">/* SPI Status register						*/</span><span class="cp"></span>
<span class="cp">#define SPI0_TDBR			0xFFC0050C	</span><span class="cm">/* SPI Transmit Data Buffer Register				*/</span><span class="cp"></span>
<span class="cp">#define SPI0_RDBR			0xFFC00510	</span><span class="cm">/* SPI Receive Data Buffer Register				*/</span><span class="cp"></span>
<span class="cp">#define SPI0_BAUD			0xFFC00514	</span><span class="cm">/* SPI Baud rate Register					*/</span><span class="cp"></span>
<span class="cp">#define SPI0_SHADOW			0xFFC00518	</span><span class="cm">/* SPI_RDBR Shadow Register					*/</span><span class="cp"></span>

<span class="cm">/* SPI1 Controller			(0xFFC03400 - 0xFFC034FF)							*/</span>
<span class="cp">#define SPI1_REGBASE			0xFFC03400</span>
<span class="cp">#define SPI1_CTL			0xFFC03400	</span><span class="cm">/* SPI Control Register						*/</span><span class="cp"></span>
<span class="cp">#define SPI1_FLG			0xFFC03404	</span><span class="cm">/* SPI Flag register						*/</span><span class="cp"></span>
<span class="cp">#define SPI1_STAT			0xFFC03408	</span><span class="cm">/* SPI Status register						*/</span><span class="cp"></span>
<span class="cp">#define SPI1_TDBR			0xFFC0340C	</span><span class="cm">/* SPI Transmit Data Buffer Register				*/</span><span class="cp"></span>
<span class="cp">#define SPI1_RDBR			0xFFC03410	</span><span class="cm">/* SPI Receive Data Buffer Register				*/</span><span class="cp"></span>
<span class="cp">#define SPI1_BAUD			0xFFC03414	</span><span class="cm">/* SPI Baud rate Register					*/</span><span class="cp"></span>
<span class="cp">#define SPI1_SHADOW			0xFFC03418	</span><span class="cm">/* SPI_RDBR Shadow Register					*/</span><span class="cp"></span>

<span class="cm">/* TIMER0-7 Registers		(0xFFC00600 - 0xFFC006FF)								*/</span>
<span class="cp">#define TIMER0_CONFIG		0xFFC00600	</span><span class="cm">/* Timer 0 Configuration Register			*/</span><span class="cp"></span>
<span class="cp">#define TIMER0_COUNTER		0xFFC00604	</span><span class="cm">/* Timer 0 Counter Register					*/</span><span class="cp"></span>
<span class="cp">#define TIMER0_PERIOD		0xFFC00608	</span><span class="cm">/* Timer 0 Period Register					*/</span><span class="cp"></span>
<span class="cp">#define TIMER0_WIDTH		0xFFC0060C	</span><span class="cm">/* Timer 0 Width Register					*/</span><span class="cp"></span>

<span class="cp">#define TIMER1_CONFIG		0xFFC00610	</span><span class="cm">/* Timer 1 Configuration Register  			*/</span><span class="cp"></span>
<span class="cp">#define TIMER1_COUNTER		0xFFC00614	</span><span class="cm">/* Timer 1 Counter Register        			*/</span><span class="cp"></span>
<span class="cp">#define TIMER1_PERIOD		0xFFC00618	</span><span class="cm">/* Timer 1 Period Register         			*/</span><span class="cp"></span>
<span class="cp">#define TIMER1_WIDTH		0xFFC0061C	</span><span class="cm">/* Timer 1 Width Register          			*/</span><span class="cp"></span>

<span class="cp">#define TIMER2_CONFIG		0xFFC00620	</span><span class="cm">/* Timer 2 Configuration Register  			*/</span><span class="cp"></span>
<span class="cp">#define TIMER2_COUNTER		0xFFC00624	</span><span class="cm">/* Timer 2 Counter Register        			*/</span><span class="cp"></span>
<span class="cp">#define TIMER2_PERIOD		0xFFC00628	</span><span class="cm">/* Timer 2 Period Register         			*/</span><span class="cp"></span>
<span class="cp">#define TIMER2_WIDTH		0xFFC0062C	</span><span class="cm">/* Timer 2 Width Register          			*/</span><span class="cp"></span>

<span class="cp">#define TIMER3_CONFIG		0xFFC00630	</span><span class="cm">/* Timer 3 Configuration Register			*/</span><span class="cp"></span>
<span class="cp">#define TIMER3_COUNTER		0xFFC00634	</span><span class="cm">/* Timer 3 Counter Register					*/</span><span class="cp"></span>
<span class="cp">#define TIMER3_PERIOD		0xFFC00638	</span><span class="cm">/* Timer 3 Period Register					*/</span><span class="cp"></span>
<span class="cp">#define TIMER3_WIDTH		0xFFC0063C	</span><span class="cm">/* Timer 3 Width Register					*/</span><span class="cp"></span>

<span class="cp">#define TIMER4_CONFIG		0xFFC00640	</span><span class="cm">/* Timer 4 Configuration Register  			*/</span><span class="cp"></span>
<span class="cp">#define TIMER4_COUNTER		0xFFC00644	</span><span class="cm">/* Timer 4 Counter Register        			*/</span><span class="cp"></span>
<span class="cp">#define TIMER4_PERIOD		0xFFC00648	</span><span class="cm">/* Timer 4 Period Register         			*/</span><span class="cp"></span>
<span class="cp">#define TIMER4_WIDTH		0xFFC0064C	</span><span class="cm">/* Timer 4 Width Register          			*/</span><span class="cp"></span>

<span class="cp">#define TIMER5_CONFIG		0xFFC00650	</span><span class="cm">/* Timer 5 Configuration Register  			*/</span><span class="cp"></span>
<span class="cp">#define TIMER5_COUNTER		0xFFC00654	</span><span class="cm">/* Timer 5 Counter Register        			*/</span><span class="cp"></span>
<span class="cp">#define TIMER5_PERIOD		0xFFC00658	</span><span class="cm">/* Timer 5 Period Register         			*/</span><span class="cp"></span>
<span class="cp">#define TIMER5_WIDTH		0xFFC0065C	</span><span class="cm">/* Timer 5 Width Register          			*/</span><span class="cp"></span>

<span class="cp">#define TIMER6_CONFIG		0xFFC00660	</span><span class="cm">/* Timer 6 Configuration Register  			*/</span><span class="cp"></span>
<span class="cp">#define TIMER6_COUNTER		0xFFC00664	</span><span class="cm">/* Timer 6 Counter Register        			*/</span><span class="cp"></span>
<span class="cp">#define TIMER6_PERIOD		0xFFC00668	</span><span class="cm">/* Timer 6 Period Register         			*/</span><span class="cp"></span>
<span class="cp">#define TIMER6_WIDTH		0xFFC0066C	</span><span class="cm">/* Timer 6 Width Register          			*/</span><span class="cp"></span>

<span class="cp">#define TIMER7_CONFIG		0xFFC00670	</span><span class="cm">/* Timer 7 Configuration Register  			*/</span><span class="cp"></span>
<span class="cp">#define TIMER7_COUNTER		0xFFC00674	</span><span class="cm">/* Timer 7 Counter Register        			*/</span><span class="cp"></span>
<span class="cp">#define TIMER7_PERIOD		0xFFC00678	</span><span class="cm">/* Timer 7 Period Register         			*/</span><span class="cp"></span>
<span class="cp">#define TIMER7_WIDTH		0xFFC0067C	</span><span class="cm">/* Timer 7 Width Register       			*/</span><span class="cp"></span>

<span class="cp">#define TIMER_ENABLE		0xFFC00680	</span><span class="cm">/* Timer Enable Register					*/</span><span class="cp"></span>
<span class="cp">#define TIMER_DISABLE		0xFFC00684	</span><span class="cm">/* Timer Disable Register					*/</span><span class="cp"></span>
<span class="cp">#define TIMER_STATUS		0xFFC00688	</span><span class="cm">/* Timer Status Register					*/</span><span class="cp"></span>

<span class="cm">/* General Purpose I/O Port F (0xFFC00700 - 0xFFC007FF)												*/</span>
<span class="cp">#define PORTFIO					0xFFC00700	</span><span class="cm">/* Port F I/O Pin State Specify Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_CLEAR			0xFFC00704	</span><span class="cm">/* Port F I/O Peripheral Interrupt Clear Register		*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_SET				0xFFC00708	</span><span class="cm">/* Port F I/O Peripheral Interrupt Set Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_TOGGLE			0xFFC0070C	</span><span class="cm">/* Port F I/O Pin State Toggle Register					*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKA			0xFFC00710	</span><span class="cm">/* Port F I/O Mask State Specify Interrupt A Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKA_CLEAR		0xFFC00714	</span><span class="cm">/* Port F I/O Mask Disable Interrupt A Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKA_SET		0xFFC00718	</span><span class="cm">/* Port F I/O Mask Enable Interrupt A Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKA_TOGGLE	0xFFC0071C	</span><span class="cm">/* Port F I/O Mask Toggle Enable Interrupt A Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKB			0xFFC00720	</span><span class="cm">/* Port F I/O Mask State Specify Interrupt B Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKB_CLEAR		0xFFC00724	</span><span class="cm">/* Port F I/O Mask Disable Interrupt B Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKB_SET		0xFFC00728	</span><span class="cm">/* Port F I/O Mask Enable Interrupt B Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_MASKB_TOGGLE	0xFFC0072C	</span><span class="cm">/* Port F I/O Mask Toggle Enable Interrupt B Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_DIR				0xFFC00730	</span><span class="cm">/* Port F I/O Direction Register						*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_POLAR			0xFFC00734	</span><span class="cm">/* Port F I/O Source Polarity Register					*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_EDGE			0xFFC00738	</span><span class="cm">/* Port F I/O Source Sensitivity Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_BOTH			0xFFC0073C	</span><span class="cm">/* Port F I/O Set on BOTH Edges Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTFIO_INEN			0xFFC00740	</span><span class="cm">/* Port F I/O Input Enable Register 					*/</span><span class="cp"></span>

<span class="cm">/* SPORT0 Controller		(0xFFC00800 - 0xFFC008FF)										*/</span>
<span class="cp">#define SPORT0_TCR1			0xFFC00800	</span><span class="cm">/* SPORT0 Transmit Configuration 1 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_TCR2			0xFFC00804	</span><span class="cm">/* SPORT0 Transmit Configuration 2 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_TCLKDIV		0xFFC00808	</span><span class="cm">/* SPORT0 Transmit Clock Divider					*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_TFSDIV		0xFFC0080C	</span><span class="cm">/* SPORT0 Transmit Frame Sync Divider				*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_TX			0xFFC00810	</span><span class="cm">/* SPORT0 TX Data Register							*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_RX			0xFFC00818	</span><span class="cm">/* SPORT0 RX Data Register							*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCR1			0xFFC00820	</span><span class="cm">/* SPORT0 Transmit Configuration 1 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCR2			0xFFC00824	</span><span class="cm">/* SPORT0 Transmit Configuration 2 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCLKDIV		0xFFC00828	</span><span class="cm">/* SPORT0 Receive Clock Divider						*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_RFSDIV		0xFFC0082C	</span><span class="cm">/* SPORT0 Receive Frame Sync Divider				*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_STAT			0xFFC00830	</span><span class="cm">/* SPORT0 Status Register							*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_CHNL			0xFFC00834	</span><span class="cm">/* SPORT0 Current Channel Register					*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCMC1		0xFFC00838	</span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 1	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCMC2		0xFFC0083C	</span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 2	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS0		0xFFC00840	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 0	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS1		0xFFC00844	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 1	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS2		0xFFC00848	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 2	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS3		0xFFC0084C	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 3	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS0		0xFFC00850	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 0	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS1		0xFFC00854	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 1	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS2		0xFFC00858	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 2	*/</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS3		0xFFC0085C	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 3	*/</span><span class="cp"></span>

<span class="cm">/* SPORT1 Controller		(0xFFC00900 - 0xFFC009FF)										*/</span>
<span class="cp">#define SPORT1_TCR1			0xFFC00900	</span><span class="cm">/* SPORT1 Transmit Configuration 1 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_TCR2			0xFFC00904	</span><span class="cm">/* SPORT1 Transmit Configuration 2 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_TCLKDIV		0xFFC00908	</span><span class="cm">/* SPORT1 Transmit Clock Divider					*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_TFSDIV		0xFFC0090C	</span><span class="cm">/* SPORT1 Transmit Frame Sync Divider				*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_TX			0xFFC00910	</span><span class="cm">/* SPORT1 TX Data Register							*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_RX			0xFFC00918	</span><span class="cm">/* SPORT1 RX Data Register							*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCR1			0xFFC00920	</span><span class="cm">/* SPORT1 Transmit Configuration 1 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCR2			0xFFC00924	</span><span class="cm">/* SPORT1 Transmit Configuration 2 Register			*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCLKDIV		0xFFC00928	</span><span class="cm">/* SPORT1 Receive Clock Divider						*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_RFSDIV		0xFFC0092C	</span><span class="cm">/* SPORT1 Receive Frame Sync Divider				*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_STAT			0xFFC00930	</span><span class="cm">/* SPORT1 Status Register							*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_CHNL			0xFFC00934	</span><span class="cm">/* SPORT1 Current Channel Register					*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCMC1		0xFFC00938	</span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 1	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCMC2		0xFFC0093C	</span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 2	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS0		0xFFC00940	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 0	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS1		0xFFC00944	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 1	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS2		0xFFC00948	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 2	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS3		0xFFC0094C	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 3	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS0		0xFFC00950	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 0	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS1		0xFFC00954	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 1	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS2		0xFFC00958	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 2	*/</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS3		0xFFC0095C	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 3	*/</span><span class="cp"></span>

<span class="cm">/* External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF)								*/</span>
<span class="cp">#define EBIU_AMGCTL			0xFFC00A00	</span><span class="cm">/* Asynchronous Memory Global Control Register	*/</span><span class="cp"></span>
<span class="cp">#define EBIU_AMBCTL0		0xFFC00A04	</span><span class="cm">/* Asynchronous Memory Bank Control Register 0	*/</span><span class="cp"></span>
<span class="cp">#define EBIU_AMBCTL1		0xFFC00A08	</span><span class="cm">/* Asynchronous Memory Bank Control Register 1	*/</span><span class="cp"></span>
<span class="cp">#define EBIU_SDGCTL			0xFFC00A10	</span><span class="cm">/* SDRAM Global Control Register				*/</span><span class="cp"></span>
<span class="cp">#define EBIU_SDBCTL			0xFFC00A14	</span><span class="cm">/* SDRAM Bank Control Register					*/</span><span class="cp"></span>
<span class="cp">#define EBIU_SDRRC			0xFFC00A18	</span><span class="cm">/* SDRAM Refresh Rate Control Register			*/</span><span class="cp"></span>
<span class="cp">#define EBIU_SDSTAT			0xFFC00A1C	</span><span class="cm">/* SDRAM Status Register						*/</span><span class="cp"></span>

<span class="cm">/* DMA Traffic Control Registers													*/</span>
<span class="cp">#define DMAC_TC_PER			0xFFC00B0C	</span><span class="cm">/* Traffic Control Periods Register			*/</span><span class="cp"></span>
<span class="cp">#define DMAC_TC_CNT			0xFFC00B10	</span><span class="cm">/* Traffic Control Current Counts Register	*/</span><span class="cp"></span>

<span class="cm">/* DMA Controller (0xFFC00C00 - 0xFFC00FFF)															*/</span>
<span class="cp">#define DMA0_NEXT_DESC_PTR		0xFFC00C00	</span><span class="cm">/* DMA Channel 0 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA0_START_ADDR			0xFFC00C04	</span><span class="cm">/* DMA Channel 0 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA0_CONFIG				0xFFC00C08	</span><span class="cm">/* DMA Channel 0 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA0_X_COUNT			0xFFC00C10	</span><span class="cm">/* DMA Channel 0 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA0_X_MODIFY			0xFFC00C14	</span><span class="cm">/* DMA Channel 0 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA0_Y_COUNT			0xFFC00C18	</span><span class="cm">/* DMA Channel 0 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA0_Y_MODIFY			0xFFC00C1C	</span><span class="cm">/* DMA Channel 0 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_DESC_PTR		0xFFC00C20	</span><span class="cm">/* DMA Channel 0 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_ADDR			0xFFC00C24	</span><span class="cm">/* DMA Channel 0 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA0_IRQ_STATUS			0xFFC00C28	</span><span class="cm">/* DMA Channel 0 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA0_PERIPHERAL_MAP		0xFFC00C2C	</span><span class="cm">/* DMA Channel 0 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_X_COUNT		0xFFC00C30	</span><span class="cm">/* DMA Channel 0 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_Y_COUNT		0xFFC00C38	</span><span class="cm">/* DMA Channel 0 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA1_NEXT_DESC_PTR		0xFFC00C40	</span><span class="cm">/* DMA Channel 1 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA1_START_ADDR			0xFFC00C44	</span><span class="cm">/* DMA Channel 1 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA1_CONFIG				0xFFC00C48	</span><span class="cm">/* DMA Channel 1 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA1_X_COUNT			0xFFC00C50	</span><span class="cm">/* DMA Channel 1 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA1_X_MODIFY			0xFFC00C54	</span><span class="cm">/* DMA Channel 1 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA1_Y_COUNT			0xFFC00C58	</span><span class="cm">/* DMA Channel 1 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA1_Y_MODIFY			0xFFC00C5C	</span><span class="cm">/* DMA Channel 1 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_DESC_PTR		0xFFC00C60	</span><span class="cm">/* DMA Channel 1 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_ADDR			0xFFC00C64	</span><span class="cm">/* DMA Channel 1 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA1_IRQ_STATUS			0xFFC00C68	</span><span class="cm">/* DMA Channel 1 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA1_PERIPHERAL_MAP		0xFFC00C6C	</span><span class="cm">/* DMA Channel 1 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_X_COUNT		0xFFC00C70	</span><span class="cm">/* DMA Channel 1 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_Y_COUNT		0xFFC00C78	</span><span class="cm">/* DMA Channel 1 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA2_NEXT_DESC_PTR		0xFFC00C80	</span><span class="cm">/* DMA Channel 2 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA2_START_ADDR			0xFFC00C84	</span><span class="cm">/* DMA Channel 2 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA2_CONFIG				0xFFC00C88	</span><span class="cm">/* DMA Channel 2 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA2_X_COUNT			0xFFC00C90	</span><span class="cm">/* DMA Channel 2 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA2_X_MODIFY			0xFFC00C94	</span><span class="cm">/* DMA Channel 2 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA2_Y_COUNT			0xFFC00C98	</span><span class="cm">/* DMA Channel 2 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA2_Y_MODIFY			0xFFC00C9C	</span><span class="cm">/* DMA Channel 2 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_DESC_PTR		0xFFC00CA0	</span><span class="cm">/* DMA Channel 2 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_ADDR			0xFFC00CA4	</span><span class="cm">/* DMA Channel 2 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA2_IRQ_STATUS			0xFFC00CA8	</span><span class="cm">/* DMA Channel 2 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA2_PERIPHERAL_MAP		0xFFC00CAC	</span><span class="cm">/* DMA Channel 2 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_X_COUNT		0xFFC00CB0	</span><span class="cm">/* DMA Channel 2 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_Y_COUNT		0xFFC00CB8	</span><span class="cm">/* DMA Channel 2 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA3_NEXT_DESC_PTR		0xFFC00CC0	</span><span class="cm">/* DMA Channel 3 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA3_START_ADDR			0xFFC00CC4	</span><span class="cm">/* DMA Channel 3 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA3_CONFIG				0xFFC00CC8	</span><span class="cm">/* DMA Channel 3 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA3_X_COUNT			0xFFC00CD0	</span><span class="cm">/* DMA Channel 3 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA3_X_MODIFY			0xFFC00CD4	</span><span class="cm">/* DMA Channel 3 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA3_Y_COUNT			0xFFC00CD8	</span><span class="cm">/* DMA Channel 3 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA3_Y_MODIFY			0xFFC00CDC	</span><span class="cm">/* DMA Channel 3 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_DESC_PTR		0xFFC00CE0	</span><span class="cm">/* DMA Channel 3 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_ADDR			0xFFC00CE4	</span><span class="cm">/* DMA Channel 3 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA3_IRQ_STATUS			0xFFC00CE8	</span><span class="cm">/* DMA Channel 3 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA3_PERIPHERAL_MAP		0xFFC00CEC	</span><span class="cm">/* DMA Channel 3 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_X_COUNT		0xFFC00CF0	</span><span class="cm">/* DMA Channel 3 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_Y_COUNT		0xFFC00CF8	</span><span class="cm">/* DMA Channel 3 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA4_NEXT_DESC_PTR		0xFFC00D00	</span><span class="cm">/* DMA Channel 4 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA4_START_ADDR			0xFFC00D04	</span><span class="cm">/* DMA Channel 4 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA4_CONFIG				0xFFC00D08	</span><span class="cm">/* DMA Channel 4 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA4_X_COUNT			0xFFC00D10	</span><span class="cm">/* DMA Channel 4 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA4_X_MODIFY			0xFFC00D14	</span><span class="cm">/* DMA Channel 4 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA4_Y_COUNT			0xFFC00D18	</span><span class="cm">/* DMA Channel 4 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA4_Y_MODIFY			0xFFC00D1C	</span><span class="cm">/* DMA Channel 4 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_DESC_PTR		0xFFC00D20	</span><span class="cm">/* DMA Channel 4 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_ADDR			0xFFC00D24	</span><span class="cm">/* DMA Channel 4 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA4_IRQ_STATUS			0xFFC00D28	</span><span class="cm">/* DMA Channel 4 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA4_PERIPHERAL_MAP		0xFFC00D2C	</span><span class="cm">/* DMA Channel 4 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_X_COUNT		0xFFC00D30	</span><span class="cm">/* DMA Channel 4 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_Y_COUNT		0xFFC00D38	</span><span class="cm">/* DMA Channel 4 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA5_NEXT_DESC_PTR		0xFFC00D40	</span><span class="cm">/* DMA Channel 5 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA5_START_ADDR			0xFFC00D44	</span><span class="cm">/* DMA Channel 5 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA5_CONFIG				0xFFC00D48	</span><span class="cm">/* DMA Channel 5 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA5_X_COUNT			0xFFC00D50	</span><span class="cm">/* DMA Channel 5 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA5_X_MODIFY			0xFFC00D54	</span><span class="cm">/* DMA Channel 5 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA5_Y_COUNT			0xFFC00D58	</span><span class="cm">/* DMA Channel 5 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA5_Y_MODIFY			0xFFC00D5C	</span><span class="cm">/* DMA Channel 5 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_DESC_PTR		0xFFC00D60	</span><span class="cm">/* DMA Channel 5 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_ADDR			0xFFC00D64	</span><span class="cm">/* DMA Channel 5 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA5_IRQ_STATUS			0xFFC00D68	</span><span class="cm">/* DMA Channel 5 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA5_PERIPHERAL_MAP		0xFFC00D6C	</span><span class="cm">/* DMA Channel 5 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_X_COUNT		0xFFC00D70	</span><span class="cm">/* DMA Channel 5 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_Y_COUNT		0xFFC00D78	</span><span class="cm">/* DMA Channel 5 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA6_NEXT_DESC_PTR		0xFFC00D80	</span><span class="cm">/* DMA Channel 6 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA6_START_ADDR			0xFFC00D84	</span><span class="cm">/* DMA Channel 6 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA6_CONFIG				0xFFC00D88	</span><span class="cm">/* DMA Channel 6 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA6_X_COUNT			0xFFC00D90	</span><span class="cm">/* DMA Channel 6 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA6_X_MODIFY			0xFFC00D94	</span><span class="cm">/* DMA Channel 6 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA6_Y_COUNT			0xFFC00D98	</span><span class="cm">/* DMA Channel 6 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA6_Y_MODIFY			0xFFC00D9C	</span><span class="cm">/* DMA Channel 6 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_DESC_PTR		0xFFC00DA0	</span><span class="cm">/* DMA Channel 6 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_ADDR			0xFFC00DA4	</span><span class="cm">/* DMA Channel 6 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA6_IRQ_STATUS			0xFFC00DA8	</span><span class="cm">/* DMA Channel 6 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA6_PERIPHERAL_MAP		0xFFC00DAC	</span><span class="cm">/* DMA Channel 6 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_X_COUNT		0xFFC00DB0	</span><span class="cm">/* DMA Channel 6 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_Y_COUNT		0xFFC00DB8	</span><span class="cm">/* DMA Channel 6 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA7_NEXT_DESC_PTR		0xFFC00DC0	</span><span class="cm">/* DMA Channel 7 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA7_START_ADDR			0xFFC00DC4	</span><span class="cm">/* DMA Channel 7 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA7_CONFIG				0xFFC00DC8	</span><span class="cm">/* DMA Channel 7 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA7_X_COUNT			0xFFC00DD0	</span><span class="cm">/* DMA Channel 7 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA7_X_MODIFY			0xFFC00DD4	</span><span class="cm">/* DMA Channel 7 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA7_Y_COUNT			0xFFC00DD8	</span><span class="cm">/* DMA Channel 7 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA7_Y_MODIFY			0xFFC00DDC	</span><span class="cm">/* DMA Channel 7 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_DESC_PTR		0xFFC00DE0	</span><span class="cm">/* DMA Channel 7 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_ADDR			0xFFC00DE4	</span><span class="cm">/* DMA Channel 7 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA7_IRQ_STATUS			0xFFC00DE8	</span><span class="cm">/* DMA Channel 7 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA7_PERIPHERAL_MAP		0xFFC00DEC	</span><span class="cm">/* DMA Channel 7 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_X_COUNT		0xFFC00DF0	</span><span class="cm">/* DMA Channel 7 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_Y_COUNT		0xFFC00DF8	</span><span class="cm">/* DMA Channel 7 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA8_NEXT_DESC_PTR		0xFFC00E00	</span><span class="cm">/* DMA Channel 8 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA8_START_ADDR			0xFFC00E04	</span><span class="cm">/* DMA Channel 8 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA8_CONFIG				0xFFC00E08	</span><span class="cm">/* DMA Channel 8 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA8_X_COUNT			0xFFC00E10	</span><span class="cm">/* DMA Channel 8 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA8_X_MODIFY			0xFFC00E14	</span><span class="cm">/* DMA Channel 8 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA8_Y_COUNT			0xFFC00E18	</span><span class="cm">/* DMA Channel 8 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA8_Y_MODIFY			0xFFC00E1C	</span><span class="cm">/* DMA Channel 8 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_DESC_PTR		0xFFC00E20	</span><span class="cm">/* DMA Channel 8 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_ADDR			0xFFC00E24	</span><span class="cm">/* DMA Channel 8 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA8_IRQ_STATUS			0xFFC00E28	</span><span class="cm">/* DMA Channel 8 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA8_PERIPHERAL_MAP		0xFFC00E2C	</span><span class="cm">/* DMA Channel 8 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_X_COUNT		0xFFC00E30	</span><span class="cm">/* DMA Channel 8 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_Y_COUNT		0xFFC00E38	</span><span class="cm">/* DMA Channel 8 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA9_NEXT_DESC_PTR		0xFFC00E40	</span><span class="cm">/* DMA Channel 9 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA9_START_ADDR			0xFFC00E44	</span><span class="cm">/* DMA Channel 9 Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA9_CONFIG				0xFFC00E48	</span><span class="cm">/* DMA Channel 9 Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define DMA9_X_COUNT			0xFFC00E50	</span><span class="cm">/* DMA Channel 9 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA9_X_MODIFY			0xFFC00E54	</span><span class="cm">/* DMA Channel 9 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA9_Y_COUNT			0xFFC00E58	</span><span class="cm">/* DMA Channel 9 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA9_Y_MODIFY			0xFFC00E5C	</span><span class="cm">/* DMA Channel 9 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_DESC_PTR		0xFFC00E60	</span><span class="cm">/* DMA Channel 9 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_ADDR			0xFFC00E64	</span><span class="cm">/* DMA Channel 9 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA9_IRQ_STATUS			0xFFC00E68	</span><span class="cm">/* DMA Channel 9 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA9_PERIPHERAL_MAP		0xFFC00E6C	</span><span class="cm">/* DMA Channel 9 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_X_COUNT		0xFFC00E70	</span><span class="cm">/* DMA Channel 9 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_Y_COUNT		0xFFC00E78	</span><span class="cm">/* DMA Channel 9 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA10_NEXT_DESC_PTR		0xFFC00E80	</span><span class="cm">/* DMA Channel 10 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA10_START_ADDR		0xFFC00E84	</span><span class="cm">/* DMA Channel 10 Start Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA10_CONFIG			0xFFC00E88	</span><span class="cm">/* DMA Channel 10 Configuration Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA10_X_COUNT			0xFFC00E90	</span><span class="cm">/* DMA Channel 10 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA10_X_MODIFY			0xFFC00E94	</span><span class="cm">/* DMA Channel 10 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA10_Y_COUNT			0xFFC00E98	</span><span class="cm">/* DMA Channel 10 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA10_Y_MODIFY			0xFFC00E9C	</span><span class="cm">/* DMA Channel 10 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_DESC_PTR		0xFFC00EA0	</span><span class="cm">/* DMA Channel 10 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_ADDR			0xFFC00EA4	</span><span class="cm">/* DMA Channel 10 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA10_IRQ_STATUS		0xFFC00EA8	</span><span class="cm">/* DMA Channel 10 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA10_PERIPHERAL_MAP	0xFFC00EAC	</span><span class="cm">/* DMA Channel 10 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_X_COUNT		0xFFC00EB0	</span><span class="cm">/* DMA Channel 10 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_Y_COUNT		0xFFC00EB8	</span><span class="cm">/* DMA Channel 10 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define DMA11_NEXT_DESC_PTR		0xFFC00EC0	</span><span class="cm">/* DMA Channel 11 Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define DMA11_START_ADDR		0xFFC00EC4	</span><span class="cm">/* DMA Channel 11 Start Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA11_CONFIG			0xFFC00EC8	</span><span class="cm">/* DMA Channel 11 Configuration Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA11_X_COUNT			0xFFC00ED0	</span><span class="cm">/* DMA Channel 11 X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA11_X_MODIFY			0xFFC00ED4	</span><span class="cm">/* DMA Channel 11 X Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA11_Y_COUNT			0xFFC00ED8	</span><span class="cm">/* DMA Channel 11 Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA11_Y_MODIFY			0xFFC00EDC	</span><span class="cm">/* DMA Channel 11 Y Modify Register						*/</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_DESC_PTR		0xFFC00EE0	</span><span class="cm">/* DMA Channel 11 Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_ADDR			0xFFC00EE4	</span><span class="cm">/* DMA Channel 11 Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA11_IRQ_STATUS		0xFFC00EE8	</span><span class="cm">/* DMA Channel 11 Interrupt/Status Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA11_PERIPHERAL_MAP	0xFFC00EEC	</span><span class="cm">/* DMA Channel 11 Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_X_COUNT		0xFFC00EF0	</span><span class="cm">/* DMA Channel 11 Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_Y_COUNT		0xFFC00EF8	</span><span class="cm">/* DMA Channel 11 Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define MDMA_D0_NEXT_DESC_PTR	0xFFC00F00	</span><span class="cm">/* MemDMA Stream 0 Destination Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_START_ADDR		0xFFC00F04	</span><span class="cm">/* MemDMA Stream 0 Destination Start Address Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CONFIG			0xFFC00F08	</span><span class="cm">/* MemDMA Stream 0 Destination Configuration Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_X_COUNT			0xFFC00F10	</span><span class="cm">/* MemDMA Stream 0 Destination X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_X_MODIFY		0xFFC00F14	</span><span class="cm">/* MemDMA Stream 0 Destination X Modify Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_Y_COUNT			0xFFC00F18	</span><span class="cm">/* MemDMA Stream 0 Destination Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_Y_MODIFY		0xFFC00F1C	</span><span class="cm">/* MemDMA Stream 0 Destination Y Modify Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_DESC_PTR	0xFFC00F20	</span><span class="cm">/* MemDMA Stream 0 Destination Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_ADDR		0xFFC00F24	</span><span class="cm">/* MemDMA Stream 0 Destination Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_IRQ_STATUS		0xFFC00F28	</span><span class="cm">/* MemDMA Stream 0 Destination Interrupt/Status Register			*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_PERIPHERAL_MAP	0xFFC00F2C	</span><span class="cm">/* MemDMA Stream 0 Destination Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_X_COUNT	0xFFC00F30	</span><span class="cm">/* MemDMA Stream 0 Destination Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_Y_COUNT	0xFFC00F38	</span><span class="cm">/* MemDMA Stream 0 Destination Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define MDMA_S0_NEXT_DESC_PTR	0xFFC00F40	</span><span class="cm">/* MemDMA Stream 0 Source Next Descriptor Pointer Register			*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_START_ADDR		0xFFC00F44	</span><span class="cm">/* MemDMA Stream 0 Source Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CONFIG			0xFFC00F48	</span><span class="cm">/* MemDMA Stream 0 Source Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_X_COUNT			0xFFC00F50	</span><span class="cm">/* MemDMA Stream 0 Source X Count Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_X_MODIFY		0xFFC00F54	</span><span class="cm">/* MemDMA Stream 0 Source X Modify Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_Y_COUNT			0xFFC00F58	</span><span class="cm">/* MemDMA Stream 0 Source Y Count Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_Y_MODIFY		0xFFC00F5C	</span><span class="cm">/* MemDMA Stream 0 Source Y Modify Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_DESC_PTR	0xFFC00F60	</span><span class="cm">/* MemDMA Stream 0 Source Current Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_ADDR		0xFFC00F64	</span><span class="cm">/* MemDMA Stream 0 Source Current Address Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_IRQ_STATUS		0xFFC00F68	</span><span class="cm">/* MemDMA Stream 0 Source Interrupt/Status Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_PERIPHERAL_MAP	0xFFC00F6C	</span><span class="cm">/* MemDMA Stream 0 Source Peripheral Map Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_X_COUNT	0xFFC00F70	</span><span class="cm">/* MemDMA Stream 0 Source Current X Count Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_Y_COUNT	0xFFC00F78	</span><span class="cm">/* MemDMA Stream 0 Source Current Y Count Register					*/</span><span class="cp"></span>

<span class="cp">#define MDMA_D1_NEXT_DESC_PTR	0xFFC00F80	</span><span class="cm">/* MemDMA Stream 1 Destination Next Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_START_ADDR		0xFFC00F84	</span><span class="cm">/* MemDMA Stream 1 Destination Start Address Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CONFIG			0xFFC00F88	</span><span class="cm">/* MemDMA Stream 1 Destination Configuration Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_X_COUNT			0xFFC00F90	</span><span class="cm">/* MemDMA Stream 1 Destination X Count Register						*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_X_MODIFY		0xFFC00F94	</span><span class="cm">/* MemDMA Stream 1 Destination X Modify Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_Y_COUNT			0xFFC00F98	</span><span class="cm">/* MemDMA Stream 1 Destination Y Count Register						*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_Y_MODIFY		0xFFC00F9C	</span><span class="cm">/* MemDMA Stream 1 Destination Y Modify Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_DESC_PTR	0xFFC00FA0	</span><span class="cm">/* MemDMA Stream 1 Destination Current Descriptor Pointer Register	*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_ADDR		0xFFC00FA4	</span><span class="cm">/* MemDMA Stream 1 Destination Current Address Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_IRQ_STATUS		0xFFC00FA8	</span><span class="cm">/* MemDMA Stream 1 Destination Interrupt/Status Register			*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_PERIPHERAL_MAP	0xFFC00FAC	</span><span class="cm">/* MemDMA Stream 1 Destination Peripheral Map Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_X_COUNT	0xFFC00FB0	</span><span class="cm">/* MemDMA Stream 1 Destination Current X Count Register				*/</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_Y_COUNT	0xFFC00FB8	</span><span class="cm">/* MemDMA Stream 1 Destination Current Y Count Register				*/</span><span class="cp"></span>

<span class="cp">#define MDMA_S1_NEXT_DESC_PTR	0xFFC00FC0	</span><span class="cm">/* MemDMA Stream 1 Source Next Descriptor Pointer Register			*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_START_ADDR		0xFFC00FC4	</span><span class="cm">/* MemDMA Stream 1 Source Start Address Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CONFIG			0xFFC00FC8	</span><span class="cm">/* MemDMA Stream 1 Source Configuration Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_X_COUNT			0xFFC00FD0	</span><span class="cm">/* MemDMA Stream 1 Source X Count Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_X_MODIFY		0xFFC00FD4	</span><span class="cm">/* MemDMA Stream 1 Source X Modify Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_Y_COUNT			0xFFC00FD8	</span><span class="cm">/* MemDMA Stream 1 Source Y Count Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_Y_MODIFY		0xFFC00FDC	</span><span class="cm">/* MemDMA Stream 1 Source Y Modify Register							*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_DESC_PTR	0xFFC00FE0	</span><span class="cm">/* MemDMA Stream 1 Source Current Descriptor Pointer Register		*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_ADDR		0xFFC00FE4	</span><span class="cm">/* MemDMA Stream 1 Source Current Address Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_IRQ_STATUS		0xFFC00FE8	</span><span class="cm">/* MemDMA Stream 1 Source Interrupt/Status Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_PERIPHERAL_MAP	0xFFC00FEC	</span><span class="cm">/* MemDMA Stream 1 Source Peripheral Map Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_X_COUNT	0xFFC00FF0	</span><span class="cm">/* MemDMA Stream 1 Source Current X Count Register					*/</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_Y_COUNT	0xFFC00FF8	</span><span class="cm">/* MemDMA Stream 1 Source Current Y Count Register					*/</span><span class="cp"></span>


<span class="cm">/* Parallel Peripheral Interface (0xFFC01000 - 0xFFC010FF)				*/</span>
<span class="cp">#define PPI_CONTROL			0xFFC01000	</span><span class="cm">/* PPI Control Register			*/</span><span class="cp"></span>
<span class="cp">#define PPI_STATUS			0xFFC01004	</span><span class="cm">/* PPI Status Register			*/</span><span class="cp"></span>
<span class="cp">#define PPI_COUNT			0xFFC01008	</span><span class="cm">/* PPI Transfer Count Register	*/</span><span class="cp"></span>
<span class="cp">#define PPI_DELAY			0xFFC0100C	</span><span class="cm">/* PPI Delay Count Register		*/</span><span class="cp"></span>
<span class="cp">#define PPI_FRAME			0xFFC01010	</span><span class="cm">/* PPI Frame Length Register	*/</span><span class="cp"></span>


<span class="cm">/* Two-Wire Interface		(0xFFC01400 - 0xFFC014FF)								*/</span>
<span class="cp">#define TWI0_REGBASE			0xFFC01400</span>
<span class="cp">#define TWI0_CLKDIV			0xFFC01400	</span><span class="cm">/* Serial Clock Divider Register			*/</span><span class="cp"></span>
<span class="cp">#define TWI0_CONTROL			0xFFC01404	</span><span class="cm">/* TWI Control Register						*/</span><span class="cp"></span>
<span class="cp">#define TWI0_SLAVE_CTL		0xFFC01408	</span><span class="cm">/* Slave Mode Control Register				*/</span><span class="cp"></span>
<span class="cp">#define TWI0_SLAVE_STAT		0xFFC0140C	</span><span class="cm">/* Slave Mode Status Register				*/</span><span class="cp"></span>
<span class="cp">#define TWI0_SLAVE_ADDR		0xFFC01410	</span><span class="cm">/* Slave Mode Address Register				*/</span><span class="cp"></span>
<span class="cp">#define TWI0_MASTER_CTL		0xFFC01414	</span><span class="cm">/* Master Mode Control Register				*/</span><span class="cp"></span>
<span class="cp">#define TWI0_MASTER_STAT		0xFFC01418	</span><span class="cm">/* Master Mode Status Register				*/</span><span class="cp"></span>
<span class="cp">#define TWI0_MASTER_ADDR		0xFFC0141C	</span><span class="cm">/* Master Mode Address Register				*/</span><span class="cp"></span>
<span class="cp">#define TWI0_INT_STAT		0xFFC01420	</span><span class="cm">/* TWI Interrupt Status Register			*/</span><span class="cp"></span>
<span class="cp">#define TWI0_INT_MASK		0xFFC01424	</span><span class="cm">/* TWI Master Interrupt Mask Register		*/</span><span class="cp"></span>
<span class="cp">#define TWI0_FIFO_CTL		0xFFC01428	</span><span class="cm">/* FIFO Control Register					*/</span><span class="cp"></span>
<span class="cp">#define TWI0_FIFO_STAT		0xFFC0142C	</span><span class="cm">/* FIFO Status Register						*/</span><span class="cp"></span>
<span class="cp">#define TWI0_XMT_DATA8		0xFFC01480	</span><span class="cm">/* FIFO Transmit Data Single Byte Register	*/</span><span class="cp"></span>
<span class="cp">#define TWI0_XMT_DATA16		0xFFC01484	</span><span class="cm">/* FIFO Transmit Data Double Byte Register	*/</span><span class="cp"></span>
<span class="cp">#define TWI0_RCV_DATA8		0xFFC01488	</span><span class="cm">/* FIFO Receive Data Single Byte Register	*/</span><span class="cp"></span>
<span class="cp">#define TWI0_RCV_DATA16		0xFFC0148C	</span><span class="cm">/* FIFO Receive Data Double Byte Register	*/</span><span class="cp"></span>


<span class="cm">/* General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF)												*/</span>
<span class="cp">#define PORTGIO					0xFFC01500	</span><span class="cm">/* Port G I/O Pin State Specify Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_CLEAR			0xFFC01504	</span><span class="cm">/* Port G I/O Peripheral Interrupt Clear Register		*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_SET				0xFFC01508	</span><span class="cm">/* Port G I/O Peripheral Interrupt Set Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_TOGGLE			0xFFC0150C	</span><span class="cm">/* Port G I/O Pin State Toggle Register					*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKA			0xFFC01510	</span><span class="cm">/* Port G I/O Mask State Specify Interrupt A Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKA_CLEAR		0xFFC01514	</span><span class="cm">/* Port G I/O Mask Disable Interrupt A Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKA_SET		0xFFC01518	</span><span class="cm">/* Port G I/O Mask Enable Interrupt A Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKA_TOGGLE	0xFFC0151C	</span><span class="cm">/* Port G I/O Mask Toggle Enable Interrupt A Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKB			0xFFC01520	</span><span class="cm">/* Port G I/O Mask State Specify Interrupt B Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKB_CLEAR		0xFFC01524	</span><span class="cm">/* Port G I/O Mask Disable Interrupt B Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKB_SET		0xFFC01528	</span><span class="cm">/* Port G I/O Mask Enable Interrupt B Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_MASKB_TOGGLE	0xFFC0152C	</span><span class="cm">/* Port G I/O Mask Toggle Enable Interrupt B Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_DIR				0xFFC01530	</span><span class="cm">/* Port G I/O Direction Register						*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_POLAR			0xFFC01534	</span><span class="cm">/* Port G I/O Source Polarity Register					*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_EDGE			0xFFC01538	</span><span class="cm">/* Port G I/O Source Sensitivity Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_BOTH			0xFFC0153C	</span><span class="cm">/* Port G I/O Set on BOTH Edges Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTGIO_INEN			0xFFC01540	</span><span class="cm">/* Port G I/O Input Enable Register						*/</span><span class="cp"></span>


<span class="cm">/* General Purpose I/O Port H (0xFFC01700 - 0xFFC017FF)												*/</span>
<span class="cp">#define PORTHIO					0xFFC01700	</span><span class="cm">/* Port H I/O Pin State Specify Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_CLEAR			0xFFC01704	</span><span class="cm">/* Port H I/O Peripheral Interrupt Clear Register		*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_SET				0xFFC01708	</span><span class="cm">/* Port H I/O Peripheral Interrupt Set Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_TOGGLE			0xFFC0170C	</span><span class="cm">/* Port H I/O Pin State Toggle Register					*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKA			0xFFC01710	</span><span class="cm">/* Port H I/O Mask State Specify Interrupt A Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKA_CLEAR		0xFFC01714	</span><span class="cm">/* Port H I/O Mask Disable Interrupt A Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKA_SET		0xFFC01718	</span><span class="cm">/* Port H I/O Mask Enable Interrupt A Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKA_TOGGLE	0xFFC0171C	</span><span class="cm">/* Port H I/O Mask Toggle Enable Interrupt A Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKB			0xFFC01720	</span><span class="cm">/* Port H I/O Mask State Specify Interrupt B Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKB_CLEAR		0xFFC01724	</span><span class="cm">/* Port H I/O Mask Disable Interrupt B Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKB_SET		0xFFC01728	</span><span class="cm">/* Port H I/O Mask Enable Interrupt B Register			*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_MASKB_TOGGLE	0xFFC0172C	</span><span class="cm">/* Port H I/O Mask Toggle Enable Interrupt B Register	*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_DIR				0xFFC01730	</span><span class="cm">/* Port H I/O Direction Register						*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_POLAR			0xFFC01734	</span><span class="cm">/* Port H I/O Source Polarity Register					*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_EDGE			0xFFC01738	</span><span class="cm">/* Port H I/O Source Sensitivity Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_BOTH			0xFFC0173C	</span><span class="cm">/* Port H I/O Set on BOTH Edges Register				*/</span><span class="cp"></span>
<span class="cp">#define PORTHIO_INEN			0xFFC01740	</span><span class="cm">/* Port H I/O Input Enable Register						*/</span><span class="cp"></span>


<span class="cm">/* UART1 Controller		(0xFFC02000 - 0xFFC020FF)								*/</span>
<span class="cp">#define UART1_THR			0xFFC02000	</span><span class="cm">/* Transmit Holding register			*/</span><span class="cp"></span>
<span class="cp">#define UART1_RBR			0xFFC02000	</span><span class="cm">/* Receive Buffer register				*/</span><span class="cp"></span>
<span class="cp">#define UART1_DLL			0xFFC02000	</span><span class="cm">/* Divisor Latch (Low-Byte)				*/</span><span class="cp"></span>
<span class="cp">#define UART1_IER			0xFFC02004	</span><span class="cm">/* Interrupt Enable Register			*/</span><span class="cp"></span>
<span class="cp">#define UART1_DLH			0xFFC02004	</span><span class="cm">/* Divisor Latch (High-Byte)			*/</span><span class="cp"></span>
<span class="cp">#define UART1_IIR			0xFFC02008	</span><span class="cm">/* Interrupt Identification Register	*/</span><span class="cp"></span>
<span class="cp">#define UART1_LCR			0xFFC0200C	</span><span class="cm">/* Line Control Register				*/</span><span class="cp"></span>
<span class="cp">#define UART1_MCR			0xFFC02010	</span><span class="cm">/* Modem Control Register				*/</span><span class="cp"></span>
<span class="cp">#define UART1_LSR			0xFFC02014	</span><span class="cm">/* Line Status Register					*/</span><span class="cp"></span>
<span class="cp">#define UART1_MSR			0xFFC02018	</span><span class="cm">/* Modem Status Register				*/</span><span class="cp"></span>
<span class="cp">#define UART1_SCR			0xFFC0201C	</span><span class="cm">/* SCR Scratch Register					*/</span><span class="cp"></span>
<span class="cp">#define UART1_GCTL			0xFFC02024	</span><span class="cm">/* Global Control Register				*/</span><span class="cp"></span>


<span class="cm">/* Pin Control Registers	(0xFFC03200 - 0xFFC032FF)											*/</span>
<span class="cp">#define PORTF_FER			0xFFC03200	</span><span class="cm">/* Port F Function Enable Register (Alternate/Flag*)	*/</span><span class="cp"></span>
<span class="cp">#define PORTG_FER			0xFFC03204	</span><span class="cm">/* Port G Function Enable Register (Alternate/Flag*)	*/</span><span class="cp"></span>
<span class="cp">#define PORTH_FER			0xFFC03208	</span><span class="cm">/* Port H Function Enable Register (Alternate/Flag*)	*/</span><span class="cp"></span>
<span class="cp">#define BFIN_PORT_MUX			0xFFC0320C	</span><span class="cm">/* Port Multiplexer Control Register					*/</span><span class="cp"></span>


<span class="cm">/* Handshake MDMA Registers	(0xFFC03300 - 0xFFC033FF)										*/</span>
<span class="cp">#define HMDMA0_CONTROL		0xFFC03300	</span><span class="cm">/* Handshake MDMA0 Control Register					*/</span><span class="cp"></span>
<span class="cp">#define HMDMA0_ECINIT		0xFFC03304	</span><span class="cm">/* HMDMA0 Initial Edge Count Register				*/</span><span class="cp"></span>
<span class="cp">#define HMDMA0_BCINIT		0xFFC03308	</span><span class="cm">/* HMDMA0 Initial Block Count Register				*/</span><span class="cp"></span>
<span class="cp">#define HMDMA0_ECURGENT		0xFFC0330C	</span><span class="cm">/* HMDMA0 Urgent Edge Count Threshold Register		*/</span><span class="cp"></span>
<span class="cp">#define HMDMA0_ECOVERFLOW	0xFFC03310	</span><span class="cm">/* HMDMA0 Edge Count Overflow Interrupt Register	*/</span><span class="cp"></span>
<span class="cp">#define HMDMA0_ECOUNT		0xFFC03314	</span><span class="cm">/* HMDMA0 Current Edge Count Register				*/</span><span class="cp"></span>
<span class="cp">#define HMDMA0_BCOUNT		0xFFC03318	</span><span class="cm">/* HMDMA0 Current Block Count Register				*/</span><span class="cp"></span>

<span class="cp">#define HMDMA1_CONTROL		0xFFC03340	</span><span class="cm">/* Handshake MDMA1 Control Register					*/</span><span class="cp"></span>
<span class="cp">#define HMDMA1_ECINIT		0xFFC03344	</span><span class="cm">/* HMDMA1 Initial Edge Count Register				*/</span><span class="cp"></span>
<span class="cp">#define HMDMA1_BCINIT		0xFFC03348	</span><span class="cm">/* HMDMA1 Initial Block Count Register				*/</span><span class="cp"></span>
<span class="cp">#define HMDMA1_ECURGENT		0xFFC0334C	</span><span class="cm">/* HMDMA1 Urgent Edge Count Threshold Register		*/</span><span class="cp"></span>
<span class="cp">#define HMDMA1_ECOVERFLOW	0xFFC03350	</span><span class="cm">/* HMDMA1 Edge Count Overflow Interrupt Register	*/</span><span class="cp"></span>
<span class="cp">#define HMDMA1_ECOUNT		0xFFC03354	</span><span class="cm">/* HMDMA1 Current Edge Count Register				*/</span><span class="cp"></span>
<span class="cp">#define HMDMA1_BCOUNT		0xFFC03358	</span><span class="cm">/* HMDMA1 Current Block Count Register				*/</span><span class="cp"></span>


<span class="cm">/* GPIO PIN mux (0xFFC03210 - OxFFC03288) */</span>
<span class="cp">#define PORTF_MUX               0xFFC03210      </span><span class="cm">/* Port F mux control */</span><span class="cp"></span>
<span class="cp">#define PORTG_MUX               0xFFC03214      </span><span class="cm">/* Port G mux control */</span><span class="cp"></span>
<span class="cp">#define PORTH_MUX               0xFFC03218      </span><span class="cm">/* Port H mux control */</span><span class="cp"></span>
<span class="cp">#define PORTF_DRIVE             0xFFC03220      </span><span class="cm">/* Port F drive strength control */</span><span class="cp"></span>
<span class="cp">#define PORTG_DRIVE             0xFFC03224      </span><span class="cm">/* Port G drive strength control */</span><span class="cp"></span>
<span class="cp">#define PORTH_DRIVE             0xFFC03228      </span><span class="cm">/* Port H drive strength control */</span><span class="cp"></span>
<span class="cp">#define PORTF_SLEW              0xFFC03230      </span><span class="cm">/* Port F slew control */</span><span class="cp"></span>
<span class="cp">#define PORTG_SLEW              0xFFC03234      </span><span class="cm">/* Port G slew control */</span><span class="cp"></span>
<span class="cp">#define PORTH_SLEW              0xFFC03238      </span><span class="cm">/* Port H slew control */</span><span class="cp"></span>
<span class="cp">#define PORTF_HYSTERESIS        0xFFC03240      </span><span class="cm">/* Port F Schmitt trigger control */</span><span class="cp"></span>
<span class="cp">#define PORTG_HYSTERESIS        0xFFC03244      </span><span class="cm">/* Port G Schmitt trigger control */</span><span class="cp"></span>
<span class="cp">#define PORTH_HYSTERESIS        0xFFC03248      </span><span class="cm">/* Port H Schmitt trigger control */</span><span class="cp"></span>
<span class="cp">#define MISCPORT_DRIVE          0xFFC03280      </span><span class="cm">/* Misc Port drive strength control */</span><span class="cp"></span>
<span class="cp">#define MISCPORT_SLEW           0xFFC03284      </span><span class="cm">/* Misc Port slew control */</span><span class="cp"></span>
<span class="cp">#define MISCPORT_HYSTERESIS     0xFFC03288      </span><span class="cm">/* Misc Port Schmitt trigger control */</span><span class="cp"></span>


<span class="cm">/***********************************************************************************</span>
<span class="cm">** System MMR Register Bits And Macros</span>
<span class="cm">**</span>
<span class="cm">** Disclaimer:	All macros are intended to make C and Assembly code more readable.</span>
<span class="cm">**				Use these macros carefully, as any that do left shifts for field</span>
<span class="cm">**				depositing will result in the lower order bits being destroyed.  Any</span>
<span class="cm">**				macro that shifts left to properly position the bit-field should be</span>
<span class="cm">**				used as part of an OR to initialize a register and NOT as a dynamic</span>
<span class="cm">**				modifier UNLESS the lower order bits are saved and ORed back in when</span>
<span class="cm">**				the macro is used.</span>
<span class="cm">*************************************************************************************/</span>

<span class="cm">/* CHIPID Masks */</span>
<span class="cp">#define CHIPID_VERSION         0xF0000000</span>
<span class="cp">#define CHIPID_FAMILY          0x0FFFF000</span>
<span class="cp">#define CHIPID_MANUFACTURE     0x00000FFE</span>

<span class="cm">/* SWRST Masks																		*/</span>
<span class="cp">#define SYSTEM_RESET		0x0007	</span><span class="cm">/* Initiates A System Software Reset			*/</span><span class="cp"></span>
<span class="cp">#define	DOUBLE_FAULT		0x0008	</span><span class="cm">/* Core Double Fault Causes Reset				*/</span><span class="cp"></span>
<span class="cp">#define RESET_DOUBLE		0x2000	</span><span class="cm">/* SW Reset Generated By Core Double-Fault		*/</span><span class="cp"></span>
<span class="cp">#define RESET_WDOG			0x4000	</span><span class="cm">/* SW Reset Generated By Watchdog Timer			*/</span><span class="cp"></span>
<span class="cp">#define RESET_SOFTWARE		0x8000	</span><span class="cm">/* SW Reset Occurred Since Last Read Of SWRST	*/</span><span class="cp"></span>

<span class="cm">/* SYSCR Masks																				*/</span>
<span class="cp">#define BMODE				0x0007	</span><span class="cm">/* Boot Mode - Latched During HW Reset From Mode Pins	*/</span><span class="cp"></span>
<span class="cp">#define	NOBOOT				0x0010	</span><span class="cm">/* Execute From L1 or ASYNC Bank 0 When BMODE = 0		*/</span><span class="cp"></span>


<span class="cm">/* *************  SYSTEM INTERRUPT CONTROLLER MASKS *************************************/</span>
<span class="cm">/* Peripheral Masks For SIC_ISR, SIC_IWR, SIC_IMASK										*/</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">#define IRQ_PLL_WAKEUP	0x00000001	/* PLL Wakeup Interrupt			 					*/</span>

<span class="c">#define IRQ_ERROR1      0x00000002  /* Error Interrupt (DMA, DMARx Block, DMARx Overflow) */</span>
<span class="c">#define IRQ_ERROR2      0x00000004  /* Error Interrupt (CAN, Ethernet, SPORTx, PPI, SPI, UARTx) */</span>
<span class="c">#define IRQ_RTC			0x00000008	/* Real Time Clock Interrupt 						*/</span>
<span class="c">#define IRQ_DMA0		0x00000010	/* DMA Channel 0 (PPI) Interrupt 					*/</span>
<span class="c">#define IRQ_DMA3		0x00000020	/* DMA Channel 3 (SPORT0 RX) Interrupt 				*/</span>
<span class="c">#define IRQ_DMA4		0x00000040	/* DMA Channel 4 (SPORT0 TX) Interrupt 				*/</span>
<span class="c">#define IRQ_DMA5		0x00000080	/* DMA Channel 5 (SPORT1 RX) Interrupt 				*/</span>

<span class="c">#define IRQ_DMA6		0x00000100	/* DMA Channel 6 (SPORT1 TX) Interrupt 		 		*/</span>
<span class="c">#define IRQ_TWI			0x00000200	/* TWI Interrupt									*/</span>
<span class="c">#define IRQ_DMA7		0x00000400	/* DMA Channel 7 (SPI) Interrupt 					*/</span>
<span class="c">#define IRQ_DMA8		0x00000800	/* DMA Channel 8 (UART0 RX) Interrupt 				*/</span>
<span class="c">#define IRQ_DMA9		0x00001000	/* DMA Channel 9 (UART0 TX) Interrupt 				*/</span>
<span class="c">#define IRQ_DMA10		0x00002000	/* DMA Channel 10 (UART1 RX) Interrupt 				*/</span>
<span class="c">#define IRQ_DMA11		0x00004000	/* DMA Channel 11 (UART1 TX) Interrupt 				*/</span>
<span class="c">#define IRQ_CAN_RX		0x00008000	/* CAN Receive Interrupt 							*/</span>

<span class="c">#define IRQ_CAN_TX		0x00010000	/* CAN Transmit Interrupt  							*/</span>
<span class="c">#define IRQ_DMA1		0x00020000	/* DMA Channel 1 (Ethernet RX) Interrupt 			*/</span>
<span class="c">#define IRQ_PFA_PORTH	0x00020000	/* PF Port H (PF47:32) Interrupt A 					*/</span>
<span class="c">#define IRQ_DMA2		0x00040000	/* DMA Channel 2 (Ethernet TX) Interrupt 			*/</span>
<span class="c">#define IRQ_PFB_PORTH	0x00040000	/* PF Port H (PF47:32) Interrupt B 					*/</span>
<span class="c">#define IRQ_TIMER0		0x00080000	/* Timer 0 Interrupt								*/</span>
<span class="c">#define IRQ_TIMER1		0x00100000	/* Timer 1 Interrupt 								*/</span>
<span class="c">#define IRQ_TIMER2		0x00200000	/* Timer 2 Interrupt 								*/</span>
<span class="c">#define IRQ_TIMER3		0x00400000	/* Timer 3 Interrupt 								*/</span>
<span class="c">#define IRQ_TIMER4		0x00800000	/* Timer 4 Interrupt 								*/</span>

<span class="c">#define IRQ_TIMER5		0x01000000	/* Timer 5 Interrupt 								*/</span>
<span class="c">#define IRQ_TIMER6		0x02000000	/* Timer 6 Interrupt 								*/</span>
<span class="c">#define IRQ_TIMER7		0x04000000	/* Timer 7 Interrupt 								*/</span>
<span class="c">#define IRQ_PFA_PORTFG	0x08000000	/* PF Ports F&amp;G (PF31:0) Interrupt A 				*/</span>
<span class="c">#define IRQ_PFB_PORTF	0x80000000	/* PF Port F (PF15:0) Interrupt B 					*/</span>
<span class="c">#define IRQ_DMA12		0x20000000	/* DMA Channels 12 (MDMA1 Source) RX Interrupt 		*/</span>
<span class="c">#define IRQ_DMA13		0x20000000	/* DMA Channels 13 (MDMA1 Destination) TX Interrupt */</span>
<span class="c">#define IRQ_DMA14		0x40000000	/* DMA Channels 14 (MDMA0 Source) RX Interrupt 		*/</span>
<span class="c">#define IRQ_DMA15		0x40000000	/* DMA Channels 15 (MDMA0 Destination) TX Interrupt */</span>
<span class="c">#define IRQ_WDOG		0x80000000	/* Software Watchdog Timer Interrupt 				*/</span>
<span class="c">#define IRQ_PFB_PORTG	0x10000000	/* PF Port G (PF31:16) Interrupt B 					*/</span>
<span class="cp">#endif</span>

<span class="cm">/* SIC_IAR0 Macros															*/</span>
<span class="cp">#define P0_IVG(x)		(((x)&amp;0xF)-7)			</span><span class="cm">/* Peripheral #0 assigned IVG #x 	*/</span><span class="cp"></span>
<span class="cp">#define P1_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x4	</span><span class="cm">/* Peripheral #1 assigned IVG #x 	*/</span><span class="cp"></span>
<span class="cp">#define P2_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x8	</span><span class="cm">/* Peripheral #2 assigned IVG #x 	*/</span><span class="cp"></span>
<span class="cp">#define P3_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0xC	</span><span class="cm">/* Peripheral #3 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P4_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x10	</span><span class="cm">/* Peripheral #4 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P5_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x14	</span><span class="cm">/* Peripheral #5 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P6_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x18	</span><span class="cm">/* Peripheral #6 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P7_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x1C	</span><span class="cm">/* Peripheral #7 assigned IVG #x	*/</span><span class="cp"></span>

<span class="cm">/* SIC_IAR1 Macros															*/</span>
<span class="cp">#define P8_IVG(x)		(((x)&amp;0xF)-7)			</span><span class="cm">/* Peripheral #8 assigned IVG #x 	*/</span><span class="cp"></span>
<span class="cp">#define P9_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x4	</span><span class="cm">/* Peripheral #9 assigned IVG #x 	*/</span><span class="cp"></span>
<span class="cp">#define P10_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x8	</span><span class="cm">/* Peripheral #10 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P11_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0xC	</span><span class="cm">/* Peripheral #11 assigned IVG #x 	*/</span><span class="cp"></span>
<span class="cp">#define P12_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x10	</span><span class="cm">/* Peripheral #12 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P13_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x14	</span><span class="cm">/* Peripheral #13 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P14_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x18	</span><span class="cm">/* Peripheral #14 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P15_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x1C	</span><span class="cm">/* Peripheral #15 assigned IVG #x	*/</span><span class="cp"></span>

<span class="cm">/* SIC_IAR2 Macros															*/</span>
<span class="cp">#define P16_IVG(x)		(((x)&amp;0xF)-7)			</span><span class="cm">/* Peripheral #16 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P17_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x4	</span><span class="cm">/* Peripheral #17 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P18_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x8	</span><span class="cm">/* Peripheral #18 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P19_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0xC	</span><span class="cm">/* Peripheral #19 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P20_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x10	</span><span class="cm">/* Peripheral #20 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P21_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x14	</span><span class="cm">/* Peripheral #21 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P22_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x18	</span><span class="cm">/* Peripheral #22 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P23_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x1C	</span><span class="cm">/* Peripheral #23 assigned IVG #x	*/</span><span class="cp"></span>

<span class="cm">/* SIC_IAR3 Macros															*/</span>
<span class="cp">#define P24_IVG(x)		(((x)&amp;0xF)-7)			</span><span class="cm">/* Peripheral #24 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P25_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x4	</span><span class="cm">/* Peripheral #25 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P26_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x8	</span><span class="cm">/* Peripheral #26 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P27_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0xC	</span><span class="cm">/* Peripheral #27 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P28_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x10	</span><span class="cm">/* Peripheral #28 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P29_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x14	</span><span class="cm">/* Peripheral #29 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P30_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x18	</span><span class="cm">/* Peripheral #30 assigned IVG #x	*/</span><span class="cp"></span>
<span class="cp">#define P31_IVG(x)		(((x)&amp;0xF)-7) &lt;&lt; 0x1C	</span><span class="cm">/* Peripheral #31 assigned IVG #x	*/</span><span class="cp"></span>


<span class="cm">/* SIC_IMASK Masks																		*/</span>
<span class="cp">#define SIC_UNMASK_ALL	0x00000000					</span><span class="cm">/* Unmask all peripheral interrupts	*/</span><span class="cp"></span>
<span class="cp">#define SIC_MASK_ALL	0xFFFFFFFF					</span><span class="cm">/* Mask all peripheral interrupts	*/</span><span class="cp"></span>
<span class="cp">#define SIC_MASK(x)		(1 &lt;&lt; ((x)&amp;0x1F))					</span><span class="cm">/* Mask Peripheral #x interrupt		*/</span><span class="cp"></span>
<span class="cp">#define SIC_UNMASK(x)	(0xFFFFFFFF ^ (1 &lt;&lt; ((x)&amp;0x1F)))	</span><span class="cm">/* Unmask Peripheral #x interrupt	*/</span><span class="cp"></span>

<span class="cm">/* SIC_IWR Masks																		*/</span>
<span class="cp">#define IWR_DISABLE_ALL	0x00000000					</span><span class="cm">/* Wakeup Disable all peripherals	*/</span><span class="cp"></span>
<span class="cp">#define IWR_ENABLE_ALL	0xFFFFFFFF					</span><span class="cm">/* Wakeup Enable all peripherals	*/</span><span class="cp"></span>
<span class="cp">#define IWR_ENABLE(x)	(1 &lt;&lt; ((x)&amp;0x1F))					</span><span class="cm">/* Wakeup Enable Peripheral #x		*/</span><span class="cp"></span>
<span class="cp">#define IWR_DISABLE(x)	(0xFFFFFFFF ^ (1 &lt;&lt; ((x)&amp;0x1F))) 	</span><span class="cm">/* Wakeup Disable Peripheral #x		*/</span><span class="cp"></span>

<span class="cm">/*  ****************  GENERAL PURPOSE TIMER MASKS  **********************/</span>
<span class="cm">/* TIMER_ENABLE Masks													*/</span>
<span class="cp">#define TIMEN0			0x0001		</span><span class="cm">/* Enable Timer 0					*/</span><span class="cp"></span>
<span class="cp">#define TIMEN1			0x0002		</span><span class="cm">/* Enable Timer 1					*/</span><span class="cp"></span>
<span class="cp">#define TIMEN2			0x0004		</span><span class="cm">/* Enable Timer 2					*/</span><span class="cp"></span>
<span class="cp">#define TIMEN3			0x0008		</span><span class="cm">/* Enable Timer 3					*/</span><span class="cp"></span>
<span class="cp">#define TIMEN4			0x0010		</span><span class="cm">/* Enable Timer 4					*/</span><span class="cp"></span>
<span class="cp">#define TIMEN5			0x0020		</span><span class="cm">/* Enable Timer 5					*/</span><span class="cp"></span>
<span class="cp">#define TIMEN6			0x0040		</span><span class="cm">/* Enable Timer 6					*/</span><span class="cp"></span>
<span class="cp">#define TIMEN7			0x0080		</span><span class="cm">/* Enable Timer 7					*/</span><span class="cp"></span>

<span class="cm">/* TIMER_DISABLE Masks													*/</span>
<span class="cp">#define TIMDIS0			TIMEN0		</span><span class="cm">/* Disable Timer 0					*/</span><span class="cp"></span>
<span class="cp">#define TIMDIS1			TIMEN1		</span><span class="cm">/* Disable Timer 1					*/</span><span class="cp"></span>
<span class="cp">#define TIMDIS2			TIMEN2		</span><span class="cm">/* Disable Timer 2					*/</span><span class="cp"></span>
<span class="cp">#define TIMDIS3			TIMEN3		</span><span class="cm">/* Disable Timer 3					*/</span><span class="cp"></span>
<span class="cp">#define TIMDIS4			TIMEN4		</span><span class="cm">/* Disable Timer 4					*/</span><span class="cp"></span>
<span class="cp">#define TIMDIS5			TIMEN5		</span><span class="cm">/* Disable Timer 5					*/</span><span class="cp"></span>
<span class="cp">#define TIMDIS6			TIMEN6		</span><span class="cm">/* Disable Timer 6					*/</span><span class="cp"></span>
<span class="cp">#define TIMDIS7			TIMEN7		</span><span class="cm">/* Disable Timer 7					*/</span><span class="cp"></span>

<span class="cm">/* TIMER_STATUS Masks													*/</span>
<span class="cp">#define TIMIL0			0x00000001	</span><span class="cm">/* Timer 0 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TIMIL1			0x00000002	</span><span class="cm">/* Timer 1 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TIMIL2			0x00000004	</span><span class="cm">/* Timer 2 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TIMIL3			0x00000008	</span><span class="cm">/* Timer 3 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR0		0x00000010	</span><span class="cm">/* Timer 0 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR1		0x00000020	</span><span class="cm">/* Timer 1 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR2		0x00000040	</span><span class="cm">/* Timer 2 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR3		0x00000080	</span><span class="cm">/* Timer 3 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TRUN0			0x00001000	</span><span class="cm">/* Timer 0 Slave Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define TRUN1			0x00002000	</span><span class="cm">/* Timer 1 Slave Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define TRUN2			0x00004000	</span><span class="cm">/* Timer 2 Slave Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define TRUN3			0x00008000	</span><span class="cm">/* Timer 3 Slave Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define TIMIL4			0x00010000	</span><span class="cm">/* Timer 4 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TIMIL5			0x00020000	</span><span class="cm">/* Timer 5 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TIMIL6			0x00040000	</span><span class="cm">/* Timer 6 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TIMIL7			0x00080000	</span><span class="cm">/* Timer 7 Interrupt				*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR4		0x00100000	</span><span class="cm">/* Timer 4 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR5		0x00200000	</span><span class="cm">/* Timer 5 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR6		0x00400000	</span><span class="cm">/* Timer 6 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TOVF_ERR7		0x00800000	</span><span class="cm">/* Timer 7 Counter Overflow			*/</span><span class="cp"></span>
<span class="cp">#define TRUN4			0x10000000	</span><span class="cm">/* Timer 4 Slave Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define TRUN5			0x20000000	</span><span class="cm">/* Timer 5 Slave Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define TRUN6			0x40000000	</span><span class="cm">/* Timer 6 Slave Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define TRUN7			0x80000000	</span><span class="cm">/* Timer 7 Slave Enable Status		*/</span><span class="cp"></span>

<span class="cm">/* Alternate Deprecated Macros Provided For Backwards Code Compatibility */</span>
<span class="cp">#define TOVL_ERR0 TOVF_ERR0</span>
<span class="cp">#define TOVL_ERR1 TOVF_ERR1</span>
<span class="cp">#define TOVL_ERR2 TOVF_ERR2</span>
<span class="cp">#define TOVL_ERR3 TOVF_ERR3</span>
<span class="cp">#define TOVL_ERR4 TOVF_ERR4</span>
<span class="cp">#define TOVL_ERR5 TOVF_ERR5</span>
<span class="cp">#define TOVL_ERR6 TOVF_ERR6</span>
<span class="cp">#define TOVL_ERR7 TOVF_ERR7</span>

<span class="cm">/* TIMERx_CONFIG Masks													*/</span>
<span class="cp">#define PWM_OUT			0x0001	</span><span class="cm">/* Pulse-Width Modulation Output Mode	*/</span><span class="cp"></span>
<span class="cp">#define WDTH_CAP		0x0002	</span><span class="cm">/* Width Capture Input Mode				*/</span><span class="cp"></span>
<span class="cp">#define EXT_CLK			0x0003	</span><span class="cm">/* External Clock Mode					*/</span><span class="cp"></span>
<span class="cp">#define PULSE_HI		0x0004	</span><span class="cm">/* Action Pulse (Positive/Negative*)	*/</span><span class="cp"></span>
<span class="cp">#define PERIOD_CNT		0x0008	</span><span class="cm">/* Period Count							*/</span><span class="cp"></span>
<span class="cp">#define IRQ_ENA			0x0010	</span><span class="cm">/* Interrupt Request Enable				*/</span><span class="cp"></span>
<span class="cp">#define TIN_SEL			0x0020	</span><span class="cm">/* Timer Input Select					*/</span><span class="cp"></span>
<span class="cp">#define OUT_DIS			0x0040	</span><span class="cm">/* Output Pad Disable					*/</span><span class="cp"></span>
<span class="cp">#define CLK_SEL			0x0080	</span><span class="cm">/* Timer Clock Select					*/</span><span class="cp"></span>
<span class="cp">#define TOGGLE_HI		0x0100	</span><span class="cm">/* PWM_OUT PULSE_HI Toggle Mode			*/</span><span class="cp"></span>
<span class="cp">#define EMU_RUN			0x0200	</span><span class="cm">/* Emulation Behavior Select			*/</span><span class="cp"></span>
<span class="cp">#define ERR_TYP			0xC000	</span><span class="cm">/* Error Type							*/</span><span class="cp"></span>

<span class="cm">/* *********************  ASYNCHRONOUS MEMORY CONTROLLER MASKS  *************************/</span>
<span class="cm">/* EBIU_AMGCTL Masks																	*/</span>
<span class="cp">#define AMCKEN			0x0001		</span><span class="cm">/* Enable CLKOUT									*/</span><span class="cp"></span>
<span class="cp">#define	AMBEN_NONE		0x0000		</span><span class="cm">/* All Banks Disabled								*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0		0x0002		</span><span class="cm">/* Enable Async Memory Bank 0 only					*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1		0x0004		</span><span class="cm">/* Enable Async Memory Banks 0 &amp; 1 only				*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1_B2	0x0006		</span><span class="cm">/* Enable Async Memory Banks 0, 1, and 2			*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_ALL		0x0008		</span><span class="cm">/* Enable Async Memory Banks (all) 0, 1, 2, and 3	*/</span><span class="cp"></span>

<span class="cm">/* EBIU_AMBCTL0 Masks																	*/</span>
<span class="cp">#define B0RDYEN			0x00000001  </span><span class="cm">/* Bank 0 (B0) RDY Enable							*/</span><span class="cp"></span>
<span class="cp">#define B0RDYPOL		0x00000002  </span><span class="cm">/* B0 RDY Active High								*/</span><span class="cp"></span>
<span class="cp">#define B0TT_1			0x00000004  </span><span class="cm">/* B0 Transition Time (Read to Write) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B0TT_2			0x00000008  </span><span class="cm">/* B0 Transition Time (Read to Write) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B0TT_3			0x0000000C  </span><span class="cm">/* B0 Transition Time (Read to Write) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B0TT_4			0x00000000  </span><span class="cm">/* B0 Transition Time (Read to Write) = 4 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B0ST_1			0x00000010  </span><span class="cm">/* B0 Setup Time (AOE to Read/Write) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B0ST_2			0x00000020  </span><span class="cm">/* B0 Setup Time (AOE to Read/Write) = 2 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B0ST_3			0x00000030  </span><span class="cm">/* B0 Setup Time (AOE to Read/Write) = 3 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B0ST_4			0x00000000  </span><span class="cm">/* B0 Setup Time (AOE to Read/Write) = 4 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B0HT_1			0x00000040  </span><span class="cm">/* B0 Hold Time (~Read/Write to ~AOE) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B0HT_2			0x00000080  </span><span class="cm">/* B0 Hold Time (~Read/Write to ~AOE) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B0HT_3			0x000000C0  </span><span class="cm">/* B0 Hold Time (~Read/Write to ~AOE) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B0HT_0			0x00000000  </span><span class="cm">/* B0 Hold Time (~Read/Write to ~AOE) = 0 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_1			0x00000100  </span><span class="cm">/* B0 Read Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_2			0x00000200  </span><span class="cm">/* B0 Read Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_3			0x00000300  </span><span class="cm">/* B0 Read Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_4			0x00000400  </span><span class="cm">/* B0 Read Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_5			0x00000500  </span><span class="cm">/* B0 Read Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_6			0x00000600  </span><span class="cm">/* B0 Read Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_7			0x00000700  </span><span class="cm">/* B0 Read Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_8			0x00000800  </span><span class="cm">/* B0 Read Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_9			0x00000900  </span><span class="cm">/* B0 Read Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_10		0x00000A00  </span><span class="cm">/* B0 Read Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_11		0x00000B00  </span><span class="cm">/* B0 Read Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_12		0x00000C00  </span><span class="cm">/* B0 Read Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_13		0x00000D00  </span><span class="cm">/* B0 Read Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_14		0x00000E00  </span><span class="cm">/* B0 Read Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0RAT_15		0x00000F00  </span><span class="cm">/* B0 Read Access Time = 15 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_1			0x00001000  </span><span class="cm">/* B0 Write Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_2			0x00002000  </span><span class="cm">/* B0 Write Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_3			0x00003000  </span><span class="cm">/* B0 Write Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_4			0x00004000  </span><span class="cm">/* B0 Write Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_5			0x00005000  </span><span class="cm">/* B0 Write Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_6			0x00006000  </span><span class="cm">/* B0 Write Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_7			0x00007000  </span><span class="cm">/* B0 Write Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_8			0x00008000  </span><span class="cm">/* B0 Write Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_9			0x00009000  </span><span class="cm">/* B0 Write Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_10		0x0000A000  </span><span class="cm">/* B0 Write Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_11		0x0000B000  </span><span class="cm">/* B0 Write Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_12		0x0000C000  </span><span class="cm">/* B0 Write Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_13		0x0000D000  </span><span class="cm">/* B0 Write Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_14		0x0000E000  </span><span class="cm">/* B0 Write Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B0WAT_15		0x0000F000  </span><span class="cm">/* B0 Write Access Time = 15 cycles					*/</span><span class="cp"></span>

<span class="cp">#define B1RDYEN			0x00010000  </span><span class="cm">/* Bank 1 (B1) RDY Enable                       	*/</span><span class="cp"></span>
<span class="cp">#define B1RDYPOL		0x00020000  </span><span class="cm">/* B1 RDY Active High                           	*/</span><span class="cp"></span>
<span class="cp">#define B1TT_1			0x00040000  </span><span class="cm">/* B1 Transition Time (Read to Write) = 1 cycle 	*/</span><span class="cp"></span>
<span class="cp">#define B1TT_2			0x00080000  </span><span class="cm">/* B1 Transition Time (Read to Write) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B1TT_3			0x000C0000  </span><span class="cm">/* B1 Transition Time (Read to Write) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B1TT_4			0x00000000  </span><span class="cm">/* B1 Transition Time (Read to Write) = 4 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B1ST_1			0x00100000  </span><span class="cm">/* B1 Setup Time (AOE to Read/Write) = 1 cycle  	*/</span><span class="cp"></span>
<span class="cp">#define B1ST_2			0x00200000  </span><span class="cm">/* B1 Setup Time (AOE to Read/Write) = 2 cycles 	*/</span><span class="cp"></span>
<span class="cp">#define B1ST_3			0x00300000  </span><span class="cm">/* B1 Setup Time (AOE to Read/Write) = 3 cycles 	*/</span><span class="cp"></span>
<span class="cp">#define B1ST_4			0x00000000  </span><span class="cm">/* B1 Setup Time (AOE to Read/Write) = 4 cycles 	*/</span><span class="cp"></span>
<span class="cp">#define B1HT_1			0x00400000  </span><span class="cm">/* B1 Hold Time (~Read/Write to ~AOE) = 1 cycle 	*/</span><span class="cp"></span>
<span class="cp">#define B1HT_2			0x00800000  </span><span class="cm">/* B1 Hold Time (~Read/Write to ~AOE) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B1HT_3			0x00C00000  </span><span class="cm">/* B1 Hold Time (~Read/Write to ~AOE) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B1HT_0			0x00000000  </span><span class="cm">/* B1 Hold Time (~Read/Write to ~AOE) = 0 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_1			0x01000000  </span><span class="cm">/* B1 Read Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_2			0x02000000  </span><span class="cm">/* B1 Read Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_3			0x03000000  </span><span class="cm">/* B1 Read Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_4			0x04000000  </span><span class="cm">/* B1 Read Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_5			0x05000000  </span><span class="cm">/* B1 Read Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_6			0x06000000  </span><span class="cm">/* B1 Read Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_7			0x07000000  </span><span class="cm">/* B1 Read Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_8			0x08000000  </span><span class="cm">/* B1 Read Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_9			0x09000000  </span><span class="cm">/* B1 Read Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_10		0x0A000000  </span><span class="cm">/* B1 Read Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_11		0x0B000000  </span><span class="cm">/* B1 Read Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_12		0x0C000000  </span><span class="cm">/* B1 Read Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_13		0x0D000000  </span><span class="cm">/* B1 Read Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_14		0x0E000000  </span><span class="cm">/* B1 Read Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1RAT_15		0x0F000000  </span><span class="cm">/* B1 Read Access Time = 15 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_1			0x10000000  </span><span class="cm">/* B1 Write Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_2			0x20000000  </span><span class="cm">/* B1 Write Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_3			0x30000000  </span><span class="cm">/* B1 Write Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_4			0x40000000  </span><span class="cm">/* B1 Write Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_5			0x50000000  </span><span class="cm">/* B1 Write Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_6			0x60000000  </span><span class="cm">/* B1 Write Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_7			0x70000000  </span><span class="cm">/* B1 Write Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_8			0x80000000  </span><span class="cm">/* B1 Write Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_9			0x90000000  </span><span class="cm">/* B1 Write Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_10		0xA0000000  </span><span class="cm">/* B1 Write Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_11		0xB0000000  </span><span class="cm">/* B1 Write Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_12		0xC0000000  </span><span class="cm">/* B1 Write Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_13		0xD0000000  </span><span class="cm">/* B1 Write Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_14		0xE0000000  </span><span class="cm">/* B1 Write Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B1WAT_15		0xF0000000  </span><span class="cm">/* B1 Write Access Time = 15 cycles					*/</span><span class="cp"></span>

<span class="cm">/* EBIU_AMBCTL1 Masks																	*/</span>
<span class="cp">#define B2RDYEN			0x00000001  </span><span class="cm">/* Bank 2 (B2) RDY Enable							*/</span><span class="cp"></span>
<span class="cp">#define B2RDYPOL		0x00000002  </span><span class="cm">/* B2 RDY Active High								*/</span><span class="cp"></span>
<span class="cp">#define B2TT_1			0x00000004  </span><span class="cm">/* B2 Transition Time (Read to Write) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B2TT_2			0x00000008  </span><span class="cm">/* B2 Transition Time (Read to Write) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B2TT_3			0x0000000C  </span><span class="cm">/* B2 Transition Time (Read to Write) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B2TT_4			0x00000000  </span><span class="cm">/* B2 Transition Time (Read to Write) = 4 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B2ST_1			0x00000010  </span><span class="cm">/* B2 Setup Time (AOE to Read/Write) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B2ST_2			0x00000020  </span><span class="cm">/* B2 Setup Time (AOE to Read/Write) = 2 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B2ST_3			0x00000030  </span><span class="cm">/* B2 Setup Time (AOE to Read/Write) = 3 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B2ST_4			0x00000000  </span><span class="cm">/* B2 Setup Time (AOE to Read/Write) = 4 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B2HT_1			0x00000040  </span><span class="cm">/* B2 Hold Time (~Read/Write to ~AOE) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B2HT_2			0x00000080  </span><span class="cm">/* B2 Hold Time (~Read/Write to ~AOE) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B2HT_3			0x000000C0  </span><span class="cm">/* B2 Hold Time (~Read/Write to ~AOE) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B2HT_0			0x00000000  </span><span class="cm">/* B2 Hold Time (~Read/Write to ~AOE) = 0 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_1			0x00000100  </span><span class="cm">/* B2 Read Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_2			0x00000200  </span><span class="cm">/* B2 Read Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_3			0x00000300  </span><span class="cm">/* B2 Read Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_4			0x00000400  </span><span class="cm">/* B2 Read Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_5			0x00000500  </span><span class="cm">/* B2 Read Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_6			0x00000600  </span><span class="cm">/* B2 Read Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_7			0x00000700  </span><span class="cm">/* B2 Read Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_8			0x00000800  </span><span class="cm">/* B2 Read Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_9			0x00000900  </span><span class="cm">/* B2 Read Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_10		0x00000A00  </span><span class="cm">/* B2 Read Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_11		0x00000B00  </span><span class="cm">/* B2 Read Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_12		0x00000C00  </span><span class="cm">/* B2 Read Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_13		0x00000D00  </span><span class="cm">/* B2 Read Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_14		0x00000E00  </span><span class="cm">/* B2 Read Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2RAT_15		0x00000F00  </span><span class="cm">/* B2 Read Access Time = 15 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_1			0x00001000  </span><span class="cm">/* B2 Write Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_2			0x00002000  </span><span class="cm">/* B2 Write Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_3			0x00003000  </span><span class="cm">/* B2 Write Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_4			0x00004000  </span><span class="cm">/* B2 Write Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_5			0x00005000  </span><span class="cm">/* B2 Write Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_6			0x00006000  </span><span class="cm">/* B2 Write Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_7			0x00007000  </span><span class="cm">/* B2 Write Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_8			0x00008000  </span><span class="cm">/* B2 Write Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_9			0x00009000  </span><span class="cm">/* B2 Write Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_10		0x0000A000  </span><span class="cm">/* B2 Write Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_11		0x0000B000  </span><span class="cm">/* B2 Write Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_12		0x0000C000  </span><span class="cm">/* B2 Write Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_13		0x0000D000  </span><span class="cm">/* B2 Write Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_14		0x0000E000  </span><span class="cm">/* B2 Write Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B2WAT_15		0x0000F000  </span><span class="cm">/* B2 Write Access Time = 15 cycles					*/</span><span class="cp"></span>

<span class="cp">#define B3RDYEN			0x00010000  </span><span class="cm">/* Bank 3 (B3) RDY Enable							*/</span><span class="cp"></span>
<span class="cp">#define B3RDYPOL		0x00020000  </span><span class="cm">/* B3 RDY Active High								*/</span><span class="cp"></span>
<span class="cp">#define B3TT_1			0x00040000  </span><span class="cm">/* B3 Transition Time (Read to Write) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B3TT_2			0x00080000  </span><span class="cm">/* B3 Transition Time (Read to Write) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B3TT_3			0x000C0000  </span><span class="cm">/* B3 Transition Time (Read to Write) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B3TT_4			0x00000000  </span><span class="cm">/* B3 Transition Time (Read to Write) = 4 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B3ST_1			0x00100000  </span><span class="cm">/* B3 Setup Time (AOE to Read/Write) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B3ST_2			0x00200000  </span><span class="cm">/* B3 Setup Time (AOE to Read/Write) = 2 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B3ST_3			0x00300000  </span><span class="cm">/* B3 Setup Time (AOE to Read/Write) = 3 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B3ST_4			0x00000000  </span><span class="cm">/* B3 Setup Time (AOE to Read/Write) = 4 cycles		*/</span><span class="cp"></span>
<span class="cp">#define B3HT_1			0x00400000  </span><span class="cm">/* B3 Hold Time (~Read/Write to ~AOE) = 1 cycle		*/</span><span class="cp"></span>
<span class="cp">#define B3HT_2			0x00800000  </span><span class="cm">/* B3 Hold Time (~Read/Write to ~AOE) = 2 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B3HT_3			0x00C00000  </span><span class="cm">/* B3 Hold Time (~Read/Write to ~AOE) = 3 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B3HT_0			0x00000000  </span><span class="cm">/* B3 Hold Time (~Read/Write to ~AOE) = 0 cycles	*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_1			0x01000000  </span><span class="cm">/* B3 Read Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_2			0x02000000  </span><span class="cm">/* B3 Read Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_3			0x03000000  </span><span class="cm">/* B3 Read Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_4			0x04000000  </span><span class="cm">/* B3 Read Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_5			0x05000000  </span><span class="cm">/* B3 Read Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_6			0x06000000  </span><span class="cm">/* B3 Read Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_7			0x07000000  </span><span class="cm">/* B3 Read Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_8			0x08000000  </span><span class="cm">/* B3 Read Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_9			0x09000000  </span><span class="cm">/* B3 Read Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_10		0x0A000000  </span><span class="cm">/* B3 Read Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_11		0x0B000000  </span><span class="cm">/* B3 Read Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_12		0x0C000000  </span><span class="cm">/* B3 Read Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_13		0x0D000000  </span><span class="cm">/* B3 Read Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_14		0x0E000000  </span><span class="cm">/* B3 Read Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3RAT_15		0x0F000000  </span><span class="cm">/* B3 Read Access Time = 15 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_1			0x10000000  </span><span class="cm">/* B3 Write Access Time = 1 cycle					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_2			0x20000000  </span><span class="cm">/* B3 Write Access Time = 2 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_3			0x30000000  </span><span class="cm">/* B3 Write Access Time = 3 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_4			0x40000000  </span><span class="cm">/* B3 Write Access Time = 4 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_5			0x50000000  </span><span class="cm">/* B3 Write Access Time = 5 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_6			0x60000000  </span><span class="cm">/* B3 Write Access Time = 6 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_7			0x70000000  </span><span class="cm">/* B3 Write Access Time = 7 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_8			0x80000000  </span><span class="cm">/* B3 Write Access Time = 8 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_9			0x90000000  </span><span class="cm">/* B3 Write Access Time = 9 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_10		0xA0000000  </span><span class="cm">/* B3 Write Access Time = 10 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_11		0xB0000000  </span><span class="cm">/* B3 Write Access Time = 11 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_12		0xC0000000  </span><span class="cm">/* B3 Write Access Time = 12 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_13		0xD0000000  </span><span class="cm">/* B3 Write Access Time = 13 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_14		0xE0000000  </span><span class="cm">/* B3 Write Access Time = 14 cycles					*/</span><span class="cp"></span>
<span class="cp">#define B3WAT_15		0xF0000000  </span><span class="cm">/* B3 Write Access Time = 15 cycles					*/</span><span class="cp"></span>


<span class="cm">/* **********************  SDRAM CONTROLLER MASKS  **********************************************/</span>
<span class="cm">/* EBIU_SDGCTL Masks																			*/</span>
<span class="cp">#define SCTLE			0x00000001	</span><span class="cm">/* Enable SDRAM Signals										*/</span><span class="cp"></span>
<span class="cp">#define CL_2			0x00000008	</span><span class="cm">/* SDRAM CAS Latency = 2 cycles								*/</span><span class="cp"></span>
<span class="cp">#define CL_3			0x0000000C	</span><span class="cm">/* SDRAM CAS Latency = 3 cycles								*/</span><span class="cp"></span>
<span class="cp">#define PASR_ALL		0x00000000	</span><span class="cm">/* All 4 SDRAM Banks Refreshed In Self-Refresh				*/</span><span class="cp"></span>
<span class="cp">#define PASR_B0_B1		0x00000010	</span><span class="cm">/* SDRAM Banks 0 and 1 Are Refreshed In Self-Refresh		*/</span><span class="cp"></span>
<span class="cp">#define PASR_B0			0x00000020	</span><span class="cm">/* Only SDRAM Bank 0 Is Refreshed In Self-Refresh			*/</span><span class="cp"></span>
<span class="cp">#define TRAS_1			0x00000040	</span><span class="cm">/* SDRAM tRAS = 1 cycle										*/</span><span class="cp"></span>
<span class="cp">#define TRAS_2			0x00000080	</span><span class="cm">/* SDRAM tRAS = 2 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_3			0x000000C0	</span><span class="cm">/* SDRAM tRAS = 3 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_4			0x00000100	</span><span class="cm">/* SDRAM tRAS = 4 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_5			0x00000140	</span><span class="cm">/* SDRAM tRAS = 5 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_6			0x00000180	</span><span class="cm">/* SDRAM tRAS = 6 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_7			0x000001C0	</span><span class="cm">/* SDRAM tRAS = 7 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_8			0x00000200	</span><span class="cm">/* SDRAM tRAS = 8 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_9			0x00000240	</span><span class="cm">/* SDRAM tRAS = 9 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_10			0x00000280	</span><span class="cm">/* SDRAM tRAS = 10 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_11			0x000002C0	</span><span class="cm">/* SDRAM tRAS = 11 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_12			0x00000300	</span><span class="cm">/* SDRAM tRAS = 12 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_13			0x00000340	</span><span class="cm">/* SDRAM tRAS = 13 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_14			0x00000380	</span><span class="cm">/* SDRAM tRAS = 14 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRAS_15			0x000003C0	</span><span class="cm">/* SDRAM tRAS = 15 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRP_1			0x00000800	</span><span class="cm">/* SDRAM tRP = 1 cycle										*/</span><span class="cp"></span>
<span class="cp">#define TRP_2			0x00001000	</span><span class="cm">/* SDRAM tRP = 2 cycles										*/</span><span class="cp"></span>
<span class="cp">#define TRP_3			0x00001800	</span><span class="cm">/* SDRAM tRP = 3 cycles										*/</span><span class="cp"></span>
<span class="cp">#define TRP_4			0x00002000	</span><span class="cm">/* SDRAM tRP = 4 cycles										*/</span><span class="cp"></span>
<span class="cp">#define TRP_5			0x00002800	</span><span class="cm">/* SDRAM tRP = 5 cycles										*/</span><span class="cp"></span>
<span class="cp">#define TRP_6			0x00003000	</span><span class="cm">/* SDRAM tRP = 6 cycles										*/</span><span class="cp"></span>
<span class="cp">#define TRP_7			0x00003800	</span><span class="cm">/* SDRAM tRP = 7 cycles										*/</span><span class="cp"></span>
<span class="cp">#define TRCD_1			0x00008000	</span><span class="cm">/* SDRAM tRCD = 1 cycle										*/</span><span class="cp"></span>
<span class="cp">#define TRCD_2			0x00010000	</span><span class="cm">/* SDRAM tRCD = 2 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRCD_3			0x00018000	</span><span class="cm">/* SDRAM tRCD = 3 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRCD_4			0x00020000	</span><span class="cm">/* SDRAM tRCD = 4 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRCD_5			0x00028000	</span><span class="cm">/* SDRAM tRCD = 5 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRCD_6			0x00030000	</span><span class="cm">/* SDRAM tRCD = 6 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TRCD_7			0x00038000	</span><span class="cm">/* SDRAM tRCD = 7 cycles									*/</span><span class="cp"></span>
<span class="cp">#define TWR_1			0x00080000	</span><span class="cm">/* SDRAM tWR = 1 cycle										*/</span><span class="cp"></span>
<span class="cp">#define TWR_2			0x00100000	</span><span class="cm">/* SDRAM tWR = 2 cycles										*/</span><span class="cp"></span>
<span class="cp">#define TWR_3			0x00180000	</span><span class="cm">/* SDRAM tWR = 3 cycles										*/</span><span class="cp"></span>
<span class="cp">#define PUPSD			0x00200000	</span><span class="cm">/* Power-Up Start Delay (15 SCLK Cycles Delay)				*/</span><span class="cp"></span>
<span class="cp">#define PSM				0x00400000	</span><span class="cm">/* Power-Up Sequence (Mode Register Before/After* Refresh)	*/</span><span class="cp"></span>
<span class="cp">#define PSS				0x00800000	</span><span class="cm">/* Enable Power-Up Sequence on Next SDRAM Access			*/</span><span class="cp"></span>
<span class="cp">#define SRFS			0x01000000	</span><span class="cm">/* Enable SDRAM Self-Refresh Mode							*/</span><span class="cp"></span>
<span class="cp">#define EBUFE			0x02000000	</span><span class="cm">/* Enable External Buffering Timing							*/</span><span class="cp"></span>
<span class="cp">#define FBBRW			0x04000000	</span><span class="cm">/* Enable Fast Back-To-Back Read To Write					*/</span><span class="cp"></span>
<span class="cp">#define EMREN			0x10000000	</span><span class="cm">/* Extended Mode Register Enable							*/</span><span class="cp"></span>
<span class="cp">#define TCSR			0x20000000	</span><span class="cm">/* Temp-Compensated Self-Refresh Value (85/45* Deg C)		*/</span><span class="cp"></span>
<span class="cp">#define CDDBG			0x40000000	</span><span class="cm">/* Tristate SDRAM Controls During Bus Grant					*/</span><span class="cp"></span>

<span class="cm">/* EBIU_SDBCTL Masks																		*/</span>
<span class="cp">#define EBE				0x0001		</span><span class="cm">/* Enable SDRAM External Bank							*/</span><span class="cp"></span>
<span class="cp">#define EBSZ_16			0x0000		</span><span class="cm">/* SDRAM External Bank Size = 16MB	*/</span><span class="cp"></span>
<span class="cp">#define EBSZ_32			0x0002		</span><span class="cm">/* SDRAM External Bank Size = 32MB	*/</span><span class="cp"></span>
<span class="cp">#define EBSZ_64			0x0004		</span><span class="cm">/* SDRAM External Bank Size = 64MB	*/</span><span class="cp"></span>
<span class="cp">#define EBSZ_128		0x0006		</span><span class="cm">/* SDRAM External Bank Size = 128MB		*/</span><span class="cp"></span>
<span class="cp">#define EBSZ_256		0x0008		</span><span class="cm">/* SDRAM External Bank Size = 256MB 	*/</span><span class="cp"></span>
<span class="cp">#define EBSZ_512		0x000A		</span><span class="cm">/* SDRAM External Bank Size = 512MB		*/</span><span class="cp"></span>
<span class="cp">#define EBCAW_8			0x0000		</span><span class="cm">/* SDRAM External Bank Column Address Width = 8 Bits	*/</span><span class="cp"></span>
<span class="cp">#define EBCAW_9			0x0010		</span><span class="cm">/* SDRAM External Bank Column Address Width = 9 Bits	*/</span><span class="cp"></span>
<span class="cp">#define EBCAW_10		0x0020		</span><span class="cm">/* SDRAM External Bank Column Address Width = 10 Bits	*/</span><span class="cp"></span>
<span class="cp">#define EBCAW_11		0x0030		</span><span class="cm">/* SDRAM External Bank Column Address Width = 11 Bits	*/</span><span class="cp"></span>

<span class="cm">/* EBIU_SDSTAT Masks														*/</span>
<span class="cp">#define SDCI			0x0001		</span><span class="cm">/* SDRAM Controller Idle 				*/</span><span class="cp"></span>
<span class="cp">#define SDSRA			0x0002		</span><span class="cm">/* SDRAM Self-Refresh Active			*/</span><span class="cp"></span>
<span class="cp">#define SDPUA			0x0004		</span><span class="cm">/* SDRAM Power-Up Active 				*/</span><span class="cp"></span>
<span class="cp">#define SDRS			0x0008		</span><span class="cm">/* SDRAM Will Power-Up On Next Access	*/</span><span class="cp"></span>
<span class="cp">#define SDEASE			0x0010		</span><span class="cm">/* SDRAM EAB Sticky Error Status		*/</span><span class="cp"></span>
<span class="cp">#define BGSTAT			0x0020		</span><span class="cm">/* Bus Grant Status						*/</span><span class="cp"></span>


<span class="cm">/* **************************  DMA CONTROLLER MASKS  ********************************/</span>

<span class="cm">/* DMAx_PERIPHERAL_MAP, MDMA_yy_PERIPHERAL_MAP Masks								*/</span>
<span class="cp">#define CTYPE			0x0040	</span><span class="cm">/* DMA Channel Type Indicator (Memory/Peripheral*)	*/</span><span class="cp"></span>
<span class="cp">#define PMAP			0xF000	</span><span class="cm">/* Peripheral Mapped To This Channel				*/</span><span class="cp"></span>
<span class="cp">#define PMAP_PPI		0x0000	</span><span class="cm">/* 		PPI Port DMA								*/</span><span class="cp"></span>
<span class="cp">#define	PMAP_EMACRX		0x1000	</span><span class="cm">/* 		Ethernet Receive DMA						*/</span><span class="cp"></span>
<span class="cp">#define PMAP_EMACTX		0x2000	</span><span class="cm">/* 		Ethernet Transmit DMA						*/</span><span class="cp"></span>
<span class="cp">#define PMAP_SPORT0RX	0x3000	</span><span class="cm">/* 		SPORT0 Receive DMA							*/</span><span class="cp"></span>
<span class="cp">#define PMAP_SPORT0TX	0x4000	</span><span class="cm">/* 		SPORT0 Transmit DMA							*/</span><span class="cp"></span>
<span class="cp">#define PMAP_SPORT1RX	0x5000	</span><span class="cm">/* 		SPORT1 Receive DMA							*/</span><span class="cp"></span>
<span class="cp">#define PMAP_SPORT1TX	0x6000	</span><span class="cm">/* 		SPORT1 Transmit DMA							*/</span><span class="cp"></span>
<span class="cp">#define PMAP_SPI		0x7000	</span><span class="cm">/* 		SPI Port DMA								*/</span><span class="cp"></span>
<span class="cp">#define PMAP_UART0RX	0x8000	</span><span class="cm">/* 		UART0 Port Receive DMA						*/</span><span class="cp"></span>
<span class="cp">#define PMAP_UART0TX	0x9000	</span><span class="cm">/* 		UART0 Port Transmit DMA						*/</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART1RX	0xA000	</span><span class="cm">/* 		UART1 Port Receive DMA						*/</span><span class="cp"></span>
<span class="cp">#define	PMAP_UART1TX	0xB000	</span><span class="cm">/* 		UART1 Port Transmit DMA						*/</span><span class="cp"></span>

<span class="cm">/*  ************  PARALLEL PERIPHERAL INTERFACE (PPI) MASKS *************/</span>
<span class="cm">/*  PPI_CONTROL Masks													*/</span>
<span class="cp">#define PORT_EN			0x0001		</span><span class="cm">/* PPI Port Enable					*/</span><span class="cp"></span>
<span class="cp">#define PORT_DIR		0x0002		</span><span class="cm">/* PPI Port Direction				*/</span><span class="cp"></span>
<span class="cp">#define XFR_TYPE		0x000C		</span><span class="cm">/* PPI Transfer Type				*/</span><span class="cp"></span>
<span class="cp">#define PORT_CFG		0x0030		</span><span class="cm">/* PPI Port Configuration			*/</span><span class="cp"></span>
<span class="cp">#define FLD_SEL			0x0040		</span><span class="cm">/* PPI Active Field Select			*/</span><span class="cp"></span>
<span class="cp">#define PACK_EN			0x0080		</span><span class="cm">/* PPI Packing Mode					*/</span><span class="cp"></span>
<span class="cp">#define DMA32			0x0100		</span><span class="cm">/* PPI 32-bit DMA Enable			*/</span><span class="cp"></span>
<span class="cp">#define SKIP_EN			0x0200		</span><span class="cm">/* PPI Skip Element Enable			*/</span><span class="cp"></span>
<span class="cp">#define SKIP_EO			0x0400		</span><span class="cm">/* PPI Skip Even/Odd Elements		*/</span><span class="cp"></span>
<span class="cp">#define DLEN_8			0x0000		</span><span class="cm">/* Data Length = 8 Bits				*/</span><span class="cp"></span>
<span class="cp">#define DLEN_10			0x0800		</span><span class="cm">/* Data Length = 10 Bits			*/</span><span class="cp"></span>
<span class="cp">#define DLEN_11			0x1000		</span><span class="cm">/* Data Length = 11 Bits			*/</span><span class="cp"></span>
<span class="cp">#define DLEN_12			0x1800		</span><span class="cm">/* Data Length = 12 Bits			*/</span><span class="cp"></span>
<span class="cp">#define DLEN_13			0x2000		</span><span class="cm">/* Data Length = 13 Bits			*/</span><span class="cp"></span>
<span class="cp">#define DLEN_14			0x2800		</span><span class="cm">/* Data Length = 14 Bits			*/</span><span class="cp"></span>
<span class="cp">#define DLEN_15			0x3000		</span><span class="cm">/* Data Length = 15 Bits			*/</span><span class="cp"></span>
<span class="cp">#define DLEN_16			0x3800		</span><span class="cm">/* Data Length = 16 Bits			*/</span><span class="cp"></span>
<span class="cp">#define DLENGTH			0x3800		</span><span class="cm">/* PPI Data Length  */</span><span class="cp"></span>
<span class="cp">#define POLC			0x4000		</span><span class="cm">/* PPI Clock Polarity				*/</span><span class="cp"></span>
<span class="cp">#define POLS			0x8000		</span><span class="cm">/* PPI Frame Sync Polarity			*/</span><span class="cp"></span>

<span class="cm">/* PPI_STATUS Masks														*/</span>
<span class="cp">#define FLD				0x0400		</span><span class="cm">/* Field Indicator					*/</span><span class="cp"></span>
<span class="cp">#define FT_ERR			0x0800		</span><span class="cm">/* Frame Track Error				*/</span><span class="cp"></span>
<span class="cp">#define OVR				0x1000		</span><span class="cm">/* FIFO Overflow Error				*/</span><span class="cp"></span>
<span class="cp">#define UNDR			0x2000		</span><span class="cm">/* FIFO Underrun Error				*/</span><span class="cp"></span>
<span class="cp">#define ERR_DET			0x4000		</span><span class="cm">/* Error Detected Indicator			*/</span><span class="cp"></span>
<span class="cp">#define ERR_NCOR		0x8000		</span><span class="cm">/* Error Not Corrected Indicator	*/</span><span class="cp"></span>


<span class="cm">/*  *******************  PIN CONTROL REGISTER MASKS  ************************/</span>
<span class="cm">/* PORT_MUX Masks															*/</span>
<span class="cp">#define	PJSE			0x0001			</span><span class="cm">/* Port J SPI/SPORT Enable			*/</span><span class="cp"></span>
<span class="cp">#define	PJSE_SPORT		0x0000			</span><span class="cm">/* 		Enable TFS0/DT0PRI			*/</span><span class="cp"></span>
<span class="cp">#define	PJSE_SPI		0x0001			</span><span class="cm">/* 		Enable SPI_SSEL3:2			*/</span><span class="cp"></span>

<span class="cp">#define	PJCE(x)			(((x)&amp;0x3)&lt;&lt;1)	</span><span class="cm">/* Port J CAN/SPI/SPORT Enable		*/</span><span class="cp"></span>
<span class="cp">#define	PJCE_SPORT		0x0000			</span><span class="cm">/* 		Enable DR0SEC/DT0SEC		*/</span><span class="cp"></span>
<span class="cp">#define	PJCE_CAN		0x0002			</span><span class="cm">/* 		Enable CAN RX/TX			*/</span><span class="cp"></span>
<span class="cp">#define	PJCE_SPI		0x0004			</span><span class="cm">/* 		Enable SPI_SSEL7			*/</span><span class="cp"></span>

<span class="cp">#define	PFDE			0x0008			</span><span class="cm">/* Port F DMA Request Enable		*/</span><span class="cp"></span>
<span class="cp">#define	PFDE_UART		0x0000			</span><span class="cm">/* 		Enable UART0 RX/TX			*/</span><span class="cp"></span>
<span class="cp">#define	PFDE_DMA		0x0008			</span><span class="cm">/* 		Enable DMAR1:0				*/</span><span class="cp"></span>

<span class="cp">#define	PFTE			0x0010			</span><span class="cm">/* Port F Timer Enable				*/</span><span class="cp"></span>
<span class="cp">#define	PFTE_UART		0x0000			</span><span class="cm">/*		Enable UART1 RX/TX			*/</span><span class="cp"></span>
<span class="cp">#define	PFTE_TIMER		0x0010			</span><span class="cm">/* 		Enable TMR7:6				*/</span><span class="cp"></span>

<span class="cp">#define	PFS6E			0x0020			</span><span class="cm">/* Port F SPI SSEL 6 Enable			*/</span><span class="cp"></span>
<span class="cp">#define	PFS6E_TIMER		0x0000			</span><span class="cm">/*		Enable TMR5					*/</span><span class="cp"></span>
<span class="cp">#define	PFS6E_SPI		0x0020			</span><span class="cm">/* 		Enable SPI_SSEL6			*/</span><span class="cp"></span>

<span class="cp">#define	PFS5E			0x0040			</span><span class="cm">/* Port F SPI SSEL 5 Enable			*/</span><span class="cp"></span>
<span class="cp">#define	PFS5E_TIMER		0x0000			</span><span class="cm">/*		Enable TMR4					*/</span><span class="cp"></span>
<span class="cp">#define	PFS5E_SPI		0x0040			</span><span class="cm">/* 		Enable SPI_SSEL5			*/</span><span class="cp"></span>

<span class="cp">#define	PFS4E			0x0080			</span><span class="cm">/* Port F SPI SSEL 4 Enable			*/</span><span class="cp"></span>
<span class="cp">#define	PFS4E_TIMER		0x0000			</span><span class="cm">/*		Enable TMR3					*/</span><span class="cp"></span>
<span class="cp">#define	PFS4E_SPI		0x0080			</span><span class="cm">/* 		Enable SPI_SSEL4			*/</span><span class="cp"></span>

<span class="cp">#define	PFFE			0x0100			</span><span class="cm">/* Port F PPI Frame Sync Enable		*/</span><span class="cp"></span>
<span class="cp">#define	PFFE_TIMER		0x0000			</span><span class="cm">/* 		Enable TMR2					*/</span><span class="cp"></span>
<span class="cp">#define	PFFE_PPI		0x0100			</span><span class="cm">/* 		Enable PPI FS3				*/</span><span class="cp"></span>

<span class="cp">#define	PGSE			0x0200			</span><span class="cm">/* Port G SPORT1 Secondary Enable	*/</span><span class="cp"></span>
<span class="cp">#define	PGSE_PPI		0x0000			</span><span class="cm">/* 		Enable PPI D9:8				*/</span><span class="cp"></span>
<span class="cp">#define	PGSE_SPORT		0x0200			</span><span class="cm">/* 		Enable DR1SEC/DT1SEC		*/</span><span class="cp"></span>

<span class="cp">#define	PGRE			0x0400			</span><span class="cm">/* Port G SPORT1 Receive Enable		*/</span><span class="cp"></span>
<span class="cp">#define	PGRE_PPI		0x0000			</span><span class="cm">/* 		Enable PPI D12:10			*/</span><span class="cp"></span>
<span class="cp">#define	PGRE_SPORT		0x0400			</span><span class="cm">/* 		Enable DR1PRI/RFS1/RSCLK1	*/</span><span class="cp"></span>

<span class="cp">#define	PGTE			0x0800			</span><span class="cm">/* Port G SPORT1 Transmit Enable	*/</span><span class="cp"></span>
<span class="cp">#define	PGTE_PPI		0x0000			</span><span class="cm">/* 		Enable PPI D15:13			*/</span><span class="cp"></span>
<span class="cp">#define	PGTE_SPORT		0x0800			</span><span class="cm">/* 		Enable DT1PRI/TFS1/TSCLK1	*/</span><span class="cp"></span>

<span class="cm">/* entry addresses of the user-callable Boot ROM functions */</span>

<span class="cp">#define _BOOTROM_RESET 0xEF000000</span>
<span class="cp">#define _BOOTROM_FINAL_INIT 0xEF000002</span>
<span class="cp">#define _BOOTROM_DO_MEMORY_DMA 0xEF000006</span>
<span class="cp">#define _BOOTROM_BOOT_DXE_FLASH 0xEF000008</span>
<span class="cp">#define _BOOTROM_BOOT_DXE_SPI 0xEF00000A</span>
<span class="cp">#define _BOOTROM_BOOT_DXE_TWI 0xEF00000C</span>
<span class="cp">#define _BOOTROM_GET_DXE_ADDRESS_FLASH 0xEF000010</span>
<span class="cp">#define _BOOTROM_GET_DXE_ADDRESS_SPI 0xEF000012</span>
<span class="cp">#define _BOOTROM_GET_DXE_ADDRESS_TWI 0xEF000014</span>

<span class="cm">/* Alternate Deprecated Macros Provided For Backwards Code Compatibility */</span>
<span class="cp">#define	PGDE_UART   PFDE_UART</span>
<span class="cp">#define	PGDE_DMA    PFDE_DMA</span>
<span class="cp">#define	CKELOW		SCKELOW</span>

<span class="cm">/* HOST Port Registers */</span>

<span class="cp">#define                     HOST_CONTROL  0xffc03400   </span><span class="cm">/* HOST Control Register */</span><span class="cp"></span>
<span class="cp">#define                      HOST_STATUS  0xffc03404   </span><span class="cm">/* HOST Status Register */</span><span class="cp"></span>
<span class="cp">#define                     HOST_TIMEOUT  0xffc03408   </span><span class="cm">/* HOST Acknowledge Mode Timeout Register */</span><span class="cp"></span>

<span class="cm">/* Counter Registers */</span>

<span class="cp">#define                       CNT_CONFIG  0xffc03500   </span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                        CNT_IMASK  0xffc03504   </span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                       CNT_STATUS  0xffc03508   </span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define                      CNT_COMMAND  0xffc0350c   </span><span class="cm">/* Command Register */</span><span class="cp"></span>
<span class="cp">#define                     CNT_DEBOUNCE  0xffc03510   </span><span class="cm">/* Debounce Register */</span><span class="cp"></span>
<span class="cp">#define                      CNT_COUNTER  0xffc03514   </span><span class="cm">/* Counter Register */</span><span class="cp"></span>
<span class="cp">#define                          CNT_MAX  0xffc03518   </span><span class="cm">/* Maximal Count Register */</span><span class="cp"></span>
<span class="cp">#define                          CNT_MIN  0xffc0351c   </span><span class="cm">/* Minimal Count Register */</span><span class="cp"></span>

<span class="cm">/* OTP/FUSE Registers */</span>

<span class="cp">#define                      OTP_CONTROL  0xffc03600   </span><span class="cm">/* OTP/Fuse Control Register */</span><span class="cp"></span>
<span class="cp">#define                          OTP_BEN  0xffc03604   </span><span class="cm">/* OTP/Fuse Byte Enable */</span><span class="cp"></span>
<span class="cp">#define                       OTP_STATUS  0xffc03608   </span><span class="cm">/* OTP/Fuse Status */</span><span class="cp"></span>
<span class="cp">#define                       OTP_TIMING  0xffc0360c   </span><span class="cm">/* OTP/Fuse Access Timing */</span><span class="cp"></span>

<span class="cm">/* Security Registers */</span>

<span class="cp">#define                    SECURE_SYSSWT  0xffc03620   </span><span class="cm">/* Secure System Switches */</span><span class="cp"></span>
<span class="cp">#define                   SECURE_CONTROL  0xffc03624   </span><span class="cm">/* Secure Control */</span><span class="cp"></span>
<span class="cp">#define                    SECURE_STATUS  0xffc03628   </span><span class="cm">/* Secure Status */</span><span class="cp"></span>

<span class="cm">/* OTP Read/Write Data Buffer Registers */</span>

<span class="cp">#define                        OTP_DATA0  0xffc03680   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>
<span class="cp">#define                        OTP_DATA1  0xffc03684   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>
<span class="cp">#define                        OTP_DATA2  0xffc03688   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>
<span class="cp">#define                        OTP_DATA3  0xffc0368c   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>

<span class="cm">/* Motor Control PWM Registers */</span>

<span class="cp">#define                         PWM_CTRL  0xffc03700   </span><span class="cm">/* PWM Control Register */</span><span class="cp"></span>
<span class="cp">#define                         PWM_STAT  0xffc03704   </span><span class="cm">/* PWM Status Register */</span><span class="cp"></span>
<span class="cp">#define                           PWM_TM  0xffc03708   </span><span class="cm">/* PWM Period Register */</span><span class="cp"></span>
<span class="cp">#define                           PWM_DT  0xffc0370c   </span><span class="cm">/* PWM Dead Time Register */</span><span class="cp"></span>
<span class="cp">#define                         PWM_GATE  0xffc03710   </span><span class="cm">/* PWM Chopping Control */</span><span class="cp"></span>
<span class="cp">#define                          PWM_CHA  0xffc03714   </span><span class="cm">/* PWM Channel A Duty Control */</span><span class="cp"></span>
<span class="cp">#define                          PWM_CHB  0xffc03718   </span><span class="cm">/* PWM Channel B Duty Control */</span><span class="cp"></span>
<span class="cp">#define                          PWM_CHC  0xffc0371c   </span><span class="cm">/* PWM Channel C Duty Control */</span><span class="cp"></span>
<span class="cp">#define                          PWM_SEG  0xffc03720   </span><span class="cm">/* PWM Crossover and Output Enable */</span><span class="cp"></span>
<span class="cp">#define                       PWM_SYNCWT  0xffc03724   </span><span class="cm">/* PWM Sync Pluse Width Control */</span><span class="cp"></span>
<span class="cp">#define                         PWM_CHAL  0xffc03728   </span><span class="cm">/* PWM Channel AL Duty Control (SR mode only) */</span><span class="cp"></span>
<span class="cp">#define                         PWM_CHBL  0xffc0372c   </span><span class="cm">/* PWM Channel BL Duty Control (SR mode only) */</span><span class="cp"></span>
<span class="cp">#define                         PWM_CHCL  0xffc03730   </span><span class="cm">/* PWM Channel CL Duty Control (SR mode only) */</span><span class="cp"></span>
<span class="cp">#define                          PWM_LSI  0xffc03734   </span><span class="cm">/* PWM Low Side Invert (SR mode only) */</span><span class="cp"></span>
<span class="cp">#define                        PWM_STAT2  0xffc03738   </span><span class="cm">/* PWM Status Register 2 */</span><span class="cp"></span>


<span class="cm">/* ********************************************************** */</span>
<span class="cm">/*     SINGLE BIT MACRO PAIRS (bit mask and negated one)      */</span>
<span class="cm">/*     and MULTI BIT READ MACROS                              */</span>
<span class="cm">/* ********************************************************** */</span>

<span class="cm">/* Bit masks for HOST_CONTROL */</span>

<span class="cp">#define                   HOST_CNTR_HOST_EN  0x1        </span><span class="cm">/* Host Enable */</span><span class="cp"></span>
<span class="cp">#define                  HOST_CNTR_nHOST_EN  0x0</span>
<span class="cp">#define                  HOST_CNTR_HOST_END  0x2        </span><span class="cm">/* Host Endianess */</span><span class="cp"></span>
<span class="cp">#define                 HOST_CNTR_nHOST_END  0x0</span>
<span class="cp">#define                 HOST_CNTR_DATA_SIZE  0x4        </span><span class="cm">/* Data Size */</span><span class="cp"></span>
<span class="cp">#define                HOST_CNTR_nDATA_SIZE  0x0</span>
<span class="cp">#define                  HOST_CNTR_HOST_RST  0x8        </span><span class="cm">/* Host Reset */</span><span class="cp"></span>
<span class="cp">#define                 HOST_CNTR_nHOST_RST  0x0</span>
<span class="cp">#define                  HOST_CNTR_HRDY_OVR  0x20       </span><span class="cm">/* Host Ready Override */</span><span class="cp"></span>
<span class="cp">#define                 HOST_CNTR_nHRDY_OVR  0x0</span>
<span class="cp">#define                  HOST_CNTR_INT_MODE  0x40       </span><span class="cm">/* Interrupt Mode */</span><span class="cp"></span>
<span class="cp">#define                 HOST_CNTR_nINT_MODE  0x0</span>
<span class="cp">#define                     HOST_CNTR_BT_EN  0x80       </span><span class="cm">/* Bus Timeout Enable */</span><span class="cp"></span>
<span class="cp">#define                   HOST_CNTR_ nBT_EN  0x0</span>
<span class="cp">#define                       HOST_CNTR_EHW  0x100      </span><span class="cm">/* Enable Host Write */</span><span class="cp"></span>
<span class="cp">#define                      HOST_CNTR_nEHW  0x0</span>
<span class="cp">#define                       HOST_CNTR_EHR  0x200      </span><span class="cm">/* Enable Host Read */</span><span class="cp"></span>
<span class="cp">#define                      HOST_CNTR_nEHR  0x0</span>
<span class="cp">#define                       HOST_CNTR_BDR  0x400      </span><span class="cm">/* Burst DMA Requests */</span><span class="cp"></span>
<span class="cp">#define                      HOST_CNTR_nBDR  0x0</span>

<span class="cm">/* Bit masks for HOST_STATUS */</span>

<span class="cp">#define                     HOST_STAT_READY  0x1        </span><span class="cm">/* DMA Ready */</span><span class="cp"></span>
<span class="cp">#define                    HOST_STAT_nREADY  0x0</span>
<span class="cp">#define                  HOST_STAT_FIFOFULL  0x2        </span><span class="cm">/* FIFO Full */</span><span class="cp"></span>
<span class="cp">#define                 HOST_STAT_nFIFOFULL  0x0</span>
<span class="cp">#define                 HOST_STAT_FIFOEMPTY  0x4        </span><span class="cm">/* FIFO Empty */</span><span class="cp"></span>
<span class="cp">#define                HOST_STAT_nFIFOEMPTY  0x0</span>
<span class="cp">#define                  HOST_STAT_COMPLETE  0x8        </span><span class="cm">/* DMA Complete */</span><span class="cp"></span>
<span class="cp">#define                 HOST_STAT_nCOMPLETE  0x0</span>
<span class="cp">#define                      HOST_STAT_HSHK  0x10       </span><span class="cm">/* Host Handshake */</span><span class="cp"></span>
<span class="cp">#define                     HOST_STAT_nHSHK  0x0</span>
<span class="cp">#define                   HOST_STAT_TIMEOUT  0x20       </span><span class="cm">/* Host Timeout */</span><span class="cp"></span>
<span class="cp">#define                  HOST_STAT_nTIMEOUT  0x0</span>
<span class="cp">#define                      HOST_STAT_HIRQ  0x40       </span><span class="cm">/* Host Interrupt Request */</span><span class="cp"></span>
<span class="cp">#define                     HOST_STAT_nHIRQ  0x0</span>
<span class="cp">#define                HOST_STAT_ALLOW_CNFG  0x80       </span><span class="cm">/* Allow New Configuration */</span><span class="cp"></span>
<span class="cp">#define               HOST_STAT_nALLOW_CNFG  0x0</span>
<span class="cp">#define                   HOST_STAT_DMA_DIR  0x100      </span><span class="cm">/* DMA Direction */</span><span class="cp"></span>
<span class="cp">#define                  HOST_STAT_nDMA_DIR  0x0</span>
<span class="cp">#define                       HOST_STAT_BTE  0x200      </span><span class="cm">/* Bus Timeout Enabled */</span><span class="cp"></span>
<span class="cp">#define                      HOST_STAT_nBTE  0x0</span>
<span class="cp">#define               HOST_STAT_HOSTRD_DONE  0x8000     </span><span class="cm">/* Host Read Completion Interrupt */</span><span class="cp"></span>
<span class="cp">#define              HOST_STAT_nHOSTRD_DONE  0x0</span>

<span class="cm">/* Bit masks for HOST_TIMEOUT */</span>

<span class="cp">#define             HOST_COUNT_TIMEOUT  0x7ff      </span><span class="cm">/* Host Timeout count */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SECURE_SYSSWT */</span>

<span class="cp">#define                   EMUDABL  0x1        </span><span class="cm">/* Emulation Disable. */</span><span class="cp"></span>
<span class="cp">#define                  nEMUDABL  0x0</span>
<span class="cp">#define                   RSTDABL  0x2        </span><span class="cm">/* Reset Disable */</span><span class="cp"></span>
<span class="cp">#define                  nRSTDABL  0x0</span>
<span class="cp">#define                   L1IDABL  0x1c       </span><span class="cm">/* L1 Instruction Memory Disable. */</span><span class="cp"></span>
<span class="cp">#define                  L1DADABL  0xe0       </span><span class="cm">/* L1 Data Bank A Memory Disable. */</span><span class="cp"></span>
<span class="cp">#define                  L1DBDABL  0x700      </span><span class="cm">/* L1 Data Bank B Memory Disable. */</span><span class="cp"></span>
<span class="cp">#define                   DMA0OVR  0x800      </span><span class="cm">/* DMA0 Memory Access Override */</span><span class="cp"></span>
<span class="cp">#define                  nDMA0OVR  0x0</span>
<span class="cp">#define                   DMA1OVR  0x1000     </span><span class="cm">/* DMA1 Memory Access Override */</span><span class="cp"></span>
<span class="cp">#define                  nDMA1OVR  0x0</span>
<span class="cp">#define                    EMUOVR  0x4000     </span><span class="cm">/* Emulation Override */</span><span class="cp"></span>
<span class="cp">#define                   nEMUOVR  0x0</span>
<span class="cp">#define                    OTPSEN  0x8000     </span><span class="cm">/* OTP Secrets Enable. */</span><span class="cp"></span>
<span class="cp">#define                   nOTPSEN  0x0</span>
<span class="cp">#define                    L2DABL  0x70000    </span><span class="cm">/* L2 Memory Disable. */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SECURE_CONTROL */</span>

<span class="cp">#define                   SECURE0  0x1        </span><span class="cm">/* SECURE 0 */</span><span class="cp"></span>
<span class="cp">#define                  nSECURE0  0x0</span>
<span class="cp">#define                   SECURE1  0x2        </span><span class="cm">/* SECURE 1 */</span><span class="cp"></span>
<span class="cp">#define                  nSECURE1  0x0</span>
<span class="cp">#define                   SECURE2  0x4        </span><span class="cm">/* SECURE 2 */</span><span class="cp"></span>
<span class="cp">#define                  nSECURE2  0x0</span>
<span class="cp">#define                   SECURE3  0x8        </span><span class="cm">/* SECURE 3 */</span><span class="cp"></span>
<span class="cp">#define                  nSECURE3  0x0</span>

<span class="cm">/* Bit masks for SECURE_STATUS */</span>

<span class="cp">#define                   SECMODE  0x3        </span><span class="cm">/* Secured Mode Control State */</span><span class="cp"></span>
<span class="cp">#define                       NMI  0x4        </span><span class="cm">/* Non Maskable Interrupt */</span><span class="cp"></span>
<span class="cp">#define                      nNMI  0x0</span>
<span class="cp">#define                   AFVALID  0x8        </span><span class="cm">/* Authentication Firmware Valid */</span><span class="cp"></span>
<span class="cp">#define                  nAFVALID  0x0</span>
<span class="cp">#define                    AFEXIT  0x10       </span><span class="cm">/* Authentication Firmware Exit */</span><span class="cp"></span>
<span class="cp">#define                   nAFEXIT  0x0</span>
<span class="cp">#define                   SECSTAT  0xe0       </span><span class="cm">/* Secure Status */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF512_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
