<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_rx.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/my_uart_top.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/my_uart_tx.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/speed_select.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/HC74595.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW.v
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW.v(182,5-182,11) (VERI-1362) tx_int is already implicitly declared on line 141
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW.v(209,11-209,18) (VERI-1362) bps_sel is already implicitly declared on line 140
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW.v(122,16-122,20) (VERI-1875) identifier wren is used before its declaration
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW.v(149,33-149,50) (VERI-1875) identifier psg_clock_count15 is used before its declaration
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/fifo64x8.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/uart_rx.v
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/uart_tx.v
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/uart_tx.v(163,10-163,17) (VERI-1875) identifier tx_step is used before its declaration
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/pc2mcu_uart_top.v
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/pc2mcu_uart_top.v(26,12-26,14) (VERI-1372) redeclaration of ansi port tx is not allowed
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/pc2mcu_uart_top.v(81,5-81,11) (VERI-1362) tx_int is already implicitly declared on line 51
(VERI-1482) Analyzing Verilog file D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/mcu2pc_uart_top.v
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/mcu2pc_uart_top.v(28,12-28,14) (VERI-1372) redeclaration of ansi port tx is not allowed
WARNING - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/mcu2pc_uart_top.v(86,5-86,11) (VERI-1362) tx_int is already implicitly declared on line 53
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW.v(6,8-6,19) (VERI-1018) compiling module IR_RS232_SW
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/IR_RS232_SW.v(6,1-944,10) (VERI-9000) elaborating module 'IR_RS232_SW'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/HC74595.v(1,1-79,10) (VERI-9000) elaborating module 'hc74595_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/fifo64x8.v(8,1-65,10) (VERI-9000) elaborating module 'fifo64x8_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/my_uart_top.v(21,1-64,10) (VERI-9000) elaborating module 'my_uart_top_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_2'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_3'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_4'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_5'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_6'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_7'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/check_IR_defv.v(21,1-104,10) (VERI-9000) elaborating module 'check_IR_defv_uniq_8'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_2'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_3'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_4'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_5'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_6'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_7'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_car_detect.v(1,1-91,10) (VERI-9000) elaborating module 'ir_car_detect_uniq_8'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/ir_rx.v(1,1-46,10) (VERI-9000) elaborating module 'ir_rx_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/mcu2pc_uart_top.v(1,1-90,10) (VERI-9000) elaborating module 'mcu2pc_uart_top_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/pc2mcu_uart_top.v(1,1-85,10) (VERI-9000) elaborating module 'pc2mcu_uart_top_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/fifo64x8.v(8,1-65,10) (VERI-9000) elaborating module 'fifo64x8_uniq_2'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/fifo64x8.v(8,1-65,10) (VERI-9000) elaborating module 'fifo64x8_uniq_3'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/speed_select.v(21,1-101,10) (VERI-9000) elaborating module 'speed_select_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/my_uart_tx.v(21,1-120,10) (VERI-9000) elaborating module 'my_uart_tx_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/uart_rx.v(1,1-100,10) (VERI-9000) elaborating module 'uart_rx_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/uart_rx.v(1,1-100,10) (VERI-9000) elaborating module 'uart_rx_uniq_2'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/uart_tx.v(118,1-204,10) (VERI-9000) elaborating module 'uart_tx_uniq_1'
INFO - D:/yangcq/CPLD/MUH4K862/MUH88E(4K862)9.2  new/new_uart/uart_tx.v(118,1-204,10) (VERI-9000) elaborating module 'uart_tx_uniq_2'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_2'
INFO - C:/lscc/diamond/3.6/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_3'
Done: design load finished with (0) errors, and (9) warnings

</PRE></BODY></HTML>