<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 16:03:49 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt SPI_impl_1.twr SPI_impl_1.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85C

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 74.1573%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
byte_counter__i3/D                       |    8.358 ns 
byte_counter__i2/D                       |    8.411 ns 
byte_counter__i1/D                       |    8.888 ns 
byte_counter__i0/D                       |    8.954 ns 
s_i0/D                                   |    9.418 ns 
byte_counter__i4/D                       |    9.603 ns 
CIPO_i0/SP                               |    9.776 ns 
s_i1/D                                   |    9.882 ns 
CIPO_i0/SR                               |   10.054 ns 
{byte_counter__i3/SP   byte_counter__i2/SP}              
                                         |   11.417 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bit_counter__i1/D                        |    1.719 ns 
bit_counter__i2/D                        |    1.719 ns 
byte_shiftreg__i5/D                      |    1.719 ns 
s_i1/D                                   |    1.719 ns 
CIPO_i0/D                                |    1.719 ns 
byte_counter__i2/D                       |    1.719 ns 
byte_shiftreg__i4/D                      |    1.719 ns 
byte_counter__i1/D                       |    1.719 ns 
byte_counter__i0/D                       |    1.719 ns 
byte_shiftreg__i3/D                      |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 3 Start Points         |           Type           
-------------------------------------------------------------------
byte_shiftreg__i1/Q                     |          No required time
CIPO_i0/Q                               |          No required time
data_ready_i1/PADDO                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         3
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{byte_counter__i1/SR   byte_counter__i0/SR}                           
                                        |           No arrival time
{byte_shiftreg__i4/SR   byte_shiftreg__i3/SR}                           
                                        |           No arrival time
{byte_shiftreg__i1/SR   byte_shiftreg__i2/SR}                           
                                        |           No arrival time
bit_counter__i0/SR                      |           No arrival time
{byte_counter__i3/SR   byte_counter__i2/SR}                           
                                        |           No arrival time
{byte_shiftreg__i5/SR   byte_shiftreg__i6/SR}                           
                                        |           No arrival time
byte_shiftreg__i8/D                     |           No arrival time
{byte_shiftreg__i7/SR   byte_shiftreg__i8/SR}                           
                                        |           No arrival time
{bit_counter__i1/SR   bit_counter__i2/SR}                           
                                        |           No arrival time
bit_counter__i3/SR                      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        14
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[4]                            |                    output
led_array[5]                            |                    output
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : byte_counter__i3/D  (SLICE_R16C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.358 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/D",
        "phy_name":"SLICE_8/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.171,
        "delay":3.656
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"SLICE_29/C0"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"SLICE_29/F0"
        },
        "arrive":10.621,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":13.177,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/A",
            "phy_name":"SLICE_34/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_34/F0"
        },
        "arrive":13.627,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n318",
            "phy_name":"n318"
        },
        "arrive":17.309,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i389_4_lut/B",
            "phy_name":"SLICE_8/B0"
        },
        "pin1":
        {
            "log_name":"i389_4_lut/Z",
            "phy_name":"SLICE_8/F0"
        },
        "arrive":17.786,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n492",
            "phy_name":"n492"
        },
        "arrive":17.786,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.656        10.171  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          SLICE_R14C2B     C0_TO_F0_DELAY      0.450        10.621  2       
read_spi                                                   NET DELAY           2.556        13.177  1       
i2_3_lut_4_lut_adj_1/A->i2_3_lut_4_lut_adj_1/Z
                                          SLICE_R14C2C     A0_TO_F0_DELAY      0.450        13.627  5       
n318                                                       NET DELAY           3.682        17.309  1       
i389_4_lut/B->i389_4_lut/Z                SLICE_R16C3A     B0_TO_F0_DELAY      0.477        17.786  1       
n492 ( DI0 )                                               NET DELAY           0.000        17.786  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -17.785  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.358  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : byte_counter__i2/D  (SLICE_R16C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.411 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i2/D",
        "phy_name":"SLICE_8/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.171,
        "delay":3.656
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"SLICE_29/C0"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"SLICE_29/F0"
        },
        "arrive":10.621,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":13.177,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/A",
            "phy_name":"SLICE_34/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_34/F0"
        },
        "arrive":13.627,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n318",
            "phy_name":"n318"
        },
        "arrive":17.256,
        "delay":3.629
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i388_4_lut/B",
            "phy_name":"SLICE_8/C1"
        },
        "pin1":
        {
            "log_name":"i388_4_lut/Z",
            "phy_name":"SLICE_8/F1"
        },
        "arrive":17.733,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n490",
            "phy_name":"n490"
        },
        "arrive":17.733,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.656        10.171  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          SLICE_R14C2B     C0_TO_F0_DELAY      0.450        10.621  2       
read_spi                                                   NET DELAY           2.556        13.177  1       
i2_3_lut_4_lut_adj_1/A->i2_3_lut_4_lut_adj_1/Z
                                          SLICE_R14C2C     A0_TO_F0_DELAY      0.450        13.627  5       
n318                                                       NET DELAY           3.629        17.256  1       
i388_4_lut/B->i388_4_lut/Z                SLICE_R16C3A     C1_TO_F1_DELAY      0.477        17.733  1       
n490 ( DI1 )                                               NET DELAY           0.000        17.733  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -17.732  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.411  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : byte_counter__i1/D  (SLICE_R15C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.888 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/D",
        "phy_name":"SLICE_0/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.171,
        "delay":3.656
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"SLICE_29/C0"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"SLICE_29/F0"
        },
        "arrive":10.621,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":13.177,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/A",
            "phy_name":"SLICE_34/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_34/F0"
        },
        "arrive":13.627,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n318",
            "phy_name":"n318"
        },
        "arrive":16.779,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i382_4_lut/B",
            "phy_name":"SLICE_0/A0"
        },
        "pin1":
        {
            "log_name":"i382_4_lut/Z",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":17.256,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n488",
            "phy_name":"n488"
        },
        "arrive":17.256,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.656        10.171  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          SLICE_R14C2B     C0_TO_F0_DELAY      0.450        10.621  2       
read_spi                                                   NET DELAY           2.556        13.177  1       
i2_3_lut_4_lut_adj_1/A->i2_3_lut_4_lut_adj_1/Z
                                          SLICE_R14C2C     A0_TO_F0_DELAY      0.450        13.627  5       
n318                                                       NET DELAY           3.152        16.779  1       
i382_4_lut/B->i382_4_lut/Z                SLICE_R15C3D     A0_TO_F0_DELAY      0.477        17.256  1       
n488 ( DI0 )                                               NET DELAY           0.000        17.256  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -17.255  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.888  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : byte_counter__i0/D  (SLICE_R15C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.954 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i0/D",
        "phy_name":"SLICE_0/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.171,
        "delay":3.656
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"SLICE_29/C0"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"SLICE_29/F0"
        },
        "arrive":10.621,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":13.177,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/A",
            "phy_name":"SLICE_34/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_34/F0"
        },
        "arrive":13.627,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n318",
            "phy_name":"n318"
        },
        "arrive":16.713,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i761_3_lut_4_lut/C",
            "phy_name":"SLICE_0/B1"
        },
        "pin1":
        {
            "log_name":"i761_3_lut_4_lut/Z",
            "phy_name":"SLICE_0/F1"
        },
        "arrive":17.190,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n582",
            "phy_name":"n582"
        },
        "arrive":17.190,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.656        10.171  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          SLICE_R14C2B     C0_TO_F0_DELAY      0.450        10.621  2       
read_spi                                                   NET DELAY           2.556        13.177  1       
i2_3_lut_4_lut_adj_1/A->i2_3_lut_4_lut_adj_1/Z
                                          SLICE_R14C2C     A0_TO_F0_DELAY      0.450        13.627  5       
n318                                                       NET DELAY           3.086        16.713  1       
i761_3_lut_4_lut/C->i761_3_lut_4_lut/Z    SLICE_R15C3D     B1_TO_F1_DELAY      0.477        17.190  1       
n582 ( DI1 )                                               NET DELAY           0.000        17.190  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -17.189  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.954  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : s_i0/D  (SLICE_R13C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 74.5% (route), 25.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.418 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/D",
        "phy_name":"SLICE_11/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.223,
        "delay":3.708
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/C",
            "phy_name":"SLICE_26/B0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"SLICE_26/F0"
        },
        "arrive":10.700,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":11.005,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut/A",
            "phy_name":"SLICE_26/C1"
        },
        "pin1":
        {
            "log_name":"i1_2_lut/Z",
            "phy_name":"SLICE_26/F1"
        },
        "arrive":11.455,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n471",
            "phy_name":"n471"
        },
        "arrive":13.627,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i399_4_lut/C",
            "phy_name":"SLICE_25/D1"
        },
        "pin1":
        {
            "log_name":"i399_4_lut/Z",
            "phy_name":"SLICE_25/F1"
        },
        "arrive":14.077,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n516",
            "phy_name":"n516"
        },
        "arrive":16.249,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i345_4_lut/B",
            "phy_name":"SLICE_11/D0"
        },
        "pin1":
        {
            "log_name":"i345_4_lut/Z",
            "phy_name":"SLICE_11/F0"
        },
        "arrive":16.726,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n517",
            "phy_name":"n517"
        },
        "arrive":16.726,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.708        10.223  1       
i2_3_lut_4_lut/C->i2_3_lut_4_lut/Z        SLICE_R14C3A     B0_TO_F0_DELAY      0.477        10.700  7       
clk_enable_2                                               NET DELAY           0.305        11.005  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R14C3A     C1_TO_F1_DELAY      0.450        11.455  1       
n471                                                       NET DELAY           2.172        13.627  1       
i399_4_lut/C->i399_4_lut/Z                SLICE_R14C3B     D1_TO_F1_DELAY      0.450        14.077  1       
n516                                                       NET DELAY           2.172        16.249  1       
i345_4_lut/B->i345_4_lut/Z                SLICE_R13C3B     D0_TO_F0_DELAY      0.477        16.726  1       
n517 ( DI0 )                                               NET DELAY           0.000        16.726  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.725  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.418  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : byte_counter__i4/D  (SLICE_R14C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.603 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i4/D",
        "phy_name":"SLICE_28/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.171,
        "delay":3.656
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"SLICE_29/C0"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"SLICE_29/F0"
        },
        "arrive":10.621,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":13.177,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/A",
            "phy_name":"SLICE_34/A0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut_adj_1/Z",
            "phy_name":"SLICE_34/F0"
        },
        "arrive":13.627,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n318",
            "phy_name":"n318"
        },
        "arrive":16.064,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i390_4_lut/B",
            "phy_name":"SLICE_28/C1"
        },
        "pin1":
        {
            "log_name":"i390_4_lut/Z",
            "phy_name":"SLICE_28/F1"
        },
        "arrive":16.541,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n494",
            "phy_name":"n494"
        },
        "arrive":16.541,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.656        10.171  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          SLICE_R14C2B     C0_TO_F0_DELAY      0.450        10.621  2       
read_spi                                                   NET DELAY           2.556        13.177  1       
i2_3_lut_4_lut_adj_1/A->i2_3_lut_4_lut_adj_1/Z
                                          SLICE_R14C2C     A0_TO_F0_DELAY      0.450        13.627  5       
n318                                                       NET DELAY           2.437        16.064  1       
i390_4_lut/B->i390_4_lut/Z                SLICE_R14C2A     C1_TO_F1_DELAY      0.477        16.541  1       
n494 ( DI1 )                                               NET DELAY           0.000        16.541  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i4/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.540  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.603  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : CIPO_i0/SP  (SLICE_R13C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.776 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/SP",
        "phy_name":"SLICE_10/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.223,
        "delay":3.708
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/C",
            "phy_name":"SLICE_26/B0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"SLICE_26/F0"
        },
        "arrive":10.673,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":13.110,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_3_lut/B",
            "phy_name":"SLICE_31/C1"
        },
        "pin1":
        {
            "log_name":"i1_3_lut/Z",
            "phy_name":"SLICE_31/F1"
        },
        "arrive":13.560,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n480",
            "phy_name":"n480"
        },
        "arrive":16.368,
        "delay":2.808
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.708        10.223  1       
i2_3_lut_4_lut/C->i2_3_lut_4_lut/Z        SLICE_R14C3A     B0_TO_F0_DELAY      0.450        10.673  7       
clk_enable_2                                               NET DELAY           2.437        13.110  1       
i1_3_lut/B->i1_3_lut/Z                    SLICE_R13C2C     C1_TO_F1_DELAY      0.450        13.560  1       
n480 ( CE )                                                NET DELAY           2.808        16.368  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.367  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.776  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : s_i1/D  (SLICE_R13C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 77.8% (route), 22.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.882 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/D",
        "phy_name":"SLICE_11/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.223,
        "delay":3.708
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/C",
            "phy_name":"SLICE_26/B0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"SLICE_26/F0"
        },
        "arrive":10.673,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":12.845,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut/A",
            "phy_name":"SLICE_28/D0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut/Z",
            "phy_name":"SLICE_28/F0"
        },
        "arrive":13.295,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n849",
            "phy_name":"n849"
        },
        "arrive":15.785,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i12_3_lut/A",
            "phy_name":"SLICE_11/B1"
        },
        "pin1":
        {
            "log_name":"i12_3_lut/Z",
            "phy_name":"SLICE_11/F1"
        },
        "arrive":16.262,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n880",
            "phy_name":"n880"
        },
        "arrive":16.262,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.708        10.223  1       
i2_3_lut_4_lut/C->i2_3_lut_4_lut/Z        SLICE_R14C3A     B0_TO_F0_DELAY      0.450        10.673  7       
clk_enable_2                                               NET DELAY           2.172        12.845  1       
i2_3_lut/A->i2_3_lut/Z                    SLICE_R14C2A     D0_TO_F0_DELAY      0.450        13.295  2       
n849                                                       NET DELAY           2.490        15.785  1       
i12_3_lut/A->i12_3_lut/Z                  SLICE_R13C3B     B1_TO_F1_DELAY      0.477        16.262  1       
n880 ( DI1 )                                               NET DELAY           0.000        16.262  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.261  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : CIPO_i0/SR  (SLICE_R13C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 81.4% (route), 18.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.054 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/SR",
        "phy_name":"SLICE_10/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.223,
        "delay":3.708
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_3_lut_4_lut/C",
            "phy_name":"SLICE_26/B0"
        },
        "pin1":
        {
            "log_name":"i2_3_lut_4_lut/Z",
            "phy_name":"SLICE_26/F0"
        },
        "arrive":10.673,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_enable_2",
            "phy_name":"clk_enable_2"
        },
        "arrive":13.163,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i309_2_lut_3_lut/B",
            "phy_name":"SLICE_31/B0"
        },
        "pin1":
        {
            "log_name":"i309_2_lut_3_lut/Z",
            "phy_name":"SLICE_31/F0"
        },
        "arrive":13.613,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n481",
            "phy_name":"n481"
        },
        "arrive":15.759,
        "delay":2.146
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.708        10.223  1       
i2_3_lut_4_lut/C->i2_3_lut_4_lut/Z        SLICE_R14C3A     B0_TO_F0_DELAY      0.450        10.673  7       
clk_enable_2                                               NET DELAY           2.490        13.163  1       
i309_2_lut_3_lut/B->i309_2_lut_3_lut/Z    SLICE_R13C2C     B0_TO_F0_DELAY      0.450        13.613  1       
n481 ( LSR )                                               NET DELAY           2.146        15.759  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -15.758  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.054  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {byte_counter__i3/SP   byte_counter__i2/SP}  (SLICE_R16C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.417 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/INCLK",
        "phy_name":"controller_clk_last_c/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"controller_clk_last_c/DI0",
        "phy_name":"controller_clk_last_c/DI0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{byte_counter__i3/SP   byte_counter__i2/SP}",
        "phy_name":"SLICE_8/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_c/INCLK",
            "phy_name":"controller_clk_last_c/INCLK"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_c/DI0",
            "phy_name":"controller_clk_last_c/DI0"
        },
        "arrive":6.515,
        "delay":1.005
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"controller_clk_last",
            "phy_name":"controller_clk_last"
        },
        "arrive":10.171,
        "delay":3.656
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"controller_clk_last_I_11_2_lut/A",
            "phy_name":"SLICE_29/C0"
        },
        "pin1":
        {
            "log_name":"controller_clk_last_I_11_2_lut/Z",
            "phy_name":"SLICE_29/F0"
        },
        "arrive":10.648,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"read_spi",
            "phy_name":"read_spi"
        },
        "arrive":10.953,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i763_3_lut_4_lut/A",
            "phy_name":"SLICE_29/C1"
        },
        "pin1":
        {
            "log_name":"i763_3_lut_4_lut/Z",
            "phy_name":"SLICE_29/F1"
        },
        "arrive":11.403,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n495",
            "phy_name":"n495"
        },
        "arrive":14.727,
        "delay":3.324
    }
    ]
}
</xmp>
</tapath>

controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           3.656        10.171  1       
controller_clk_last_I_11_2_lut/A->controller_clk_last_I_11_2_lut/Z
                                          SLICE_R14C2B     C0_TO_F0_DELAY      0.477        10.648  2       
read_spi                                                   NET DELAY           0.305        10.953  1       
i763_3_lut_4_lut/A->i763_3_lut_4_lut/Z    SLICE_R14C2B     C1_TO_F1_DELAY      0.450        11.403  3       
n495 ( CE )                                                NET DELAY           3.324        14.727  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  15      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.726  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     11.417  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i1/Q  (SLICE_R15C2D)
Path End         : bit_counter__i1/D  (SLICE_R15C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/Q",
        "phy_name":"SLICE_18/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/D",
        "phy_name":"SLICE_18/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i1/CK",
            "phy_name":"SLICE_18/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i1/Q",
            "phy_name":"SLICE_18/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[1]",
            "phy_name":"bit_counter[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i398_3_lut/A",
            "phy_name":"SLICE_18/D0"
        },
        "pin1":
        {
            "log_name":"i398_3_lut/Z",
            "phy_name":"SLICE_18/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n510",
            "phy_name":"n510"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i1/CK->bit_counter__i1/Q     SLICE_R15C2D    CLK_TO_Q0_DELAY  0.768         3.809  3       
bit_counter[1]                                            NET DELAY        0.702         4.511  1       
i398_3_lut/A->i398_3_lut/Z                SLICE_R15C2D    D0_TO_F0_DELAY   0.249         4.760  1       
n510 ( DI0 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (SLICE_R15C2D)
Path End         : bit_counter__i2/D  (SLICE_R15C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/Q",
        "phy_name":"SLICE_18/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i2/D",
        "phy_name":"SLICE_18/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"bit_counter__i2/CK",
            "phy_name":"SLICE_18/CLK"
        },
        "pin1":
        {
            "log_name":"bit_counter__i2/Q",
            "phy_name":"SLICE_18/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"bit_counter[2]",
            "phy_name":"bit_counter[2]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i400_3_lut_4_lut/D",
            "phy_name":"SLICE_18/D1"
        },
        "pin1":
        {
            "log_name":"i400_3_lut_4_lut/Z",
            "phy_name":"SLICE_18/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n512",
            "phy_name":"n512"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

bit_counter__i2/CK->bit_counter__i2/Q     SLICE_R15C2D    CLK_TO_Q1_DELAY  0.768         3.809  2       
bit_counter[2]                                            NET DELAY        0.702         4.511  1       
i400_3_lut_4_lut/D->i400_3_lut_4_lut/Z    SLICE_R15C2D    D1_TO_F1_DELAY   0.249         4.760  1       
n512 ( DI1 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"bit_counter__i1/CK",
        "phy_name":"SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_shiftreg__i6/Q  (SLICE_R17C2B)
Path End         : byte_shiftreg__i5/D  (SLICE_R17C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i5/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i6/Q",
        "phy_name":"SLICE_13/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i5/D",
        "phy_name":"SLICE_13/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_shiftreg__i6/CK",
            "phy_name":"SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"byte_shiftreg__i6/Q",
            "phy_name":"SLICE_13/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_5",
            "phy_name":"led_array_c_5"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i394_2_lut/A",
            "phy_name":"SLICE_13/D0"
        },
        "pin1":
        {
            "log_name":"i394_2_lut/Z",
            "phy_name":"SLICE_13/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n502",
            "phy_name":"n502"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_shiftreg__i6/CK->byte_shiftreg__i6/Q
                                          SLICE_R17C2B    CLK_TO_Q1_DELAY  0.768         3.809  2       
led_array_c_5                                             NET DELAY        0.702         4.511  1       
i394_2_lut/A->i394_2_lut/Z                SLICE_R17C2B    D0_TO_F0_DELAY   0.249         4.760  1       
n502 ( DI0 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i5/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i1/Q  (SLICE_R13C3B)
Path End         : s_i1/D  (SLICE_R13C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i1/Q",
        "phy_name":"SLICE_11/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i1/D",
        "phy_name":"SLICE_11/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i1/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"s_i1/Q",
            "phy_name":"SLICE_11/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[1]",
            "phy_name":"s[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i12_3_lut/C",
            "phy_name":"SLICE_11/D1"
        },
        "pin1":
        {
            "log_name":"i12_3_lut/Z",
            "phy_name":"SLICE_11/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n880",
            "phy_name":"n880"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

s_i1/CK->s_i1/Q                           SLICE_R13C3B    CLK_TO_Q1_DELAY  0.768         3.809  8       
s[1]                                                      NET DELAY        0.702         4.511  1       
i12_3_lut/C->i12_3_lut/Z                  SLICE_R13C3B    D1_TO_F1_DELAY   0.249         4.760  1       
n880 ( DI1 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i0/Q  (SLICE_R13C3B)
Path End         : CIPO_i0/D  (SLICE_R13C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"s_i0/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"s_i0/Q",
        "phy_name":"SLICE_11/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/D",
        "phy_name":"SLICE_10/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"s_i0/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"s_i0/Q",
            "phy_name":"SLICE_11/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[0]",
            "phy_name":"s[0]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_10/D0",
            "phy_name":"SLICE_10/D0"
        },
        "pin1":
        {
            "log_name":"SLICE_10/F0",
            "phy_name":"SLICE_10/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"s[0].sig_000.FeedThruLUT",
            "phy_name":"s[0].sig_000.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

s_i0/CK->s_i0/Q                           SLICE_R13C3B    CLK_TO_Q0_DELAY  0.768         3.809  17      
s[0]                                                      NET DELAY        0.702         4.511  1       
SLICE_10/D0->SLICE_10/F0                  SLICE_R13C2A    D0_TO_F0_DELAY   0.249         4.760  1       
s[0].sig_000.FeedThruLUT ( DI0 )                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"CIPO_i0/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter__i2/Q  (SLICE_R16C3A)
Path End         : byte_counter__i2/D  (SLICE_R16C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter__i2/Q",
        "phy_name":"SLICE_8/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i2/D",
        "phy_name":"SLICE_8/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter__i2/CK",
            "phy_name":"SLICE_8/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter__i2/Q",
            "phy_name":"SLICE_8/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[2]",
            "phy_name":"byte_counter[2]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i388_4_lut/D",
            "phy_name":"SLICE_8/D1"
        },
        "pin1":
        {
            "log_name":"i388_4_lut/Z",
            "phy_name":"SLICE_8/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n490",
            "phy_name":"n490"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter__i2/CK->byte_counter__i2/Q   SLICE_R16C3A    CLK_TO_Q1_DELAY  0.768         3.809  4       
byte_counter[2]                                           NET DELAY        0.702         4.511  1       
i388_4_lut/D->i388_4_lut/Z                SLICE_R16C3A    D1_TO_F1_DELAY   0.249         4.760  1       
n490 ( DI1 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i3/CK",
        "phy_name":"SLICE_8/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_shiftreg__i5/Q  (SLICE_R17C2B)
Path End         : byte_shiftreg__i4/D  (SLICE_R16C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i5/CK",
        "phy_name":"SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk                                                          NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i5/Q",
        "phy_name":"SLICE_13/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/D",
        "phy_name":"SLICE_1/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_shiftreg__i5/CK",
            "phy_name":"SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"byte_shiftreg__i5/Q",
            "phy_name":"SLICE_13/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_4",
            "phy_name":"led_array_c_4"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i393_2_lut/A",
            "phy_name":"SLICE_1/D0"
        },
        "pin1":
        {
            "log_name":"i393_2_lut/Z",
            "phy_name":"SLICE_1/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n500",
            "phy_name":"n500"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_shiftreg__i5/CK->byte_shiftreg__i5/Q
                                          SLICE_R17C2B    CLK_TO_Q0_DELAY  0.768         3.809  2       
led_array_c_4                                             NET DELAY        0.702         4.511  1       
i393_2_lut/A->i393_2_lut/Z                SLICE_R16C2A    D0_TO_F0_DELAY   0.249         4.760  1       
n500 ( DI0 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter__i1/Q  (SLICE_R15C3D)
Path End         : byte_counter__i1/D  (SLICE_R15C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/Q",
        "phy_name":"SLICE_0/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/D",
        "phy_name":"SLICE_0/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter__i1/CK",
            "phy_name":"SLICE_0/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter__i1/Q",
            "phy_name":"SLICE_0/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[1]",
            "phy_name":"byte_counter[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i382_4_lut/D",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"i382_4_lut/Z",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n488",
            "phy_name":"n488"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter__i1/CK->byte_counter__i1/Q   SLICE_R15C3D    CLK_TO_Q0_DELAY  0.768         3.809  5       
byte_counter[1]                                           NET DELAY        0.702         4.511  1       
i382_4_lut/D->i382_4_lut/Z                SLICE_R15C3D    D0_TO_F0_DELAY   0.249         4.760  1       
n488 ( DI0 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter__i0/Q  (SLICE_R15C3D)
Path End         : byte_counter__i0/D  (SLICE_R15C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_counter__i0/Q",
        "phy_name":"SLICE_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i0/D",
        "phy_name":"SLICE_0/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_counter__i0/CK",
            "phy_name":"SLICE_0/CLK"
        },
        "pin1":
        {
            "log_name":"byte_counter__i0/Q",
            "phy_name":"SLICE_0/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"byte_counter[0]",
            "phy_name":"byte_counter[0]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i761_3_lut_4_lut/D",
            "phy_name":"SLICE_0/D1"
        },
        "pin1":
        {
            "log_name":"i761_3_lut_4_lut/Z",
            "phy_name":"SLICE_0/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n582",
            "phy_name":"n582"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_counter__i0/CK->byte_counter__i0/Q   SLICE_R15C3D    CLK_TO_Q1_DELAY  0.768         3.809  4       
byte_counter[0]                                           NET DELAY        0.702         4.511  1       
i761_3_lut_4_lut/D->i761_3_lut_4_lut/Z    SLICE_R15C3D    D1_TO_F1_DELAY   0.249         4.760  1       
n582 ( DI1 )                                              NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_counter__i1/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_shiftreg__i4/Q  (SLICE_R16C2A)
Path End         : byte_shiftreg__i3/D  (SLICE_R16C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/Q",
        "phy_name":"SLICE_1/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i3/D",
        "phy_name":"SLICE_1/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"byte_shiftreg__i4/CK",
            "phy_name":"SLICE_1/CLK"
        },
        "pin1":
        {
            "log_name":"byte_shiftreg__i4/Q",
            "phy_name":"SLICE_1/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"led_array_c_3",
            "phy_name":"led_array_c_3"
        },
        "arrive":4.679,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i392_2_lut/A",
            "phy_name":"SLICE_1/C1"
        },
        "pin1":
        {
            "log_name":"i392_2_lut/Z",
            "phy_name":"SLICE_1/F1"
        },
        "arrive":4.928,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n498",
            "phy_name":"n498"
        },
        "arrive":4.928,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

byte_shiftreg__i4/CK->byte_shiftreg__i4/Q
                                          SLICE_R16C2A    CLK_TO_Q0_DELAY  0.768         3.809  2       
led_array_c_3                                             NET DELAY        0.870         4.679  1       
i392_2_lut/A->i392_2_lut/Z                SLICE_R16C2A    C1_TO_F1_DELAY   0.249         4.928  1       
n498 ( DI1 )                                              NET DELAY        0.000         4.928  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"H/CLKHF",
        "phy_name":"H/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"byte_shiftreg__i4/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  15      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #66edef;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #66edef;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

