================================================================================ 
Commit: 00dc72344f67c66971acf35269c8665cbfa6cf26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:16:32 2019 -0700 
-------------------------------------------------------------------------------- 
FSP Dispatch mode BIOS may ASSERT because PeiMemory not installed.
In FSP dispatch mode and EDK2 build the policy PPI is already
installed when calling DefaultPolicyInit PPI function, the duplicate
InstallPolicy step should be removed.
ALso the PolicyReadyPPI should be always installed regardless
FSP API, Dispatch or EDK2 native builds.
Change-Id: I8157b0849bf85495fb46a6caf79437f6e0c9a956


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c

================================================================================ 
Commit: e5f3a1477a8e27a5fcdb0fb2e9ef980fe9228e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:16:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sun Sep 29 09:55:50 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2f211003bf5895633d826922e9590b754bae8197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:16:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sun Sep 29 09:30:41 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 80933d9bd6f48a3a273ba955ff876294ca587fbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:16:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Sun Sep 29 09:08:10 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e6b8095ea8ad759928d36a9ffe2f22e35246230f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:15:24 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiCpuPowerMgmtLib: Fix when hwp and itbm disable exception
When itbm and hwp are disable, hit general protection execption being
cause by accessing a msr that unaddressable.
Change-Id: If1153c8aac13504ee173206a5bb02d77a6275f8e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 3a85cc57ac9232f451f29f22235ed0822f5fdab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:15:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][TXT] Update MLEFLAGS into BIOSDATA table
Update MLE flags into BIOSDATA table to reflect the current MLE DG for ICL
[0] - TXT/VT-x/VT-d ACPI PPI specification (0 for client]
[2:1] 1 = Client, 2= Server
[31:3] reserved an dmust be zero
MSR 0x13A[Bit 34-LT_SX_FUSE]:0 = client, 1= server
Change-Id: I84e441fe0d97b29ea3b95a71d28e799d1366cdeb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c

================================================================================ 
Commit: a059e66a46048820bf1dd73fccd696632efc4db7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:15:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sat Sep 28 09:24:10 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90748f6e041b02b8e7b851ba83136d411e2e3cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:15:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sat Sep 28 09:10:43 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6943af5daae36945d4a69d7fd40106e6cb7392d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:13:56 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove Simics WA
Removed Simics WA that can be replaced by modifying the start script.
Change-Id: Id42045117e1bf95c92d9b46a5a9c74342ed909c9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: 91ceb825f744ddc99f3795cf3d7cc26b36325036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:13:49 2019 -0700 
-------------------------------------------------------------------------------- 
DMI Info Fru Lib implementation
Change-Id: I513d4f12e70e70ec6a8ece40bb6b378a9386c4f2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/PeiDxeSmmCpuDmiInfoFruLib.inf
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/CpuDmiInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/PeiDxeSmmCpuDmiInfoFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuDmiInfoFruLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 56330ad0e13e77ed3191ce6975208ffe93d2709e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:13:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Fri Sep 27 09:42:08 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c21a1406d81c15734751fe9c0adc579c6bf6f9d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:13:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Fri Sep 27 09:15:54 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d6c371467c93f5db876ec343234f8502dc1932c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:13:15 2019 -0700 
-------------------------------------------------------------------------------- 
Update GPIO EBG library with EBG pad definitions
GPIO library has been cleaned up from old client projects
and new EBG specific definitions have been added to support
EBG. Note that even though server solution doesn't use ASL
definitions in the OS drivers we still provided an interface
similar to that used in client for the sake of uniformity.
Change-Id: Ibaf1c93e923422e12c0592317b8cdb3112be40e4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h

================================================================================ 
Commit: 5e1ac4dd12e93315028356e6c49965a89bd57877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:12:45 2019 -0700 
-------------------------------------------------------------------------------- 
PchPciBdfLib: [1/14] Introduce the library
PchPciBdfLib library is intended to deliver methods to obtain
Bus, Device, Function and PCI configuration space base address
for PCH devices.
The library delivers common interface of PCH devices access
for all PCH generations- it uses PchBdfAssignment.h header file
defined separately for each PCH generation (PCH FRU).
The library helps to implement IP Block related code
that is common for many IPs.
It resolves the issue in current PCH code implementation
where we were enforced to introduce generation specyfic
implementation despite of we have the same IP
but integrated in SoC in different way (B:D:F is different).
This patch introduces the library for,
adds it to compilation for all projects
but usage of the library is not enabled.
The change is split to patch series:
[1/14] Introduce the library                         <- this patch
[2/14] Enable the library for ClientOneSiliconPkg
[3/14] Enable the library for PCH PCIe RootPorts code
[4/14] Enable the library for TigerLake code
[5/14] Enable the library for AlderLake code
[6/14] Enable the library for JasperLake code
[7/14] Enable the library for RocketLake code
[8/14] Enable the library for EagleStream code
[9/14] Introduce PCH FRU Mapping
[10/14] Remove redundant PchPcieRpInfo header
[11/14] Remove redundant PchTraceHubInfoLib library
[12/14] Remove redundant ScsLocationLib library
[13/14] Unify SATA library for all PCH generations
[14/14] Final code cleanup
Change-Id: Id87ecbe6c9f2025b1d5b115822403c49ca40f143


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/BasePchPciBdfLib.inf
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 29b6faaff3ef32549fae457c62bbd57e0d8bd800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:12:40 2019 -0700 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format
- PerformanceStates: Use structure format MSR definition
Change-Id: Ibb705ba51f06aef0511c51af8547644cfc9c2347


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: aa63b76246d024206d82e25c5381f3bc19e68140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:12:14 2019 -0700 
-------------------------------------------------------------------------------- 
Title: [1507421770] FSP Spec version should be 2.1 - to TGL/ADL/RKL
Resolution:
Since all FSP 2.1 features already implemented, we should update FSP spec version to 2.1
In *FspPkg.dsc, add below to [PcdsFixedAtBuild] section:
## Specifies the FSP Header Spec Version
gIntelFsp2PkgTokenSpaceGuid.PcdFspHeaderSpecVersion|0x21
Change-Id: I439b1369a17bdb386e15b0c09714f6bf5a8db0fa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: b59fa3a468d13a73794318b4ac1a9c25ebac207c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:11:56 2019 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB BIOS[TGL_U A2]:TDC Enable option is Disabled by default in bios page.
TDC Enable option is Disabled by default in BIOS setup.
Change-Id: Ic23b128e7c5c7d53aefb9fabe16e13f4e238a3ee


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 6c7b6af8aad60ae80acf3822c4b3b01d9b8c3137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:11:12 2019 -0700 
-------------------------------------------------------------------------------- 
Add RKL SA DID
- Add 0x4C51 (for RKL-U)
- Remove 0x4C8B as it is invalid ID
Change-Id: Ia8cb005fd88921b5d1871037e355281ca99fd89f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 98d8793ddfca3f42a1356c05bf54ccea84d1d103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:11:04 2019 -0700 
-------------------------------------------------------------------------------- 
[RKL][KW] Klocwork Scan issue found in DnxDxe.c
Return FALSE if Hob is NULL
Change-Id: I0c5739687224036931aca232605a35d4a836819a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.c

================================================================================ 
Commit: cb23c08b8d95beb6f9d9f9a8ed506403454ba62e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:10:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Thu Sep 26 09:50:27 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py

================================================================================ 
Commit: 45b50a68f9931a78c7d3d570ea09b9cc2175c074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:10:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Thu Sep 26 09:32:20 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b5f9ec8373b63c41b53c77cdf5719c3feae06e4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:10:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Thu Sep 26 09:09:23 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d410611c3b48ba27a085ad14b55096bab14c5e53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:09:53 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Sep 26 10:37:41 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4d37f6a26be5c2e3996d04c6f464e2f4688b12e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:09:49 2019 -0700 
-------------------------------------------------------------------------------- 
TGLU: Memory test on warm boot option is not available in BIOS.
Added the Memory Test on Warm Boot option in Memory configuration.
Change-Id: Ia26c6483b82c1e754993118f585d6ee56859c83f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4ffbf80950b070c46e1da8bb54f762cd5a822904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:09:33 2019 -0700 
-------------------------------------------------------------------------------- 
Use DLLSC similar to pdc to identify a true PDC change
PDC =1 and dllsc =1 -> hotplug
PDC =1 and dllsc =0 -> No hotplug
It is a cherry-pick from ICL b602a049edeb5acfed01f81efa3b47e71a5b093d
Change-Id: Id8ef03b37211653a7391cd2b0bc0ca5cfcc57d54


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: c521ab3493b2dd56d3b0e785328b7c2755996a5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:09:29 2019 -0700 
-------------------------------------------------------------------------------- 
TGL U A2Debug image boot assert
Added Device ID check for 9a04
Change-Id: I967043fd557c66bade8bf4d6514cefc102547a2a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: 3cec301e1b5d9653f03afea16734590d50524b8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:09:22 2019 -0700 
-------------------------------------------------------------------------------- 
[Security][HSTI] leverage UEFI CPU registers from HSTI - MSR UEFI CPU Clean up/refactoring
- Leverage CPU MSR from UefiCpu and CPU CRIF MSR
Change-Id: Ic0133201470f3084c7f941296a6b07169fabda77


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 512f9369c949f65cd226077fbc2ab4750b3ed225 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:09:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Disable CrashLog as setup default temperarily
This is WA for TGL A3 sometimes keep reset after BIOS sends IPC command to PMC in PEI phase.
The issue should be patched by PMC, and WA will be removed after there is offical fix from PMC.
Change-Id: Ide86488f7b93e52ea28ecb189d670cf23c1c7d75


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: bb4280583f5dd5386ab9963a1f5d600b20846e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:09:13 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: BtGACM Capsule Update
Add BtG ACM Binary capsule update support.
Change-Id: Id5ecc1e30d4e4ab20fe6f4824a9804edeab844aa


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/prep.bat
TigerLakePlatSamplePkg/BtgAcmCapsulePkg.dsc
TigerLakePlatSamplePkg/BtgAcmCapsulePkg.fdf
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BtgAcm.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BtgAcmHeader.bin
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtgAcmUpdateConfig.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBtGAcm.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/BtGAcmUpdateHelpersLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/ParseConfigProfile.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: e15082ce0764d9742cb3ff3adfafbf0b10e2b4a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:08:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] VT-d code cleanup for RKL
- Skip IPU and iTBT VTD code using feature PCDs
- Skip DMAR and RMRR table entried for IPU and iTBT using feature PCDs
Change-Id: I532064a2390ba25ef045ec66d41b43602af2b0e8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTables.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf

================================================================================ 
Commit: 2a180da394f4c84ac42ea97ede790ad3b83f3702 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:07:55 2019 -0700 
-------------------------------------------------------------------------------- 
Battery no load Voltage method(UVTH) is not enumerating under DPTF table
Adding new ACPI method. Received Offset and EC-command info from EC.
Change-Id: I95c57b6fe50ed97111d6d9b840faa541e7a40b30


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

================================================================================ 
Commit: 532b850792fdbce669117080c68b8c19bd000f07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:07:30 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Wed Sep 25 09:25:24 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 52dc5f7125cd1dfa046bec80212da88dc314fd63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:07:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Wed Sep 25 09:08:23 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: eaec58e9c6f85b6c5c0febd9bcccbf5fd542f96a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:06:44 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format (CpuInitLib)
Change-Id: Ic03579f9126aeee7811a6a87df3b1aaafb92b48d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/Include/Register/JslMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/Include/Register/VirtualMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: c5ab31b1fb61ebb93017d18346d2f5483efc9eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:06:23 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS should disable SPD-Write on SMBus-Legacy and SMBus-Host modules
Change-Id: Ic3089433a5c6ba8168bc4f1130f5168f6d838e09


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Library/PeiSmbusDmaLib.h
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Register/SmbusDmaRegs.h
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.c
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8850bfdda44ab82c369202a376c1c09a240881ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:06:18 2019 -0700 
-------------------------------------------------------------------------------- 
WhitleyRpPkg/UnifiedIFWI: Design flash layout for FSP and EDK builds
1. Add PreMemoryCommon and PreMemorySpecific FV for ICX and CPX.
2. Create unify build script.
Change-Id: I7f56b8272eca02a1801bbdce1322d299724af11f


-------------------------------------------------------------------------------- 
[Changed Files]
.tgitconfig

================================================================================ 
Commit: e338e77e2b1a47a50890d505020529023b6b711f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:06:07 2019 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB BIOS[TGL_U A02] [REGRESSION ] USB keyboard is not working at bios page with performance bios
Sync from EDK change a0d1206f845f71fbe27adb5958d285e2a901f260
If the connect all action has not been performed before, do it in UiApp now.
Change-Id: I9564db894220f92e6ff0384d8992aa49fa257c4b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/UiApp/FrontPage.c

================================================================================ 
Commit: 22a0b36a4cca1ef12d5203a52ae76c644213ede5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:05:53 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove MSR definitions in SocketLgaXXXLib.h
Only SmmCpuFeaturesLib is including SocketLga1156Lib.h and SocketLga775Lib.h,
but no code is consuming the MSR definitions in them at all.
So this patch is to remove them.
Change-Id: Ice301199041cb80b001ed1117551b77651fa07b1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SocketLga1156Lib.h
ClientOneSiliconPkg/Include/Library/SocketLga775Lib.h

================================================================================ 
Commit: 4bf9d8811d2db2412b0221c15c9ed77f2f97b23d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:05:46 2019 -0700 
-------------------------------------------------------------------------------- 
Update TGL FSP/Si revision number
Update TGL FSP rev number as per CCE scheme
Update git release note template to gloss over hard code numbers
Change-Id: I5e815b434055cbf650fd065b2725e90f6c63f3d5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: aa055656f5ddcfc9e6548a8e08dd732bd78d28a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:05:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP][PCIe] Register values not set according to PCIe BWG 0.93 Part 2
Updated PTM related programming based on latest BWG
Change-Id: Ic4f5ede685d7f62640c35b172c2d0505a6d7d0b2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c

================================================================================ 
Commit: 8223166731c24eb3fbbae9bf004287d70b7fe411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:05:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL_U_DDR4][Optane][VMD_OPTANE]:Optane is not enumerating on OS in RST UI but enumerates on BIOS
Added missing pcd setting in boardsainitpremem for TGL U platform
Change-Id: Iebd8b89bea3a0c7773cece1874f464a45ec2740b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: fac210386896a0a1d67c56976de7c772eb827a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:05:09 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create public API FIA to get LOS register value
Currently there is only a private FIA library.
Creating public FIA library in order to get access to LOS register outside C1S.
Change-Id: Idd0f0e0d9906799a162192291070ff1c041eb221


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/FiaAccessLib.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/FiaAccessLib.c
ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/PeiDxeSmmFiaAccessLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: f0410ffbd28deda0b16a3ea5d96a708b2c85ea3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:05:03 2019 -0700 
-------------------------------------------------------------------------------- 
Adding PCIe flows for 2LM boot mode
Added PegPcie APIs for Sideband Access Mechanism in 2LM mode
Change-Id: I5cc17a1565253c708ffb6b517ca6209d339b460f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Include/Library/CpuRegbarAccessLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/PeiDxeSmmCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c

================================================================================ 
Commit: e5f6ffe4580d00735aa81d20c24fdac59ad65933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:04:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Tue Sep 24 11:00:23 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtNvs.asl
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbtNvs.asl
TigerLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h

================================================================================ 
Commit: 245822c149b16f8207866f41c234be917a419bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:04:39 2019 -0700 
-------------------------------------------------------------------------------- 
TGL U/Y: RTD3 not attainable on PEG60 device (Boot drive)
STA method needs to return proper value when port is active
Change-Id: I13f6a5fd1878b5bc9f8c87cd172e66d1c746c99a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: 2e1db11dd5d1173f10d0b38921607685b4196095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:04:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Tue Sep 24 09:30:13 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 41b30d40f1e8eec6e73190bbbae8c50a2e511b0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:04:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Tue Sep 24 09:07:39 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8967f73da224c15cc4fb0fbfb6c1c84b0b810120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:04:10 2019 -0700 
-------------------------------------------------------------------------------- 
Urgent - New Dekel PCIe recipe needs to be intercepted in BIOS WW37.2
Change-Id: Ief539e1b24c6640c94edaa83e092b484a2e8e9e8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 6073bb35cd3fbd5da5124f711f14cccb81098937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:03:21 2019 -0700 
-------------------------------------------------------------------------------- 
Change FID to 0 for enterprise root port sideband access
New Simics version alligns model to the real hardware
and uses FID=0 while processing sideband messages to
enterprise PCIe root ports.
Change-Id: I67871abbb517bea28f9c0dc95f65394c69ef37c8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c

================================================================================ 
Commit: fb7d3c33a696db93601d730ebd78fe800a55dae0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:03:17 2019 -0700 
-------------------------------------------------------------------------------- 
[PPR_ENABLING_SIGHTING] Boot with SMBUS in FPGA fail with PEI_ASSERT
Change-Id: I193f2fd16c66256aad11a7c6fb11ff642f4adc9e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: 6c9eeadb8e3591a4984f6f5391a37a37912cad28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:02:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] TBT Legacy implementation needs to be clean up since it is not supported
1. Clean up TBT Legacy policy items.
2. Clean up TBTHotSMI, TBTHotNotify, TBTSetClkReq, TbtAspm, TbtLtr, TbtPtm, TbtL1SubStates SETUP items.
3. Clean up TBT Legacy NVS for both ITBT and DTBT
4. Clean up TBT legacy enumeration through SMM for both ITBT and DTBT.
Change-Id: I75bb68fe4c4696a05e2144becb3fb6ded7ac986f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/DxeTbtCommonDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Smm/ITbtSmiHandler.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Smm/ITbtSmiHandler.h
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Smm/ITbtSmm.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Smm/ITbtSmm.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl
TigerLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmiHandler.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmiHandler.h
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 4087aa499e13489b69df9fefbaef37b9f2af9664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:02:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL_U_A2_19H1][CONS][CNVi]: BT devices fails to wake system from S3
Merging ecea3c4de0b755a6aa837228563ea91fc82de55c from CML to TGL.
The _OFF method of BT is always invoked by OSPM before entering S3 regardless
BT wake registry settings. Users can disable BT RTD3 as BIOS WA to prevent
the BT wake issue.
Change-Id: I34c299bc030a393255b2674152b88b4f1a45d3c5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 895eb65a0e9f60884589c0d9b7403faeb9c034a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:02:28 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Sep 24 02:27:37 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41dc083fb0ea734ee52a7d0027c5ed3c1591d18e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:02:20 2019 -0700 
-------------------------------------------------------------------------------- 
FuSa of IPU removal
Remove FuSa of IPU since it is not POR on TGL, ADL and RKL.
Change-Id: I8394b4bdf9b1adfcbcbe0ddebe8598a514a71f48


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/Ver2/IpuPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefaultVer1.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrintVer2.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLibVer1.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7ab23347315849eb6f01643cfc6d3289c6a49954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:02:09 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Fix for wrong frequency/gear on LPDDR Fast Boot
Issue:
Fast Boot fails normal mode memory test for LPDDR4 and SAGV.
Root Cause:
For SAGV, PI divider needs to be synchronized before issuing JEDEC sequence.
For LPDDR, PI divider must not be changed after PLL update in JEDEC sequence.
Change:
Revert d58fc5bd73fc9d35a6e928a9b92efd03780f31a5 which disabled FastBoot.
Fixed a bug in MrcMcActivate where a channel loop doing direct access to MC CR's did not modify the channel instance to handle IP implementation.
Added new variable to MrcOutputs: HighGear.
This is used to save the current gear value through the Frequency Switch flow for LPDDR.
Removed HighFrequency from MrcSave as this gets overwritten by the current SAGV point frequency in the restore path.
Added code to synchronize the PI Divider after restoring the CR's.
Reset CR cache after CR restore.
Removed MrcDdrCompCalPre and MrcDccInitPreJedec from fast flow.
Updated McFrequencySet to move flow logic out of the function for detecting the LPDDR frequency switch flow and place the logic at the caller level.
Added param to the function to indicate we should not look at OC overrides: LpJedecFreqSwitch.
Removed MrcSetGear2() from the function as this functions job is to interact with locking the PLL.
Removed MrcUpdateFrequencyParams() as it is no longer needed.
Updated MrcFreqencySwitch to take the new gear ratio to align to how frequency is handled.
MrcFrequencySwitch() now calls MrcSetGear2() before calling McFrequencySet().
This ensure the correct PI Divider configuration is updated before the DCLK.EN toggling which synchronizes the PI Divider.
MrcFrequencyLock now only calls McFrequencySet() instead of logic to select between McFrequencySet() and MrcFrequencySwitch().
This function now calles MrcSetGear2() after McFrequencySet() as these CR's cannot be written to until first PLL lock.
Updated MrcResetSequence() to print the frequency switches on fast boot.
Updated MrcJedecInitLpddr4() to print the MR's on FastBoot JEDEC Sequence.
Updated instructions on running FastBoot in MiniBIOS.
Change-Id: Ie76a0ea5f1e540c07a62cb345458ffa0c46d7afc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9ada8604b5e14068717e8cf1e3730c3ad380ce4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:01:55 2019 -0700 
-------------------------------------------------------------------------------- 
Implement the CPU Dmi IpBlock and move the DMI code into the IpBlock - phase 1
Change-Id: Ib5321618b8fb59d4ff707eaa9b6fa566e1d2869b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9e36cc4ba196bbb25cbcb8b2a184e8e9f5edf4df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:01:30 2019 -0700 
-------------------------------------------------------------------------------- 
Hybrid storage support commit broke FSP Dispatch mode booting.
Replaced the use of dynamic PCD with a global variable
Change-Id: I689914c72a91f1249813e68bddb8da2166a3d8cb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 650d80c9d4cd0750bc5bdf0efe6c5d35f876b605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:01:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Mon Sep 23 09:37:32 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 86c912b235ba74977f895b29c816d79323c0d09b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:01:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Mon Sep 23 09:11:22 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 828a04d1434a0a63e51d5baa58bcfaf5af3b9d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:00:43 2019 -0700 
-------------------------------------------------------------------------------- 
[PPR_ENABLING_SIGHTING] BIOS gets UR accessing reserved PSF9 SBID
Change-Id: I202d0573add08e68e0c882f3f8cb830bbf7144c7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c

================================================================================ 
Commit: a13df2d5007eba16b8699d587c8a5a0e213b50dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:00:32 2019 -0700 
-------------------------------------------------------------------------------- 
Fix PeiEnterprisePcieRpInitLib header
Removed unused definitions and unsupported functions
from PeiEnterprisePcieRpInitLib.h and added supported
functions used by PchInitLib.
Change-Id: I06e4d376e9dd731f9957ac401ab79a044ae2d834


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 8dae5a68bbdabc12cd54748a892793bf25c2f6a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:00:28 2019 -0700 
-------------------------------------------------------------------------------- 
PCH SiScheduleResetPerformReset () caused ASSERT.
BaseResetSystemLibNull.inf was incorrectly used
by X64 section and caused ASSERT hang.
All platform should use the PCH ResetSystemLib
defined by SiPkgCommonLib.dsc.
Change-Id: I0a1853949c3abd971774af93518c3eb911722445


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: aa3f6675ad27c47b3ab8bede29b4927492726df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:00:20 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Sep 23 09:42:41 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0c5dab71dd0761973faf5de960c56ca866870d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:00:16 2019 -0700 
-------------------------------------------------------------------------------- 
Change to use SmmAccess from IntelSiliconPkg
1. Use the SmramMemoryReserve.h from MdePkg
2. Use the SmmAccess implementation from IntelSiliconPkg.
3. Use the S3Pei PEIM from AdvancedFeaturePkg.
4. Clean up the SmmAccess from C1S package.
Change-Id: If991de90b8ad8304cb9b2477e3f0ddbbda09daa0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Include/Ppi/SmmAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/Library/SmmAccessLib.h
ClientOneSiliconPkg/SystemAgent/Include/SmramMemoryReserve.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSmmAccessLib/PeiSmmAccessLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSmmAccessLib/PeiSmmAccessLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSmmAccessLibNull/PeiSmmAccessLibNull.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSmmAccessLibNull/PeiSmmAccessLibNull.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccess.inf
ClientOneSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccessDriver.c
ClientOneSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccessDriver.h
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: acb0abe922bdfdc60ade4cdf94b430093f8f6fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:00:08 2019 -0700 
-------------------------------------------------------------------------------- 
Change the default complier to VS2017
In ADL, JSL and RKL,
Fix the build issue of VS2017 and change VS2017 to the default complier
Change-Id: I99bdd055d3f82e20d5411a93769d229545905b61


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf

================================================================================ 
Commit: 97d63980dff624cde172d0223397c00c0f2c0deb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 22:00:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][Crashlog]
1. Skip Crashlog discovery when it's disabled in Setup.
2. Clean up some debug code.
Change-Id: I16426ecf6aaf83b9a9a746c58851eacea1377883


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
TigerLakePlatSamplePkg/Include/Guid/CrashLog.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 6cc3e89f8aab21dc31f5c43d50735a95dc8d78cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:59:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Change BIOS id
Change to new version 2391.01
Change-Id: I5dd37687e9595827703f29dc828d98c61d6058b3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 00a4453c8c45fb421ea71b6514128cc3c63e84a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:59:49 2019 -0700 
-------------------------------------------------------------------------------- 
Disabling Multi-VC by default for client platforms.
Change-Id: Ib2974193bf4e8b5e5cbfc49ea647af7aed84a97d


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: ad61aacb7397346d79623f8a293619f9762efec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:59:45 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg PeiCpuPowerMgmtLib/IdleStates.c: Use structure format MSR definition
Change-Id: Ib213f479e95ad3706788a2ebb50ad6b4b58d0166


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c

================================================================================ 
Commit: a4875aa8315200d342ba5a0a9d6c06dc51b291c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:59:41 2019 -0700 
-------------------------------------------------------------------------------- 
While Booting to OS, SUT is going to S5 /BSOD after enabling DTS SMM option in BIOS
The uninitialized variable "Temp" causes the high temperature.
Initialize the variable to get right CPU temperature.
Change-Id: I16078e95805f8fa24f0ea3f57c6983d698d7fdb6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

================================================================================ 
Commit: bd48139a82847d5991e29109aae18936c6e0b2c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:59:37 2019 -0700 
-------------------------------------------------------------------------------- 
Clean up IPU code from RocketLake Platform/FSP folder
Change-Id: I1600f0e65e710339691cc2c425c27b65acfaca69


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.fdf

================================================================================ 
Commit: 104a83310dac46b6a754701b80e2d0e5a9a87cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:59:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y][A2] - System is not booting to OS with bios 2372_00 (Regression BIOS v2372_00)
Workaround to set ACPI D3Cold Support disabled by default for TGL-Y RVP only
Change-Id: I94e4ec74caf1cee44505e4ec93f6990eb94a5e31


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 1aed06d702ba1cb8b7adce212273d448afd910fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:59:14 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg SmmCpuFeaturesLib: Remove SmramSaveStateMsr.h
Remove SmramSaveStateMsr.h by using structure format MSR definition.
MSR_SOCKET_ID, MSR_MCG_CONTAIN and MSR_VLW_CAPABILITY need be removed
from SocketLga1156Lib.h as they are duplicated with the definitions
in CommonMsr.h.
Change-Id: I267343b2176b2e476af8d719f8f2c739f0ad7e08


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
ClientOneSiliconPkg/Include/Library/SocketLga1156Lib.h

================================================================================ 
Commit: 035a2fcd8ee8142ef2296641c9f353b4a41bbc3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:58:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Sun Sep 22 09:35:39 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 49900f1729b90b1b985fd89768a5b4c8371b86f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:58:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sun Sep 22 09:23:12 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d05a71496f639fa271bc330d8a1c1c5eac0b14bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:58:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sun Sep 22 09:12:17 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e7d6c0a3e935d642a532f7b8d03be7bfc293b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:58:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sat Sep 21 10:16:30 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ed41706ab8fc115263bd7d22177668109e8a9514 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:58:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sat Sep 21 09:09:01 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bded0ca930bc162bc7a5499c4fe2be1994e89afd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:57:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Program registers when clocking mode is enabled
Removed LSOSGSSV, as Clocking Mode is not enabled
Change-Id: I5bad065bb40cc290ef21ac3bbdbd2c5fca25d90e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: e1e00381d29a49d4b64a31d27f93efc96d543951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:57:32 2019 -0700 
-------------------------------------------------------------------------------- 
IFWI TGL-U-A2: LAN PHY Revision showing as N/A in BIOS after reboot from OS by reset Button (LAN Cable should not be connected)
- Added override LANPHYPC_VAL to bring up LCD, then revert it once Phy Rev is obtained.
Change-Id: If673664c7bfbe5f42332d2b9dbbfc134581bd3b9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 06f4353b766b28d72330af9cdd2e21d562d254fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:57:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Fri Sep 20 11:33:53 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 75aaab148c2cebd6a51ab7b705f11dcf766cd96f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:57:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Fri Sep 20 10:41:31 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf

================================================================================ 
Commit: d4c62863784ef59332554eb9b18689847fc4f4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:57:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Fri Sep 20 10:36:00 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7ee70aa727eaee2115aef4002662172561d61ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:56:20 2019 -0700 
-------------------------------------------------------------------------------- 
Add enterprise root ports initialization code to ClientOneSiliconPkg
To avoid building PCIe code with different set of defines in
ServerSiliconPkg and to simplify package dependencies for the
server platform we moved all PCIe ERP init code into ClientOneSilicon.
Following changes have been made to make it possible:
1. All code from PchPcieRpLib that was present in ServerSiliconPkg
implementation but is missing in ClientOneSiliconPkg was moved
to PeiEnterprisePcieRpInitLib
2. PchPcieRpLib has been split into generation specific content
and common content to allow different set of definitions for EBG
3. New register header file has been created to cover enterprise
PCIe register definitions
Change-Id: Icbeef9c8eb47b2f6b349d28b71a49e05ad9ad826


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieCfgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarSbRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMsgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer3.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 2ce563f2e965e3ef15970b3b25a2b65ea96dd1e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:56:13 2019 -0700 
-------------------------------------------------------------------------------- 
Move EBG PCH ACPI code to C1S
In order to simplify ACPI development for EBG
PCH ACPI code has been decoupled from CDF codebase
and moved into C1S. All of the files that were not
POR for EBG and couldn't build with C1S includes were
removed. PCR file for EBG has been moved to public include
to allow ACPI build.
Change-Id: Idf76ec8fcee5c8bdc6e8a37a76b70813602db7b2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8c78002c44d4d31db0c56afb9973ccc9ff5a6949 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:56:08 2019 -0700 
-------------------------------------------------------------------------------- 
Remove unneeded ClientSiliconPkg dependency from Usb2PhyLib
Change-Id: I2f75d7ad81e9aac59523c91c61b3c3b506672814


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: cfcf90bafa82e1fd92c0e4f9dee55e7ea9420aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:55:54 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
- Part 1: Overclocking
Change-Id: If9fcf72f8ccc3b255e55a7090557baa66f3de144


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.c
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.h
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.h

================================================================================ 
Commit: b1d334393fcf68aef5126942756538a1692efc0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:55:39 2019 -0700 
-------------------------------------------------------------------------------- 
[ADL][JSL][RKL]: Backport solution for missing debug message in FSP Dispatch mode
Use FspT UPD data to initialize serial port.
Add support for sending debug message by ReportStatusCode service which is defined by FSP 2.1 spec.
Change-Id: I37913b05aecdcd9ab010b69c68900e9dafc2084f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 604104609471b03088f52289a121e8cb895b8eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:55:35 2019 -0700 
-------------------------------------------------------------------------------- 
ChasmFalls: Deferred LSV Commit
Change-Id: I6fd4caf6da1e2f16030304797ad4032a67adc098


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: afba0d7c120d546189772dfd14897a50fe31086d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:55:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Rename parameter of each TCSS IP's registers
Remove the "SA" string of of each TCSS IP's registers parameter
Several lines of description for the change.
Change-Id: I894530ea2b96670f672ef5694f07b966ada9ee01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuUsbRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuUsbRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 8a1125c0a85c61716e26334dddfb315de69afa34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:54:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Thu Sep 19 22:14:22 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 92df29d46329f9185e95335f06884506a091ecd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:54:45 2019 -0700 
-------------------------------------------------------------------------------- 
CCA fail to be connected after enabling PDC (DCI OOB) -- part 2
Add check for auto consent. when 4-wire DCI OOB is connected, enable Modphy PG Override or connection may break.
Change-Id: Ib55a8b033adefbfc963cec2ada9e325b694ca04f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c

================================================================================ 
Commit: 4bac041813f3271ace72dddc65e65ee35877b177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:54:29 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "Implement the CPU Dmi IpBlock and move the DMI code into the IpBlock - phase 1"
Change-Id: I3b06185cebcafaffa6ed130150eed180408c642c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaDmiInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 186992066da9357a90f3b6ab5c7570548aeb120e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:53:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][RVP][A0][Z1]:  Issues around Port1 supporting SPI CLK beyond 17.86 Mhz with Tactual Panel
Part 2 - Fixed Native Func mapping for THC0_SPI1_CLK_LOOPBK equal to 2
Change-Id: I65a2a90506f475a35cc9f375756cd2ce58f7c17c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 8f235616e0ac9a6182c2fdfa07b3e0ecb4d21711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:53:45 2019 -0700 
-------------------------------------------------------------------------------- 
[LPSS][UART][COM] Communication Port YB error Code 10 with Power Gating set to Auto
- Removed D3 transition at the end of DXE for COM UART
it will be handled by ACPI code if needed
- Fixed IO APIC interrupt configuration for COM UART
Change-Id: I68752e0d8a9b969ca31a291ec7db56d69c2812a4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 943b89fa9b7e6eb6fb0d8ebbbb3a89089b716b7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:52:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Thu Sep 19 10:29:52 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: 6839c55b3212c32bf8c302f9e1d57a18239cd543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:52:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Thu Sep 19 09:54:30 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 70c8219c234969f0eb0c0623b110c8226df7897e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:52:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Thu Sep 19 09:20:34 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c92a0ceddc3eb613a719227a5529003c761ef78f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:52:00 2019 -0700 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SerialOverLan: Add SOL UEFI driver
If the ME runs client firmware, then the BIOS must load the SOL UEFI driver.
Change-Id: I60ee8d054ee4549acbbadd8947ca743469bc2cfb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.h
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf

================================================================================ 
Commit: 6412256bf8193c57609858d2f6f6481191d9f522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:51:42 2019 -0700 
-------------------------------------------------------------------------------- 
Extract USB2 PHY programming to a separate library and make it dependent on USB2 PHY reference clock frequency
Extracted USB2 PHY related programming to a separate library.
Added Usb2PhyRefFreq field to USB2_PHY_CONFIG structure for reference clock frequency selection.
Created Usb2PhyClockDependentProgramming which accepts frequency value to program USB2 PHY parameters based
on USB2 PHY reference clock frequency
Change-Id: Ie8f4844f2ff3331478b194205a3ad601aecf62ff


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 245229e22f77c1215ebb1b1d61602d35599b7990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:51:32 2019 -0700 
-------------------------------------------------------------------------------- 
C1S: AmtInitDxe and BiosExtensionLoader should be called only for client ME
Change-Id: Ie476cfb357622fed0048fb5f6ba7e2ab9c3131d8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf

================================================================================ 
Commit: 8dfc1422a35bdbab2cfb78bfd62d616779a22dca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:51:17 2019 -0700 
-------------------------------------------------------------------------------- 
Implement the CPU Dmi IpBlock and move the DMI code into the IpBlock - phase 1
Change-Id: I1eb6a65c1856a7835c299c86f9ae443cad982a28


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 8e36e680101311c5542faf6160c40ea462e64213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:51 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] Power Delivery: FIVR RFI mitigation
Program FIVR RFI mitigation
Change-Id: I9f215fbef6a8ea050e7644b9dfc89936575e2165


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: ee09b138d10b947ce2a11c4c1a74b50f555a55e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]Adjustment items of Connectivity Configuration page
I.To modify items string which is "Discrete Bluetooth over UART"
II.Only show "BT Interrupt Mode" if BT over UART is selected
Change-Id: Ibeca52c7f3a7791ea82c927eb0a0331cf965b1ed


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: ba64db9af884df5a0a1e3c0d2866e3c43b1e6aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:32 2019 -0700 
-------------------------------------------------------------------------------- 
Fix RAS error injection failure
RAS requires non-SMM memory can be modified in SMM mode.
The patch changes PcdCpuSmmRestrictedMemoryAccess to FALSE
to allow the modification.
Because C1S is used in server platform, the PCD name
change impacts C1S.
Because C1S is used in client TGL platform, the PCD name
change needs to be cherry-picked to TGL/edk2.
Because CommetLakeSiliconPkg depends on TGL/edk2, the PCD
name change impacts CommetLakeSiliconPkg.
Change-Id: I2ac01d8ca0cea304aa43817cbd8aa3b38f74b4ad


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf

================================================================================ 
Commit: 520464ff3843b98c1496b2b2dea8946a47364a50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][Daily][A2/A3]:Yellow bang observed for "Intel RST VMD Controller 9A0B (TGL)" under Storage Controllers with  v2373_00_290
Disabled VMD by default
Change-Id: Iaecd6d45cbf6ac87e40af19e88d4a0df760b7fb2


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 75502bf6e71e9699b110af5eac16591d4159b729 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:19 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Sep 19 03:59:15 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 932e1d33c9cf2248b55eb3e5e472537f37356b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Change the default complier to VS2017
Fix the build issue of VS2017 and change VS2017 to the default complier
Change-Id: I717d26779b421ec50a4e3206d7b5428a158c2c5d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat
TigerLakeBoardPkg/PrepareBaseTools.cmd
TigerLakeBoardPkg/prebuild.bat
TigerLakeOpenBoardPkg/PrepareBaseTools.cmd
TigerLakeOpenBoardPkg/TigerLakeSimics/prebuild.bat

================================================================================ 
Commit: baff6fcf57ad22966be63752c1813096c97f85f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:10 2019 -0700 
-------------------------------------------------------------------------------- 
ADL S: Add Support for 24 Cores
- CPU Reference code update to address 24 cores
Change-Id: Ibf4e0189e46285efb81a3544977a02377a231913


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ItbmSci.asl

================================================================================ 
Commit: 574ede619cbc3e220e88c2158b56455d594dec74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:50:05 2019 -0700 
-------------------------------------------------------------------------------- 
TGL must update VR topology implementation
- The VR topology structure is different on External vs. FIVR architecture
TGL/ADL/JSL has VCC In Voltage Regulator alone.
Change-Id: Id570296c5a397d9c6123a0ece91eed60781a0d2e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.h
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
TigerLakePlatSamplePkg/Include/OcSetupVariable.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: c024488d24f2e7c5f99d71404d3b5f3914c89ce4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:49:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] KW scan: Fix identified KW issues for PCH area
Change-Id: I778ff3f37c72730c256c050ce8176d6ba01f7601


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmDxe.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: cd37e7109d33b642e5562e325a9a563d2addebdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:49:48 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg PeiCpuPowerMgmtLib/Thermal.c: Use structure format MSR definition
Change-Id: I8343dbbcb7780f0b86326baa2cbd1d07193944d0


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/Include/Register/VirtualMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: 2bf0b2d15a540597ffbe34aa6fa7cad60d72d183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:49:29 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Sep 18 23:36:22 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9a1eb0b275ac2ce4dcd45419da4754d85fb977a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:49:18 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC - Power Training Fixes
4 issues fixed here:
1) Replaced some magic numbers with constants and replaced a constant with the board resistance variable.
2) Fixed the PHY ODT calculation for VTT.
3) Longer pattern length needed for drive strength up vs. down sweeps.
4) SOC ODT needs to be trained per channel for LPDDR, as the DRAM SOC ODT is set per channel, and the two must closely match.
Setting DRAM SOC ODT to the average of all the PHY ODT per-byte offsets is not close enough.
Change: VTT fixes, SOC ODT fixes, misc fixes.
Change-Id: I8c4daeb868a67853db46c65c633be26d22f070a3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4f08aba0a9c786f172e1e5067b31e99c66c9f5f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:48:56 2019 -0700 
-------------------------------------------------------------------------------- 
Apply TGL Display work around to all Gen12Lp products
Change-Id: Ib88febee216875765629f17c5e5378d99c6b1d18


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf

================================================================================ 
Commit: b904cd78dcce6871bcbe17571c149a4596f80364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:48:52 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoard/BoardInit: Enabling PortB HPD and DDC
The code change is to enable HPD and DDC for DDI PortB on TGLU LP4 board
Change-Id: I38a8f3bf5c480b9a83998389189d802b211cdc02


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h

================================================================================ 
Commit: f38c112f02d634ed47c4d2f6f94562c78c3684b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:48:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Wed Sep 18 10:05:44 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4940ae0c3b1ac593756f7ed594d8a7cfedd8b47e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:48:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Wed Sep 18 09:32:10 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1999e9d2350037ba8dbf9c1326d365ed009f7f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:48:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Wed Sep 18 09:18:07 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 94e51bc4c2324506f32a4ac60b562869a1510fa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:48:02 2019 -0700 
-------------------------------------------------------------------------------- 
CCA fail to be connected after enabling PDC (DCI OOB)
1. Configure DCI ModPHYPg regardless of probe attached or not.
2. TGL and beyond, remove sending LVM IPC1 command, which is done by OpenIpc; ICL, remove static LVM programming
Change-Id: I5be9a83b68a28082e1eeeddb965cd3f92f261d15


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/DebugSetup.c
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: f8d8a03b57a47cddf00f8fc9f7ce527cf8258def 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:47:38 2019 -0700 
-------------------------------------------------------------------------------- 
PEG60 PCIe LTR is disabled during Windows Load with BIOS 2301 blocking L1 and L1ss Entry
Change-Id: I41f3b5c1a536a973336a88523271f7b1fed81896


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/DxeCpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: ccd13a741e31690d547f9d05d78f97c0ff51e370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:47:26 2019 -0700 
-------------------------------------------------------------------------------- 
Fix that TOLUD is not locked.
Change-Id: I877d5cd2c216995f733db620d9d23028cf9b605e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c

================================================================================ 
Commit: c655e29ad85121572fd90fbda9c5f30d9a9d6bde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:46:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Change BIOS id
Change to new version 2383
Change-Id: I59c6ad89819d01c7419ed653eb2518a5ed8e674f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9143b827ba142f9cf65d7d05f9d9d94dae3e3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:46:46 2019 -0700 
-------------------------------------------------------------------------------- 
BCT tool crash after opening Fsp.bsf.
Corrected FSP UPD DSC format and platform naming issues,
also grouped UPD to separate pages for BCT tool to show
multiple pages instead of a single page of super long
list of UPD.
Change-Id: I9c37ab771ee6adabed95c73c060347c43d6e42c5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: ff52d7d7a4d8cf531c6e7d7e0bfc6e16e38497a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:46:41 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeSamplePkg: Some system enclosure fields are missing under SMBIOS Type 3.
-Update Smbios type3 SkuNumber item
-Add SkuNumber default string
-Correct the length of type 3
-Correct the wrong define type
Change-Id: I013064aaf03d738eaca48e76cea883b69a76a4d4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscStrings.h
TigerLakePlatSamplePkg/Include/SmbiosPlatformInfoDefault.h
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 5a00a175d5b70d9efa055441fd1b7568c9ee4c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:46:36 2019 -0700 
-------------------------------------------------------------------------------- 
Folder to Folder Cherry Pick from TGL to RKL
Cherry Picking the following commits:
cefb4f1b8cc6e33598d70a8b8a41f32e39b7f49b: Invalid SPI Clock Freq info shown in BIOS Setup
610b445fbfe6c88827352458174e6c0ab2cf972b: Add Hostbridge DID checking which need support for JasperLake
2121f4b3c7bdf546f696b181e985c0515c4936ff: Enable TGL VTd A-step workaround by providing memory for tbt driver
dbacff6b73cb7a2ecbb86d1d1b0c793b630f1e3b: [C1S] Serial Io IP Block refactoring - Part 7 Serial IO Registers
5bc6351944e94d5fd7c506f949fd46fca6918128: TigerLakeBoardPkg/BoardPkgPcd DSC: Set PcdEdkiiFpdtStringRecordEnableOnly to TRUE for performance build
14e459815220366ef2ec783bd52d90f8e719174d: [TGL][PEG] Enable Multi VC for CpuPcie
a204105baf8b1af5c2170d8100282ab7211a7eb2: TigerLakePlatSamplePkg/Setup: TCC Mode Wrc
2de4ace17e9c92c8e40dd1f09a90789b59585824: [TGL] BIOS does not build when PcdITbtEnable == FALSE
76efa8ed82ecb8267d7eb12f895cc3ce5dafb770: [TGL LP][PCIe]RTD3 flow broken in recent BIOS versions [Alpha Blocker]
3cece7ba5282782716b8754f58fbe408c3e3d4e2: TGL_Y AEP - MRC Failure due to Channel 1 Byte 4
67b8ac70c2946462e45764735cc35046501592d0: ClientOneSiliconPkg/TigerLakeBoardPkg/TigerLakeFspPkg: Hybrid storage support commit broke FSP Dispatch mode booting.
2b1b40cb558c774a4446e7d1afc08573d4599179: [TGL][A0][PEG60] Request BIOS to program/update the pcie register (gates alpha, ES1)
5fab8b98966937ceefdc49620e5594d01157ac12: GPIO Enable USB OC Assert
59be71fe6e55f5551181c8e49ac33d55a7c9c6b4: TigerLakeFspPkg/BuildFv.sh: Set toolchain variable
c64cf1dc07b2cd64e6f05945f4fc2f6c20fb0396: [TGL_U]CRB BIOS[TGL_U A2:Debug bios hangs at PC:dd00 with baud rate 9600/19200.
4dabcf422de3b2951dfbb357a6105273f38b5112: [TGL] Remove useless definition
984017422a39b4b204bd20fe5b5506bde69da905: [TGL] Change S5 wake up control in BIOS setup.
782c93787fca55c1ee029583ea63ba3e968ebcd3: [C1S] Disable full MRC trace message in run time and build time
b659d8a1e5e683a273fd265de0732912c13ced8c: TigerLakeBoardPkg/MultiBoardInit: Add SkuID support to MultiBoardInitLib
0cb1928a11cc473255dd993951bcd62178480074: [2LM-PMEM]For ADL A0 and TGL P0, CAPID0_A[8] to indicate 2LM_SUPPORT.
6897ce06d67e82053a2ed63846ef2380968561d7: Intel logo is not seen while booting to OS.
37c7b23a191ef5ec55199cedeb8b150043459587: TGL: Request for BIOS setup options
98f728494b6beb3dfbc0eaa0065e1b7e1bffb663: [TGL]Change the BIOS default path to enable BT offload for integrated bluetooth and disabled for discrete bluetooth for TGL
9d89024974d47191b095e4530866f24ec0294cd1: [TGL] Sync EC.c with ICL.
0a43538ec15dce6c82229733082dc0ec69fb5c10: Move ItbtPcieRpLib.h and ItbtPcieRpInitLib.h to IpBlock
c0d871399b5d235644b085102beed0cf01d3cba6: ClientOneSiliconPkg/SystemAgent - Remove
c3290ac2e97374062d20fa1faf2239e8a16510ae: IPU Code removal for RKL
ec4af03ff4ba7918b4863d9241ccca871e8ba891: Ament TGL H patch config table to keep it consistent with current design
6555c431e7d65154a9b3fa9a5650dee20189562f: Revert[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions
0b865b42fbd0738896add48dc2f84cdc67e45fb8: Enable Intel Dynamic Tuning by default
24eb8f00c11b86114df961ded71865c1e99bf6ae: [TGL LP][PCIe]RTD3 flow broken in recent BIOS versions [Alpha Blocker]
0efed2146c29dd271eb16ecf6a49c50a3248ec12: TigerlakeBoardPkg: [TGL][IOTG] Fix Flashmap build error for embedded bios build
3fafb24996b0cf543d2aebafeea54d89fee01d93: Move VtdRegs.h file to includePrivate from Include folder
c60deaca673ee7c35514fcbfde846c35ed9affa1: [TGL][NHLT] Update of Dmic configuration
0b5ba589db134e7a55c8ebd6c3f7a737bf2c1004: Add EBG support and detection to PchRasLib
d907bdb7fee44a0abb83214de0b613174ce9e17b: Remove BP core version information.
c90aa03b3537a31c2b91a57d2b2b5ad1dea879a4: [TGL] Remove duplicate header file in Platfomr PKG.
ee8981ee9c05d27c7bdd84f1c8eaab96ec53816c: [WWAN] _DSM with function 0(Query) impementation is not as per the ACPI Spec.
e5257c65e90bf8b656215dddfbc08c9986acc0c7: Move VMD register header from Include to IncludePrivate in FRU.
bc8adf6d1e5255ad127ff962ecaa08612391e174: TigerLake A0 Unified (uCode+Punit) Production Patch 0x28
54e9c65be119d8ff351567f8a54207279e2d3a2c: Gen Release notes script not capturing all changes in commit log
c67cad43553f24dd58f57ac1f71b6958719c9e43: Adopting Optane Memory Hybrid Modules(TGL platform)
aae0a1e0341a7199ba939229f42c50a21dfefdbc: TigerLakeBoardPkg/PeiMultiBoardInitPreMemLib: Run GetBoardConfig in IsTglX when BoardId is not set
f93f969aa962a4fe4e276545bc99e347e97e3ac1: Remove redundant override path and tag
9848dd7ca15fd9870e282e91b382de58391755a2: Revert "Switch FSP Dispatch mode as default mode."
f9b769f986487975ad79c80e5f15401acde6154c: Switch FSP Dispatch mode as default mode.
7b45f20bb86de5acfbc0a5cc94dfb596f4101dc1: [C1S] Expand Display DDI Configuration policy to support different display on DDI port-A and B
aa524078fee2d368a2f76a71bda51cd4ef1dbc60: Modify GopConfigPei module.
0f2fd32da3c99d838add58a77df67b3eb5e6ffd5: [TGL-A0][PO] SGX SW Controlled enablement not maintained over S4/S5 shutdown (ES1 / alpha blocker)
4dd7a255e46567d8b227bf6499b618b3dd9e0abd: TigerLakeSamplePkg/PCT: PEIM Merge
75d740bab695865d18c49eecdc6accab84bb75a7: [TGL][IOTG] TSN Default MAC address and GPIO programming PART 2
8c36d79d28ad0e4192337922bae1522b311f06ab: [TGL][C1S][CPU] Move VR Silicon code to IP block
bfe609d9120c29d14810b16b28b775eee63bbe8c: TigerlakeBoardPkg/TigerlakeSamplePkg: [TGL][IOTG] Fix Tsn Device Gpio mapping overidden
9bab10bf2905637a41075e248594921796f8375d: Add new APIs support for Platform FmpDeviceLib
599aceaf33bce0097303e310279696d3a737c936: Build batch should support fspapi parameter for FSP API mode.
598fd52a54ada5e69b133133c6b841f0f5cdebf8: ClientOneSiliconPkg/IpBlock/Me: Please add info text on Platform Information Menu / PCH Information to display "PMC Patch Version" - take #2
d0112bae421483dcec67c90ef5a0734cf8ac2ff9: Fix PCD_Parsing and Flag_Parsing issue
9e105e1f16871eaf1491c0d10e83d891bd62a13d: Update FSP Integration guide for DefaultPolicyInit and Debug message.
cd41845d6668a055fe2379dc142ad9bad0edcf35: Decouple DMI and CpuPcie
f07e84f796f8caf3441acc5e9ba7adc6558bbfd4: [TGL][SV] Migrate ValidationMegaBlock2.0 feature from ICL
bab78668e28220ff0864e05ced2fb87c686669fe: [TGL][SV] These changes are required to allow the TGLU LPDDR4 SV board to boot
fb0c1b8c1a9fb70df8050f1a76b32399c2437c68: MMIO Register address FE001048h offset 00 with bit 30 is not set to 1, after enabling C10 exit Debug latch event.
ad0b691979a28ae172c70a4520fba1fc816a27b8: [TGL] Implement silicon DefaultPolicyInitPpi
412085dead73d59bfb3f7569f57cffd14233ce0b: [TGL][RKL] UniTools.py doesn't report the error condition (always exit with success) and UniTools.bat assigned a wrong path of UqiList.uni
2982251a65926e7f51a8d9ef2bcc407296460cc7: [TGL LP][PCIe]RTD3 flow broken in recent BIOS versions [Alpha Blocker]
244feccb3121eb21ca4dea7668f5690060c03682: TigerLakeBoardPkg/BoardPkgPcd.dsc: Increase ACPI Reserved Memory
ba68c3451d49c2cb2de52d7570f681b08a14d85d: System does not enter into DeepSx state in DC Mode
7f116c5abc6181cb2eb3309bd7dd173b50329b7a: TGL_U CRB IFWI(TGL_U A0/A2 ) : A2 TBT All Ports IFWIs are not booting with BIOS V2321 + TGL_U_IFWI_31.5.00
0a8f845e7f5826fd5457e9557fd67c66b68f3f36: [TGL] Responsiveness regressions observed in S5 due to KeyboardDevicePath
2aa8f65b3afdf703198be4dbce5e0390fe289f78: TigerLakeBoardPkg/TglXBoardDetect : Clean up redundant PCD set in Board Detection
8fbb92c994453e9f9121acef4827db6cf7579bdf: TigerLake A0 Unified (uCode+Punit) Production Patch 0x26
8decb8ab503ecd314fb1e9024143a655e4bee33a: TigerLakeBoardPkg/PeiInitPostMemLib: TGL H boards battery icon issue fix
0c6ea435cc8078b1458c3795ddad5425cf714fd0: [TGL] TigerLakePlatSamplePkg/PolicyUpdate headers: Remove the violation usage header.
8fe3cc8869abd9280dacd560631dd7325ab1f995: TigerLakeBoardPkg/Performance PCD support: Performance Build Support
Change-Id: I7877550637ce6d9237386e87289bb509f7cec086


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/VtdInitFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc

================================================================================ 
Commit: 75c343f69b3f8f965967633e79386ee753379c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:46:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U-A0/A2 PO]: Slide to shutdown screen  is observed in O.S without CS settings in order to verify 4 sec power button functionality.
If the "Low Power S0 Idle Capability" be set to "Disable", the "HID Event Filter Driver" also be set to "Disable" synchronously.
Change-Id: I3084388de32607632947bb0824d5e0a12d2af538


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 6a4e7afdc71eec679e890a75e61bcb67b9dccda5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:45:42 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate New TigerLake Microcode Patch 0x34
Update Microcode Patch
Change-Id: Idb2e9329d49a9e7217ff000146717e78a476e423


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1f69375f19b554dad16d99b57254ee9a782605f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:45:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Tue Sep 17 09:48:03 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: affc6695bb3ef558f1cc19ac1a44e8b5f3673e9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:45:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Tue Sep 17 09:13:54 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9d83e278e5c214e8a9755bacdc71905b1b0fef23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:44:45 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Sep 17 11:14:42 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee34b29dd5593577ccfc22957f8fbfe990b74c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:44:41 2019 -0700 
-------------------------------------------------------------------------------- 
FSP Dispatch mode MRC Error Handling bug.
Current MRC error handling is to switch stack and
return control back to bootloader, but this can only
work for API mode, so made it as API mode only step.
A generic SendFspErrorInfo () should be called in both
API and Dispatch mode to report such MRC error.
Also cleaned obsolete SiAssertErrorHandlerLib consumer
code as it has been replaced by FspErrorInfoLib.
SiAssertErrorHandlerLib instance will be still there
for backward compatibility.
Change-Id: I5f85e7b0df0367ae30d7a1a1ab53b32d70a945f4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f283b653a1b3ddcbf1f888d3ed0dcee258b84a9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:44:27 2019 -0700 
-------------------------------------------------------------------------------- 
ADL PCH xHCI/xDCI support
Adding ADL xHCI and xDCI device IDs to a list of known IDs and pairing
them with their respective USB IP version
Change-Id: Idac266eaeb0a71f845801f59c029120d04a93725


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c207d538540f867b7f24feaa0a846751fe7de4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:44:23 2019 -0700 
-------------------------------------------------------------------------------- 
1808496753: [HECI] Heci multiple initialization
1. Remove global variable in PEI that can't be corectly handled.
2. Fix function HeciPciIoGetLocation () to return all requested fields
Change-Id: Ic38d98b4c8872084047c0c7f38148fed416d8bd1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c

================================================================================ 
Commit: 00e9760434a3e52a9071bae5676793c5992fa8b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:43:58 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] Enable BIOS build from JasperLakeBoardPkg
1.Make the required changes to enable BIOS build from JasperLakeBoardPkg
2.Update JSL_IFWI.bin to JSL_NV02_NNNN_XXXXXXX_CPRF_SNL0_000101_2019WW36.2.01_NN.bin
3.Remove Binaries_icl folder
4.Move the drivers/files below from PlatformPkg to BoardPkg
AcpiGnvs <folder>
AcpiTables.inf
BootMediaInfoPei.inf
BasePlatformHookLib.inf
BootDeviceInfoVariable.h
PeiDxeBoardIdsLib.h
PlatformNvsArea.h
PlatformGpioConfig.h
SioRegs.h
DefaultConfigStructures.dsc
Change-Id: I775c7314e11ed99740bddd3b493554d2d508494e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf

================================================================================ 
Commit: de2ff94f1af1517060a1bd53a5fc4cab2800ef32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:43:45 2019 -0700 
-------------------------------------------------------------------------------- 
[RKL] Implement silicon DefaultPolicyInitPpi
Silicon pre-policy initialization phase will produce
PEI_PREMEM_SI_DEFAULT_POLICY_INIT_PPI and
PEI_SI_DEFAULT_POLICY_INIT_PPI for bootloader (platform
code) to consume and create default policy PPI.
Booloader then can patch those policy per design
and a PolicyReadyPpi should be installed once completed.
In API mode all of above are handled inside FSP binary,
while in Dispatch mode and non-FSP (EDK2) build it is
bootloader (platform code) to create/update policy and
install PolicyReadyPpi.
Also resolved GopConfig module dispatched sequence issue
after adopting this implementation.
Change-Id: I12b67e83683cb050d46146bda35bd8aca6c07942


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 8d93f5521b646329320c987c99dfe2080123b844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:43:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Mon Sep 16 10:30:31 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: ecc49ffd13eae3585cc26ac07c4875de194ff436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:43:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Mon Sep 16 10:15:47 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f29302dc1a4c1cd0d7dddf9a58055be2842714ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:42:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Mon Sep 16 09:57:15 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 68d5f56f6dd93fd0a975aab6f915862f21c89436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:42:49 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Moving PMC_READ enable bit at the end of DXE
B_PMC_PWRM_CFG_PMCREAD_DISABLE is set too early in the code blocking reads from PMC.
Change-Id: I6b941c81dac5ae3d1b535d0f5be194223d865529


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 2f7d054a66035dd562ded3e0ca516122ad39a599 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:42:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Mon Sep 16 09:47:07 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e8beb6e9d5697dc972e230614d1acd07a1b733db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:42:11 2019 -0700 
-------------------------------------------------------------------------------- 
Extend PCIe grant count programing to cover enterprise root ports
Enterprise root ports have additional bifurcation options
that need to be covered by PSF library. PSF_PCIE_CTRL_CONFIG
macro has been extended to cover 1, 1, 2 bifurcation and
macro name has been changed to be independent of the
number of lanes that each root port has.
Change-Id: Ia67019ab5c7b20dd41c07831d5238e5a976c2fea


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 9d69ac9c5b18daf3d86d0f55b56844f1486be07c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:41:49 2019 -0700 
-------------------------------------------------------------------------------- 
Break point official BIOS required post Dekel PCIe recipe writes
Adding Break Point to load DEKEL PHY manually.
Change-Id: Id4993e43636ef61f56737db10b976916904f56d8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 7a69b3b2111e8bb49d74e607365335f16504ec29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:41:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A3]TGL_U S3  hangs up post code 0023 with V2341_Ext_Xcode_BIOS.
S3  hangs up post code 0023 with V2341_Ext_Xcode_BIOS.
Change-Id: I4f9596606a3824bb5fefad8f7bc63d061809ee90


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 60fed0ce83775a7fe71c1f0d17350ed6454fa0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:41:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]Expose WrcFeatureEnable setup option for client platforms
Change-Id: I425512d01d0100bab8bf0ea2b13579adcf98878c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: cd828a058e39898ffe0e83ede22302d5be80ef87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:41:31 2019 -0700 
-------------------------------------------------------------------------------- 
Move MEMORY_CONFIG_FORM_ID and variables under it from Overclock.hfr to SaSetup.hfr and expose irrespective of Overclocking is supported or not.
Change-Id: Ie858991a53ad9f9cb490191818bd7985adb87b9e


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f6cbe98fde443cb28842c910c46309619b5097f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:41:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] TGL Security[A2] : Unexpected error captured in HSTI debug log (0x00080003 - Non lockable MMIO ranges overlap other critical regions)
Change-Id: Iec33d95dbbc3a1dae678cd2dc812d3c82397ba8f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 1689927f679dfb77d2b598cdc440c6a1799ffcab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:41:11 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sun Sep 15 21:17:26 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6069c7edfe23ac40e4d59ecc5bc4738fff61a1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:41:07 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Basic Memory Test Fails on Fast Boot
Issue:
Normal mode memory test started.
!!! Normal mode memory test FAILED !!!
Address: 0h, Expected data: 0h, Actual data: 3h.
BasicMemoryTest failed in Fast flow - reset to run MRC in Cold flow !!
Root Cause:
TBD
Change:
WA by disabling Fast Boot.
Change-Id: I8a98fc341a7997b0b647b53f0a985f3bb4420a96


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7506bae64cfe3fd7fb76d0ce75078684ebb65a44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Sun Sep 15 10:18:27 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 94f3c7044aa4a380fb7d12838049ca4abf7c43c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sun Sep 15 10:00:29 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9ee0d29bfa42f4bc910c16f8a50a3fe712d01b1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sun Sep 15 09:41:31 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94672723db517d04c60a7a4414f4e39bf288ef70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sun Sep 15 09:30:46 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: be63b43e716ebebf93537e79b887a7eb2998b9ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sun Sep 15 09:24:28 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: effb0be889c0b1aa33a63a5be2b9ec088feee030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:31 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Sun Sep 15 09:11:44 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f66844b4a03f1f4c0438b81a8586f4ef1e0c764c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sat Sep 14 09:54:51 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ad6a0358e1f14be9189eb27245a7f241aa33c983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:40:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sat Sep 14 09:38:59 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a911c8bdb87e7ddcccd51bb236726cfe7027c138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:39:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sat Sep 14 09:21:27 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27622459e3161baed53e4eec93b32becc7be9566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:39:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sat Sep 14 09:10:16 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e64de817bb83acbb4b0ecae4aae1075529d0384f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:39:36 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL H][BIOS] missing postcodes in BIOS 2325 released
Update PcdPort80DataWidth to 16 to show the expected Post Code values
Change-Id: I22f5182023f7be50d9bc6d4587be5193fca59952


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 3d3825914ab9db2f7c80a7703920c69a23937278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:38:41 2019 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/ClientCore: Add SMBIOS table for FWSTS
BIOS must save FWSTS register values in a SMBIOS table and in BIOS HOB.
Change-Id: I6f7712efd9037f80889a6f3d14e44fa29173c9bc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeShowBufferLib.h

================================================================================ 
Commit: abe2e3316eba88f3424a80661e0c8deaaec93d1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:38:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Fri Sep 13 10:01:50 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 3126d9f9dde82fc2f55d5ebd944c8867f52e4523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:38:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Fri Sep 13 09:45:45 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8024ef1431a75c83c67ff10ce80f6f2b47417591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:38:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Fri Sep 13 09:26:16 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2ff6faa1334f420c58eac0b6712aec1e23d87157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:38:15 2019 -0700 
-------------------------------------------------------------------------------- 
Update ACPI Debug and ACPI uart debug to Disable by default on Y/U SKUs
After P1 ticket from WOS PM for chaning ACPI Debug = Disabled by default on all SKUs of TGL BIOS.
Team commented to remove this option to go towards "POR setting"
Change-Id: I77840c6ea50356bab28b38d6b5f105227c9e03b6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: bb3499ecd4c78a074897ccec4a240af6aae06bee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:38:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Fri Sep 13 09:08:48 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7e00816af65bcd913d991f5f400e24f588d33f42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:38:03 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/EbgPch: Enabling bifurcation for PCIe
1. Bifurcation programing has been enabled for PCIe.
Change-Id: I7573690b6a3d5985408203959dabdc81cac30deb


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c

================================================================================ 
Commit: e8cf666343e916afaff3cb337b8605fda10d3e64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:37:52 2019 -0700 
-------------------------------------------------------------------------------- 
1808448603: [ME] Add MeUtils library
Add MeUtils library that fills gap
in API between old and new HECI driver.
Library supports deriving ME state not related to type detection
e.g.:
- if SPS supports NM
- WS is corporate SKU
- ME is in recovery
to remove this functionality from ME type library and in the future make
a common ME detection library for client and server
Change-Id: Ieb9a65122c0449946c68f53b5e1ad3ff1e3110a1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: b9040f19f1c6eaa3b1c712f81e035223eb8de42b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:37:33 2019 -0700 
-------------------------------------------------------------------------------- 
Remove CFL instances in C1S CPU Modules
Removed CPU instances, which is in part of CPU Module.
Verified with TGL Debug bios system booting to EFI-Shell.
Change-Id: Ifb2fa4992a889826615349377d13146180e76ec4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Cst.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: def0296b0548b638e05bd68fac389ba2cc9717b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:36:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][Linux]_SB.PC00.PEG0._STA returns 0, and Linux cannot transit its related power state - take2
Handle the case while more than one port is enabled.
Change-Id: Ib14d6862b69df67b843f87dd7e3d884cb3435323


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 5c107ad4777fe672df1df1b4cf1ed0267ea84696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:36:27 2019 -0700 
-------------------------------------------------------------------------------- 
[RKL][VMD] Correcting Device ID for RKL VMD.
Change-Id: I76b3ffb0b05d6987fb348d5a99b2a763439ad87d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/VmdRegs.h

================================================================================ 
Commit: 581069048751f31266f2530f21bf8bb487241c75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:35:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Thu Sep 12 09:35:33 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aedab12235ba1e56217418e6b1048e2201bad376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:35:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Thu Sep 12 09:16:19 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 19698f4a81372c0448c9d557f636d306a18b1dde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:35:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Thu Sep 12 09:06:54 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f71f61c52e4d7dc6d78b99d34c7bcf283da907f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:35:11 2019 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio: [Workaround EGS] UEFIFW shall enable and initialize NorthPeak (NPK) controller embeded in North Cluster
- New function in ClientOneSiliconPkg to get PCH TH config from PCH config HOB which is defined in ClientOneSiliconPkg
- New Library created for CDF in SeverSiliconPkg counterpart of PchTraceHubInfoLib from C1S with function to get PCH TH config
- Changed definition of TRACE_HUB_CONFIG struct for unification between ClientOneSiliconPkg and ServerSiliconPkg
- Changed function to get Trace Hub PCI bus. Added Stack as a parameter.
- SPR specific code to handle NPK init in DxeTraceHubLib which handle 4 NPKs per CPU added to TraceHubMemAllocation CDF version (all platform specific functions will be merged into one to handle NPK init in all platforms in final implementation)
- Changed IioConfig to have two dimensional array for NPK configs since we have 4 NPKs per CPU in SPR
- New setup for SPR to have 4 sets of knobs for NPKs (Please provide some tips how to handle this in more clever way if possible)
- New DxeTraceHubLibSprSnr.inf file needed since we have library classes only available for SPR/SNR (PchTraceHubInfoLib)
- IioNpkInit Library now works also for SPR and performs FW_BAR initialization
- Added BSE/MSE not writeable in command register of OOB-MSM device on PCI WA to SPR workaround list
Please note that final implementation is in progress and there is plan to refactor all this redundant code as clearly as possible.
Change-Id: Idab4ef4be1fd06a36972f70ae67645636d56c722


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchTraceHubInfoDxeLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmPchTraceHubInfoLib/DxePchTraceHubInfoLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmPchTraceHubInfoLib/PeiDxeSmmPchTraceHubInfoLib.inf
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: f7fbc0cef4f688bae165f6af011d56ed3115865b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:34:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] [MinPlatform] Capsule Image Geneneration,  Update process, and Seamless Recovery functionalities needs to readjusted to conform to MinPlatform Archictecute spec
1.Fix wrong ImageOffset of BiosIbbR in BiosUpdateConfig.ini.
2.Add gEfiPeiMasterBootModePpiGuid in Depex of BiosInfo.inf.
Change-Id: I4cd886c3d8cf48be79e200d424cb286a59794f0b


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py

================================================================================ 
Commit: a473530716fd1df8dea91762fc8174de6e1f6ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:34:07 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent/PeiSaPcieInitLib - Remove PeiSaPcieInitLib
Removing PeiSaPcieInitLib library as part of C1S activities.
Change-Id: I2797794259c93ea73ebb187f3885910c6d333969


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLibNull/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: ad65c2514ab4448375baf09d59cb02f727fc181f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:34:01 2019 -0700 
-------------------------------------------------------------------------------- 
[RKL][PEG]Need to remove the CPU flags for CPU PCIe flow
Removed the RKL CPU check to execute the CPU PCIe post mem flow
Change-Id: I4a3cec9b30ae8ab228b5db6512beaa3619255021


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: d40ea6c239d94582042846ca10ce0bee79bdeca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:33:37 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Sep 11 23:14:12 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6610054e5e0f5970cfa0ec24f98365892d540ccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:33:32 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL-U/Y LPDDR4 hangs after 0.4.0.1
Issue:
Many parts fail during ECT training after the update.
Root Cause:
Marginal parts cannot handle doing JEDEC Reset at 4267.
Change:
Enable the frequency switching flow for LPDDR on JEDEC Reset.
Change-Id: I0f9128c200436b16b9d1bede9c7cb7259b5bc99b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: c2888c720875bb8df064682b54ead484985cd86f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:33:28 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/Fru/EbgPch: Enabling bifurcation for PCIe"
All the SNR Systems are not able to boot after this change with this error:
k:\intel\ServerSiliconPkg\Pch\SouthClusterCdf\Library\PeiDxeSmmPchPcieRpLib\PchPcieBifurcationCdf.c (176): !EFI_ERROR
Change-Id: Id5f7c9bea49ac9e6acd2f9e1d9294c5df2c89b88


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h

================================================================================ 
Commit: b6887dd30191fcdcd2270595eb4cc19a4c572881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:32:59 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Sep 11 19:08:30 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8c2794ccae8b1ffc8b47b3dc99bc3f46fad984e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:32:51 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] NUI limiting for LP4
Added back the saturation code for keeping NUI to 2 for LP4.
Change-Id: Ia4cd17f095edca0811f787b40e3a59e6ffba3bb3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 568481dead22839d6415d0e9d5d7191d588c1e3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:32:47 2019 -0700 
-------------------------------------------------------------------------------- 
Fixed config patch table for TGL-H minPlat format
Change-Id: Ia0f24250e86f2df70697ca4a9a632c624ab111b5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: b114749974ac4f419d789b13353555eded923ece 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:32:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] Serial Io SPI 5&6 have wrong Device Function mapping.
- Fixed mapping in Serial IO SPI 5&6 to reflect propper BDF
Change-Id: I271aa88368ed3e8c1ed85c6cb06961eca2d0c508


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer2.c

================================================================================ 
Commit: 1c91cf8f1e0fbfeb40ebaa4dd199561b0ca2d5cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:32:17 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PcdCpuPcieEnable is missing from PCD section of SaInitDxe.inf
PcdCpuPcieEnable is used in SaInitDxe.c but not specified in INF file.
Change-Id: I85f1e30fb6398e7f36a042e9013f58f859c84c0f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: d049bb9f8be996df8c4be5ca9562373cebc869a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:32:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Wed Sep 11 09:20:31 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bcc81daf1de4ea1102028c89619704ee6c769ad8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:32:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Wed Sep 11 09:06:47 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b7ebc19a40a70b3a356ad07b030ebb24c438ec4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:31:53 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S][CPU] Optimize changes related VR Code into IP Block.
Optimize maximum number of VR domains related to VR IP block.
Change-Id: Ief2e8e50f5f22a42afef407fb0b8e78f25d623c1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/PeiVrDomainLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/Library/PeiVrDomainLib/PeiVrDomainLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/Library/PeiVrDomainLib/PeiVrDomainLib.inf
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 3a226a5c20b167a08d8416a396a065ee32f8357f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:31:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][Linux]_SB.PC00.PEG0._STA returns 0, and Linux cannot transit its related power state
ACPI logs _STA to zero due to not detecting PCIe port active.
Change-Id: I26cc7417c19a87d2c73c3c471021ca5cacd9462b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 1eab8d0384534eede1748d232a367a5627f6e97c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:31:29 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/EbgPch: Enabling bifurcation for PCIe
Bifurcation programing has been enabled for PCIe.
Change-Id: Ifaa02d9dc41e94e01098ab8dfcc219792963ac26


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h

================================================================================ 
Commit: d463b09d6478b21f614cb675a8b63e14f7ac64d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:31:18 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: Request for BIOS setup options
Moved restricted policies from Intel Advanced Menu to Intel Test Menu
Change-Id: Ibc3fd71b92be64783ea36baea64672ebdb02ec89


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 225d825693cbd31faa166dae4606bb4523ba9c00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:31:12 2019 -0700 
-------------------------------------------------------------------------------- 
1306751417: Supporting eaglestream linux build - code planned to be used
When building the eaglestream source code,  Linux GCC compiler should be supported.
Fix similar codding style problems for gcc in code not currently used, that will be used in few my next checkins (new HECI driver)
Change-Id: Ice091faec3b33fa44387f62b1aac4fe44cf79946


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c

================================================================================ 
Commit: b4ef82bc983b3c8b63f5e0a2c0b16cee5d5e5478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:31:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Clean up incorrect lib in PlatformPKG.dec.
Clean up the error lib in the PlatformPKG.dec.
Change-Id: I03a93d8e04b5eb945fcab573306c9ea4047fe13f


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 82283b35e03733f81a1ff3d1de181e4738b994aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:30:40 2019 -0700 
-------------------------------------------------------------------------------- 
C1S/IpBlock/Me: [TGL][EBat][A2][Automation]- Reset error is observed while booting FSP 2.1 Release and Debug BIOS with Corporate Release and Debug IFWI Debug IFWI
Issue: In FSP Dispatch mode, AmtReadyToBoot is not signaled and caused extra reset after sending EOP.
Resolution: 1. Signal AmtReadyToBoot and MePlatformReadyToBoot in FSP Dispatch ME driver
2. Move the common ReadyToBoot functions to MeReadyToBoot.c
Impacted: All TGL platforms.
Change-Id: Ia0e3dfe2caa21eb7a44fe0c29e9ac0c015d04a74


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/FwStsSmbios.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciFlow.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitDxeFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 03b8a31f29406786c334197bec023f8fda531180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:30:31 2019 -0700 
-------------------------------------------------------------------------------- 
Clean up TGL/RKL/JSL/ADL Legacy USB setup
Change-Id: I3c345639e0bf15ec63e0423ea0c17d3df67411b4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/InitStringList.h
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: d5f328167ce0f0f2eed451aa8cf20802d07fc28d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:30:23 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Telemetry:
1. Firmware Version Information For Telemetry HOB/AIP
2. Expose FVI Telemetry data in ACPI
DXE Telemetry FVI Library.
DXE Telemetry ACPI Library.
BIOS Guard Firmware Version Peim.
FSP Firmware Version Peim.
GOP Firmware Version DXE driver.
Platform Firmware Version DXE driver.
Silicon Firmware Version DXE driver.
UNDI Firmware Version DXE driver.
Change-Id: Ifaeca76f3359d467c42fc2b1ee3ca99f6e4624b3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.c
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.h
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.inf
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeimFsp.inf
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersion.c
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardVersionFsp.c
TigerLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c
TigerLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.inf
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersion.h
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.inf
TigerLakePlatSamplePkg/Telemetry/Include/Guid/ComponentID.h
TigerLakePlatSamplePkg/Telemetry/Include/IndustryStandard/PlatformTelemetryDataTable.h
TigerLakePlatSamplePkg/Telemetry/Include/Library/NvmeLib.h
TigerLakePlatSamplePkg/Telemetry/Include/Library/TelemetryFviLib.h
TigerLakePlatSamplePkg/Telemetry/Include/Pi/TelemetryHob.h
TigerLakePlatSamplePkg/Telemetry/Include/Protocol/TelemetryAdapterInformation.h
TigerLakePlatSamplePkg/Telemetry/Include/TelemetryCommon.h
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.h
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.h
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.h
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.inf
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersion.h
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.h
TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf
TigerLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersion.h
TigerLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.inf

================================================================================ 
Commit: a90173c431c61ec2c6744517f994cb01daece8ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:29:46 2019 -0700 
-------------------------------------------------------------------------------- 
Enable DPTF BIOS Menu on TGL-S, RKL-S, ADL-S & JSL-S [TigerLake, RocketLake, AlderLake, JasperLake]
Removed conditional statements in BIOS setup menu which hid the DPTF menu for Desktop Flavors
Change-Id: If121f9dc8fb44746e5353313b3d3adb788c2e224


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 7bebef1c470bec942d52762fcee565ac0699a267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:29:29 2019 -0700 
-------------------------------------------------------------------------------- 
ADL PCH - LPSS Development - Part 1
- Added Serial IO Private Lib Version 4 with
BDF Device ID Support for ADL LP and S
- Removed unused macro for MAX Serial IO Controller count
Change-Id: Ie7c2b7de5e46a5aa6838ec03bf3c8d2de3e112db


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer4.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer4.c
ClientOneSiliconPkg/Pch/Include/PchLimits.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 84a0bd69abad24f49be4c4964cc058d2f50db01e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:29:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][A3] [Regression] - SUT is not booting to OS with 36-5 IFWI using CPU-M-2- slot
SUT is not booting to OS with 36-5 IFWI using CPU-M2- slot.
Change-Id: Iaa63c6167b75f51803b9cabca847902b874b52b8


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 7adf504a79f6218c5916bd086888acdff9e73a4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:28:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][SA]Remove old PCIe/DMI IP Silicon code
Removing the MiscDxeConfig and moving CpuPcieExpressHelpersLib.
Change-Id: I4c5fa1ac5fc1e20194aaca4e7543dac78fc45b6a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/SaPolicy.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: cd09937160e38f90c8e90b5ecdea4a821b8a6bd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:28:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Tue Sep 10 09:21:53 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ca3ba3c12acdb2c830cb4117b9db13dbb231ed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:28:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Tue Sep 10 09:09:49 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 211527459a531fe1f362f71ab2af4566a2b93c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:28:09 2019 -0700 
-------------------------------------------------------------------------------- 
Create Host Bridge Info Fru Lib
Change-Id: I598be34805f1bd4cc46d3af8ad74a632b0c8db42


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: cf50cfcdef6532356d8ad925d3a45209a5bab664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:28:03 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Create HostBridge HOB and move Hob data from SaDataHob & SaConfigHob to it
Change-Id: Ibceedd4e686c1abd6e3216d7954a2091bd094207


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/HostBridgeConfig.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/HostBridgeDataHob.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaConfigHob.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 28cf415160f5f92c1388dbe667fb9576e98c80f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:27:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL PCIe] PCH PCIe Register names cleanup - PCIe convergence
Change due to convergence of Client and Server codebase.
Done in preparation to open-sourcing not restricted registers.
Change-Id: I22352b2e9958d9094640f78089b85f8dde17378e


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 8c3b433455b6046456ab61dc7617fd0e7b1148a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:27:10 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Clean up Type-C code from RocketLake Platform/FSP folder
Remove source code which relative TCSS function by JasperLake solution.
Change-Id: I3164e7f5b167a7926eca1f966523255d7fe2e18f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc

================================================================================ 
Commit: 0e26a6cd9ae569270f7155403d215ae1576fb910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:27:02 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Sep 10 08:44:20 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8592bdaf7bcff9d91156cea78fae7516cd70dcd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:26:58 2019 -0700 
-------------------------------------------------------------------------------- 
Make python 3.X as default mode to run all python scripts - Part2
There is no more support (long) on python3, so we need to change it to int
And fix some missing compability issue
Change-Id: I76aeca8c8729d50b8c56eff8aa65c64ddbc9fa42


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py

================================================================================ 
Commit: 44db5468fa9cd023d66c3411c9343a65d292908a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:26:33 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Sep 10 05:55:22 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1560305ae705257c6cf59a744299a34b947fcf01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:26:29 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL][MRC] Fix MRC build error
Issue:
UpdateCompGlobalOffset() function call with the incorrect function prototype
breaks the TGL MRC build.
Root Cause:
Race condition of changes merged to the TigerLake master branch. A patch with
a UpdateCompGlobalOffset() function call with the old function prototype was
merged before the patch with the new function prototype was merged.
Change:
Changed the UpdateCompGlobalOffset() function call that caused the build
error to the new function prototype.
Change-Id: I348aa62bee9bd1f34434c9aa2ab8bc8effc79861


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ee2716c1c83aaf30939608c1075874c419e73a0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:26:21 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format (MSR header update)
Change-Id: Ie8c77d310be619d64317d227e90caaa36d085927


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/ArchMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h

================================================================================ 
Commit: 3da0fe5d4189c67590a822ccafe619559958ab00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:25:31 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Sep 10 00:09:30 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79c2a2d004469ff3ccbfcdeb1ad04fa6512b0ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:25:23 2019 -0700 
-------------------------------------------------------------------------------- 
Add SwSandbox platform to master
Add SwSandbox packages and required ClientOneSilicon Fru/Product to the master
Change-Id: Idaaaac504a91262fb04a709a14415080b21df38b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 30bd8820167e464fef2a1a99e5194f7e57198253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 21:21:00 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL][MRC} Fix Klocwork Critical errors
Issue:
Klocwork scan of TGL MRC source code found Critical errors.
Change:
Added checks for out of bounds array indices.
Added checks for NULL pointers.
Initialized variables before first usage.
Set the value fInvalid to the MrcFrequency type maximum value.
Change-Id: I99009db29dfd5a7ad67c13d6992c1e2982611193


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2a96014ae67225bd963ba0fefef4b4500cb114e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:37:35 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Sep 9 23:20:33 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bdc9c8fd5752218517063210dd0aa4c85adef16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:37:30 2019 -0700 
-------------------------------------------------------------------------------- 
Title: [TGL] VMD BIOS configuration constrains
Added BIOS support for following RST VMD Configurations constraints:
1. Enable VMD by default.
2. Disable Cycle Router support if VMD is enabled.
Change-Id: Ib7ae72f4c3aacb26c87a37cce24e7cb28e9c3b1f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/VmdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/VmdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: dd3d9dc329909a33a6a574accff2f2591db4b8ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:37:24 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[C1S] Remove public APIs from SaPlatformLib and use the similar APIs (GetCpuSku) from CpuPlatformLib"
Change-Id: I5567561c9dd31655e869b34ff084ca612add69f6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
TigerLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
TigerLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BasePlatformHookLib/BasePlatformHookLib.c
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BasePlatformHookLib/BasePlatformHookLib.inf

================================================================================ 
Commit: 1a377b6824350bb3dd53273b328d0d78bc625b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:37:16 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Sep 9 21:49:05 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da67829bbfbedf9215b2b94e5282797b082686aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:37:11 2019 -0700 
-------------------------------------------------------------------------------- 
[2LM-PMEM]Changing 2LM related low level debug prints to verbose and making them internal only.
This is to avoid reporting 2LM information in external code/binary releases.
Change-Id: I01d88d7d9eba5b646ec6c1a2b1e44f751747c18a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxCommands.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/MbCmdParser.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: bdf7da450216a51e5483a39f72163907a68e2d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:37:02 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Sep 9 21:20:47 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf466fb9501b6098223ce1d169250ac5fe57da99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:36:58 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Lpddr Frequency switch flow
Created a new global variable called low frequency which will be automatically assigned to lowest frequency for Lpddr4 and Lpddr5
Removed hardcoded frequency number during frequency switch in different functions.
Frequency switch happens at these places
We lock PLL at POR frequency at the begining of MRC.
Switch to low frequency at the begining of Jedec Reset.
Switch to high frequency without changing FSP-OP to 1 at the end of Jedec Reset. This is done so that DccPreEct can run at POR
frequency. DccPreEct doesnt run any traffic or MR commands so from DRAMs perspective system is still at low frequency.
Switch to low frequency at the begining of ECT.
Switch to high frequency at the end of ECT.
Move EarlyReadTimeCentering2D after EarlyWriteTimeCentering2D. Both of these need to be enabled for Lp4 dual rank, QDP and ODP parts to boot at 4267. But as PBD is enabled, Lp4 training breaks and therefore these two are disabled in this review.
Testing
Lp4 3733 boots to memtest
Lp4 4267 boots to memtest with DCC turned on. Additional tuning of Ron, Odt, CmdVref are needed.
DDR4 Tested with full bios to make sure enabling early 2D write time and read time centering arent breaking ddr4 boot.
Change-Id: I866111fb80b310bde0dd3288256db409ef7d406d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: c384317b06c01b0ae512cfa027c0fb5b59de861e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:36:32 2019 -0700 
-------------------------------------------------------------------------------- 
Remove unnecessary ACPI methods from Power Participant [TigerLake, RocketLake, AlderLake, JasperLake]
as this change was required as part of
on ICL/CML and any future platforms
Change-Id: I5bf9ea36748d23351daa2e8a2b6e2d289285c9b0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 530e92176fe999799f6973bb3993e9f922b96ccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:36:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Mon Sep 9 09:20:04 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2e00d54c390745467fb69b32b0c32362b0096f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:36:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Mon Sep 9 09:09:21 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fb68676ae380232a8e85791c556581334bef051e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:35:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][ADL][JSL][RKL] PS2 keyboard not working in BIOS setup and Shell while fastboot enabled.
Setting PcdPs2KbdExtendedVerification as FALSE to avoid PS2 keyboard reset timeout in FastBoot Mode.
Change-Id: I2adcc45680370b5d20f1c3ec82970e54179163b4


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 6857b17af4515a63a1e522bdf83ef5abce23761d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:35:52 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Capsule build fails with Python 3.x
Some Capsule build scripts is not compatible to Python 3.x.
Change-Id: I55b3eb6c660feb76263b1f388e9ffc7d431fef83


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetEcVerFromBin.py

================================================================================ 
Commit: 7b930ac689066b0ee3be34ee389ad4e85847f8a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:35:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI
Mon Sep 9 00:17:37 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f77ed129397ad3cc1b29c7dce0c197d3c2f3d197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:35:19 2019 -0700 
-------------------------------------------------------------------------------- 
[ADL][PEG]Need to remove some of the sideband access from CPU PCIe Flow
There are some places where it tried to read/write the registers via sideband which is not correct since those registers needs to be accessed by primary.
Change-Id: I03d621b3274d515b1d8ce4cadffee372976f630a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 5c6f143cb49c9d1008adfd8948996eaf5d00835e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:35:05 2019 -0700 
-------------------------------------------------------------------------------- 
Move CpuPcieRegs.h file to includePrivate from Include folder
Change-Id: I4346eb234257d9ba5f8f14628b551a93b5b4b368


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/Include/Library/DxeTbtDisBmeLib.h
ClientOneSiliconPkg/Include/Register/SaPcieDmiRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/DTbtSmm.inf
TigerLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 60bc52283c63777a00c827b9e4d1978e97d39ebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y/H] No RTD3 table loaded for TGL Y/H
Add the definitions to load TGL-Y/H RTD3 table.
Change-Id: If30dc43335093defc316df700960866e388cce6c


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: ea6b9aae35136509f69053faa0d064e0561926f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:51 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Sep 9 02:36:38 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 020f7ecaf0bcf338119c8aa2f62c2b4bc18253c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:47 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Duty Cycle Correction - Init updates
Corrected Calculation of DeskewCal
Updated SideClkPulse formula
Updated for range of CCC Rise/Fall
Updated TcoDqs Rise/Fall to be skipped on DDR4
Updated DCC Init to use Rank 1 for DDR4
Updated calculated PBD codes for correct granularity and adjusted RxDqs to be 30ps
Updated RankEn for Periodic DCC
Change-Id: I7999d1b5e09c169c34b5552d04b5b83afd5f5f7b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d4ed004ca2511000df304816b18c5d2e908702ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:42 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Sep 9 01:53:28 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 14f36d6a90781ef7d28cb2545f21ed96117720e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:38 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] NUI flow update
2 Changes:
1. Drift Local/Global Limits should only be setup one time before the first comp.
2. Removed the saturation code for keeping NUI to 2 for LP4.
Change-Id: I07c0e4602c9a8c2789051acc9e9e54f23aa7d8f7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 04a03f93d23de51f28966e7be8a2467f9e89d5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:27 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sun Sep 8 21:59:33 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c71f21600815d9bb6d02416aaafaebb8577379f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:23 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] ReceiveEnable training isnt restoring ForceRxOn and ForceOdtOn setting correctly
Phyinit sets ForceRxOn to 1 and ForceOdtOn is set to 0 for SafeMode but receieve enable training doesnt restore it back to Phyinit value. Traditionally
these fields didnt have exclusive safe mode values and these fields were used only during training. TGL has exclusive safe mode settings therefore these fields need to be restored
Tested on single rank Lp4x x16 part which passes memtest
Change-Id: Id6ace70ca064b3e762f56f2086f9ec0bcdd655a3


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 171eb7622dcbb5d3ef3b130cfb2aab81de6fd4a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:19 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Lpddr4x Bytemode analog changes reverted
After getting frequency switch flow enabled, we noticed that we didnt need different Drive Strengths, Rd Odt values.
Still keeping a separate array for Lp4xByteMode in case things change in future.
CCC comp equation has been reverted back to POR.
Change-Id: I6421c38101355efa4cebee078a1c7456cd60c4fc


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 20407708c8ff31ffbb554d1ddf710a2e8e3a6cd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:34:05 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sun Sep 8 17:12:37 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed5027c77f5cfab9dbf5b8b34cc6e992bc0ea1b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:54 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Lp4x gear1 above 1867 seeing channel fallout in Write Timing Centering
For LPDDR technology, Write Leveling Flyby needed to consider both even and odd Channels together when determining the Min/Max across Channels.
Change-Id: Iab0b6f19b6fa21fc5a84bbb3f84f8965f65e8603


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: b463b53d027786f824dc44aed11cfeff22f7a1ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sun Sep 8 09:15:41 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 735749478fa38193dff17d1593bddeade08b4368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sun Sep 8 09:06:43 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 38235b5b0e78f4b2fe4a22fcea4dfb81a11eaa25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:28 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sun Sep 8 04:43:26 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f45e773603fc979abba28baf6c11fbdff588d02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:24 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/VTD: Creating VTD DXE policy Init library
Create a new dxe policy initialization library for VTD specific items in MISC_DXE_CONFIG
Change-Id: I2458af12121c02e8424278a08d91ae69a6daab0d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/DxeVtdPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/SaPolicy.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 5e68090d06e8c32583ae4df860fa2d50eabc0a49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:17 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S][HG] Move ACPI code from SystemAgent folder to IpBlock
Change-Id: Ib245632411d0fdc84b563054900e29b4bf423a8c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgAcpiTablesPch.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgDgpuPch.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgRpCommon.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgRpSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Peg/HgAcpiTables.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Peg/HgDgpu.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Peg/HgSsdt.asl
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: baa42475c95d6ae014886d5e2d146de074012a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:12 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Remove public APIs from SaPlatformLib and use the similar APIs (GetCpuSku) from CpuPlatformLib
Change-Id: I053e5c2e5d27d32713f864b0cf5595a6184f6a64


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
TigerLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
TigerLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BasePlatformHookLib/BasePlatformHookLib.c
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BasePlatformHookLib/BasePlatformHookLib.inf

================================================================================ 
Commit: 3d2dd31a50ecb313f19738789e6da9681e161ded 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:33:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Sat Sep 7 09:24:34 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7216897a2fac33bab2d72a1e89ee88b356efb9eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:32:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Sat Sep 7 09:08:09 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6469ff2ba9849c0e0df8297b6cbbc79393fc4361 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:32:31 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Sat Sep 7 01:36:39 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: acdf818806816c392ec941039e77870731ad9c6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:32:27 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] RxLoad set to be the same as the CMDDS Comp VrefUp (CmdDrvVrefUp) to the PHY init.
1. Add hash for RloadVref.
2. Add call to UpdateCompGlobalOffset function when WrDSCmdUp is set.
Change-Id: Id0e14f3325ee6ad473ea9bdd0254eafc00a08552


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3d4254beacd9ee5e81ce2b2e5bb92a5de585d648 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:32:22 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Sep 6 23:49:34 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1790e3135c9ce375fdcb3d58a1054feff23b176c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:32:18 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit: [TGL][MRC] Port 1DPC DDR4 from ICL MRC to TGL MRC
Port One DIMM Per Channel (1DPC) DDR4 from ICL MRC to TGL MRC and enable 2xMC.
1DPC DDR4 will be disabled by default.
Additional:
Minor fix to the MrcReadCR64() and  MrcWriteCR64() functions so those
functions will print 64-bit integer values in a debug message. Before it was
printing "_X" instead of the 64-bit integer value.
Change-Id: Ia94c624a36223cd85dbbe502d1b62d66e6b9a6c6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 895ab9d8a68db2758260232a520de0ceea00a3ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:32:11 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Sep 6 23:07:04 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f2bd25aaeec8db0d2fe3e3bfae1fd70831ed46c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:32:00 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: LP4 4267 1xR Enabling
Change:
Fixed alignment of Training enables between MemoryConfig.h and MrcInterface.h.
Enabled the following training steps:
DIMM ODT, Rd ODT, RD Bias, RD Eq, PVTT, RD Vref DC, DIMM RON, TX TCO, TX TCO DQS, TX Slew Rate, TX DriveStrength/Eq, TX Drive Strength Up/Dn, CLK TCO, and Per Bit Deskew.
Enable 4267 for 1xR x16.
Limit the NUI value in Gear2 for LPDDR4 Unmatched.
Updated the Drift Limit for Local and Global to 12/32.
Updated 2xR LP4 RTT_CA to 60 Ohms.
Updated W/a on RCOMP Down.
Updated Receiver configuration to speed up DQ in unmatched LP4:
BiasRloadVref = 7
BiasPwrMuxSelVdd2 = 1
VccDllDqsDelay.RxPBDCode = 0
DqsPadMuxSelVdd2 = BiasPwrMuxSelVdd2
RxDqsBitPi = 0xC
TxDqsBitPi = TxDqBitPi = 0
Disabled SAGV in Interpreter
Temporary reduction of stack usage through removing ranks 2/3 storage for BDAT.
Change-Id: Ic2b8013622d305c88453ccfe73372c8c552dfb31


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: fb1c9b3cad0923171ddfef3e3c5579f230cdf86c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:31:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Fri Sep 6 09:22:51 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2fdd433503d04ac200454a482be8a322486eb77e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:31:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Fri Sep 6 09:07:13 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05348d70425c8729f629869a9725dd42289e9e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:30:51 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Sep 6 09:59:24 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 625f3efc6c77588f854e9691194cda30d0303e5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:30:44 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiMemoryInitLib: Monolithic and Standalone capsule update is failing from EFI/OS
In FSP dispatch mode, Capsule->Coalesce and Capsule->CreateState are not invoked. So Capsule Update won't be triggered.
Adopt the change in MemoryInit.c from ICL SHA-1: 89b2f48fef7957fff4acd51a7a05bab8fffcc679
Change-Id: I6ade06544943e1806332d3f060798f7771fac786


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ac482d9a44192d72cb372d5f9fb45b40eb896303 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:30:36 2019 -0700 
-------------------------------------------------------------------------------- 
Add Processor Feature support to a Public Library for Platform Code usage.
Problem: Multiple API's resides in Platform Package across generations
Solution: Reference code should provide API's(from CpuPlatformLib) & And this should be consumed by Platform Setup driver.
Hsd-es-Id: 1607585452
Change-Id: I762cc651e48768a6b552bbdd100778552aea1f17


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 4a0b5a22a513bbc519adcedffddcabeb79e1483d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:30:18 2019 -0700 
-------------------------------------------------------------------------------- 
TGL Lpddr4/DDR4 hitting hard hangs (core 0 can't enter probe mode)
After FSP 2.1 FSP will share bootloader stack and only needs separate
temp ram region for Heap. Basing on the debug BIOS log file FSP does
not really need 0x40000 for Heap so reduced to 0x20000 thus gave back
more temp ram to bootloader.
Also PcdPeiCoreMaxPeiStackSize has to be larger in FSP Wrapper build
too so moved to outside PcdFspWrapperEnable check.
Change-Id: I5739f98126bcd8e79101d96237007352c9f6f8ae


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 93df57e1c60e10967d3e4440d51155cb5634ea2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:30:13 2019 -0700 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/Amt: Support for AMT and Intel MEBX execution
Added a few AMT drivers: AmtWrapperDxe, AmtSaveMebxConfigDxe, AmtInitDxe, also
BiosExtensionLoader driver was included into EGS project. The Mebx.efi and
MebxSetupBrowser were added and are called during a boot.
This change bases on TGL codebase.
Change-Id: Ic47def3281217bb1122d7208fe2186d76da55d14


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/ActiveManagement.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf

================================================================================ 
Commit: 0b526fef4edf68d7933d36fd758676a7bf6cbd4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:29:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]: Fix comments and Adjust Embedded FSP Flashmap
Change-Id: I5556c9b4e27fc92ef60337a820eab220bbcb5a7a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 0b1a62f3dba1610d86627008ff000b4c943e23d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:28:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
Thu Sep 5 09:25:59 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c

================================================================================ 
Commit: dd8fa06aebbf342cbb9a359dfc39d461bff52a0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:28:12 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Thu Sep 5 09:10:36 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bad325fd45b148ff23591aa779046a1a3fce6052 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:28:02 2019 -0700 
-------------------------------------------------------------------------------- 
Memory map changes
- Change MCHBAR value same as ICL with size 64KB
- Change PCI Express BAR to 0xE0000000 because of no multi-segment support
- Change GFx MMIO BAR values
- Other BARs will remain same.
Change-Id: I483beb5ec3a86cedc99b536668b91c5831bbb8d4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/HostBridgeConfig.h
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7d6ea72dc5c1f77d57520c1275c6ef8fc5dcc677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:27:44 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: Request for BIOS setup options
Implement setup option for FOMS control policy in Test Menu
Change-Id: If01d6f6b0fb3a19c12cf4698a9322fae1be15c72


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 48a790f2e6be2718c0f30cde7538cb746ba912ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:27:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][Linux] TZ.TZ01._TMP always return 0 degree Celsius
Add the solution which is af72222a9e7e61d0129851a6e995c2ce61e4c991 to TGL platform from ICL platform.
Change-Id: I164ab897414e2fde35f6c19f24683b732217e769


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 0c30ddacef43182e8c5822dd51d7f4ef07c9f271 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:27:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] KW scan: Fix identified KW issues for platform area
Fixed Klocwoirk issue in TGL platform area.
Change-Id: I3a97993c629b2f5ac61f958b785a8ac8ce297148


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: c5322dd7c688159cc3336ae0f730b78a92a7d104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:27:13 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Sep 5 07:49:50 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3fe3eab5ede6674907561c14c35510caa04084d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:27:07 2019 -0700 
-------------------------------------------------------------------------------- 
TGL FSP: External toolchain compile error with latest github Source
Bug fix : Use TestListSize as Scale pointer's index instead of ARRAY_COUNT(Scale) in DimmODTTraining()
Change-Id: I982f11e2e59c5809b2cd2ee59532863ed48839a5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 6bf08ec8a5effacd7b933c7f79b5dfcd104eb6a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:27:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A3] [cAVS] [BIOS] Requesting to change default BIOS setting for Audio Link Mode to Soundwire to match TGL POR
Default Audio Link Mode in BIOS settings set to Soundwire
Change-Id: I57cdc940468914743ac0c8c5ec99781b0636b8ef


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 73cec7162bab042b4af72add132bb7b06994835d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:26:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] KW scan: Fix identified KW issues for CPU area.
Fix identified KW issues for CPU area.
Change-Id: I9d9c2ba4a7fbd9032497c38b82e6ed2e010c8ce9


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: da823c7e5e7b9c93d858b80a0a9cbe224f7d2cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:26:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][SA]Remove old PCIe/DMI IP Silicon code
Removing the DxeSmmCpuPcieLib and move all necessary APIs of SMM into SaLateInitSmm.
Change-Id: I4771aed96b45a8250338bc70817a91780fce243d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/CpuPcieLib.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLibrary.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmmCpuPcieLib/DxeSmmCpuPcieLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmmCpuPcieLib/DxeSmmCpuPcieLib.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf

================================================================================ 
Commit: dce3b5d2a212683b1583acfcf0485f0cea979bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:25:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Added flow to allocate valid memory space for BGNV region
Bios guard should allocate memery space for GlobalNvs thru standard EFI boot service.
Change-Id: I81f3292b54c0ae7d02e1a6973eebb48f856e097f


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: e580ec53b6fbcc8d20979d46de3b39a82ee9f05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:25:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP][PCIe] Register values not set according to PCIe BWG 0.93
Updated programming based on latest BWG
Change-Id: Ib73937a465deae9cb99a70c7bbe4d3745dbf16d7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c

================================================================================ 
Commit: e1a6c5eef314c53a37e183c9ef1f44217783a9f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:25:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP Z0 Only]: Mphy perlane SUSPG needs to be disabled for ES1
Change-Id: I073ac3737e56b0ffc0053d6cc3b0c7c572924356


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 9d978a690da76982ff57ff947981ad2347d47143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:24:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Wed Sep 4 09:14:29 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7cba8b1a90268a653eb4e969afdf6047d65d7d1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:24:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Wed Sep 4 09:09:07 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5415cfef08e568685f7b2eac893c51dd31c20f0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:24:38 2019 -0700 
-------------------------------------------------------------------------------- 
[RKL][PEG]CPU Exception cause in CPU PCIe SMM flow
Since SMM flow has CPU PCIe HOB check before programming full SMM flow, but CPU PCIe HOB is coming null since HOB creation API is not executing due to improper CPU check.
Change-Id: Ibb7a543d2a5e4671f035de21da25f80d32f56074


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 499cbd01cbc8d99aa4f9338daa2ba7117f8c81a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:24:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Fix "PresetCoeffModeSelection" setup option
Change-Id: I953963a6e0d13514da3bde821d88284d4f69c622


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: cd9bbd3041263e45fbdd73a1d0dff2b08e6d6290 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:24:09 2019 -0700 
-------------------------------------------------------------------------------- 
Folder to Folder Cherry Pick from TGL to RKL
Pending the following commits after switch to EDK201905
58f3f0d818a62985b0ccc30be70983688982a0c8: FSP Dispatch mode cannot boot
9f2b5055d1ba194fc794b2a8381d2e5e0f0328e5: FSP wrapper build will not patch DSC.
2ecf262b2cb706acc1b51ac28293fcad5d0af98f: TigerLakeBoardPkg:[TGL] EDK201905 sync-up to consume PcdFspModeSelection.
Cherry Picking the following commits:
bda15dfe9415b2d1d4277ed1af3a4905ba76e2f0: TigerLakeBoardPkg: Include BiosInfoChecker module
9ee1a879c8f63692e1e4b29d3fbcf08562f26b12: [TGL A0 PO] SUT hang at PostCode 9Cb3 after enabling Discete NIC (Foxville) in IFWI using FIT [Alpha]
f5f513ed4e55ee177e41037eed328d20d432d902: Disabling VMD Bar related configurations in BIOS setup menu.
1befcb7bf44c4386ab9cd9858a23bdd40466362a: [TGL][PCIe] L1SS should be enabled by default
5716a3043f44df925e5401c42a339a049f8c3a6c: [TGL][HG] Need to configure HG GPIOs properly
5959cc173fc033de654040ca41dcba02aced422d: Remove ClientSiliconPkg dependency in C1S
3756f5c460c7af07780d4b608119ea748866ec80: Modify dekel firmware version to DEKEL PCIe GEN4 PHY VERSION
9d874e4968ce539bb33d3ff78ee009125d4f74a4: Update DXE Gfx code for Gen9 Gfx IpBlock
f389ab88bfe8b2a36da25f983747a19f8b424f8e: [TGL][C1S] Move TGLZ0 Graphics Gen9 code from SystemAgent to IpBlock folder
1c0a2f5c00e2be0f72f247daa1eef088463b8dbb: Potential BIOS Guard bypass via CpuSetup variable
89d04efb5160f46b8cd698a276142ec087f0b755: ClientOneSiliconPkg/MemoryInit/Tgl: Disable Safe Mode
a25c0a406c6f70c6bf078a3196f9bdacce9b6f9e: TGL_Y AEP - MRC Failure due to Channel 1 Byte 4
3c7f60a5b3aed2ef4b29bd5f642b370c9475790d: Invalid SPI Clock Freq info shown in BIOS Setup
e8c4485ac7d3be479eb8873a78f74cfa82cfc51b: [TGL] Prevent to checkout all non-autogen files on cln.bat
3691be9546645e9a46be2cbefe0622f776bab9cd: Fix C1S Doxygen Silicon build
bf9076948fc326db665c5902da19a02071a7b717: Revert "[C1S] Serial Io IP Block refactoring - Part 6 PeiSerialIoPolicyLib"
51aab3d9db133bd11e2533c3357767d4c65f3f6d: Code to check for "skip reset" knob was removed
cde3846a03007dbbbd8bf80a21e44dca86afd506: [TGL_U A2] Bluetooth LED is not turning off when the SUT is in S5 state
6fdfc9a2dd31a83be20d906b644a31462fdd1036: [TGL-U-A2] Discrete Wake on Wi-Fi not waking SUT
25175d91352c2b4287e55fc7f584ddba0fac49de: SUT BSOD (Stop Code: Internal Power Error) observed while entering to OS in Consumer release build - v2314_00_239
4f4fe6c0feae52f140c5001f0c61eaf0166a58c5: ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Update debug cmos hooks
fcc891956476ba6d4c95484ba1cd4555a8ffba92: [C1S] Serial Io IP Block refactoring - Part 6 PeiSerialIoPolicyLib
e7772980612833c342a21fcc2cdab39d1883678a: [C1S] Serial Io IP Block refactoring - Part 5 PchSerialIoUartLib
Change-Id: I39b5306cbae8981f2af89d2a494b395c0f17c823


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/TwoLmRegs.h

================================================================================ 
Commit: 66895b6f3a0810748120dc557612747e2819d62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:24:02 2019 -0700 
-------------------------------------------------------------------------------- 
1806541146: Add new HECI Protocol stack
Implements new HECI Stack.
It contains 3 drivers:
1. HeciAccess (abstracts hardware)
2. HeciTransport (implements communication)
3. HeciControl (Intend to be used by end-user, contains messages filters)
Change-Id: Iffad2a97d8220e4b1c0378c22d5e3672bdd6dcaf


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/HeciTransportCoreLib.h
ClientOneSiliconPkg/Include/Ppi/HeciAccessPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciControlPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciTransportPpi.h
ClientOneSiliconPkg/Include/Protocol/HeciAccessProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciControlProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciTransportProtocol.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMini.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMiniLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNull.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNullLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 261bfe0b7894ac6c8f4ed1dee8508b64be1dd633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:23:41 2019 -0700 
-------------------------------------------------------------------------------- 
[CPU] Remove incorrect CpuNvsAreaDef.h which should not be in public
- CpuNvsAreaDef.h is private header in Cpu/IncludePrivate
Change-Id: I0a3a121f7d09d7a82e3d7474fcf4ae2053b1de5a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuNvsAreaDef.h

================================================================================ 
Commit: 5c4892063e0d0997e74f190deae2b9a84efdf9a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:23:30 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Support all mailbox interface with race condition protection
1. Return the pCode mailbox data value directly instead of re-reading the register
2. If the TCSS XHCI VID and DID is not expected after TC cold entry/exit, resend the
pCode mailbox to clear/restore the TCSS DEVEN, maximum retry 5 times.
Change-Id: Ic8fd708e605dd2c70c6db433231530ae7257d677


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/XdciOp.asl

================================================================================ 
Commit: 95126c3a798b9ac0df9bb661599487f33b4b9308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:23:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A2][Automation][REGRESSION]: SUT hangs at 9CAd while performing Restart with EXT FSPWrapper [Alpha Blocker]
Removed Restricted tag for PCH Stepping Z0
Change-Id: I8bf012838cc76eaaa51274bab7099fb23a8639d7


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 08340ba2c197be2df491a1ea47a3f5f40fcf5cbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:23:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]Chasm Falls: Update FwUpdateEfiLib for TGL
Change-Id: I130f2d84710896abb3890a0192581f4ea4f45f31


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib

================================================================================ 
Commit: afd5cf545f778e60661d72e2c95e68f3b57c78b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:23:01 2019 -0700 
-------------------------------------------------------------------------------- 
Green H Violations in ClientOneSiliconPkg (Delete unuse code)
Remove unuse code in inf file.
Change-Id: Ic8ee7d04fa0f20983fbb2952bc6a9ba9e3733a0d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf

================================================================================ 
Commit: f3e5b30f268d9c1a9de43235e3e252d4950ed9d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:22:10 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x32
Update TGL Ax with Patch 0x32
Change-Id: Ie14ef3ab7e0432b2e76a39f4a310572f28fc6815


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 771720833a39b89deeae09fa68188f92e47aad0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:21:43 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Sep 3 17:42:30 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db41f5dd7ab6ab02d1272daca229223cf15e04fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:21:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][SA]Remove old PCIe/DMI IP Silicon code
Implementing the FRU library for PeiDxeSmmCpuPcieInfoLib
Change-Id: Icbbb537d5a20cb54e21bed9e8af202ec7d8aa7d4


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePreMemRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/PeiDxeSmmCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPei.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebug.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 213555bc1af22363e0da4f25b251a4b6531e0e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:21:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Tue Sep 3 09:16:22 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 49392c50ff4ec364d6cf1c7392091cd7676e644f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:20:57 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL]Revert "[TGL] GPIO IO Standby State"
- As this changes are blocking critical relase for JSL.
we are reverting this changes.
UnitTest: Able to boot after revert this changes.
Change-Id: Ic89e89116b79cd5af78dd99f318271c1b210356a


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: a8ded745e24435061e7bb9816bce87a4130813fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:20:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Tue Sep 3 09:07:49 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d2a5e8205b4a304418ec747aaa77e0741e760547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:20:32 2019 -0700 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/Uba: SPR clean up local headers missing from .inf files
SPR/C1S clean up local headers missing from .inf files
Change-Id: I6abd726b61fe2680ca44794460665de12c645c0c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer3.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmDxe.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibEbg.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf

================================================================================ 
Commit: f4a9ba8f2c068bd7590be5413841562b12192a57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:20:18 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Move HostBus.asl and SecSaLib to HostBridge IpBlock
Change-Id: I8993d6e21dd8852b2787a761996d02266b6c5424


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/SecHostBridgeLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspMPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspSPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.asm
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 393435819f10b3b1e150bcf43e5e93d00d789ae7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:20:04 2019 -0700 
-------------------------------------------------------------------------------- 
Fix potential hang in FspErrorStatusCode handler.
FSP Error ReportStatusCode handler should validate
all inputs before consuming them to prevent from
potentially hanging.
Also DEBUG_CODE type ReportStatusCode should be
disabled in release build as it is not needed.
Change-Id: I656e4098e98b7ae9ac74ea23a3f7fb0fbe0b0fa6


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/FspErrorInfoLib/FspErrorInfo.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: b742c0b0b22a68afc61dcc5035141991d512d949 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:19:38 2019 -0700 
-------------------------------------------------------------------------------- 
[CML] TBT cannot be assigned the expected buses in pre-boot environment
Count the consumer for upstream port, and downstream port in the calculation.
Change-Id: I9649b31a0660ba4772c1abc4181d7099b01120fb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h

================================================================================ 
Commit: c31ba291dc13889a14eeb9c63008ed8e7f213420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:19:30 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] TCSS DEVEN save/restore mechanism is needed for TGL all stepping
Remove stepping check for TCSS DEVEN save/restore mechanism
Change-Id: If9fc0402209c5e50b9dcc56d3bf0bcab4af4af94


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 3892b9eae3aa9bab648324add0084be79473aea0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:19:18 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Sep 3 06:45:41 2019 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b263dd6eae5740dce5094a111abb19da5f340295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:19:13 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg/ClientOneSiliconPkg: Backport solution for missing debug message in FSP Dispatch mode
Use FspT UPD data to initialize serial port.
Add support for sending debug message by ReportStatusCode service which is defined by FSP 2.1 spec.
Change-Id: I0d88f0d6e88ab1c790e9c1775f4dbcc8d494fcba


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
ClientOneSiliconPkg/Include/Library/GetFsptApiParameter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspMPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspSPlatformSecLib.inf
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/Ia32/SecGetFsptApiParameter.nasm
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/SecGetFsptApiParameterLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.c
TigerLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.inf
TigerLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
TigerLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
TigerLakeFspPkg/Include/Library/FspSerialIoUartDebugHelperLib.h
TigerLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c
TigerLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.inf
TigerLakeFspPkg/Library/DebugPrintErrorLevelLib/FspDebugPrintErrorLevelLib.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
TigerLakeFspPkg/Library/SecFspSiliconLib/SecFspSiliconLib.c
TigerLakeFspPkg/Library/SecFspSiliconLib/SecFspSiliconLib.inf
TigerLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLib.c
TigerLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLib.inf
TigerLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
TigerLakeFspPkg/TigerLakeFspPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FsptUpd.dsc
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/RamStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/Usb3StatusCodeWorker.c
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 09d631723cd9153a656551a5896751851692cade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:19:04 2019 -0700 
-------------------------------------------------------------------------------- 
Unresolved external dependency on "_aullshr" in PeiSissidLib.c
Change bit field to UINT32 and use RShiftU64 instead >> for UINT64 variable.
Change-Id: Icb716fb2432d545ad27a248b478e79b9e03e5c94


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: f8c1903864c9424011d7c84a2249eeb9c19a5a29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:18:59 2019 -0700 
-------------------------------------------------------------------------------- 
TrustedDeviceSetup: Move PBA to Internal folder
Change-Id: I05d7c0175062287c9f4da161697e536592039ad7


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/Intel_TDS_Extension.efi

================================================================================ 
Commit: f326549caa1b07941afb575dcd52a582c476297f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:18:55 2019 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SpsDxe: DAM knob cannot be changed automatically
Mechanism of changing DAM state were moved from Platform code to SpsDxe driver.
Currently it bases on Policy, not on Setup, as it was before. Also automatically
changing of DAM knob in the setup was removed, only an user can change this knob.
A global reset after changing DAM state is called from SpsDxe driver.
Change-Id: I5eb311064a95e26c8f4d2f74ab09948ed3f83757


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h

================================================================================ 
Commit: db83e186c0e9346817269175caee569197232f83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:18:49 2019 -0700 
-------------------------------------------------------------------------------- 
Green H Violations in ClientOneSiliconPkg (Moving code)
Remove Guid "gDxeTxtStmProtocolGuid" form platform side to Si temp.
Change-Id: I96b9e0bfb4d0ab5c976cd3c7507df609ae3496ab


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8aa7bc79dbd9d7d6147a7b7dad0b9ed2bb950779 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:18:43 2019 -0700 
-------------------------------------------------------------------------------- 
Move SA Misc PEI policies to Host Bridge IpBlock
Change-Id: If910441954e49e39de413623263c631a2a5f444b


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/HostBridgeConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgePolicyLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 559cad4d7a822c4e6ed8ba8442089a9dfa914beb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:18:30 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] [A2 GT2] Require VBT/GOP support for HDMI 1.4 combo PHY port B DDI.
- GOP Config driver in BIOS was not updating the VBT at right time due to its call after PCI enumeration.
- With these changes, created separate BASE Lib Constructor for updating the VBT which would be consumed by PEI and DXE GOP drivers.
Change-Id: I981ceff83a0d56c0f59a6a6ffc0bef298e8be4b5


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 74ec06781c370bfb93909a59f911ebd1e06e3093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:18:05 2019 -0700 
-------------------------------------------------------------------------------- 
Improve bios postbuild script for errors handling
Bios build tools return values should be trapped when errors happen.
Some return minus value such that if errorlevel 1 does not compare correct error value
Change-Id: I7f5fb64fb5a323f23206448baf373d5f669429f6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/PostBuild.sh
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: ffaf18b5b603ef2918442909488d9df950247222 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:17:51 2019 -0700 
-------------------------------------------------------------------------------- 
Cherry pick CometLake solutions to other ClientMaster platforms (ADL/JSL/RKL/TGL)
* CometLakePlatSamplePkg/CapsuleUpdate: When FW is in recovery mode platform does not boot
Problem:
1. ME FWU API FwuGetIshPdtVersion() is invoked to report PDT version info of ISH PDT FMP during POST.
2. SVME or CSME in Recovery mode does not support the HECI commands in FwuGetIshPdtVersion()
Solution:
1. Deprecating PDT version string reporting as of now since reporting a version which is always fixed does not have much value.
This should resolve system hanging/delay issue on both SV ME and regular CSME in Recovery mode during POST.
(If PDT version is more meaningful in the future and is planned to be reported in PDT FMP, we can apply the same condition check described below.)
2. Adding ME mode/status check before updating PDT in FmpDeviceSetImage(), system only proceeds the PDT update when ME is in Normal Mode with ME_READY status.
Change-Id: Iac8b2255ea85051c6f09702655f1f3569b618ad3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf

================================================================================ 
Commit: 63c5360efc12c2eb08d3ad97372fe8e2bf089749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:17:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0
Mon Sep 2 09:21:44 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 61222135eaa247c0c67f7a06bd9a2f966c784515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:17:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI
Mon Sep 2 09:11:39 2019 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d967f84816277958da96696aa8b89ad2538e12f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:17:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS][TGL-H] TypeC USB Port mapping.
Adjusts USB ports mapping according TGL-H configuration.
Remove un-referenced PCDs code.
Change-Id: Icc511174f10ea3a63a1ecef42fa15779ba2fbee3


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: 640a3052e4883e07330c5eb3d8c4951e5ecdae98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:17:13 2019 -0700 
-------------------------------------------------------------------------------- 
HdAduio Sdi0 line should be enabled as default.
Update Hda policy default.
Change-Id: I796a902b7cf31b0be8a5c56c0c2d031eaec91937


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: a29cf06ab86feb26633715e34fdf698291d4953c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:16:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] GPIO IO Standby State
IO Standby State and IO Standby Termination configuration
Change-Id: I4a178116b7d3140ae788d2f6e734b42edfea5450


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 056b00f7acec44d4c744d6cd8d34a691bf98c198 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 10 20:15:38 2019 -0700 
-------------------------------------------------------------------------------- 
WhitleyFspPkg/Override: Clean up override in WhitleyFspPkg
Remove Override/ServerPlatformPkg/Uba/CfgDb/Pei/CfgDbPei.inf.
Change-Id: I58eec4ce7ec29ca2ffefe38c157ff963af3b0ae5


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
