{
  "module_name": "clk-exynos7885.c",
  "hash_id": "73d38ef3b1a9b10d761bdd78ba149fcf4590cc381d3d98bb427f4e0fc9828c38",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos7885.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/exynos7885.h>\n\n#include \"clk.h\"\n#include \"clk-exynos-arm64.h\"\n\n \n#define CLKS_NR_TOP\t\t\t(CLK_GOUT_FSYS_USB30DRD + 1)\n#define CLKS_NR_CORE\t\t\t(CLK_GOUT_TREX_P_CORE_PCLK_P_CORE + 1)\n#define CLKS_NR_PERI\t\t\t(CLK_GOUT_WDT1_PCLK + 1)\n#define CLKS_NR_FSYS\t\t\t(CLK_GOUT_MMC_SDIO_SDCLKIN + 1)\n\n \n\n \n#define PLL_LOCKTIME_PLL_SHARED0\t\t0x0000\n#define PLL_LOCKTIME_PLL_SHARED1\t\t0x0004\n#define PLL_CON0_PLL_SHARED0\t\t\t0x0100\n#define PLL_CON0_PLL_SHARED1\t\t\t0x0120\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_BUS\t\t0x1014\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_CCI\t\t0x1018\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_G3D\t\t0x101c\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS\t\t0x1028\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD\t0x102c\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD\t0x1030\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO\t0x1034\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS_USB30DRD\t0x1038\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_BUS\t\t0x1058\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_SPI0\t0x105c\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_SPI1\t0x1060\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_UART0\t0x1064\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_UART1\t0x1068\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_UART2\t0x106c\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_USI0\t0x1070\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_USI1\t0x1074\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_USI2\t0x1078\n#define CLK_CON_DIV_CLKCMU_CORE_BUS\t\t0x181c\n#define CLK_CON_DIV_CLKCMU_CORE_CCI\t\t0x1820\n#define CLK_CON_DIV_CLKCMU_CORE_G3D\t\t0x1824\n#define CLK_CON_DIV_CLKCMU_FSYS_BUS\t\t0x1844\n#define CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD\t0x1848\n#define CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD\t0x184c\n#define CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO\t0x1850\n#define CLK_CON_DIV_CLKCMU_FSYS_USB30DRD\t0x1854\n#define CLK_CON_DIV_CLKCMU_PERI_BUS\t\t0x1874\n#define CLK_CON_DIV_CLKCMU_PERI_SPI0\t\t0x1878\n#define CLK_CON_DIV_CLKCMU_PERI_SPI1\t\t0x187c\n#define CLK_CON_DIV_CLKCMU_PERI_UART0\t\t0x1880\n#define CLK_CON_DIV_CLKCMU_PERI_UART1\t\t0x1884\n#define CLK_CON_DIV_CLKCMU_PERI_UART2\t\t0x1888\n#define CLK_CON_DIV_CLKCMU_PERI_USI0\t\t0x188c\n#define CLK_CON_DIV_CLKCMU_PERI_USI1\t\t0x1890\n#define CLK_CON_DIV_CLKCMU_PERI_USI2\t\t0x1894\n#define CLK_CON_DIV_PLL_SHARED0_DIV2\t\t0x189c\n#define CLK_CON_DIV_PLL_SHARED0_DIV3\t\t0x18a0\n#define CLK_CON_DIV_PLL_SHARED0_DIV4\t\t0x18a4\n#define CLK_CON_DIV_PLL_SHARED0_DIV5\t\t0x18a8\n#define CLK_CON_DIV_PLL_SHARED1_DIV2\t\t0x18ac\n#define CLK_CON_DIV_PLL_SHARED1_DIV3\t\t0x18b0\n#define CLK_CON_DIV_PLL_SHARED1_DIV4\t\t0x18b4\n#define CLK_CON_GAT_GATE_CLKCMUC_PERI_UART1\t0x2004\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_BUS\t0x201c\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_CCI\t0x2020\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_G3D\t0x2024\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS\t0x2044\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD\t0x2048\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD\t0x204c\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_SDIO\t0x2050\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS_USB30DRD\t0x2054\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_BUS\t0x207c\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_SPI0\t0x2080\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_SPI1\t0x2084\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_UART0\t0x2088\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_UART2\t0x208c\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_USI0\t0x2090\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_USI1\t0x2094\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_USI2\t0x2098\n\nstatic const unsigned long top_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_SHARED0,\n\tPLL_LOCKTIME_PLL_SHARED1,\n\tPLL_CON0_PLL_SHARED0,\n\tPLL_CON0_PLL_SHARED1,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_CCI,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_G3D,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS_USB30DRD,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_SPI0,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_SPI1,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_UART0,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_UART1,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_UART2,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_USI0,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_USI1,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_USI2,\n\tCLK_CON_DIV_CLKCMU_CORE_BUS,\n\tCLK_CON_DIV_CLKCMU_CORE_CCI,\n\tCLK_CON_DIV_CLKCMU_CORE_G3D,\n\tCLK_CON_DIV_CLKCMU_FSYS_BUS,\n\tCLK_CON_DIV_CLKCMU_FSYS_MMC_CARD,\n\tCLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD,\n\tCLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO,\n\tCLK_CON_DIV_CLKCMU_FSYS_USB30DRD,\n\tCLK_CON_DIV_CLKCMU_PERI_BUS,\n\tCLK_CON_DIV_CLKCMU_PERI_SPI0,\n\tCLK_CON_DIV_CLKCMU_PERI_SPI1,\n\tCLK_CON_DIV_CLKCMU_PERI_UART0,\n\tCLK_CON_DIV_CLKCMU_PERI_UART1,\n\tCLK_CON_DIV_CLKCMU_PERI_UART2,\n\tCLK_CON_DIV_CLKCMU_PERI_USI0,\n\tCLK_CON_DIV_CLKCMU_PERI_USI1,\n\tCLK_CON_DIV_CLKCMU_PERI_USI2,\n\tCLK_CON_DIV_PLL_SHARED0_DIV2,\n\tCLK_CON_DIV_PLL_SHARED0_DIV3,\n\tCLK_CON_DIV_PLL_SHARED0_DIV4,\n\tCLK_CON_DIV_PLL_SHARED0_DIV5,\n\tCLK_CON_DIV_PLL_SHARED1_DIV2,\n\tCLK_CON_DIV_PLL_SHARED1_DIV3,\n\tCLK_CON_DIV_PLL_SHARED1_DIV4,\n\tCLK_CON_GAT_GATE_CLKCMUC_PERI_UART1,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_CCI,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_G3D,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_SDIO,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS_USB30DRD,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_SPI0,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_SPI1,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_UART0,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_UART2,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_USI0,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_USI1,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_USI2,\n};\n\nstatic const struct samsung_pll_clock top_pll_clks[] __initconst = {\n\tPLL(pll_1417x, CLK_FOUT_SHARED0_PLL, \"fout_shared0_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED0, PLL_CON0_PLL_SHARED0,\n\t    NULL),\n\tPLL(pll_1417x, CLK_FOUT_SHARED1_PLL, \"fout_shared1_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED1, PLL_CON0_PLL_SHARED1,\n\t    NULL),\n};\n\n \nPNAME(mout_core_bus_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared0_div3\" };\nPNAME(mout_core_cci_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared0_div3\" };\nPNAME(mout_core_g3d_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared0_div3\" };\n\n \nPNAME(mout_peri_bus_p)\t\t= { \"dout_shared0_div4\", \"dout_shared1_div4\" };\nPNAME(mout_peri_spi0_p)\t\t= { \"oscclk\", \"dout_shared0_div4\" };\nPNAME(mout_peri_spi1_p)\t\t= { \"oscclk\", \"dout_shared0_div4\" };\nPNAME(mout_peri_uart0_p)\t= { \"oscclk\", \"dout_shared0_div4\" };\nPNAME(mout_peri_uart1_p)\t= { \"oscclk\", \"dout_shared0_div4\" };\nPNAME(mout_peri_uart2_p)\t= { \"oscclk\", \"dout_shared0_div4\" };\nPNAME(mout_peri_usi0_p)\t\t= { \"oscclk\", \"dout_shared0_div4\" };\nPNAME(mout_peri_usi1_p)\t\t= { \"oscclk\", \"dout_shared0_div4\" };\nPNAME(mout_peri_usi2_p)\t\t= { \"oscclk\", \"dout_shared0_div4\" };\n\n \nPNAME(mout_fsys_bus_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\" };\nPNAME(mout_fsys_mmc_card_p)\t= { \"dout_shared0_div2\", \"dout_shared1_div2\" };\nPNAME(mout_fsys_mmc_embd_p)\t= { \"dout_shared0_div2\", \"dout_shared1_div2\" };\nPNAME(mout_fsys_mmc_sdio_p)\t= { \"dout_shared0_div2\", \"dout_shared1_div2\" };\nPNAME(mout_fsys_usb30drd_p)\t= { \"dout_shared0_div4\", \"dout_shared1_div4\" };\n\nstatic const struct samsung_mux_clock top_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_CORE_BUS, \"mout_core_bus\", mout_core_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0, 2),\n\tMUX(CLK_MOUT_CORE_CCI, \"mout_core_cci\", mout_core_cci_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CORE_CCI, 0, 2),\n\tMUX(CLK_MOUT_CORE_G3D, \"mout_core_g3d\", mout_core_g3d_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CORE_G3D, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_PERI_BUS, \"mout_peri_bus\", mout_peri_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_BUS, 0, 1),\n\tMUX(CLK_MOUT_PERI_SPI0, \"mout_peri_spi0\", mout_peri_spi0_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_SPI0, 0, 1),\n\tMUX(CLK_MOUT_PERI_SPI1, \"mout_peri_spi1\", mout_peri_spi1_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_SPI1, 0, 1),\n\tMUX(CLK_MOUT_PERI_UART0, \"mout_peri_uart0\", mout_peri_uart0_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_UART0, 0, 1),\n\tMUX(CLK_MOUT_PERI_UART1, \"mout_peri_uart1\", mout_peri_uart1_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_UART1, 0, 1),\n\tMUX(CLK_MOUT_PERI_UART2, \"mout_peri_uart2\", mout_peri_uart2_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_UART2, 0, 1),\n\tMUX(CLK_MOUT_PERI_USI0, \"mout_peri_usi0\", mout_peri_usi0_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_USI0, 0, 1),\n\tMUX(CLK_MOUT_PERI_USI1, \"mout_peri_usi1\", mout_peri_usi1_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_USI1, 0, 1),\n\tMUX(CLK_MOUT_PERI_USI2, \"mout_peri_usi2\", mout_peri_usi2_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_USI2, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_FSYS_BUS, \"mout_fsys_bus\", mout_fsys_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS, 0, 1),\n\tMUX(CLK_MOUT_FSYS_MMC_CARD, \"mout_fsys_mmc_card\", mout_fsys_mmc_card_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD, 0, 1),\n\tMUX(CLK_MOUT_FSYS_MMC_EMBD, \"mout_fsys_mmc_embd\", mout_fsys_mmc_embd_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD, 0, 1),\n\tMUX(CLK_MOUT_FSYS_MMC_SDIO, \"mout_fsys_mmc_sdio\", mout_fsys_mmc_sdio_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO, 0, 1),\n\tMUX(CLK_MOUT_FSYS_USB30DRD, \"mout_fsys_usb30drd\", mout_fsys_usb30drd_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_FSYS_USB30DRD, 0, 1),\n};\n\nstatic const struct samsung_div_clock top_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DOUT_SHARED0_DIV2, \"dout_shared0_div2\", \"fout_shared0_pll\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV2, 0, 1),\n\tDIV(CLK_DOUT_SHARED0_DIV3, \"dout_shared0_div3\", \"fout_shared0_pll\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV3, 0, 2),\n\tDIV(CLK_DOUT_SHARED0_DIV4, \"dout_shared0_div4\", \"dout_shared0_div2\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV4, 0, 1),\n\tDIV(CLK_DOUT_SHARED0_DIV5, \"dout_shared0_div5\", \"fout_shared0_pll\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV5, 0, 3),\n\tDIV(CLK_DOUT_SHARED1_DIV2, \"dout_shared1_div2\", \"fout_shared1_pll\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV2, 0, 1),\n\tDIV(CLK_DOUT_SHARED1_DIV3, \"dout_shared1_div3\", \"fout_shared1_pll\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV3, 0, 2),\n\tDIV(CLK_DOUT_SHARED1_DIV4, \"dout_shared1_div4\", \"dout_shared1_div2\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV4, 0, 1),\n\n\t \n\tDIV(CLK_DOUT_CORE_BUS, \"dout_core_bus\", \"gout_core_bus\",\n\t    CLK_CON_DIV_CLKCMU_CORE_BUS, 0, 3),\n\tDIV(CLK_DOUT_CORE_CCI, \"dout_core_cci\", \"gout_core_cci\",\n\t    CLK_CON_DIV_CLKCMU_CORE_CCI, 0, 3),\n\tDIV(CLK_DOUT_CORE_G3D, \"dout_core_g3d\", \"gout_core_g3d\",\n\t    CLK_CON_DIV_CLKCMU_CORE_G3D, 0, 3),\n\n\t \n\tDIV(CLK_DOUT_PERI_BUS, \"dout_peri_bus\", \"gout_peri_bus\",\n\t    CLK_CON_DIV_CLKCMU_PERI_BUS, 0, 4),\n\tDIV(CLK_DOUT_PERI_SPI0, \"dout_peri_spi0\", \"gout_peri_spi0\",\n\t    CLK_CON_DIV_CLKCMU_PERI_SPI0, 0, 6),\n\tDIV(CLK_DOUT_PERI_SPI1, \"dout_peri_spi1\", \"gout_peri_spi1\",\n\t    CLK_CON_DIV_CLKCMU_PERI_SPI1, 0, 6),\n\tDIV(CLK_DOUT_PERI_UART0, \"dout_peri_uart0\", \"gout_peri_uart0\",\n\t    CLK_CON_DIV_CLKCMU_PERI_UART0, 0, 4),\n\tDIV(CLK_DOUT_PERI_UART1, \"dout_peri_uart1\", \"gout_peri_uart1\",\n\t    CLK_CON_DIV_CLKCMU_PERI_UART1, 0, 4),\n\tDIV(CLK_DOUT_PERI_UART2, \"dout_peri_uart2\", \"gout_peri_uart2\",\n\t    CLK_CON_DIV_CLKCMU_PERI_UART2, 0, 4),\n\tDIV(CLK_DOUT_PERI_USI0, \"dout_peri_usi0\", \"gout_peri_usi0\",\n\t    CLK_CON_DIV_CLKCMU_PERI_USI0, 0, 4),\n\tDIV(CLK_DOUT_PERI_USI1, \"dout_peri_usi1\", \"gout_peri_usi1\",\n\t    CLK_CON_DIV_CLKCMU_PERI_USI1, 0, 4),\n\tDIV(CLK_DOUT_PERI_USI2, \"dout_peri_usi2\", \"gout_peri_usi2\",\n\t    CLK_CON_DIV_CLKCMU_PERI_USI2, 0, 4),\n\n\t \n\tDIV(CLK_DOUT_FSYS_BUS, \"dout_fsys_bus\", \"gout_fsys_bus\",\n\t    CLK_CON_DIV_CLKCMU_FSYS_BUS, 0, 4),\n\tDIV(CLK_DOUT_FSYS_MMC_CARD, \"dout_fsys_mmc_card\", \"gout_fsys_mmc_card\",\n\t    CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD, 0, 9),\n\tDIV(CLK_DOUT_FSYS_MMC_EMBD, \"dout_fsys_mmc_embd\", \"gout_fsys_mmc_embd\",\n\t    CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD, 0, 9),\n\tDIV(CLK_DOUT_FSYS_MMC_SDIO, \"dout_fsys_mmc_sdio\", \"gout_fsys_mmc_sdio\",\n\t    CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO, 0, 9),\n\tDIV(CLK_DOUT_FSYS_USB30DRD, \"dout_fsys_usb30drd\", \"gout_fsys_usb30drd\",\n\t    CLK_CON_DIV_CLKCMU_FSYS_USB30DRD, 0, 4),\n};\n\nstatic const struct samsung_gate_clock top_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_CORE_BUS, \"gout_core_bus\", \"mout_core_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_CORE_CCI, \"gout_core_cci\", \"mout_core_cci\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CORE_CCI, 21, 0, 0),\n\tGATE(CLK_GOUT_CORE_G3D, \"gout_core_g3d\", \"mout_core_g3d\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CORE_G3D, 21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_PERI_BUS, \"gout_peri_bus\", \"mout_peri_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_SPI0, \"gout_peri_spi0\", \"mout_peri_spi0\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_SPI0, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_SPI1, \"gout_peri_spi1\", \"mout_peri_spi1\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_SPI1, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_UART0, \"gout_peri_uart0\", \"mout_peri_uart0\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_UART0, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_UART1, \"gout_peri_uart1\", \"mout_peri_uart1\",\n\t     CLK_CON_GAT_GATE_CLKCMUC_PERI_UART1, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_UART2, \"gout_peri_uart2\", \"mout_peri_uart2\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_UART2, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_USI0, \"gout_peri_usi0\", \"mout_peri_usi0\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_USI0, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_USI1, \"gout_peri_usi1\", \"mout_peri_usi1\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_USI1, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_USI2, \"gout_peri_usi2\", \"mout_peri_usi2\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_USI2, 21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_FSYS_BUS, \"gout_fsys_bus\", \"mout_fsys_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_FSYS_MMC_CARD, \"gout_fsys_mmc_card\", \"mout_fsys_mmc_card\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD, 21, 0, 0),\n\tGATE(CLK_GOUT_FSYS_MMC_EMBD, \"gout_fsys_mmc_embd\", \"mout_fsys_mmc_embd\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD, 21, 0, 0),\n\tGATE(CLK_GOUT_FSYS_MMC_SDIO, \"gout_fsys_mmc_sdio\", \"mout_fsys_mmc_sdio\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_SDIO, 21, 0, 0),\n\tGATE(CLK_GOUT_FSYS_USB30DRD, \"gout_fsys_usb30drd\", \"mout_fsys_usb30drd\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS_USB30DRD, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info top_cmu_info __initconst = {\n\t.pll_clks\t\t= top_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(top_pll_clks),\n\t.mux_clks\t\t= top_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(top_mux_clks),\n\t.div_clks\t\t= top_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(top_div_clks),\n\t.gate_clks\t\t= top_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(top_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_TOP,\n\t.clk_regs\t\t= top_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(top_clk_regs),\n};\n\nstatic void __init exynos7885_cmu_top_init(struct device_node *np)\n{\n\texynos_arm64_register_cmu(NULL, np, &top_cmu_info);\n}\n\n \nCLK_OF_DECLARE(exynos7885_cmu_top, \"samsung,exynos7885-cmu-top\",\n\t       exynos7885_cmu_top_init);\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_PERI_BUS_USER\t0x0100\n#define PLL_CON0_MUX_CLKCMU_PERI_SPI0_USER\t0x0120\n#define PLL_CON0_MUX_CLKCMU_PERI_SPI1_USER\t0x0140\n#define PLL_CON0_MUX_CLKCMU_PERI_UART0_USER\t0x0160\n#define PLL_CON0_MUX_CLKCMU_PERI_UART1_USER\t0x0180\n#define PLL_CON0_MUX_CLKCMU_PERI_UART2_USER\t0x01a0\n#define PLL_CON0_MUX_CLKCMU_PERI_USI0_USER\t0x01c0\n#define PLL_CON0_MUX_CLKCMU_PERI_USI1_USER\t0x01e0\n#define PLL_CON0_MUX_CLKCMU_PERI_USI2_USER\t0x0200\n#define CLK_CON_GAT_GOUT_PERI_GPIO_TOP_PCLK\t0x2024\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_0_PCLK\t0x2028\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_1_PCLK\t0x202c\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_2_PCLK\t0x2030\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_3_PCLK\t0x2034\n#define CLK_CON_GAT_GOUT_PERI_I2C_0_PCLK\t0x2038\n#define CLK_CON_GAT_GOUT_PERI_I2C_1_PCLK\t0x203c\n#define CLK_CON_GAT_GOUT_PERI_I2C_2_PCLK\t0x2040\n#define CLK_CON_GAT_GOUT_PERI_I2C_3_PCLK\t0x2044\n#define CLK_CON_GAT_GOUT_PERI_I2C_4_PCLK\t0x2048\n#define CLK_CON_GAT_GOUT_PERI_I2C_5_PCLK\t0x204c\n#define CLK_CON_GAT_GOUT_PERI_I2C_6_PCLK\t0x2050\n#define CLK_CON_GAT_GOUT_PERI_I2C_7_PCLK\t0x2054\n#define CLK_CON_GAT_GOUT_PERI_PWM_MOTOR_PCLK\t0x2058\n#define CLK_CON_GAT_GOUT_PERI_SPI_0_PCLK\t0x205c\n#define CLK_CON_GAT_GOUT_PERI_SPI_0_EXT_CLK\t0x2060\n#define CLK_CON_GAT_GOUT_PERI_SPI_1_PCLK\t0x2064\n#define CLK_CON_GAT_GOUT_PERI_SPI_1_EXT_CLK\t0x2068\n#define CLK_CON_GAT_GOUT_PERI_UART_0_EXT_UCLK\t0x206c\n#define CLK_CON_GAT_GOUT_PERI_UART_0_PCLK\t0x2070\n#define CLK_CON_GAT_GOUT_PERI_UART_1_EXT_UCLK\t0x2074\n#define CLK_CON_GAT_GOUT_PERI_UART_1_PCLK\t0x2078\n#define CLK_CON_GAT_GOUT_PERI_UART_2_EXT_UCLK\t0x207c\n#define CLK_CON_GAT_GOUT_PERI_UART_2_PCLK\t0x2080\n#define CLK_CON_GAT_GOUT_PERI_USI0_PCLK\t\t0x2084\n#define CLK_CON_GAT_GOUT_PERI_USI0_SCLK\t\t0x2088\n#define CLK_CON_GAT_GOUT_PERI_USI1_PCLK\t\t0x208c\n#define CLK_CON_GAT_GOUT_PERI_USI1_SCLK\t\t0x2090\n#define CLK_CON_GAT_GOUT_PERI_USI2_PCLK\t\t0x2094\n#define CLK_CON_GAT_GOUT_PERI_USI2_SCLK\t\t0x2098\n#define CLK_CON_GAT_GOUT_PERI_MCT_PCLK\t\t0x20a0\n#define CLK_CON_GAT_GOUT_PERI_SYSREG_PERI_PCLK\t0x20b0\n#define CLK_CON_GAT_GOUT_PERI_WDT_CLUSTER0_PCLK\t0x20b4\n#define CLK_CON_GAT_GOUT_PERI_WDT_CLUSTER1_PCLK\t0x20b8\n\nstatic const unsigned long peri_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_PERI_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_SPI0_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_SPI1_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_UART0_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_UART1_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_UART2_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_USI0_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_USI1_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_USI2_USER,\n\tCLK_CON_GAT_GOUT_PERI_GPIO_TOP_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_1_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_2_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_3_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_1_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_2_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_3_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_4_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_5_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_6_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_7_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_PWM_MOTOR_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_SPI_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_SPI_0_EXT_CLK,\n\tCLK_CON_GAT_GOUT_PERI_SPI_1_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_SPI_1_EXT_CLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_0_EXT_UCLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_1_EXT_UCLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_1_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_2_EXT_UCLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_2_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_USI0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_USI0_SCLK,\n\tCLK_CON_GAT_GOUT_PERI_USI1_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_USI1_SCLK,\n\tCLK_CON_GAT_GOUT_PERI_USI2_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_USI2_SCLK,\n\tCLK_CON_GAT_GOUT_PERI_MCT_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_SYSREG_PERI_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_WDT_CLUSTER0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_WDT_CLUSTER1_PCLK,\n};\n\n \nPNAME(mout_peri_bus_user_p)\t= { \"oscclk\", \"dout_peri_bus\" };\nPNAME(mout_peri_spi0_user_p)\t= { \"oscclk\", \"dout_peri_spi0\" };\nPNAME(mout_peri_spi1_user_p)\t= { \"oscclk\", \"dout_peri_spi1\" };\nPNAME(mout_peri_uart0_user_p)\t= { \"oscclk\", \"dout_peri_uart0\" };\nPNAME(mout_peri_uart1_user_p)\t= { \"oscclk\", \"dout_peri_uart1\" };\nPNAME(mout_peri_uart2_user_p)\t= { \"oscclk\", \"dout_peri_uart2\" };\nPNAME(mout_peri_usi0_user_p)\t= { \"oscclk\", \"dout_peri_usi0\" };\nPNAME(mout_peri_usi1_user_p)\t= { \"oscclk\", \"dout_peri_usi1\" };\nPNAME(mout_peri_usi2_user_p)\t= { \"oscclk\", \"dout_peri_usi2\" };\n\nstatic const struct samsung_mux_clock peri_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_PERI_BUS_USER, \"mout_peri_bus_user\", mout_peri_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_PERI_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_SPI0_USER, \"mout_peri_spi0_user\", mout_peri_spi0_user_p,\n\t    PLL_CON0_MUX_CLKCMU_PERI_SPI0_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_SPI1_USER, \"mout_peri_spi1_user\", mout_peri_spi1_user_p,\n\t    PLL_CON0_MUX_CLKCMU_PERI_SPI1_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_UART0_USER, \"mout_peri_uart0_user\",\n\t    mout_peri_uart0_user_p, PLL_CON0_MUX_CLKCMU_PERI_UART0_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_UART1_USER, \"mout_peri_uart1_user\",\n\t    mout_peri_uart1_user_p, PLL_CON0_MUX_CLKCMU_PERI_UART1_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_UART2_USER, \"mout_peri_uart2_user\",\n\t    mout_peri_uart2_user_p, PLL_CON0_MUX_CLKCMU_PERI_UART2_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_USI0_USER, \"mout_peri_usi0_user\",\n\t    mout_peri_usi0_user_p, PLL_CON0_MUX_CLKCMU_PERI_USI0_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_USI1_USER, \"mout_peri_usi1_user\",\n\t    mout_peri_usi1_user_p, PLL_CON0_MUX_CLKCMU_PERI_USI1_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_USI2_USER, \"mout_peri_usi2_user\",\n\t    mout_peri_usi2_user_p, PLL_CON0_MUX_CLKCMU_PERI_USI2_USER, 4, 1),\n};\n\nstatic const struct samsung_gate_clock peri_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_GPIO_TOP_PCLK, \"gout_gpio_top_pclk\",\n\t     \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_GPIO_TOP_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_HSI2C0_PCLK, \"gout_hsi2c0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C1_PCLK, \"gout_hsi2c1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C2_PCLK, \"gout_hsi2c2_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_2_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C3_PCLK, \"gout_hsi2c3_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_3_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C0_PCLK, \"gout_i2c0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C1_PCLK, \"gout_i2c1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C2_PCLK, \"gout_i2c2_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_2_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C3_PCLK, \"gout_i2c3_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_3_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C4_PCLK, \"gout_i2c4_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_4_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C5_PCLK, \"gout_i2c5_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_5_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C6_PCLK, \"gout_i2c6_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_6_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C7_PCLK, \"gout_i2c7_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_7_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_PWM_MOTOR_PCLK, \"gout_pwm_motor_pclk\",\n\t     \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_PWM_MOTOR_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SPI0_PCLK, \"gout_spi0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_SPI_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SPI0_EXT_CLK, \"gout_spi0_ipclk\", \"mout_peri_spi0_user\",\n\t     CLK_CON_GAT_GOUT_PERI_SPI_0_EXT_CLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SPI1_PCLK, \"gout_spi1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_SPI_1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SPI1_EXT_CLK, \"gout_spi1_ipclk\", \"mout_peri_spi1_user\",\n\t     CLK_CON_GAT_GOUT_PERI_SPI_1_EXT_CLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART0_EXT_UCLK, \"gout_uart0_ext_uclk\", \"mout_peri_uart0_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_0_EXT_UCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART0_PCLK, \"gout_uart0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART1_EXT_UCLK, \"gout_uart1_ext_uclk\", \"mout_peri_uart1_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_1_EXT_UCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART1_PCLK, \"gout_uart1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART2_EXT_UCLK, \"gout_uart2_ext_uclk\", \"mout_peri_uart2_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_2_EXT_UCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART2_PCLK, \"gout_uart2_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_2_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_USI0_PCLK, \"gout_usi0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_USI0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_USI0_SCLK, \"gout_usi0_sclk\", \"mout_peri_usi0_user\",\n\t     CLK_CON_GAT_GOUT_PERI_USI0_SCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_USI1_PCLK, \"gout_usi1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_USI1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_USI1_SCLK, \"gout_usi1_sclk\", \"mout_peri_usi1_user\",\n\t     CLK_CON_GAT_GOUT_PERI_USI1_SCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_USI2_PCLK, \"gout_usi2_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_USI2_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_USI2_SCLK, \"gout_usi2_sclk\", \"mout_peri_usi2_user\",\n\t     CLK_CON_GAT_GOUT_PERI_USI2_SCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_MCT_PCLK, \"gout_mct_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_MCT_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SYSREG_PERI_PCLK, \"gout_sysreg_peri_pclk\",\n\t     \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_SYSREG_PERI_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_WDT0_PCLK, \"gout_wdt0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_WDT_CLUSTER0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_WDT1_PCLK, \"gout_wdt1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_WDT_CLUSTER1_PCLK, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peri_cmu_info __initconst = {\n\t.mux_clks\t\t= peri_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peri_mux_clks),\n\t.gate_clks\t\t= peri_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peri_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_PERI,\n\t.clk_regs\t\t= peri_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peri_clk_regs),\n\t.clk_name\t\t= \"dout_peri_bus\",\n};\n\nstatic void __init exynos7885_cmu_peri_init(struct device_node *np)\n{\n\texynos_arm64_register_cmu(NULL, np, &peri_cmu_info);\n}\n\n \nCLK_OF_DECLARE(exynos7885_cmu_peri, \"samsung,exynos7885-cmu-peri\",\n\t       exynos7885_cmu_peri_init);\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_CORE_BUS_USER\t\t0x0100\n#define PLL_CON0_MUX_CLKCMU_CORE_CCI_USER\t\t0x0120\n#define PLL_CON0_MUX_CLKCMU_CORE_G3D_USER\t\t0x0140\n#define CLK_CON_MUX_MUX_CLK_CORE_GIC\t\t\t0x1000\n#define CLK_CON_DIV_DIV_CLK_CORE_BUSP\t\t\t0x1800\n#define CLK_CON_GAT_GOUT_CORE_CCI_550_ACLK\t\t0x2054\n#define CLK_CON_GAT_GOUT_CORE_GIC400_CLK\t\t0x2058\n#define CLK_CON_GAT_GOUT_CORE_TREX_D_CORE_ACLK\t\t0x215c\n#define CLK_CON_GAT_GOUT_CORE_TREX_D_CORE_GCLK\t\t0x2160\n#define CLK_CON_GAT_GOUT_CORE_TREX_D_CORE_PCLK\t\t0x2164\n#define CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_ACLK_P_CORE\t0x2168\n#define CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_CCLK_P_CORE\t0x216c\n#define CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_PCLK\t\t0x2170\n#define CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_PCLK_P_CORE\t0x2174\n\nstatic const unsigned long core_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_CORE_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_CORE_CCI_USER,\n\tPLL_CON0_MUX_CLKCMU_CORE_G3D_USER,\n\tCLK_CON_MUX_MUX_CLK_CORE_GIC,\n\tCLK_CON_DIV_DIV_CLK_CORE_BUSP,\n\tCLK_CON_GAT_GOUT_CORE_CCI_550_ACLK,\n\tCLK_CON_GAT_GOUT_CORE_GIC400_CLK,\n\tCLK_CON_GAT_GOUT_CORE_TREX_D_CORE_ACLK,\n\tCLK_CON_GAT_GOUT_CORE_TREX_D_CORE_GCLK,\n\tCLK_CON_GAT_GOUT_CORE_TREX_D_CORE_PCLK,\n\tCLK_CON_GAT_GOUT_CORE_TREX_P_CORE_ACLK_P_CORE,\n\tCLK_CON_GAT_GOUT_CORE_TREX_P_CORE_CCLK_P_CORE,\n\tCLK_CON_GAT_GOUT_CORE_TREX_P_CORE_PCLK,\n\tCLK_CON_GAT_GOUT_CORE_TREX_P_CORE_PCLK_P_CORE,\n};\n\n \nPNAME(mout_core_bus_user_p)\t\t= { \"oscclk\", \"dout_core_bus\" };\nPNAME(mout_core_cci_user_p)\t\t= { \"oscclk\", \"dout_core_cci\" };\nPNAME(mout_core_g3d_user_p)\t\t= { \"oscclk\", \"dout_core_g3d\" };\nPNAME(mout_core_gic_p)\t\t\t= { \"dout_core_busp\", \"oscclk\" };\n\nstatic const struct samsung_mux_clock core_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_CORE_BUS_USER, \"mout_core_bus_user\", mout_core_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_CORE_CCI_USER, \"mout_core_cci_user\", mout_core_cci_user_p,\n\t    PLL_CON0_MUX_CLKCMU_CORE_CCI_USER, 4, 1),\n\tMUX(CLK_MOUT_CORE_G3D_USER, \"mout_core_g3d_user\", mout_core_g3d_user_p,\n\t    PLL_CON0_MUX_CLKCMU_CORE_G3D_USER, 4, 1),\n\tMUX(CLK_MOUT_CORE_GIC, \"mout_core_gic\", mout_core_gic_p,\n\t    CLK_CON_MUX_MUX_CLK_CORE_GIC, 0, 1),\n};\n\nstatic const struct samsung_div_clock core_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_CORE_BUSP, \"dout_core_busp\", \"mout_core_bus_user\",\n\t    CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0, 2),\n};\n\nstatic const struct samsung_gate_clock core_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_CCI_ACLK, \"gout_cci_aclk\", \"mout_core_cci_user\",\n\t     CLK_CON_GAT_GOUT_CORE_CCI_550_ACLK, 21, CLK_IS_CRITICAL, 0),\n\t \n\tGATE(CLK_GOUT_GIC400_CLK, \"gout_gic400_clk\", \"mout_core_gic\",\n\t     CLK_CON_GAT_GOUT_CORE_GIC400_CLK, 21, CLK_IS_CRITICAL, 0),\n\t \n\tGATE(CLK_GOUT_TREX_D_CORE_ACLK, \"gout_trex_d_core_aclk\", \"mout_core_bus_user\",\n\t     CLK_CON_GAT_GOUT_CORE_TREX_D_CORE_ACLK, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_TREX_D_CORE_GCLK, \"gout_trex_d_core_gclk\", \"mout_core_g3d_user\",\n\t     CLK_CON_GAT_GOUT_CORE_TREX_D_CORE_GCLK, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_TREX_D_CORE_PCLK, \"gout_trex_d_core_pclk\", \"dout_core_busp\",\n\t     CLK_CON_GAT_GOUT_CORE_TREX_D_CORE_PCLK, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_TREX_P_CORE_ACLK_P_CORE, \"gout_trex_p_core_aclk_p_core\",\n\t     \"mout_core_bus_user\", CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_ACLK_P_CORE, 21,\n\t     CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_TREX_P_CORE_CCLK_P_CORE, \"gout_trex_p_core_cclk_p_core\",\n\t     \"mout_core_cci_user\", CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_CCLK_P_CORE, 21,\n\t     CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_TREX_P_CORE_PCLK, \"gout_trex_p_core_pclk\", \"dout_core_busp\",\n\t     CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_PCLK, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_TREX_P_CORE_PCLK_P_CORE, \"gout_trex_p_core_pclk_p_core\",\n\t     \"dout_core_busp\", CLK_CON_GAT_GOUT_CORE_TREX_P_CORE_PCLK_P_CORE, 21,\n\t     CLK_IS_CRITICAL, 0),\n};\n\nstatic const struct samsung_cmu_info core_cmu_info __initconst = {\n\t.mux_clks\t\t= core_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(core_mux_clks),\n\t.div_clks\t\t= core_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(core_div_clks),\n\t.gate_clks\t\t= core_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(core_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_CORE,\n\t.clk_regs\t\t= core_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(core_clk_regs),\n\t.clk_name\t\t= \"dout_core_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER\t0x0100\n#define PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER\t0x0120\n#define PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER\t0x0140\n#define PLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER\t0x0160\n#define PLL_CON0_MUX_CLKCMU_FSYS_USB30DRD_USER\t0x0180\n#define CLK_CON_GAT_GOUT_FSYS_MMC_CARD_I_ACLK\t0x2030\n#define CLK_CON_GAT_GOUT_FSYS_MMC_CARD_SDCLKIN\t0x2034\n#define CLK_CON_GAT_GOUT_FSYS_MMC_EMBD_I_ACLK\t0x2038\n#define CLK_CON_GAT_GOUT_FSYS_MMC_EMBD_SDCLKIN\t0x203c\n#define CLK_CON_GAT_GOUT_FSYS_MMC_SDIO_I_ACLK\t0x2040\n#define CLK_CON_GAT_GOUT_FSYS_MMC_SDIO_SDCLKIN\t0x2044\n\nstatic const unsigned long fsys_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_FSYS_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER,\n\tPLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER,\n\tPLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER,\n\tPLL_CON0_MUX_CLKCMU_FSYS_USB30DRD_USER,\n\tCLK_CON_GAT_GOUT_FSYS_MMC_CARD_I_ACLK,\n\tCLK_CON_GAT_GOUT_FSYS_MMC_CARD_SDCLKIN,\n\tCLK_CON_GAT_GOUT_FSYS_MMC_EMBD_I_ACLK,\n\tCLK_CON_GAT_GOUT_FSYS_MMC_EMBD_SDCLKIN,\n\tCLK_CON_GAT_GOUT_FSYS_MMC_SDIO_I_ACLK,\n\tCLK_CON_GAT_GOUT_FSYS_MMC_SDIO_SDCLKIN,\n};\n\n \nPNAME(mout_fsys_bus_user_p)\t\t= { \"oscclk\", \"dout_fsys_bus\" };\nPNAME(mout_fsys_mmc_card_user_p)\t= { \"oscclk\", \"dout_fsys_mmc_card\" };\nPNAME(mout_fsys_mmc_embd_user_p)\t= { \"oscclk\", \"dout_fsys_mmc_embd\" };\nPNAME(mout_fsys_mmc_sdio_user_p)\t= { \"oscclk\", \"dout_fsys_mmc_sdio\" };\nPNAME(mout_fsys_usb30drd_user_p)\t= { \"oscclk\", \"dout_fsys_usb30drd\" };\n\nstatic const struct samsung_mux_clock fsys_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_FSYS_BUS_USER, \"mout_fsys_bus_user\", mout_fsys_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER, 4, 1),\n\tMUX_F(CLK_MOUT_FSYS_MMC_CARD_USER, \"mout_fsys_mmc_card_user\",\n\t      mout_fsys_mmc_card_user_p, PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER,\n\t      4, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(CLK_MOUT_FSYS_MMC_EMBD_USER, \"mout_fsys_mmc_embd_user\",\n\t      mout_fsys_mmc_embd_user_p, PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER,\n\t      4, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(CLK_MOUT_FSYS_MMC_SDIO_USER, \"mout_fsys_mmc_sdio_user\",\n\t      mout_fsys_mmc_sdio_user_p, PLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER,\n\t      4, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(CLK_MOUT_FSYS_USB30DRD_USER, \"mout_fsys_usb30drd_user\",\n\t      mout_fsys_usb30drd_user_p, PLL_CON0_MUX_CLKCMU_FSYS_USB30DRD_USER,\n\t      4, 1, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_gate_clock fsys_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_MMC_CARD_ACLK, \"gout_mmc_card_aclk\", \"mout_fsys_bus_user\",\n\t     CLK_CON_GAT_GOUT_FSYS_MMC_CARD_I_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_MMC_CARD_SDCLKIN, \"gout_mmc_card_sdclkin\",\n\t     \"mout_fsys_mmc_card_user\", CLK_CON_GAT_GOUT_FSYS_MMC_CARD_SDCLKIN,\n\t     21, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_GOUT_MMC_EMBD_ACLK, \"gout_mmc_embd_aclk\", \"mout_fsys_bus_user\",\n\t     CLK_CON_GAT_GOUT_FSYS_MMC_EMBD_I_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_MMC_EMBD_SDCLKIN, \"gout_mmc_embd_sdclkin\",\n\t     \"mout_fsys_mmc_embd_user\", CLK_CON_GAT_GOUT_FSYS_MMC_EMBD_SDCLKIN,\n\t     21, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_GOUT_MMC_SDIO_ACLK, \"gout_mmc_sdio_aclk\", \"mout_fsys_bus_user\",\n\t     CLK_CON_GAT_GOUT_FSYS_MMC_SDIO_I_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_MMC_SDIO_SDCLKIN, \"gout_mmc_sdio_sdclkin\",\n\t     \"mout_fsys_mmc_sdio_user\", CLK_CON_GAT_GOUT_FSYS_MMC_SDIO_SDCLKIN,\n\t     21, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_cmu_info fsys_cmu_info __initconst = {\n\t.mux_clks\t\t= fsys_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys_mux_clks),\n\t.gate_clks\t\t= fsys_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_FSYS,\n\t.clk_regs\t\t= fsys_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys_clk_regs),\n\t.clk_name\t\t= \"dout_fsys_bus\",\n};\n\n \n\nstatic int __init exynos7885_cmu_probe(struct platform_device *pdev)\n{\n\tconst struct samsung_cmu_info *info;\n\tstruct device *dev = &pdev->dev;\n\n\tinfo = of_device_get_match_data(dev);\n\texynos_arm64_register_cmu(dev, dev->of_node, info);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id exynos7885_cmu_of_match[] = {\n\t{\n\t\t.compatible = \"samsung,exynos7885-cmu-core\",\n\t\t.data = &core_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos7885-cmu-fsys\",\n\t\t.data = &fsys_cmu_info,\n\t}, {\n\t},\n};\n\nstatic struct platform_driver exynos7885_cmu_driver __refdata = {\n\t.driver\t= {\n\t\t.name = \"exynos7885-cmu\",\n\t\t.of_match_table = exynos7885_cmu_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = exynos7885_cmu_probe,\n};\n\nstatic int __init exynos7885_cmu_init(void)\n{\n\treturn platform_driver_register(&exynos7885_cmu_driver);\n}\ncore_initcall(exynos7885_cmu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}