

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Sat Jan 24 01:15:46 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        gemm_syn
* Solution:       solution_gemm (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4202625|  4202625|  42.026 ms|  42.026 ms|  4202626|  4202626|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer     |  4202624|  4202624|     65666|          -|          -|    64|        no|
        | + middle   |    65664|    65664|      1026|          -|          -|    64|        no|
        |  ++ inner  |     1024|     1024|        16|          -|          -|    64|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../CASE/test/gemm.cc:4]   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../CASE/test/gemm.cc:3]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln4 = store i7 0, i7 %i" [../CASE/test/gemm.cc:4]   --->   Operation 28 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln8 = br void %middle" [../CASE/test/gemm.cc:8]   --->   Operation 29 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../CASE/test/gemm.cc:8]   --->   Operation 30 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%icmp_ln8 = icmp_eq  i7 %i_1, i7 64" [../CASE/test/gemm.cc:8]   --->   Operation 31 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %i_1, i7 1" [../CASE/test/gemm.cc:8]   --->   Operation 32 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %middle.split, void %for.end21" [../CASE/test/gemm.cc:8]   --->   Operation 33 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:10]   --->   Operation 34 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../CASE/test/gemm.cc:4]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../CASE/test/gemm.cc:8]   --->   Operation 36 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1" [../CASE/test/gemm.cc:8]   --->   Operation 37 'trunc' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [../CASE/test/gemm.cc:8]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln9 = br void %inner" [../CASE/test/gemm.cc:9]   --->   Operation 39 'br' 'br_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [../CASE/test/gemm.cc:20]   --->   Operation 40 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %middle.split, i7 %add_ln9, void %for.inc16" [../CASE/test/gemm.cc:9]   --->   Operation 41 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln9 = icmp_eq  i7 %j, i7 64" [../CASE/test/gemm.cc:9]   --->   Operation 42 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln9 = add i7 %j, i7 1" [../CASE/test/gemm.cc:9]   --->   Operation 43 'add' 'add_ln9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %inner.split, void %for.inc19" [../CASE/test/gemm.cc:9]   --->   Operation 44 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %j" [../CASE/test/gemm.cc:9]   --->   Operation 45 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:11]   --->   Operation 46 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../CASE/test/gemm.cc:4]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../CASE/test/gemm.cc:9]   --->   Operation 48 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln12 = br void %for.inc" [../CASE/test/gemm.cc:12]   --->   Operation 49 'br' 'br_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.58>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln4 = store i7 %add_ln8, i7 %i" [../CASE/test/gemm.cc:4]   --->   Operation 50 'store' 'store_ln4' <Predicate = (icmp_ln9)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln8 = br void %middle" [../CASE/test/gemm.cc:8]   --->   Operation 51 'br' 'br_ln8' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%k = phi i7 0, void %inner.split, i7 %add_ln12, void %for.inc.split" [../CASE/test/gemm.cc:12]   --->   Operation 52 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sum = phi i64 0, void %inner.split, i64 %sum_1, void %for.inc.split"   --->   Operation 53 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.87ns)   --->   "%icmp_ln12 = icmp_eq  i7 %k, i7 64" [../CASE/test/gemm.cc:12]   --->   Operation 54 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.87ns)   --->   "%add_ln12 = add i7 %k, i7 1" [../CASE/test/gemm.cc:12]   --->   Operation 55 'add' 'add_ln12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc16" [../CASE/test/gemm.cc:12]   --->   Operation 56 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %k" [../CASE/test/gemm.cc:12]   --->   Operation 57 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %k" [../CASE/test/gemm.cc:13]   --->   Operation 58 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0" [../CASE/test/gemm.cc:13]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln14 = add i12 %zext_ln12, i12 %tmp_1" [../CASE/test/gemm.cc:14]   --->   Operation 60 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i12 %add_ln14" [../CASE/test/gemm.cc:14]   --->   Operation 61 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln14" [../CASE/test/gemm.cc:14]   --->   Operation 62 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%m1_load = load i12 %m1_addr" [../CASE/test/gemm.cc:14]   --->   Operation 63 'load' 'm1_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln14_1 = add i12 %shl_ln, i12 %zext_ln9" [../CASE/test/gemm.cc:14]   --->   Operation 64 'add' 'add_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i12 %add_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 65 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 66 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%m2_load = load i12 %m2_addr" [../CASE/test/gemm.cc:14]   --->   Operation 67 'load' 'm2_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 68 [1/1] (1.54ns)   --->   "%add_ln17 = add i12 %zext_ln9, i12 %tmp_1" [../CASE/test/gemm.cc:17]   --->   Operation 68 'add' 'add_ln17' <Predicate = (icmp_ln12)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %add_ln17" [../CASE/test/gemm.cc:17]   --->   Operation 69 'zext' 'zext_ln17' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %sum" [../CASE/test/gemm.cc:17]   --->   Operation 70 'bitcast' 'bitcast_ln17' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln17" [../CASE/test/gemm.cc:17]   --->   Operation 71 'getelementptr' 'prod_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln17 = store i64 %bitcast_ln17, i12 %prod_addr" [../CASE/test/gemm.cc:17]   --->   Operation 72 'store' 'store_ln17' <Predicate = (icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln9 = br void %inner" [../CASE/test/gemm.cc:9]   --->   Operation 73 'br' 'br_ln9' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 74 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m1_load = load i12 %m1_addr" [../CASE/test/gemm.cc:14]   --->   Operation 74 'load' 'm1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 75 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m2_load = load i12 %m2_addr" [../CASE/test/gemm.cc:14]   --->   Operation 75 'load' 'm2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %m1_load" [../CASE/test/gemm.cc:14]   --->   Operation 76 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %m2_load" [../CASE/test/gemm.cc:14]   --->   Operation 77 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [7/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 78 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 79 [6/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 79 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 80 [5/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 80 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 81 [4/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 81 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 82 [3/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 82 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 83 [2/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 83 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 84 [1/7] (6.71ns)   --->   "%mult = dmul i64 %bitcast_ln14, i64 %bitcast_ln14_1" [../CASE/test/gemm.cc:14]   --->   Operation 84 'dmul' 'mult' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 85 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 85 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 86 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 86 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 87 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 87 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 88 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 88 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 89 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 89 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 90 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 90 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:12]   --->   Operation 91 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../CASE/test/gemm.cc:4]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../CASE/test/gemm.cc:12]   --->   Operation 93 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult" [../CASE/test/gemm.cc:15]   --->   Operation 94 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [../CASE/test/gemm.cc:12]   --->   Operation 95 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', ../CASE/test/gemm.cc:4) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln4', ../CASE/test/gemm.cc:4) of constant 0 on local variable 'i', ../CASE/test/gemm.cc:4 [12]  (1.588 ns)

 <State 2>: 3.458ns
The critical path consists of the following:
	'load' operation 7 bit ('i', ../CASE/test/gemm.cc:8) on local variable 'i', ../CASE/test/gemm.cc:4 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln8', ../CASE/test/gemm.cc:8) [16]  (1.870 ns)
	blocking operation 1.588 ns on control path)

 <State 3>: 3.458ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', ../CASE/test/gemm.cc:9) with incoming values : ('add_ln9', ../CASE/test/gemm.cc:9) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln9', ../CASE/test/gemm.cc:9) [28]  (1.870 ns)
	blocking operation 1.588 ns on control path)

 <State 4>: 5.124ns
The critical path consists of the following:
	'phi' operation 7 bit ('k', ../CASE/test/gemm.cc:12) with incoming values : ('add_ln12', ../CASE/test/gemm.cc:12) [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', ../CASE/test/gemm.cc:12) [40]  (1.870 ns)
	'store' operation 0 bit ('store_ln17', ../CASE/test/gemm.cc:17) of variable 'bitcast_ln17', ../CASE/test/gemm.cc:17 on array 'prod' [68]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('m1_load', ../CASE/test/gemm.cc:14) on array 'm1' [53]  (3.254 ns)

 <State 6>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mult', ../CASE/test/gemm.cc:14) [60]  (6.719 ns)

 <State 7>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mult', ../CASE/test/gemm.cc:14) [60]  (6.719 ns)

 <State 8>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mult', ../CASE/test/gemm.cc:14) [60]  (6.719 ns)

 <State 9>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mult', ../CASE/test/gemm.cc:14) [60]  (6.719 ns)

 <State 10>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mult', ../CASE/test/gemm.cc:14) [60]  (6.719 ns)

 <State 11>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mult', ../CASE/test/gemm.cc:14) [60]  (6.719 ns)

 <State 12>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mult', ../CASE/test/gemm.cc:14) [60]  (6.719 ns)

 <State 13>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../CASE/test/gemm.cc:15) [61]  (7.297 ns)

 <State 14>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../CASE/test/gemm.cc:15) [61]  (7.297 ns)

 <State 15>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../CASE/test/gemm.cc:15) [61]  (7.297 ns)

 <State 16>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../CASE/test/gemm.cc:15) [61]  (7.297 ns)

 <State 17>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../CASE/test/gemm.cc:15) [61]  (7.297 ns)

 <State 18>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../CASE/test/gemm.cc:15) [61]  (7.297 ns)

 <State 19>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../CASE/test/gemm.cc:15) [61]  (7.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
