{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 19:51:12 2011 " "Info: Processing started: Wed Feb 23 19:51:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[14\] HEX1\[1\] 14.829 ns Longest " "Info: Longest tpd from source pin \"SW\[14\]\" to destination pin \"HEX1\[1\]\" is 14.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 11; PIN Node = 'SW\[14\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.023 ns) + CELL(0.414 ns) 7.279 ns full_adder:comb_67\|Add2~7 2 COMB LCCOMB_X32_Y4_N8 2 " "Info: 2: + IC(6.023 ns) + CELL(0.414 ns) = 7.279 ns; Loc. = LCCOMB_X32_Y4_N8; Fanout = 2; COMB Node = 'full_adder:comb_67\|Add2~7'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { SW[14] full_adder:comb_67|Add2~7 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.350 ns full_adder:comb_67\|Add2~9 3 COMB LCCOMB_X32_Y4_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.350 ns; Loc. = LCCOMB_X32_Y4_N10; Fanout = 1; COMB Node = 'full_adder:comb_67\|Add2~9'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { full_adder:comb_67|Add2~7 full_adder:comb_67|Add2~9 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.760 ns full_adder:comb_67\|Add2~10 4 COMB LCCOMB_X32_Y4_N12 5 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 7.760 ns; Loc. = LCCOMB_X32_Y4_N12; Fanout = 5; COMB Node = 'full_adder:comb_67\|Add2~10'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { full_adder:comb_67|Add2~9 full_adder:comb_67|Add2~10 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(0.420 ns) 10.547 ns full_adder:comb_67\|S1\[3\]~2 5 COMB LCCOMB_X64_Y4_N6 6 " "Info: 5: + IC(2.367 ns) + CELL(0.420 ns) = 10.547 ns; Loc. = LCCOMB_X64_Y4_N6; Fanout = 6; COMB Node = 'full_adder:comb_67\|S1\[3\]~2'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { full_adder:comb_67|Add2~10 full_adder:comb_67|S1[3]~2 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.437 ns) 11.308 ns char_7seg:H5\|Mux5~0 6 COMB LCCOMB_X64_Y4_N26 1 " "Info: 6: + IC(0.324 ns) + CELL(0.437 ns) = 11.308 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'char_7seg:H5\|Mux5~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { full_adder:comb_67|S1[3]~2 char_7seg:H5|Mux5~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(2.789 ns) 14.829 ns HEX1\[1\] 7 PIN PIN_V21 0 " "Info: 7: + IC(0.732 ns) + CELL(2.789 ns) = 14.829 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { char_7seg:H5|Mux5~0 HEX1[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab2/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.383 ns ( 36.30 % ) " "Info: Total cell delay = 5.383 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.446 ns ( 63.70 % ) " "Info: Total interconnect delay = 9.446 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.829 ns" { SW[14] full_adder:comb_67|Add2~7 full_adder:comb_67|Add2~9 full_adder:comb_67|Add2~10 full_adder:comb_67|S1[3]~2 char_7seg:H5|Mux5~0 HEX1[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.829 ns" { SW[14] {} SW[14]~combout {} full_adder:comb_67|Add2~7 {} full_adder:comb_67|Add2~9 {} full_adder:comb_67|Add2~10 {} full_adder:comb_67|S1[3]~2 {} char_7seg:H5|Mux5~0 {} HEX1[1] {} } { 0.000ns 0.000ns 6.023ns 0.000ns 0.000ns 2.367ns 0.324ns 0.732ns } { 0.000ns 0.842ns 0.414ns 0.071ns 0.410ns 0.420ns 0.437ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 19:51:12 2011 " "Info: Processing ended: Wed Feb 23 19:51:12 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
