# TCL File Generated by Component Editor 11.1
# Mon Feb 06 13:49:39 GMT 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | mkTopAvalonPhy "mkTopAvalonPhy" v1.0
# | null 2012.02.06.13:49:39
# | 
# | 
# | /local/scratch/terasic_de4/to11p1_restored/mkTopAvalonPhy.v
# | 
# |    ./mkTopAvalonPhy.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module mkTopAvalonPhy
# | 
set_module_property NAME mkTopAvalonPhy
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME mkTopAvalonPhy
set_module_property TOP_LEVEL_HDL_FILE mkTopAvalonPhy.v
set_module_property TOP_LEVEL_HDL_MODULE mkTopAvalonPhy
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME ""
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file mkTopAvalonPhy.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clockreset
# | 
add_interface clockreset clock end
set_interface_property clockreset clockRate 0

set_interface_property clockreset ENABLED true

add_interface_port clockreset csi_clockreset_clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clockreset_reset
# | 
add_interface clockreset_reset reset end
set_interface_property clockreset_reset associatedClock clockreset
set_interface_property clockreset_reset synchronousEdges DEASSERT

set_interface_property clockreset_reset ENABLED true

add_interface_port clockreset_reset csi_clockreset_reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_master_0
# | 
add_interface avalon_master_0 avalon start
set_interface_property avalon_master_0 addressUnits SYMBOLS
set_interface_property avalon_master_0 associatedClock clockreset
set_interface_property avalon_master_0 associatedReset clockreset_reset
set_interface_property avalon_master_0 bitsPerSymbol 8
set_interface_property avalon_master_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_0 burstcountUnits WORDS
set_interface_property avalon_master_0 doStreamReads false
set_interface_property avalon_master_0 doStreamWrites false
set_interface_property avalon_master_0 holdTime 0
set_interface_property avalon_master_0 linewrapBursts false
set_interface_property avalon_master_0 maximumPendingReadTransactions 0
set_interface_property avalon_master_0 readLatency 0
set_interface_property avalon_master_0 readWaitTime 1
set_interface_property avalon_master_0 setupTime 0
set_interface_property avalon_master_0 timingUnits Cycles
set_interface_property avalon_master_0 writeWaitTime 0

set_interface_property avalon_master_0 ENABLED true

add_interface_port avalon_master_0 avm_readdata readdata Input 256
add_interface_port avalon_master_0 avm_readdatavalid readdatavalid Input 1
add_interface_port avalon_master_0 avm_waitrequest waitrequest Input 1
add_interface_port avalon_master_0 avm_writedata writedata Output 256
add_interface_port avalon_master_0 avm_address address Output 32
add_interface_port avalon_master_0 avm_read read Output 1
add_interface_port avalon_master_0 avm_write write Output 1
add_interface_port avalon_master_0 avm_byteenable byteenable Output 32
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point irq
# | 
add_interface irq interrupt start
set_interface_property irq associatedAddressablePoint avalon_master_0
set_interface_property irq associatedClock clockreset
set_interface_property irq associatedReset clockreset_reset
set_interface_property irq irqScheme INDIVIDUAL_REQUESTS

set_interface_property irq ENABLED true

add_interface_port irq avm_irq_irqs irq Input 5
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_streaming_sink
# | 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink associatedClock clockreset
set_interface_property avalon_streaming_sink associatedReset clockreset_reset
set_interface_property avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 0

set_interface_property avalon_streaming_sink ENABLED true

add_interface_port avalon_streaming_sink debugStreamSink_stream_in_data data Input 8
add_interface_port avalon_streaming_sink debugStreamSink_stream_in_valid valid Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_streaming_source
# | 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clockreset
set_interface_property avalon_streaming_source associatedReset clockreset_reset
set_interface_property avalon_streaming_source dataBitsPerSymbol 8
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0

set_interface_property avalon_streaming_source ENABLED true

add_interface_port avalon_streaming_source debugStreamSource_stream_out_data data Output 8
add_interface_port avalon_streaming_source debugStreamSource_stream_out_valid valid Output 1
add_interface_port avalon_streaming_source debugStreamSource_stream_out_ready ready Input 1
# | 
# +-----------------------------------
