read -sv run_verilog_mid/adder_32b_22_51_bcc61a64af283bf6481cfbd0692df4ec.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_22_51_bcc61a64af283bf6481cfbd0692df4ec_yosys.v
