// Seed: 1282757422
module module_0 (
    input id_0,
    input id_1
    , id_3,
    input logic id_2
);
  assign id_4[1] = 1 && 1;
endmodule
`define pp_12 0
module module_1 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    output logic id_11
);
  logic id_12 = id_3;
  logic id_13;
  logic id_14;
  logic id_15;
  assign id_9 = id_4 && 1;
  logic id_16, id_17 = id_8.id_14, id_18;
endmodule
