#FIG 3.2  Produced by xfig version 3.2.5b
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
6 -1275 10800 675 11550
2 4 0 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 675 11550 675 10800 -1275 10800 -1275 11550 675 11550
4 1 0 50 -1 -1 18 0.0000 6 225 1095 -300 11400 generator\001
4 1 0 50 -1 -1 18 0.0000 6 255 1050 -300 11100 Coq code\001
-6
6 -1275 4875 2250 6450
6 -1215 4935 315 5865
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 -1200 4950 300 4950 300 5850 -1200 5850 -1200 4950
4 1 0 50 -1 -1 18 0.0000 6 195 930 -450 5250 ARMv6\001
4 1 0 50 -1 -1 18 0.0000 6 195 1140 -450 5490 Reference\001
4 1 0 50 -1 -1 18 0.0000 6 195 900 -450 5730 Manual\001
-6
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 2100 5625 2100 5175 900 5175 900 5625 2100 5625
2 1 0 1 0 7 50 -1 -1 4.000 0 2 7 1 0 2
	0 0 1.00 60.00 120.00
	 300 5400 900 5400
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1500 5625 1500 6000
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 750 6450 2250 6450 2250 6000 750 6000 750 6450
4 1 0 50 -1 -1 18 0.0000 6 255 1020 1500 5475 pdftotext\001
4 1 0 50 -1 -1 18 0.0000 6 255 1320 1500 6300 arm\\_v6.txt\001
-6
6 525 6975 2475 7425
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 2475 7425 2475 6975 525 6975 525 7425 2475 7425
4 1 0 50 -1 -1 18 0.0000 6 255 1860 1500 7275 patch \\& extract\001
-6
6 -1575 6975 375 8625
6 -1575 6975 375 7425
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 375 7425 375 6975 -1575 6975 -1575 7425 375 7425
4 1 0 50 -1 -1 18 0.0000 6 255 1860 -600 7275 patch \\& extract\001
-6
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -375 7425 -375 7800
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 -1125 8250 375 8250 375 7800 -1125 7800 -1125 8250
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -375 8250 -375 8625
4 1 0 50 -1 -1 18 0.0000 6 255 1020 -375 8100 encoding\001
-6
6 2625 6975 4575 8625
6 2625 6975 4575 7425
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4575 7425 4575 6975 2625 6975 2625 7425 4575 7425
4 1 0 50 -1 -1 18 0.0000 6 255 1860 3600 7275 patch \\& extract\001
-6
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3375 7425 3375 7800
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 2625 8250 4125 8250 4125 7800 2625 7800 2625 8250
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3375 8250 3375 8625
4 1 0 50 -1 -1 18 0.0000 6 255 1380 3375 8100 pseudo-code\001
-6
6 4950 12375 6600 12825
2 4 0 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 6600 12825 6600 12375 4950 12375 4950 12825 6600 12825
4 1 0 50 -1 -1 18 0.0000 6 255 1455 5775 12675 integrated in\001
-6
6 7050 12870 7950 13245
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 7050 12870 7950 12870 7950 13245 7050 13245 7050 12870
4 1 0 50 -1 -1 18 0.0000 6 195 720 7500 13170 MMU\001
-6
6 5325 9525 7425 11025
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 5475 10500 7275 10500 7275 10950 5475 10950 5475 10500
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 6375 10125 6375 10500
2 4 0 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 7425 10125 7425 9525 5325 9525 5325 10125 7425 10125
4 1 0 50 -1 -1 18 0.0000 6 225 1575 6375 9900 test generator\001
4 1 0 50 -1 -1 18 0.0000 6 195 1455 6375 10800 decoder tests\001
-6
6 6975 11625 8775 12225
2 2 1 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 6975 11670 8775 11670 8775 12195 6975 12195 6975 11670
4 1 0 50 -1 -1 18 0.0000 6 225 1365 7875 12120 components\001
4 1 0 50 -1 -1 18 0.0000 6 195 600 7875 11895 other\001
-6
6 6750 11175 9000 13800
2 4 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 6825 11250 8925 11250 8925 13770 6825 13770 6825 11250
4 1 0 50 -1 -1 18 0.0000 6 255 1815 7875 13620 (C++/SystemC)\001
4 1 0 50 -1 -1 18 0.0000 6 255 1605 7875 11550 {\\bf SimSoC}\001
-6
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3600 10200 3600 10575
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3600 11025 3600 11400
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3600 11850 3600 12225
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -300 10200 -300 10800
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -525 11550 -525 12225
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4500 11850 4500 11400 2700 11400 2700 11850 4500 11850
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4425 11025 4425 10575 2775 10575 2775 11025 4425 11025
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 3
	0 0 1.00 60.00 120.00
	 1500 6675 -375 6675 -375 6975
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 3
	0 0 1.00 60.00 120.00
	 1500 6675 3375 6675 3375 6975
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1500 9075 1500 9450
2 4 1 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 2550 12975 2550 12300 600 12300 600 12975 2550 12975
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 2550 12675 2850 12675
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 600 12675 300 12675
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 300 12225 -1500 12225 -1500 13125 300 13125 300 12225
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 -1200 10200 4200 10200 4200 9450 -1200 9450 -1200 10200
2 1 0 1 0 7 50 -1 -1 4.000 0 2 7 1 0 2
	0 0 1.00 60.00 120.00
	 4200 9825 5325 9825
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1500 6450 1500 6975
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 750 8250 2250 8250 2250 7800 750 7800 750 8250
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1500 7425 1500 7800
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1500 8250 1500 8625
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 3825 9075 3825 8625 -825 8625 -825 9075 3825 9075
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 3
	0 0 1.00 60.00 120.00
	 6600 8400 3975 8400 3975 9450
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 6600 8625 8700 8625 8700 8175 6600 8175 6600 8625
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 7875 11250 7875 8625
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 4650 12600 4950 12600
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 6600 12600 7200 12600
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 6975 12345 8775 12345 8775 13320 6975 13320 6975 12345
2 2 0 2 0 7 50 -1 -1 6.000 0 2 7 0 0 5
	 7200 12420 7800 12420 7800 12795 7200 12795 7200 12420
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 2850 12225 4650 12225 4650 13125 2850 13125 2850 12225
4 1 0 50 -1 -1 18 0.0000 6 255 1545 3600 10875 optimizations\001
4 1 0 50 -1 -1 18 0.0000 6 255 1680 3600 11700 code generator\001
4 1 0 50 -1 -1 18 0.0000 6 255 1260 -600 12900 (Coq code)\001
4 1 0 50 -1 -1 18 0.0000 6 255 1425 -600 12600 specification\001
4 1 0 50 -1 -1 18 0.0000 6 255 2325 1500 8925 merge \\& preprocess\001
4 1 0 50 -1 -1 18 0.0000 6 255 3600 1500 9750 internal OCaml representation:\001
4 1 0 50 -1 -1 18 0.0000 6 255 3255 1500 10080 ASTs + binary coding tables\001
4 1 0 50 -1 -1 18 0.0000 6 255 1350 1575 12600 equiv. proof\001
4 1 0 50 -1 -1 18 0.0000 6 255 2445 1575 12900 {\\em (further work)}\001
4 1 0 50 -1 -1 18 0.0000 6 255 1455 1500 8100 ASM syntax\001
4 1 0 50 -1 -1 18 0.0000 6 255 1545 7650 8475 profiling data\001
4 1 0 50 -1 -1 18 0.0000 6 195 660 8325 12720 ARM\001
4 1 0 50 -1 -1 18 0.0000 6 195 270 8325 13095 v6\001
4 1 0 50 -1 -1 18 0.0000 6 195 420 7500 12720 ISS\001
4 1 0 50 -1 -1 18 0.0000 6 255 975 3750 12900 (C/C++)\001
4 1 0 50 -1 -1 18 0.0000 6 195 915 3750 12600 fast ISS\001
