<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>clifford.at</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>test_logic_single_port_ponylink_to_zynq_4</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axis_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ">33000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN">test_logic_single_port_ponylink_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ">33000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN">test_logic_single_port_ponylink_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">axis_in:axis_out</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">33000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">test_logic_single_port_ponylink_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>resetn_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN_OUT.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESETN_OUT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk4</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk4</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK4.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK4.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK4.CLK_DOMAIN">test_logic_single_port_ponylink_clk4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK4.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>polylink_slave_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 07 16:18:47 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0f043b89</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0f043b89</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_logic_single_port_ponylink_to_zynq_4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 07 16:18:47 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0f043b89</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>polylink_slave_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 07 16:18:47 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ec93cf1a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_logic_single_port_ponylink_to_zynq_4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 07 16:18:47 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ec93cf1a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>linkerror</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>linkready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mode_recv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mode_send</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_pin</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SERDES_REG_IN</spirit:name>
        <spirit:displayName>Serdes Reg In</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SERDES_REG_IN">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SERDES_REG_OUT</spirit:name>
        <spirit:displayName>Serdes Reg Out</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SERDES_REG_OUT">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MASTER_PARBITS</spirit:name>
        <spirit:displayName>Master Parbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MASTER_PARBITS">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SLAVE_PARBITS</spirit:name>
        <spirit:displayName>Slave Parbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SLAVE_PARBITS">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>MASTER_TIMINGS</spirit:name>
        <spirit:displayName>Master Timings</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MASTER_TIMINGS" spirit:bitStringLength="80">0x09070503010907050301</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>SLAVE_TIMINGS</spirit:name>
        <spirit:displayName>Slave Timings</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SLAVE_TIMINGS" spirit:bitStringLength="80">0x0d0a0705020b09060301</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TDATA_WIDTH</spirit:name>
        <spirit:displayName>Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TUSER_WIDTH</spirit:name>
        <spirit:displayName>Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_8b10b.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_crc32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_pack.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_txrx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/hdl/polylink_slave_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/test_logic_single_port_ponylink_to_zynq_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_8b10b.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_crc32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_pack.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/src/ponylink_txrx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3353/hdl/polylink_slave_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/test_logic_single_port_ponylink_to_zynq_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PonyLink Slave IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test_logic_single_port_ponylink_to_zynq_4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SERDES_REG_IN</spirit:name>
      <spirit:displayName>Serdes Reg In</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SERDES_REG_IN">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SERDES_REG_OUT</spirit:name>
      <spirit:displayName>Serdes Reg Out</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SERDES_REG_OUT">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MASTER_PARBITS</spirit:name>
      <spirit:displayName>Master Parbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MASTER_PARBITS">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SLAVE_PARBITS</spirit:name>
      <spirit:displayName>Slave Parbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SLAVE_PARBITS">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MASTER_TIMINGS</spirit:name>
      <spirit:displayName>Master Timings</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.MASTER_TIMINGS" spirit:bitStringLength="80">0x09070503010907050301</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SLAVE_TIMINGS</spirit:name>
      <spirit:displayName>Slave Timings</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.SLAVE_TIMINGS" spirit:bitStringLength="80">0x0d0a0705020b09060301</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDATA_WIDTH</spirit:name>
      <spirit:displayName>Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDATA_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TUSER_WIDTH</spirit:name>
      <spirit:displayName>Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>PonyLink Slave</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f42aaba_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ba1686_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644dfd4f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bbc90f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0da549_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737529fa_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed5e0c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3276bf40_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3ced6a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c846d22_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243e2444_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cd085e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9e4b4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdc2a2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c87f007_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdbf725_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387f3aa8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a54d0af_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68360c13_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4d37f0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63120b04_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b757d93_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435c9eed_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca40ab9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77dc708e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575e27e9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebf60c9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad5b642_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e7df43_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adcc7cd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f750d56_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ef807d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178e18b5_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7013a611_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5902674e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43eb996b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3451b747_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f1b162_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d9c28_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174cfabc_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e67ee0e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249d171b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7daf3e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d33906_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc8acbb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4e44fb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e8864b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1669ee_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76261651_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39010d3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf93e21_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a74639d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33faba65_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c26e95_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3581e0c8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66235d2c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479a3336_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a4547b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ab81de_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce01b05_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f84d6c1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f68d468_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed2d30b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328e5680_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d4678b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265a73d9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a821d0f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37eceac2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bc9663_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353ccf6f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1bd7fb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1ca29f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e76137_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a95dae_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9df4cdd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f9c4ee_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4edefa70_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d09d9b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713d951_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a906dfb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b7b15f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b811c31_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309e6a39_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402c5124_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a0e036_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f54ebb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7bd7db_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1224df4d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4f513c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318edc3d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf5b391_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb09d25_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aea2d42_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c24227e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccc5e0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38394465_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6470ea37_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2686d6be_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2811a9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618d5081_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bcb936_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4436c6fa_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139ed3be_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ad9fe7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5082fb34_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e17c16_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ab5bc_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba4c39a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e912e96_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c39c1d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfee323_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe05b5c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72990c29_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535457d6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f889ac_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26edf005_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104890b3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ecd538_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b535ccc_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1d05f2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b773bd1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58679d72_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2369af48_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195afcff_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef7ac06_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61213500_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6a8d1a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d680d6b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fc1e17_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3634a390_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3a4c64_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fff382_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ca2e3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187c7d53_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdad91c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0ff92e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49aa5073_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3f2f70_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a377bf4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53913825_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109ac6fa_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd20e3a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8dd0bb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588d7507_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efcb40b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a02ee6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1901308_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db7c49e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168956e3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6a5ff5_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537f6daa_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32308884_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf4ae8b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5be6f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db6fa64_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfaaec4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1ea4ef_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657832fe_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac3d7c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3ee10f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430f0b5f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224f1a87_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80b67a7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3e9946_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62921052_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7cfab6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3160be99_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c10a9dd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6c43bd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1e417a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d31012f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723f89d7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4539045a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0e02e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bbe9ce_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2c32c2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/polylink_slave_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.MASTER_PARBITS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.MASTER_TIMINGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.SLAVE_PARBITS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.SLAVE_TIMINGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TDATA_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TUSER_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b0e51c6d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="27869d51"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a6afc55a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="853d165f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9b62ba7b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
