dds_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/fpga_synth/fpga_synth.gen/sources_1/bd/dds/ip/dds_processing_system7_0_0/dds_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/1b7e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/122e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/b205/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/c968/hdl/verilog"
dds_dds_compiler_0_1.vhd,vhdl,xil_defaultlib,../../../bd/dds/ip/dds_dds_compiler_0_1/sim/dds_dds_compiler_0_1.vhd,incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/1b7e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/122e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/b205/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/c968/hdl/verilog"
dds_dds_compiler_1_1.vhd,vhdl,xil_defaultlib,../../../bd/dds/ip/dds_dds_compiler_1_1/sim/dds_dds_compiler_1_1.vhd,incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/1b7e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/122e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/b205/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/c968/hdl/verilog"
dds_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/dds/ip/dds_ila_0_0/sim/dds_ila_0_0.vhd,incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/1b7e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/122e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/b205/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/c968/hdl/verilog"
dds.vhd,vhdl,xil_defaultlib,../../../bd/dds/sim/dds.vhd,incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/1b7e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/122e/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/b205/hdl/verilog"incdir="../../../../fpga_synth.gen/sources_1/bd/dds/ipshared/c968/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
