#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 12 15:42:38 2020
# Process ID: 12372
# Current directory: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10984 E:\Exercise\FPGA\v3edu\14_tx_crc_oddr\vivado\gige_tx_frame.xpr
# Log file: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/FPGA/v3edu/13_add_check_sum/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.srcs/sources_1/new/oddr_ctrl.v E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.srcs/sources_1/new/crc32_d8_send_02.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gige' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_gige_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:03:47 on Feb 12,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8x4096.v ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/crc32_d8_send_02.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/oddr_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_gige.v 
# -- Skipping module blk_wr8x4096
# -- Compiling module checksum_ctrl
# -- Compiling module crc32_d8_send_02
# -- Skipping module gen_frame_ctrl
# -- Compiling module oddr_ctrl
# -- Skipping module timer
# -- Compiling module top_gige
# -- Skipping module tb_gige
# 
# Top level modules:
# 	tb_gige
# End time: 16:03:47 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:03:47 on Feb 12,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:03:47 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Program launched (PID=3688)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 862.961 ; gain = 0.000
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ProgramData/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/ProgramData/Xilinx/XLib10.7/modelsim.ini' copied to run dir:'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gige' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Reading D:/ProgramData/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_gige_compile.do}
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:07:37 on Feb 12,2020
# vlog -64 -incr -work xil_defaultlib ../../../../gige_tx_frame.srcs/sources_1/ip/blk_wr8x4096/sim/blk_wr8x4096.v ../../../../gige_tx_frame.srcs/sources_1/new/checksum_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/crc32_d8_send_02.v ../../../../gige_tx_frame.srcs/sources_1/new/gen_frame_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/oddr_ctrl.v ../../../../gige_tx_frame.srcs/sources_1/new/timer.v ../../../../gige_tx_frame.srcs/sources_1/new/top_gige.v ../../../../gige_tx_frame.srcs/sim_1/new/tb_gige.v 
# -- Compiling module blk_wr8x4096
# -- Compiling module checksum_ctrl
# -- Compiling module crc32_d8_send_02
# -- Compiling module gen_frame_ctrl
# -- Compiling module oddr_ctrl
# -- Compiling module timer
# -- Compiling module top_gige
# -- Compiling module tb_gige
# 
# Top level modules:
# 	tb_gige
# End time: 16:07:37 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:07:37 on Feb 12,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:07:37 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado/gige_tx_frame.sim/sim_1/behav/modelsim'
Program launched (PID=5744)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 16:17:24 2020...
