;redcode
;assert 1
	SPL 0, <-742
	SUB 121, 100
	SUB #0, -39
	SUB #0, -39
	SUB <107, <105
	SUB 12, @310
	MOV -91, <-25
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	MOV -9, <-20
	SUB #0, -39
	SUB 874, @700
	SUB 874, @700
	SPL -1, @-28
	SPL 0, <402
	SLT #30, -19
	SUB #270, @300
	SUB 0, 442
	ADD 30, 9
	MOV 0, 101
	MOV #277, @700
	SUB 12, @0
	SUB @121, 103
	SUB @121, 103
	SUB -14, @0
	SUB @-127, 0
	JMN <121, 103
	SPL @300, <16
	SPL @300, <16
	SUB -7, <-120
	MOV 0, 101
	SPL @300, <16
	SUB -7, <-120
	SPL @300, <16
	MOV #30, -19
	MOV #30, -19
	SUB 72, @200
	ADD 30, 9
	DJN -1, @-28
	SPL -1, @-28
	SPL 0, <402
	DJN -1, @-28
	SPL 0, <402
	SUB #274, <6
	SUB #274, <6
	SUB #274, <6
	JMN @12, #280
	SUB #0, -39
	SUB #274, <6
	SLT 701, 0
