# Table of contents

* [README](README.md)
* [Lec01-Intro, Number Representation](lec01-intro-number-representation/README.md)
  * [01.1-Course Overview](lec01-intro-number-representation/01.1-course-overview.md)
  * [01.2-Course Policies](lec01-intro-number-representation/01.2-course-policies.md)
  * [01.3-Number Rep Intro & Bases](lec01-intro-number-representation/01.3-number-rep-intro-and-bases.md)
  * [01.4-Signed Representations](lec01-intro-number-representation/01.4-signed-representations.md)
  * [01.5-Numbers in a Computer: Overflow](lec01-intro-number-representation/01.5-numbers-in-a-computer-overflow.md)
  * [01.6-Numbers in a Computer: Sign Extension](lec01-intro-number-representation/01.6-numbers-in-a-computer-sign-extension.md)
  * [01.7-Conversions](lec01-intro-number-representation/01.7-conversions.md)
  * [01.8-Summary](lec01-intro-number-representation/01.8-summary.md)
* [Lec03-C Intro: Basics](lec03-c-intro-basics/README.md)
  * [03.1-Intro and Background](lec03-c-intro-basics/03.1-intro-and-background.md)
  * [03.2-Compile vs. Interpret](lec03-c-intro-basics/03.2-compile-vs.-interpret.md)
  * [03.3-C vs. Java and C Versions](lec03-c-intro-basics/03.3-c-vs.-java-and-c-syntax.md)
  * [03.4-C Syntax](lec03-c-intro-basics/03.4-c-syntax.md)
* [Lec04-C Intro: Pointers, Arrays, Strings](lec04-c-intro-pointers-arrays-strings/README.md)
  * [04.1-Pointers and Bugs](lec04-c-intro-pointers-arrays-strings/04.1-pointers-and-bugs.md)
  * [04.2-Using Pointers Effectively](lec04-c-intro-pointers-arrays-strings/04.2-using-pointers-effectively.md)
  * [04.3-Arrays](lec04-c-intro-pointers-arrays-strings/04.3-arrays.md)
  * [04.4-Function Pointer Example](lec04-c-intro-pointers-arrays-strings/04.4-function-pointer-example.md)
* [Lec05-C Memory Management](lec05-c-memory-management/README.md)
  * [05.1-Dynamic Memory Allocation](lec05-c-memory-management/05.1-dynamic-memory-allocation.md)
  * [05.2-Linked List Example](lec05-c-memory-management/05.2-linked-list-example.md)
  * [05.3-Memory Locations, Stack](lec05-c-memory-management/05.3-memory-locations-stack.md)
  * [05.4-Heap, Implementation Of Malloc\&Free](lec05-c-memory-management/05.4-heap-implementation-of-malloc-and-free.md)
  * [05.5-When Memory Goes Bad](lec05-c-memory-management/05.5-when-memory-goes-bad.md)
* [Lec06-Floating Point](lec06-floating-point/README.md)
  * [06.1-Basics & Fixed Point](lec06-floating-point/06.1-basics-and-fixed-point.md)
  * [06.2-Floating Point](lec06-floating-point/06.2-floating-point.md)
  * [06.3-Special Numbers](lec06-floating-point/06.3-special-numbers.md)
  * [06.4-Examples, Discussion](lec06-floating-point/06.4-examples-discussion.md)
  * [06.5-Floating Point Discussion](lec06-floating-point/06.5-floating-point-discussion.md)
  * [06.6-Other Floating Point Representations](lec06-floating-point/06.6-other-floating-point-representations.md)
* [Lec07-RISC-V Intro](lec07-risc-v-intro/README.md)
  * [07.1-ISA & RISC-V Intro](lec07-risc-v-intro/07.1-risc-v-assembly-language.md)
  * [07.2-Register, Assembly Language](lec07-risc-v-intro/07.2-elements-of-architecture-registers.md)
  * [07.3-RISC-V add/sub Instructions](lec07-risc-v-intro/07.3-risc-v-add-sub-instructions.md)
  * [07.4-RISC-V Immediates](lec07-risc-v-intro/07.4-risc-v-immediates.md)
* [Lec08-RISC-V lw, sw, Decisions I](lec08-risc-v-lw-sw-decisions-i/README.md)
  * [08.1-Storing in Memory](lec08-risc-v-lw-sw-decisions-i/08.1-storing-in-memory.md)
  * [08.2-Data Transfer Instructions](lec08-risc-v-lw-sw-decisions-i/08.2-data-transfer-instructions.md)
  * [08.3-Decision Making](lec08-risc-v-lw-sw-decisions-i/08.3-decision-making.md)
* [Lec09-RISC-V Decisions II](lec09-risc-v-decisions-ii/README.md)
  * [09.1-Logical Instructions](lec09-risc-v-decisions-ii/09.1-logical-instructions.md)
  * [09.2-Assembler, Storage and Executions of Program, Pseudo-Instructions](lec09-risc-v-decisions-ii/09.2-a-bit-about-machine-program.md)
  * [09.3-RISC-V Function Calls](lec09-risc-v-decisions-ii/09.3-risc-v-function-calls.md)
* [Lec10-RISC-V Procedures](lec10-risc-v-procedures/README.md)
  * [10.1-Function Call Example](lec10-risc-v-procedures/10.1-function-call-example.md)
  * [10.2-Nested Calls & Register Conventions](lec10-risc-v-procedures/10.2-nested-calls-and-register-conventions.md)
  * [10.3-Memory Allocation](lec10-risc-v-procedures/10.3-memory-allocation.md)
  * [10.4-Summary](lec10-risc-v-procedures/10.4-summary.md)
* [Lec11-RISC-V Instruction Formats I](lec11-risc-v-instruction-formats-i/README.md)
  * [11.1-Intro](lec11-risc-v-instruction-formats-i/11.1-intro.md)
  * [11.2-R-Format Layout](lec11-risc-v-instruction-formats-i/11.2-r-format-layout.md)
  * [11.3-I-Format Layout](lec11-risc-v-instruction-formats-i/11.3-i-format-layout.md)
  * [11.4-Loads](lec11-risc-v-instruction-formats-i/11.4-loads.md)
  * [11.5-S-Format](lec11-risc-v-instruction-formats-i/11.5-s-format.md)
* [Lec12-RISC-V Instruction Formats II](lec12-risc-v-instruction-formats-ii/README.md)
  * [12.1-B-Format](lec12-risc-v-instruction-formats-ii/12.1-b-format.md)
  * [12.2-Upper Immediates(U-Format)](lec12-risc-v-instruction-formats-ii/12.2-upper-immediates.md)
  * [12.3-J-Format](lec12-risc-v-instruction-formats-ii/12.3-j-format.md)
  * [12.4-Summary](lec12-risc-v-instruction-formats-ii/12.4-summary.md)
* [Lec13-Running a Program – CALL(Compilation, Assembly, Linking, Loading)](lec13-compilation-assembly-linking-loading/README.md)
  * [13.1-Interpretation vs Translation](lec13-compilation-assembly-linking-loading/13.1-interpretation-vs-translation.md)
  * [13.2-Compiler](lec13-compilation-assembly-linking-loading/13.2-compiler.md)
  * [13.3-Assembler](lec13-compilation-assembly-linking-loading/13.3-assembler.md)
  * [13.4-Linker](lec13-compilation-assembly-linking-loading/13.4-linker.md)
  * [13.5-Loader](lec13-compilation-assembly-linking-loading/13.5-loader.md)
  * [13.6-Example](lec13-compilation-assembly-linking-loading/13.6-example.md)
* [Lec14-Intro to Synchronous Digital Systems(SDS)](lec14-intro-to-synchronous-digital-systems-sds/README.md)
  * [14.1-Switches](lec14-intro-to-synchronous-digital-systems-sds/14.1-switches.md)
  * [14.2-Transistors](lec14-intro-to-synchronous-digital-systems-sds/14.2-transistors.md)
  * [14.3-Signals and Waveforms](lec14-intro-to-synchronous-digital-systems-sds/14.3-signals-and-waveforms.md)
* [Lec15-State, State Machines](lec15-state-state-machines/README.md)
  * [15.1-Accumulator](lec15-state-state-machines/15.1-accumulator.md)
  * [15.2-Register Details Flip-flops](lec15-state-state-machines/15.2-register-details-flip-flops.md)
  * [15.3-Accumulator revisited](lec15-state-state-machines/15.3-accumulator-revisited.md)
  * [15.4-Pipelining for Performance](lec15-state-state-machines/15.4-pipelining-for-performance.md)
  * [15.5-Finite State Machines](lec15-state-state-machines/15.5-finite-state-machines.md)
* [Lec16-Combinational Logic](lec16-combinational-logic/README.md)
  * [16.1-Truth Tables](lec16-combinational-logic/16.1-truth-tables.md)
  * [16.2-Logic Gates](lec16-combinational-logic/16.2-logic-gates.md)
  * [16.3-Boolean Algebra](lec16-combinational-logic/16.3-boolean-algebra.md)
  * [16.4-Laws of Boolean Algebra](lec16-combinational-logic/16.4-laws-of-boolean-algebra.md)
  * [16.5-Canonical Forms & Summary](lec16-combinational-logic/16.5-canonical-forms.md)
* [Lec17-Combinational Logic Blocks](lec17-combinational-logic-blocks/README.md)
  * [17.1-Data Multiplexors](lec17-combinational-logic-blocks/17.1-data-multiplexors.md)
  * [17.2-Arithmetic and Logic Unit(ALU)](lec17-combinational-logic-blocks/17.2-alu.md)
  * [17.3-Adder](lec17-combinational-logic-blocks/17.3-adder-subtractor.md)
  * [17.4-Subtractor & Summary](lec17-combinational-logic-blocks/17.4-subtractor-design.md)
* [Lec18-Single-Cycle CPU Datapath I](lec18-single-cycle-cpu-datapath-i/README.md)
  * [18.1-RISC-V Processor Design](lec18-single-cycle-cpu-datapath-i/18.1-risc-v-processor-design.md)
  * [18.2-Building a RISC-V Processor](lec18-single-cycle-cpu-datapath-i/18.2-building-a-risc-v-processor.md)
  * [18.3-R-Type Add Datapath](lec18-single-cycle-cpu-datapath-i/18.3-r-type-add-datapath.md)
  * [18.4-Sub Datapath](lec18-single-cycle-cpu-datapath-i/18.4-sub-datapath.md)
  * [18.5-Datapath with Immediates](lec18-single-cycle-cpu-datapath-i/18.5-datapath-with-immediates.md)
* [Lec19-Single-Cycle CPU Datapath II](lec19-single-cycle-cpu-datapath-ii/README.md)
  * [19.1-Supporting Loads](lec19-single-cycle-cpu-datapath-ii/19.1-supporting-loads.md)
  * [19.2-Datapath for Stores](lec19-single-cycle-cpu-datapath-ii/19.2-datapath-for-stores.md)
  * [19.3-Implementing Branches](lec19-single-cycle-cpu-datapath-ii/19.3-implementing-branches.md)
  * [19.4-Adding JALR to Datapath](lec19-single-cycle-cpu-datapath-ii/19.4-adding-jalr-to-datapath.md)
  * [19.5-Adding JAL](lec19-single-cycle-cpu-datapath-ii/19.5-adding-jal.md)
  * [19.6-Adding U-Types](lec19-single-cycle-cpu-datapath-ii/19.6-adding-u-types.md)
  * [19.7-Single-Cycle CPU Datapath Summary](lec19-single-cycle-cpu-datapath-ii/19.7-single-cycle-cpu-datapath-summary.md)
* [Lec20-Single-Cycle CPU Control](lec20-single-cycle-cpu-control/README.md)
  * [20.1-Control and Status Registers](lec20-single-cycle-cpu-control/20.1-control-and-status-registers.md)
  * [20.2-Datapath Control](lec20-single-cycle-cpu-control/20.2-datapath-control.md)
  * [20.3-Instruction Timing](lec20-single-cycle-cpu-control/20.3-instruction-timing.md)
  * [20.4-Control Logic Design](lec20-single-cycle-cpu-control/20.4-control-logic-design.md)
  * [20.5-Milestone Summary](lec20-single-cycle-cpu-control/20.5-control-logic-summary.md)
* [Lec21-Performance & Energy Measurement](lec21-pipelining-i/README.md)
  * [21.1-Computer Matrices](lec21-pipelining-i/21.1-pipelining.md)
  * [21.2-Processor Performance Matrices](lec21-pipelining-i/21.2-processor-performance-iron-law.md)
  * [21.3-Energy Efficiency Matrices](lec21-pipelining-i/21.3-energy-efficiency.md)
  * [21.4-Introduction to Pipelining](lec21-pipelining-i/21.4-introduction-to-pipelining.md)
* [Lec22-Pipelining II](lec22-pipelining-ii/README.md)
  * [22.1-Pipelining RISC-V](lec22-pipelining-ii/22.1-pipelining-risc-v.md)
  * [22.2-Pipelining Datapath](lec22-pipelining-ii/22.2-pipelining-datapath.md)
  * [22.3-Pipeline Hazards](lec22-pipelining-ii/22.3-pipeline-hazards.md)
  * [22.4-Data Hazards](lec22-pipelining-ii/22.4-data-hazards.md)
* [Lec23-Pipelining III](lec23-pipelining-iii/README.md)
  * [23.1-Load Data Hazard](lec23-pipelining-iii/23.1-load-data-hazard.md)
  * [23.2-Control Hazards](lec23-pipelining-iii/23.2-control-hazards.md)
  * [23.3-Superscalar](lec23-pipelining-iii/23.3-superscalar.md)
* [Lec24-Caches I](lec24-caches-i/README.md)
  * [24.1-Binary Prefix](lec24-caches-i/24.1-binary-prefix.md)
  * [24.2-Library Analogy](lec24-caches-i/24.2-library-analogy.md)
  * [24.3-Memory Hierarchy](lec24-caches-i/24.3-memory-hierarchy.md)
  * [24.4-Locality, Design, Management](lec24-caches-i/24.4-locality-design-management.md)
* [Lec25-Caches II](lec25-caches-ii/README.md)
  * [25.1-Direct Mapped Caches](lec25-caches-ii/25.1-direct-mapped-caches.md)
  * [25.2-Direct Mapped Example](lec25-caches-ii/25.2-direct-mapped-example.md)
  * [25.3-Cache Terminology & Valid bit](lec25-caches-ii/25.3-cache-terminology-valid-bit.md)
* [Lec26-Caches III](lec26-caches-iii/README.md)
  * [26.1-Direct Mapped Example](lec26-caches-iii/26.1-direct-mapped-example.md)
  * [26.2-Multiword Cache, Writes, Block Sizes, Misses](lec26-caches-iii/26.2-multiword-cache-writes-block-sizes-misses.md)
  * [26.3-Fully Associative Caches](lec26-caches-iii/26.3-fully-associative-caches.md)
* [Lec27-Caches IV](lec27-caches-iv/README.md)
  * [27.1-Set-Associative Caches](lec27-caches-iv/27.1-set-associative-caches.md)
  * [27.2-Block Replacement with Example](lec27-caches-iv/27.2-block-replacement-with-example.md)
  * [27.3-AMAT & Multi-level cache](lec27-caches-iv/27.3-atam-multi-level-cache.md)
  * [27.4-Actual CPUs & Cache Idea](lec27-caches-iv/27.4-actual-cpus-cache-idea.md)
* [Lec28-OS & Virtual Memory Intro](lec28-os-and-virtual-memory-intro/README.md)
  * [28.1-Intro](lec28-os-and-virtual-memory-intro/28.1-intro.md)
  * [28.2-Operating System Basics](lec28-os-and-virtual-memory-intro/28.2-operating-system-basics.md)
  * [28.3-Operating System Functions](lec28-os-and-virtual-memory-intro/28.3-operating-system-functions.md)
* [Lec29-Virtual Memory I](lec29-virtual-memory-i/README.md)
  * [29.1-Virtual Memory Concepts](lec29-virtual-memory-i/29.1-virtual-memory-concepts.md)
  * [29.2-Physical Memory and Storage](lec29-virtual-memory-i/29.2-physical-memory-and-storage.md)
  * [29.3-Memory Manager](lec29-virtual-memory-i/29.3-memory-manager.md)
  * [29.4-Paged Memory](lec29-virtual-memory-i/29.4-paged-memory.md)
  * [29.5-Data Unit, Memory Access, Page Faults, Write-Back](lec29-virtual-memory-i/29.5-data-unit-memory-access-page-faults-write-back.md)
* [Lec30-Virtual Memory II](lec30-virtual-memory-ii/README.md)
  * [30.1-Hierarchical Page Tables](lec30-virtual-memory-ii/30.1-hierarchical-page-tables.md)
  * [30.2-Translation Lookaside Buffers (TLB)](lec30-virtual-memory-ii/30.2-translation-lookaside-buffers-tlb.md)
  * [30.3-TLBs in Datapath](lec30-virtual-memory-ii/30.3-tlbs-in-datapath.md)
  * [30.4-VM Performance](lec30-virtual-memory-ii/30.4-vm-performance.md)
* [Lec31-I/O](lec31-i-o/README.md)
  * [31.1-I/O Devices](lec31-i-o/31.1-i-o-devices.md)
  * [31.2-I/O Polling](lec31-i-o/31.2-i-o-polling.md)
  * [31.3-I/O Interrupts](lec31-i-o/31.3-i-o-interrupts.md)
  * [31.4-DMA](lec31-i-o/31.4-dma.md)
  * [31.5-Networking](lec31-i-o/31.5-networking.md)
* [Lec32-Flynn Taxonomy, SIMD Instructions](lec32-flynn-taxonomy-simd-instructions/README.md)
  * [32.1-Data Parallelism](lec32-flynn-taxonomy-simd-instructions/32.1-data-parallelism.md)
  * [32.2-Baseline & C vs. Python](lec32-flynn-taxonomy-simd-instructions/32.2-baseline-c-vs-python.md)
  * [32.3-Flynn's Taxonomy](lec32-flynn-taxonomy-simd-instructions/32.3-flynns-taxonomy.md)
  * [32.4-SIMD Architectures](lec32-flynn-taxonomy-simd-instructions/32.4-simd-architectures.md)
  * [32.5-SIMD Array Processing](lec32-flynn-taxonomy-simd-instructions/32.5-simd-array-processing.md)
  * [32.6-Matrix Multiply Example](lec32-flynn-taxonomy-simd-instructions/32.6-matrix-multiply-example.md)
* [Lec33-Thread-Level Parallelism I](lec33-thread-level-parallelism-i/README.md)
  * [33.1-Parallel Computer Architectures](lec33-thread-level-parallelism-i/33.1-parallel-computer-architectures.md)
  * [33.2-Multicore](lec33-thread-level-parallelism-i/33.2-multicore.md)
  * [33.3-Threads](lec33-thread-level-parallelism-i/33.3-threads.md)
  * [33.4-Multithreading](lec33-thread-level-parallelism-i/33.4-multithreading.md)
* [Lec34-Thread-Level Parallelism II](lec34-thread-level-parallelism-ii/README.md)
  * [34.1-Parallel Programming Languages](lec34-thread-level-parallelism-ii/34.1-parallel-programming-languages.md)
  * [34.2-OpenMP](lec34-thread-level-parallelism-ii/34.2-openmp.md)
  * [34.3-Computing π](lec34-thread-level-parallelism-ii/34.3-computing-p.md)
  * [34.4-Lock Synchronization](lec34-thread-level-parallelism-ii/34.4-lock-synchronization.md)
