
---------- Begin Simulation Statistics ----------
final_tick                                 8598255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    455                       # Simulator instruction rate (inst/s)
host_mem_usage                                7559296                       # Number of bytes of host memory used
host_op_rate                                      467                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14935.24                       # Real time elapsed on the host
host_tick_rate                                 354044                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6801386                       # Number of instructions simulated
sim_ops                                       6971298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005288                       # Number of seconds simulated
sim_ticks                                  5287732500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.411588                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  182672                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               189471                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2741                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            190075                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2320                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2736                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              416                       # Number of indirect misses.
system.cpu.branchPred.lookups                  214359                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8772                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          495                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1266486                       # Number of instructions committed
system.cpu.committedOps                       1287847                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.202503                       # CPI: cycles per instruction
system.cpu.discardedOps                          5674                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             691802                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             59264                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           343561                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1307411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312256                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          4055925                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  872273     67.73%     67.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1098      0.09%     67.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                  61295      4.76%     72.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite                353181     27.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1287847                       # Class of committed instruction
system.cpu.quiesceCycles                      4404447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2748514                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             118400                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          189                       # Transaction distribution
system.membus.trans_dist::WriteClean               75                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2122                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               78                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           155                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       314083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 639693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       144640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       144640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10211646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            475394                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000738                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027162                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  475043     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     351      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              475394                       # Request fanout histogram
system.membus.reqLayer6.occupancy           762841647                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5802875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6442562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1039750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4422605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          677409600                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11555000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1113837125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    916575568                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       184208                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       184208    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       184208                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    403966625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2677097603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    495758815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3172856418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1487276446                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1400518653                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2887795099                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4164374049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1896277469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6060651517                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       144640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       145600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       144640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       144640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2260                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2275                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27353880                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       181552                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27535432                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27353880                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27353880                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27353880                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       181552                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27535432                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2638336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41224                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1400518653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2638560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1403157213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3195320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    495758815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498954136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3195320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1896277469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2638560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1902111349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000547542250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43918                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41224                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2585                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3729421785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6768646785                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32211.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58461.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        65                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    135                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.287819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.895595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.008459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          265      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307      2.86%      5.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153      1.43%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          160      1.49%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          162      1.51%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          183      1.71%     11.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          119      1.11%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.88%     14.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9171     85.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10722                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2573.022222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1987.233544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      8.89%      8.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.22%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     35.56%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     17.78%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     17.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     17.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     916.222222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    656.759091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    321.108937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.44%     15.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     84.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7409920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2638720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2638336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1401.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       499.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1403.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5287589625                       # Total gap between requests
system.mem_ctrls.avgGap                      33646.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7396032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1398715233.798230171204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2626456.614437284879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3461597.196908126585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 495565159.546176016331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6758540890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10105895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15800689000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  88060986125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58408.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46570.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59851094.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2149926.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2939476875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2065062535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10083850.274725                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2003147.296054                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5778250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11911625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5845363875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2752891125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       611388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           611388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       611388                       # number of overall hits
system.cpu.icache.overall_hits::total          611388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2260                       # number of overall misses
system.cpu.icache.overall_misses::total          2260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     98515000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98515000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     98515000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98515000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       613648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       613648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       613648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       613648                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003683                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43590.707965                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43590.707965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43590.707965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43590.707965                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2260                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95023250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95023250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95023250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95023250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003683                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003683                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003683                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003683                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42045.685841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42045.685841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42045.685841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42045.685841                       # average overall mshr miss latency
system.cpu.icache.replacements                   2078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       611388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          611388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     98515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       613648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       613648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43590.707965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43590.707965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95023250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95023250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42045.685841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42045.685841                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           332.122339                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              737568                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            354.941290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   332.122339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.648676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.648676                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1229556                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1229556                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        97951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97951                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        97951                       # number of overall hits
system.cpu.dcache.overall_hits::total           97951                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            310                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          310                       # number of overall misses
system.cpu.dcache.overall_misses::total           310                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25598250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25598250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25598250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25598250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        98261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        98261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        98261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        98261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003155                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        82575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        82575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        82575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        82575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.dcache.writebacks::total               189                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           78                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17904000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17904000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5896375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5896375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77172.413793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77172.413793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77172.413793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77172.413793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.139865                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.139865                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    233                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        61146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           61146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11307375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11307375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69798.611111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69798.611111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10575500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10575500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5896375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5896375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68229.032258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68229.032258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21598.443223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21598.443223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14290875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14290875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96559.966216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96559.966216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7328500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7328500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95175.324675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95175.324675                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1634333125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1634333125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10431.558447                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10431.558447                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        29898                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        29898                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       126774                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       126774                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1578331147                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1578331147                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12449.959353                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12449.959353                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.863163                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.155844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.863163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1646653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1646653                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8598255000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8598341250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    455                       # Simulator instruction rate (inst/s)
host_mem_usage                                7559296                       # Number of bytes of host memory used
host_op_rate                                      467                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14935.33                       # Real time elapsed on the host
host_tick_rate                                 354048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6801395                       # Number of instructions simulated
sim_ops                                       6971313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005288                       # Number of seconds simulated
sim_ticks                                  5287818750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.408554                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  182673                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               189478                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2743                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            190075                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2320                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2736                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              416                       # Number of indirect misses.
system.cpu.branchPred.lookups                  214368                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8774                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          495                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1266495                       # Number of instructions committed
system.cpu.committedOps                       1287862                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.202589                       # CPI: cycles per instruction
system.cpu.discardedOps                          5681                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             691824                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             59264                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           343561                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1307503                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312247                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          4056063                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  872281     67.73%     67.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1098      0.09%     67.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                  61301      4.76%     72.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite                353181     27.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1287862                       # Class of committed instruction
system.cpu.quiesceCycles                      4404447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2748560                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318153                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             118401                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          190                       # Transaction distribution
system.membus.trans_dist::WriteClean               75                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2122                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               78                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           156                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       314086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 639696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       144640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       144640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10211774                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            475395                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000738                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027162                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  475044     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     351      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              475395                       # Request fanout histogram
system.membus.reqLayer6.occupancy           762849022                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5802875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6442562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1039750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4428355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          677409600                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11555000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1113837125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    916575568                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       184208                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       184208    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       184208                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    403966625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2677053936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    495750729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3172804665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1487252187                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1400495809                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2887747996                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4164306123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1896246538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6060552662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       144640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       145600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       144640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       144640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2260                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2275                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27353434                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       181549                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27534983                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27353434                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27353434                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27353434                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       181549                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27534983                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2638400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1400495809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2650620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1403146430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3207372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    495750729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498958101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3207372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1896246538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2650620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1902104530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000547542250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43918                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41225                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2585                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3729421785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6768673035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32211.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58461.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        65                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107962                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    135                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.287819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.895595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.008459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          265      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307      2.86%      5.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153      1.43%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          160      1.49%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          162      1.51%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          183      1.71%     11.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          119      1.11%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.88%     14.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9171     85.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10722                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2573.022222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1987.233544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      8.89%      8.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.22%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     35.56%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     17.78%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     17.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     17.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     916.222222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    656.759091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    321.108937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.44%     15.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     84.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7409984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2638720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2638400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1401.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       499.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1403.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5287848125                       # Total gap between requests
system.mem_ctrls.avgGap                      33647.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7396032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1398692419.251321792603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2638517.063392159529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3461540.734542007558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 495557076.346461355686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6758540890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10132145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15800689000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  88060986125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58408.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46477.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59625241.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2149926.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2939476875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2065148785                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10083850.274725                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2003147.296054                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5778250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11911625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5845450125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2752891125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       611399                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           611399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       611399                       # number of overall hits
system.cpu.icache.overall_hits::total          611399                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2260                       # number of overall misses
system.cpu.icache.overall_misses::total          2260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     98515000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98515000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     98515000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98515000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       613659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       613659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       613659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       613659                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003683                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43590.707965                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43590.707965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43590.707965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43590.707965                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2260                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95023250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95023250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95023250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95023250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003683                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003683                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003683                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003683                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42045.685841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42045.685841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42045.685841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42045.685841                       # average overall mshr miss latency
system.cpu.icache.replacements                   2078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       611399                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          611399                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     98515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       613659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       613659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43590.707965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43590.707965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95023250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95023250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42045.685841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42045.685841                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           332.122402                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2059554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2414                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            853.170671                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   332.122402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.648677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.648677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1229578                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1229578                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        97956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        97956                       # number of overall hits
system.cpu.dcache.overall_hits::total           97956                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          311                       # number of overall misses
system.cpu.dcache.overall_misses::total           311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25658875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25658875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25658875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25658875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        98267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        98267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        98267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        98267                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82504.421222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82504.421222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82504.421222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82504.421222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.dcache.writebacks::total               190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           78                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17963125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17963125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17963125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17963125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5896375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5896375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002371                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002371                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002371                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002371                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77094.957082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77094.957082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77094.957082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77094.957082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.139865                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.139865                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        61151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           61151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11368000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11368000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69742.331288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69742.331288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10634625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10634625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5896375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5896375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68170.673077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68170.673077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21598.443223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21598.443223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14290875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14290875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96559.966216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96559.966216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7328500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7328500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95175.324675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95175.324675                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1634333125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1634333125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10431.558447                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10431.558447                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        29898                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        29898                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       126774                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       126774                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1578331147                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1578331147                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12449.959353                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12449.959353                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.862088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              102724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.699732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.862088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1646678                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1646678                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8598341250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
