# Output

This folder stores output artifacts generated by the synthesis process.

### Files
- `mapped.v`: The final synthesized Verilog output generated by Yosys after applying the flow script.
