*design* DebussyLib (btIdent Verdi_O-2018.09-SP2-2)
Command arguments:
    +define+verilog
    -sv
    -f AXI2MEM.f
        ./../rtl/AXI2MEM_if.v
        ./../rtl/sram_8_8192_scn4m_subm.v
        ./../rtl/bist_sram.v
        ./../rtl/bist_8_8192.v
        ./../rtl/AXI2MEM_top.v
        ./../tb/AXI2MEM_tb.v

Highest level modules:
AXI2MEM_tb


*Warning* port sizes differ (1 vs 4) in port connection (port RREADY)
"./../rtl/AXI2MEM_top.v", 101: 

*Warning* port sizes differ (2 vs 4) in port connection (port RRESP)
"./../rtl/AXI2MEM_top.v", 119: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 134: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 148: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 162: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 176: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 194: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 208: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 222: 

*Warning* port sizes differ (1 vs 32) in port connection (port bist_en)
"./../rtl/AXI2MEM_top.v", 236: 

*Warning* port sizes differ (4 vs 1) in port connection (port RREADY)
"./../tb/AXI2MEM_tb.v", 75: 

*Warning* port sizes differ (32 vs 4) in port connection (port RDATA)
"./../tb/AXI2MEM_tb.v", 84: 

*Warning* port sizes differ (4 vs 2) in port connection (port RRESP)
"./../tb/AXI2MEM_tb.v", 85: 
Total	0 error(s),   13 warning(s)
