
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006541                       # Number of seconds simulated (Second)
simTicks                                   6540608500                       # Number of ticks simulated (Tick)
finalTick                                  9896486000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.51                       # Real time elapsed on the host (Second)
hostTickRate                                622157544                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4355476                       # Number of bytes of host memory used (Byte)
simInsts                                       700002                       # Number of instructions simulated (Count)
simOps                                        1274264                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    66584                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     121208                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus_1.data       499765                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            499765                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus_1.data       499765                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           499765                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus_1.data        79943                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           79943                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus_1.data        79943                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          79943                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus_1.data   6050791500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6050791500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus_1.data   6050791500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6050791500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus_1.data       579708                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        579708                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus_1.data       579708                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       579708                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus_1.data     0.137902                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137902                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus_1.data     0.137902                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.137902                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus_1.data 75688.822036                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 75688.822036                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus_1.data 75688.822036                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 75688.822036                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        79942                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             79942                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus_1.data        79943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        79943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus_1.data        79943                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        79943                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus_1.data   5970849500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5970849500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus_1.data   5970849500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   5970849500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus_1.data     0.137902                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.137902                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus_1.data     0.137902                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.137902                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus_1.data 74688.834545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 74688.834545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus_1.data 74688.834545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 74688.834545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  79942                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus_1.data            4                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            4                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus_1.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus_1.data        17000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total        17000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus_1.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus_1.data            4                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus_1.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus_1.data       499730                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          499730                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus_1.data       499730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       499730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::switch_cpus_1.data           35                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total             35                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus_1.data        79943                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        79943                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus_1.data   6050791500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6050791500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus_1.data        79978                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        79978                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus_1.data     0.999562                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.999562                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus_1.data 75688.822036                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 75688.822036                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus_1.data        79943                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        79943                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus_1.data   5970849500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   5970849500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus_1.data     0.999562                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.999562                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus_1.data 74688.834545                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 74688.834545                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  509                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               638119                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              80451                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.931772                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data     0.006365                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus_1.data    31.993635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.931641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus_1.data     0.062488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          477                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1239374                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1239374                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus_1.inst          363                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total               363                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus_1.inst          363                       # number of overall hits (Count)
system.cpu.icache.overallHits::total              363                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus_1.inst           14                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              14                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus_1.inst           14                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             14                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus_1.inst      1092500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      1092500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus_1.inst      1092500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      1092500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus_1.inst          377                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total           377                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus_1.inst          377                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total          377                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus_1.inst     0.037135                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.037135                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus_1.inst     0.037135                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.037135                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus_1.inst 78035.714286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78035.714286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus_1.inst 78035.714286                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78035.714286                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           52                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             26                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                12                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus_1.inst            2                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus_1.inst           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus_1.inst           12                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus_1.inst       946500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       946500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus_1.inst       946500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       946500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus_1.inst     0.031830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.031830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus_1.inst     0.031830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.031830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus_1.inst        78875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        78875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus_1.inst        78875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        78875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     12                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus_1.inst          363                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total             363                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus_1.inst           14                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            14                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus_1.inst      1092500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      1092500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus_1.inst          377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total          377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus_1.inst     0.037135                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.037135                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus_1.inst 78035.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78035.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus_1.inst            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus_1.inst           12                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus_1.inst       946500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       946500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus_1.inst     0.031830                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.031830                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus_1.inst        78875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        78875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  499                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               293390                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                511                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             574.148728                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   490.469367                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus_1.inst     8.530633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.957948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus_1.inst     0.016661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.974609                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          499                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          499                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.974609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses                766                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses               766                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF   9785039000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus_1.data          333                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       333                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus_1.data          333                       # number of overall hits (Count)
system.l2.overallHits::total                      333                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus_1.inst           12                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus_1.data        79610                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   79622                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus_1.inst           12                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus_1.data        79610                       # number of overall misses (Count)
system.l2.overallMisses::total                  79622                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus_1.inst       928500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus_1.data   5816902000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         5817830500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.inst       928500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.data   5816902000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        5817830500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus_1.inst           12                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus_1.data        79943                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 79955                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.inst           12                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.data        79943                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                79955                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus_1.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus_1.data     0.995835                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.995835                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.data     0.995835                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.995835                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus_1.inst        77375                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus_1.data 73067.478960                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    73068.128156                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.inst        77375                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.data 73067.478960                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   73068.128156                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                79942                       # number of writebacks (Count)
system.l2.writebacks::total                     79942                       # number of writebacks (Count)
system.l2.demandMshrHits::switch_cpus_1.data          348                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   348                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus_1.data          348                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  348                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::switch_cpus_1.inst           12                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus_1.data        79262                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               79274                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::l2.prefetcher          681                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.inst           12                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.data        79262                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              79955                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus_1.inst       805469                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus_1.data   4991043829                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4991849298                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::l2.prefetcher     40318714                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.inst       805469                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.data   4991043829                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    5032168012                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus_1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus_1.data     0.991481                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.991483                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.data     0.991481                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus_1.inst 67122.416667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus_1.data 62968.936300                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62969.565028                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::l2.prefetcher 59205.160059                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.inst 67122.416667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.data 62968.936300                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62937.502495                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          79942                       # number of replacements (Count)
system.l2.HardPFReq.mshrMisses::l2.prefetcher          681                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMisses::total             681                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMissLatency::l2.prefetcher     40318714                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissLatency::total     40318714                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissRate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.avgMshrMissLatency::l2.prefetcher 59205.160059                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.HardPFReq.avgMshrMissLatency::total 59205.160059                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::switch_cpus_1.inst           12                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               12                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus_1.inst       928500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       928500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus_1.inst           12                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             12                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus_1.inst        77375                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        77375                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus_1.inst           12                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           12                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus_1.inst       805469                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       805469                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus_1.inst 67122.416667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67122.416667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus_1.data          333                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   333                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus_1.data        79610                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               79610                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus_1.data   5816902000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     5816902000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus_1.data        79943                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             79943                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus_1.data     0.995835                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.995835                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus_1.data 73067.478960                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73067.478960                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::switch_cpus_1.data          348                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total               348                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus_1.data        79262                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           79262                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus_1.data   4991043829                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   4991043829                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus_1.data     0.991481                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.991481                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus_1.data 62968.936300                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 62968.936300                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           12                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               12                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           12                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        79942                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            79942                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        79942                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        79942                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.demandMshrMisses           79274                       # demands not covered by prefetchs (Count)
system.l2.prefetcher.pfIssued                     911                       # number of hwpf issued (Count)
system.l2.prefetcher.pfUseful                     333                       # number of useful prefetch (Count)
system.l2.prefetcher.pfUsefulButMiss                0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2.prefetcher.accuracy                0.365532                       # accuracy of the prefetcher (Count)
system.l2.prefetcher.coverage                0.004183                       # coverage brought by this prefetcher (Count)
system.l2.prefetcher.pfHitInCache                   0                       # number of prefetches hitting in cache (Count)
system.l2.prefetcher.pfHitInMSHR                  230                       # number of prefetches hitting in a MSHR (Count)
system.l2.prefetcher.pfHitInWB                      0                       # number of prefetches hit in the Write Buffer (Count)
system.l2.prefetcher.pfLate                       230                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2.prefetcher.pfIdentified                 911                       # number of prefetch candidates identified (Count)
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2.prefetcher.pfRemovedDemand                0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2.prefetcher.pfSpanPage                   239                       # number of prefetches that crossed the page (Count)
system.l2.prefetcher.pfUsefulSpanPage              93                       # number of prefetches that is useful and crossed the page (Count)
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2385.530653                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       164668                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      82331                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000073                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst              944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data             1177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::l2.prefetcher     2.109587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data     0.406008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.inst     8.530653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.data   253.484405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.230469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.287354                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::l2.prefetcher        0.000515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.000099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.inst     0.002083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.data     0.061886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.582405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2389                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  123                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  133                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2133                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.583252                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1359226                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1359226                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     79942.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l2.prefetcher::samples       681.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.data::samples     79261.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000014719750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         4992                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         4992                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              236294                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              75029                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       79954                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      79942                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     79954                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    79942                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 79954                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                79942                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   79483                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     468                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   4928                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   5009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   4993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   4993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   4993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   4993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   4993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   4993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   5002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   5021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   5007                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   5004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   4993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   4992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   4992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   4992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         4992                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.014623                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.012345                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      0.318385                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15            31      0.62%      0.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17          4947     99.10%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19            12      0.24%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          4992                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         4992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.008814                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.008143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.154808                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             4975     99.66%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.02%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                5      0.10%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               11      0.22%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          4992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5117056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              5116288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              782351672.63107097                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              782234252.36352253                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6540703500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      40905.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::l2.prefetcher        43584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.data      5072704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      5114624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::l2.prefetcher 6663600.183377433568                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.inst 117420.267548501040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.data 775570652.180145025253                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 781979841.783834099770                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::l2.prefetcher          681                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.data        79261                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        79942                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::l2.prefetcher     24196250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.inst       395500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.data   2282041000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 162345515500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::l2.prefetcher     35530.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.inst     32958.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.data     28791.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2030791.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::l2.prefetcher        43584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.data      5072704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5117056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus_1.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      5116288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      5116288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::l2.prefetcher          681                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.data        79261                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           79954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        79942                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          79942                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::l2.prefetcher      6663600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.inst       117420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.data    775570652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         782351673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus_1.inst       117420                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        117420                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    782234252                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        782234252                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    782234252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l2.prefetcher      6663600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.inst       117420                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.data    775570652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1564585925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                79954                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               79916                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         4993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         4994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         4992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         4993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         5000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               807495250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             399770000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2306632750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10099.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28849.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               69215                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              69063                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        21592                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   473.891071                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   452.337177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   101.473492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          410      1.90%      1.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          313      1.45%      3.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          264      1.22%      4.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         1245      5.77%     10.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          275      1.27%     11.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          298      1.38%     12.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          388      1.80%     14.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575        18399     85.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        21592                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           5117056                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        5114624                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              782.351673                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              781.979842                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        77233380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        41035335                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      285721380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     208815660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 516297600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2735753190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    209750880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4074607425                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   622.970695                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    522804500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    218400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5804480750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        77076300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        40936665                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      285600000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     208831320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 516297600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2727380460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    216720960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4072843305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   622.700977                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    541156500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    218400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5785918500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 693                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         79942                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              79261                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             79261                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            693                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       239850                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       239850                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  239850                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10233344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     10233344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10233344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              79954                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    79954    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                79954                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           187693639                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          148805340                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         159896                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        79942                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                            nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                            nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.commitStats0.numOps              0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi               nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc               nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.switch_cpus.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetchStats0.numInsts             0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.mmu.dtb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses               0                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses                 0                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses               0                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses                 0                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.switch_cpus_1.numCycles               13081217                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus_1.cpi                    32.703043                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus_1.ipc                     0.030578                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus_1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus_1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus_1.instsAdded               4558495                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus_1.nonSpecInstsAdded             30                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus_1.instsIssued              4557855                       # Number of instructions issued (Count)
system.switch_cpus_1.squashedInstsIssued           37                       # Number of squashed instructions issued (Count)
system.switch_cpus_1.squashedInstsExamined      3838413                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus_1.squashedOperandsExamined      1760600                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus_1.squashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus_1.numIssuedDist::samples     13081217                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::mean     0.348427                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::stdev     1.354471                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::0        12121562     92.66%     92.66% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::1           60104      0.46%     93.12% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::2           40005      0.31%     93.43% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::3          299727      2.29%     95.72% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::4           20026      0.15%     95.87% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::5           60126      0.46%     96.33% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::6          319752      2.44%     98.78% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::7           60006      0.46%     99.24% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::8           99909      0.76%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::total     13081217                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntAlu         20035     99.96%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntMult            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntDiv             0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCvt            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMult            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMultAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatDiv            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMisc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatSqrt            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAddAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAlu            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCvt            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMisc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMult            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMultAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMatMultAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShift            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShiftAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdDiv            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSqrt            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAlu            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCvt            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatDiv            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMisc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMult            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatSqrt            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAlu            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAes            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAesMix            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash2            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash2            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma2            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma3            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdPredAlu            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::Matrix             0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MatrixMov            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MatrixOP            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemRead            5      0.02%     99.99% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemWrite            3      0.01%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statIssuedInstType_0::No_OpClass           78      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntAlu      3538394     77.63%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCvt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMisc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAlu           10      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCvt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMisc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShift            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAes            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAesMix            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::Matrix            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MatrixMov            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MatrixOP            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemRead       499794     10.97%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemWrite       519570     11.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemWrite            9      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::total      4557855                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.issueRate               0.348427                       # Inst issue rate ((Count/Cycle))
system.switch_cpus_1.fuBusy                     20043                       # FU busy when requested (Count)
system.switch_cpus_1.fuBusyRate              0.004397                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus_1.intInstQueueReads       22216961                       # Number of integer instruction queue reads (Count)
system.switch_cpus_1.intInstQueueWrites       8396904                       # Number of integer instruction queue writes (Count)
system.switch_cpus_1.intInstQueueWakeupAccesses      4117971                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus_1.fpInstQueueReads              38                       # Number of floating instruction queue reads (Count)
system.switch_cpus_1.fpInstQueueWrites             34                       # Number of floating instruction queue writes (Count)
system.switch_cpus_1.fpInstQueueWakeupAccesses           19                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus_1.vecInstQueueReads              0                       # Number of vector instruction queue reads (Count)
system.switch_cpus_1.vecInstQueueWrites             0                       # Number of vector instruction queue writes (Count)
system.switch_cpus_1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus_1.intAluAccesses           4577801                       # Number of integer alu accesses (Count)
system.switch_cpus_1.fpAluAccesses                 19                       # Number of floating point alu accesses (Count)
system.switch_cpus_1.vecAluAccesses                 0                       # Number of vector alu accesses (Count)
system.switch_cpus_1.numSquashedInsts             212                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus_1.numSwp                         0                       # Number of swp insts executed (Count)
system.switch_cpus_1.MemDepUnit__0.insertedLoads       499903                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.insertedStores       519649                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingLoads           37                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingStores           15                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::Return           71      0.01%      0.01% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::CallDirect           85      0.01%      0.03% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::CallIndirect            0      0.00%      0.03% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::DirectCond       599648     99.93%     99.95% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::DirectUncond           96      0.02%     99.97% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::IndirectCond            0      0.00%     99.97% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::IndirectUncond          185      0.03%    100.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::total       600085                       # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::Return           65      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::CallDirect           79      0.02%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::CallIndirect            0      0.00%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::DirectCond       519647     99.92%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::DirectUncond           94      0.02%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::IndirectUncond          184      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::total       520069                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::CallDirect           12     11.88%     11.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::CallIndirect            0      0.00%     11.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::DirectCond           79     78.22%     90.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::DirectUncond            9      8.91%     99.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::IndirectCond            0      0.00%     99.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::IndirectUncond            1      0.99%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::total          101                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::Return            6      0.01%      0.01% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::CallDirect            6      0.01%      0.01% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::CallIndirect            0      0.00%      0.01% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::DirectCond        79993     99.98%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::DirectUncond            2      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::IndirectUncond            1      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::total        80008                       # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::CallDirect            3      6.82%      6.82% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::CallIndirect            0      0.00%      6.82% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::DirectCond           40     90.91%     97.73% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::DirectUncond            1      2.27%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::total           44                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.targetProvider_0::NoTarget          567      0.09%      0.09% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::BTB       599503     99.90%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::RAS           12      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::Indirect            3      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::total       600085                       # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetWrong_0::NoBranch           95     94.06%     94.06% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::Return            6      5.94%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::total          101                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.condPredicted       599648                       # Number of conditional branches predicted (Count)
system.switch_cpus_1.branchPred.condPredictedTaken       599394                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus_1.branchPred.condIncorrect          101                       # Number of conditional branches incorrect (Count)
system.switch_cpus_1.branchPred.predTakenBTBMiss           23                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus_1.branchPred.NotTakenMispredicted           95                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus_1.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus_1.branchPred.BTBLookups       600085                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.BTBUpdates           94                       # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.BTBHits        599588                       # Number of BTB hits (Count)
system.switch_cpus_1.branchPred.BTBHitRatio     0.999172                       # BTB Hit Ratio (Ratio)
system.switch_cpus_1.branchPred.BTBMispredicted           39                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus_1.branchPred.indirectLookups          185                       # Number of indirect predictor lookups. (Count)
system.switch_cpus_1.branchPred.indirectHits            3                       # Number of indirect target hits. (Count)
system.switch_cpus_1.branchPred.indirectMisses          182                       # Number of indirect misses. (Count)
system.switch_cpus_1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus_1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::Return           71      0.01%      0.01% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::CallDirect           85      0.01%      0.03% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::CallIndirect            0      0.00%      0.03% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::DirectCond       599648     99.93%     99.95% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::DirectUncond           96      0.02%     99.97% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.97% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::IndirectUncond          185      0.03%    100.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::total       600085                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::Return           71     14.29%     14.29% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::CallDirect           20      4.02%     18.31% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::CallIndirect            0      0.00%     18.31% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::DirectCond          193     38.83%     57.14% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::DirectUncond           28      5.63%     62.78% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::IndirectCond            0      0.00%     62.78% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::IndirectUncond          185     37.22%    100.00% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::total          497                       # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::CallDirect           12     12.77%     12.77% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::CallIndirect            0      0.00%     12.77% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::DirectCond           73     77.66%     90.43% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::DirectUncond            9      9.57%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::total           94                       # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::CallDirect           12     12.77%     12.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::DirectCond           73     77.66%     90.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::DirectUncond            9      9.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::total           94                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.branchPred.indirectBranchPred.lookups          185                       # Number of lookups (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.hits            3                       # Number of hits of a tag (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.misses          182                       # Number of misses (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.indirectRecords          186                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.speculativeOverflows          100                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus_1.branchPred.ras.pushes          150                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus_1.branchPred.ras.pops          150                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus_1.branchPred.ras.squashes          144                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus_1.branchPred.ras.used            6                       # Number of times the RAS is the provider (Count)
system.switch_cpus_1.branchPred.ras.correct            6                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus_1.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus_1.commit.commitSquashedInsts      3838356                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus_1.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus_1.commit.branchMispredicts          101                       # The number of times a branch was mispredicted (Count)
system.switch_cpus_1.commit.numCommittedDist::samples     12601256                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::mean     0.057142                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::stdev     0.585436                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::0     12421221     98.57%     98.57% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::1        20046      0.16%     98.73% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::2        79950      0.63%     99.36% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::3        20009      0.16%     99.52% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::4           28      0.00%     99.52% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::5            8      0.00%     99.52% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::6            3      0.00%     99.52% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::7            4      0.00%     99.52% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::8        59987      0.48%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::total     12601256                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed (Count)
system.switch_cpus_1.commit.membars                 8                       # Number of memory barriers committed (Count)
system.switch_cpus_1.commit.functionCalls            6                       # Number of function calls committed. (Count)
system.switch_cpus_1.commit.committedInstType_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntAlu       560074     77.78%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntMult            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntDiv            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatAdd            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCmp            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCvt            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMult            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatDiv            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMisc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAdd            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAlu            2      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCmp            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCvt            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMisc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMult            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShift            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdDiv            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAes            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::Matrix            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MatrixMov            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MatrixOP            0      0.00%     77.78% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemRead        80005     11.11%     88.89% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemWrite        79981     11.11%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::total       720067                       # Class of committed instruction (Count)
system.switch_cpus_1.commit.commitEligibleSamples        59987                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus_1.commitStats0.numInsts       400000                       # Number of instructions committed (thread level) (Count)
system.switch_cpus_1.commitStats0.numOps       720067                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus_1.commitStats0.numInstsNotNOP       400000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus_1.commitStats0.numOpsNotNOP       720067                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus_1.commitStats0.cpi       32.703043                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus_1.commitStats0.ipc        0.030578                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus_1.commitStats0.numMemRefs       159988                       # Number of memory references committed (Count)
system.switch_cpus_1.commitStats0.numFpInsts            4                       # Number of float instructions (Count)
system.switch_cpus_1.commitStats0.numIntInsts       720054                       # Number of integer instructions (Count)
system.switch_cpus_1.commitStats0.numLoadInsts        80005                       # Number of load instructions (Count)
system.switch_cpus_1.commitStats0.numStoreInsts        79983                       # Number of store instructions (Count)
system.switch_cpus_1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus_1.commitStats0.committedInstType::No_OpClass            3      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntAlu       560074     77.78%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntMult            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntDiv            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatAdd            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatCmp            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatCvt            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMult            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatDiv            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMisc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAdd            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAlu            2      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdCmp            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdCvt            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMisc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMult            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShift            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdDiv            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAes            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::Matrix            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MatrixMov            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MatrixOP            0      0.00%     77.78% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MemRead        80005     11.11%     88.89% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MemWrite        79981     11.11%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::total       720067                       # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedControl::IsControl        80008                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsDirectControl        80001                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsIndirectControl            7                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsCondControl        79993                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsUncondControl           15                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsCall            6                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsReturn            6                       # Class of control type instructions committed (Count)
system.switch_cpus_1.decode.idleCycles          40689                       # Number of cycles decode is idle (Cycle)
system.switch_cpus_1.decode.blockedCycles     12140731                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus_1.decode.runCycles          799713                       # Number of cycles decode is running (Cycle)
system.switch_cpus_1.decode.unblockCycles        79991                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus_1.decode.squashCycles        20088                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus_1.decode.branchResolved       519598                       # Number of times decode resolved a branch (Count)
system.switch_cpus_1.decode.branchMispred           25                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus_1.decode.decodedInsts      4639528                       # Number of instructions handled by decode (Count)
system.switch_cpus_1.decode.squashedInsts          115                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus_1.executeStats0.numInsts      4557635                       # Number of executed instructions (Count)
system.switch_cpus_1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus_1.executeStats0.numBranches       499683                       # Number of branches executed (Count)
system.switch_cpus_1.executeStats0.numLoadInsts       499741                       # Number of load instructions executed (Count)
system.switch_cpus_1.executeStats0.numStoreInsts       519566                       # Number of stores executed (Count)
system.switch_cpus_1.executeStats0.instRate     0.348411                       # Inst execution rate ((Count/Cycle))
system.switch_cpus_1.executeStats0.numCCRegReads      2498268                       # Number of times the CC registers were read (Count)
system.switch_cpus_1.executeStats0.numCCRegWrites      2038630                       # Number of times the CC registers were written (Count)
system.switch_cpus_1.executeStats0.numFpRegReads           29                       # Number of times the floating registers were read (Count)
system.switch_cpus_1.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.switch_cpus_1.executeStats0.numIntRegReads      5596490                       # Number of times the integer registers were read (Count)
system.switch_cpus_1.executeStats0.numIntRegWrites      3038580                       # Number of times the integer registers were written (Count)
system.switch_cpus_1.executeStats0.numMemRefs      1019307                       # Number of memory refs (Count)
system.switch_cpus_1.executeStats0.numMiscRegReads      2018811                       # Number of times the Misc registers were read (Count)
system.switch_cpus_1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus_1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus_1.fetch.predictedBranches       599518                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus_1.fetch.cycles            13059855                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus_1.fetch.squashCycles         40218                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus_1.fetch.miscStallCycles           64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus_1.fetch.pendingTrapStallCycles          145                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus_1.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus_1.fetch.cacheLines             378                       # Number of cache lines fetched (Count)
system.switch_cpus_1.fetch.icacheSquashes           21                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus_1.fetch.nisnDist::samples     13081217                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::mean     0.415855                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::stdev     1.664886                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::0       11881623     90.83%     90.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::1         559504      4.28%     95.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::2             27      0.00%     95.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::3             19      0.00%     95.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::4          39961      0.31%     95.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::5          20050      0.15%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::6             23      0.00%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::7          20037      0.15%     95.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::8         559973      4.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::total     13081217                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetchStats0.numInsts      3039248                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus_1.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus_1.fetchStats0.fetchRate     0.232337                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus_1.fetchStats0.numBranches       600085                       # Number of branches fetched (Count)
system.switch_cpus_1.fetchStats0.branchRate     0.045874                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus_1.fetchStats0.icacheStallCycles         1037                       # ICache total stall cycles (Cycle)
system.switch_cpus_1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus_1.iew.idleCycles                 0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus_1.iew.squashCycles           20088                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus_1.iew.blockCycles           460000                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus_1.iew.unblockCycles             30                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus_1.iew.dispatchedInsts      4558525                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus_1.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus_1.iew.dispLoadInsts         499903                       # Number of dispatched load instructions (Count)
system.switch_cpus_1.iew.dispStoreInsts        519649                       # Number of dispatched store instructions (Count)
system.switch_cpus_1.iew.dispNonSpecInsts           10                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus_1.iew.iqFullEvents               5                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus_1.iew.lsqFullEvents             25                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.switch_cpus_1.iew.predictedTakenIncorrect           12                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus_1.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus_1.iew.branchMispredicts          156                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus_1.iew.instsToCommit        4557576                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus_1.iew.writebackCount       4117990                       # Cumulative count of insts written-back (Count)
system.switch_cpus_1.iew.producerInst         3437863                       # Number of instructions producing a value (Count)
system.switch_cpus_1.iew.consumerInst         5076648                       # Number of instructions consuming a value (Count)
system.switch_cpus_1.iew.wbRate              0.314802                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus_1.iew.wbFanout            0.677192                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus_1.lsq0.forwLoads                 7                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus_1.lsq0.squashedLoads        419893                       # Number of loads squashed (Count)
system.switch_cpus_1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus_1.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
system.switch_cpus_1.lsq0.squashedStores       439661                       # Number of stores squashed (Count)
system.switch_cpus_1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
system.switch_cpus_1.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus_1.lsq0.loadToUse::samples        80004                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::mean     3.000275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::stdev     0.021211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::0-9        80004    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::max_value            5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::total        80004                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.mmu.dtb.rdAccesses        499741                       # TLB accesses on read requests (Count)
system.switch_cpus_1.mmu.dtb.wrAccesses        519566                       # TLB accesses on write requests (Count)
system.switch_cpus_1.mmu.dtb.rdMisses              11                       # TLB misses on read requests (Count)
system.switch_cpus_1.mmu.dtb.wrMisses          459532                       # TLB misses on write requests (Count)
system.switch_cpus_1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus_1.mmu.itb.wrAccesses           401                       # TLB accesses on write requests (Count)
system.switch_cpus_1.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus_1.mmu.itb.wrMisses              30                       # TLB misses on write requests (Count)
system.switch_cpus_1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.rename.squashCycles        20088                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus_1.rename.idleCycles          80729                       # Number of cycles rename is idle (Cycle)
system.switch_cpus_1.rename.blockCycles      12080616                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus_1.rename.runCycles          839647                       # Number of cycles rename is running (Cycle)
system.switch_cpus_1.rename.unblockCycles        60132                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus_1.rename.renamedInsts      4559060                       # Number of instructions processed by rename (Count)
system.switch_cpus_1.rename.ROBFullEvents        59949                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus_1.rename.IQFullEvents           47                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus_1.rename.SQFullEvents          142                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus_1.rename.renamedOperands      8636251                       # Number of destination operands rename has renamed (Count)
system.switch_cpus_1.rename.lookups          15713983                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus_1.rename.intLookups        5597981                       # Number of integer rename lookups (Count)
system.switch_cpus_1.rename.fpLookups              29                       # Number of floating rename lookups (Count)
system.switch_cpus_1.rename.committedMaps      1359933                       # Number of HB maps that are committed (Count)
system.switch_cpus_1.rename.undoneMaps        7276199                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus_1.rename.serializing             0                       # count of serializing insts renamed (Count)
system.switch_cpus_1.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus_1.rename.skidInsts          160127                       # count of insts added to the skid buffer (Count)
system.switch_cpus_1.rob.reads               16839861                       # The number of ROB reads (Count)
system.switch_cpus_1.rob.writes               9596860                       # The number of ROB writes (Count)
system.switch_cpus_1.thread_0.numInsts         400000                       # Number of Instructions committed (Count)
system.switch_cpus_1.thread_0.numOps           720067                       # Number of Ops committed (Count)
system.switch_cpus_1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp                 12                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       159884                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           12                       # Transaction distribution (Count)
system.tol2bus.transDist::HardPFReq               681                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             79943                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            79942                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             12                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           36                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       239827                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 239863                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10232576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                10234112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           80623                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   5116288                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            160578                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  160578    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              160578                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9896486000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          159908500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             18000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         119913000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        159909                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        79954                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
