// Seed: 3662702632
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge 1, posedge id_1) 1)
  else;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
);
  uwire  id_3  ,  id_4  ,  id_5  ,  id_6  =  1  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  =  1 'b0 ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  =  id_9  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  module_0(
      id_6, id_28
  );
  wire id_31;
  wire id_32;
  initial id_9 = id_19;
  xnor (
      id_1,
      id_4,
      id_16,
      id_7,
      id_13,
      id_27,
      id_26,
      id_9,
      id_21,
      id_10,
      id_0,
      id_8,
      id_29,
      id_18,
      id_12,
      id_30,
      id_11,
      id_23,
      id_5,
      id_25,
      id_19,
      id_14
  );
endmodule
