// Seed: 1702861039
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output wire id_3,
    output tri0 id_4
);
  initial id_0 = id_1;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output uwire id_7,
    output supply0 id_8,
    output supply0 id_9
);
  module_0(
      id_7, id_2, id_5, id_9, id_9
  );
  wire id_11;
endmodule
