

================================================================
== Synthesis Summary Report of 'spmv_accel'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 20:04:45 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        proj3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                                Modules                               | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |                                & Loops                               | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ spmv_accel                                                          |     -|  0.04|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|  1401 (1%)|  2007 (3%)|    -|
    | + spvm_kernel*                                                       |     -|  0.04|        -|       -|         -|        -|     -|  dataflow|     -|  5 (2%)|  1296 (1%)|  1864 (3%)|    -|
    |  + spvm_kernel_Loop_VITIS_LOOP_30_1_proc2                            |     -|  1.34|        -|       -|         -|        -|     -|        no|     -|       -|   41 (~0%)|  164 (~0%)|    -|
    |   + spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1  |     -|  1.34|        -|       -|         -|        -|     -|        no|     -|       -|   35 (~0%)|  106 (~0%)|    -|
    |    o VITIS_LOOP_30_1                                                 |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|       -|          -|          -|    -|
    |  + spvm_kernel_Loop_VITIS_LOOP_35_2_proc3                            |     -|  1.34|        -|       -|         -|        -|     -|        no|     -|       -|   35 (~0%)|  119 (~0%)|    -|
    |   o VITIS_LOOP_35_2                                                  |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|       -|          -|          -|    -|
    |  + spvm_kernel_Loop_VITIS_LOOP_52_3_proc4                            |     -|  0.04|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|  618 (~0%)|  1043 (1%)|    -|
    |   o VITIS_LOOP_52_3                                                  |    II|  7.30|        -|       -|        13|        6|     -|       yes|     -|       -|          -|          -|    -|
    |  + spvm_kernel_Loop_VITIS_LOOP_70_4_proc5                            |     -|  1.34|        -|       -|         -|        -|     -|        no|     -|       -|  104 (~0%)|  155 (~0%)|    -|
    |   + spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4  |     -|  1.34|        -|       -|         -|        -|     -|        no|     -|       -|   67 (~0%)|  106 (~0%)|    -|
    |    o VITIS_LOOP_70_4                                                 |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|       -|          -|          -|    -|
    | o VITIS_LOOP_103_1                                                   |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|       -|          -|          -|    -|
    +----------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| cols_address0   | 4        |
| cols_q0         | 32       |
| rows_address0   | 2        |
| rows_q0         | 32       |
| values_address0 | 4        |
| values_q0       | 32       |
| x_address0      | 2        |
| x_q0            | 32       |
| y_address0      | 2        |
| y_d0            | 32       |
+-----------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| col_size  | ap_none | 32       |
| data_size | ap_none | 32       |
| row_size  | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+---------------+
| Argument  | Direction | Datatype      |
+-----------+-----------+---------------+
| values    | in        | float*        |
| cols      | in        | unsigned int* |
| rows      | in        | unsigned int* |
| x         | in        | float*        |
| y         | out       | float*        |
| row_size  | in        | unsigned int  |
| col_size  | in        | unsigned int  |
| data_size | in        | unsigned int  |
| return    | out       | int           |
+-----------+-----------+---------------+

* SW-to-HW Mapping
+-----------+-----------------+---------+----------+
| Argument  | HW Interface    | HW Type | HW Usage |
+-----------+-----------------+---------+----------+
| values    | values_address0 | port    | offset   |
| values    | values_ce0      | port    |          |
| values    | values_q0       | port    |          |
| cols      | cols_address0   | port    | offset   |
| cols      | cols_ce0        | port    |          |
| cols      | cols_q0         | port    |          |
| rows      | rows_address0   | port    | offset   |
| rows      | rows_ce0        | port    |          |
| rows      | rows_q0         | port    |          |
| x         | x_address0      | port    | offset   |
| x         | x_ce0           | port    |          |
| x         | x_q0            | port    |          |
| y         | y_address0      | port    | offset   |
| y         | y_ce0           | port    |          |
| y         | y_we0           | port    |          |
| y         | y_d0            | port    |          |
| row_size  | row_size        | port    |          |
| col_size  | col_size        | port    |          |
| data_size | data_size       | port    |          |
| return    | ap_return       | port    |          |
+-----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                                 | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+----------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + spmv_accel                                                         | 5   |        |            |      |         |         |
|   add_ln103_fu_129_p2                                                | -   |        | add_ln103  | add  | fabric  | 0       |
|  + spvm_kernel                                                       | 5   |        |            |      |         |         |
|   + spvm_kernel_Loop_VITIS_LOOP_30_1_proc2                           | 0   |        |            |      |         |         |
|    + spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1 | 0   |        |            |      |         |         |
|      add_ln30_fu_77_p2                                               | -   |        | add_ln30   | add  | fabric  | 0       |
|   + spvm_kernel_Loop_VITIS_LOOP_35_2_proc3                           | 0   |        |            |      |         |         |
|     add_ln35_fu_102_p2                                               | -   |        | add_ln35   | add  | fabric  | 0       |
|   + spvm_kernel_Loop_VITIS_LOOP_52_3_proc4                           | 5   |        |            |      |         |         |
|     r_2_fu_126_p2                                                    | -   |        | r_2        | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U14                                | 3   |        | mul        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U13                               | 2   |        | sum_2      | fadd | fulldsp | 4       |
|     col_left_3_fu_165_p2                                             | -   |        | col_left_3 | add  | fabric  | 0       |
|   + spvm_kernel_Loop_VITIS_LOOP_70_4_proc5                           | 0   |        |            |      |         |         |
|    + spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4 | 0   |        |            |      |         |         |
|      add_ln70_fu_76_p2                                               | -   |        | add_ln70   | add  | fabric  | 0       |
+----------------------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+--------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+-------------------+------+------+--------+--------------+---------+------+---------+
| + spmv_accel      | 0    | 0    |        |              |         |      |         |
|   x_local_U       | -    | -    |        | x_local      | ram_1p  | auto | 1       |
|  + spvm_kernel    | 0    | 0    |        |              |         |      |         |
|    row_size_c_U   | -    | -    |        | row_size_c   | fifo    | srl  | 0       |
|    rows_fifo_U    | -    | -    |        | rows_fifo    | fifo    | srl  | 0       |
|    values_fifo_U  | -    | -    |        | values_fifo  | fifo    | srl  | 0       |
|    cols_fifo_U    | -    | -    |        | cols_fifo    | fifo    | srl  | 0       |
|    results_fifo_U | -    | -    |        | results_fifo | fifo    | srl  | 0       |
+-------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                         | Messages                                                                                                                                                                           |
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | proj3/spmv.cpp:17 in spvm_kernel | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                  | There are a total of 4 such instances of non-canonical statements in the dataflow region                                                                                           |
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+----------+---------+----------------------------------+
| Type     | Options | Location                         |
+----------+---------+----------------------------------+
| pipeline |         | proj3/spmv.cpp:31 in spvm_kernel |
| pipeline |         | proj3/spmv.cpp:36 in spvm_kernel |
| pipeline |         | proj3/spmv.cpp:53 in spvm_kernel |
| pipeline |         | proj3/spmv.cpp:71 in spvm_kernel |
| pipeline |         | proj3/spmv.cpp:104 in spmv_accel |
+----------+---------+----------------------------------+


