{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 04 09:53:48 2017 " "Info: Processing started: Sat Nov 04 09:53:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCA8_bit -c RCA8_bit --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RCA8_bit -c RCA8_bit --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_8bit_add_sub.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file csc21100_8bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_Package2 " "Info: Found design unit 1: Csc211_Gerti_Kulla_Package2" {  } { { "Csc21100_8bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_8bit_add_sub-Behaviour " "Info: Found design unit 2: Csc21100_8bit_add_sub-Behaviour" {  } { { "Csc21100_8bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_8bit_add_sub " "Info: Found entity 1: Csc21100_8bit_add_sub" {  } { { "Csc21100_8bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_4bit_add_sub.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file csc21100_4bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_Package " "Info: Found design unit 1: Csc211_Gerti_Kulla_Package" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_4bit_add_sub.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_4bit_add_sub-Behaviour " "Info: Found design unit 2: Csc21100_4bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_4bit_add_sub.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_4bit_add_sub " "Info: Found entity 1: Csc21100_4bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_4bit_add_sub.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-Behaviour " "Info: Found design unit 1: add_sub-Behaviour" {  } { { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Info: Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_logic-arch " "Info: Found design unit 1: cla_logic-arch" {  } { { "cla_logic.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla_logic.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla_logic " "Info: Found entity 1: cla_logic" {  } { { "cla_logic.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla_logic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_g_p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder_g_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_g_p-arch " "Info: Found design unit 1: full_adder_g_p-arch" {  } { { "full_adder_g_p.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/full_adder_g_p.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_g_p " "Info: Found entity 1: full_adder_g_p" {  } { { "full_adder_g_p.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/full_adder_g_p.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_CLA_Package " "Info: Found design unit 1: Csc211_Gerti_Kulla_CLA_Package" {  } { { "cla4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla4.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cla4-arch " "Info: Found design unit 2: cla4-arch" {  } { { "cla4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla4.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info: Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla4.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_add_subtract.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file cla4_add_subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_CLA_Package2 " "Info: Found design unit 1: Csc211_Gerti_Kulla_CLA_Package2" {  } { { "cla4_add_subtract.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla4_add_subtract.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cla4_add_subtract-arch " "Info: Found design unit 2: cla4_add_subtract-arch" {  } { { "cla4_add_subtract.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla4_add_subtract.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4_add_subtract " "Info: Found entity 1: cla4_add_subtract" {  } { { "cla4_add_subtract.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla4_add_subtract.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca8_bit.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file rca8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc211_Gerti_Kulla_CLA_Package3 " "Info: Found design unit 1: Csc211_Gerti_Kulla_CLA_Package3" {  } { { "RCA8_bit.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/RCA8_bit.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RCA8_bit-arch " "Info: Found design unit 2: RCA8_bit-arch" {  } { { "RCA8_bit.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/RCA8_bit.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RCA8_bit " "Info: Found entity 1: RCA8_bit" {  } { { "RCA8_bit.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/RCA8_bit.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-struct " "Info: Found design unit 1: Display-struct" {  } { { "Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Display.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Display.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gerti/desktop/vhdl report/lab6/ripple_carry_adder/my_lpm_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gerti/desktop/vhdl report/lab6/ripple_carry_adder/my_lpm_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lpm_adder-SYN " "Info: Found design unit 1: my_lpm_adder-SYN" {  } { { "../Ripple_Carry_Adder/My_LPM_Adder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/My_LPM_Adder.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 My_LPM_Adder " "Info: Found entity 1: My_LPM_Adder" {  } { { "../Ripple_Carry_Adder/My_LPM_Adder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/My_LPM_Adder.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Info: Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA8_bit RCA8_bit:inst1 " "Info: Elaborating entity \"RCA8_bit\" for hierarchy \"RCA8_bit:inst1\"" {  } { { "Block2.bdf" "inst1" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Block2.bdf" { { 152 256 392 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b RCA8_bit.vhd(51) " "Warning (10492): VHDL Process Statement warning at RCA8_bit.vhd(51): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RCA8_bit.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/RCA8_bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b RCA8_bit.vhd(52) " "Warning (10492): VHDL Process Statement warning at RCA8_bit.vhd(52): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RCA8_bit.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/RCA8_bit.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_g_p RCA8_bit:inst1\|full_adder_g_p:ADD80 " "Info: Elaborating entity \"full_adder_g_p\" for hierarchy \"RCA8_bit:inst1\|full_adder_g_p:ADD80\"" {  } { { "RCA8_bit.vhd" "ADD80" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/RCA8_bit.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_logic RCA8_bit:inst1\|cla_logic:CLA0 " "Info: Elaborating entity \"cla_logic\" for hierarchy \"RCA8_bit:inst1\|cla_logic:CLA0\"" {  } { { "RCA8_bit.vhd" "CLA0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/RCA8_bit.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "C\[0\] cla_logic.vhd(7) " "Warning (10873): Using initial value X (don't care) for net \"C\[0\]\" at cla_logic.vhd(7)" {  } { { "cla_logic.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla_logic.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_LPM_Adder My_LPM_Adder:inst2 " "Info: Elaborating entity \"My_LPM_Adder\" for hierarchy \"My_LPM_Adder:inst2\"" {  } { { "Block2.bdf" "inst2" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Block2.bdf" { { -112 256 416 16 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ripple_Carry_Adder/My_LPM_Adder.vhd" "lpm_add_sub_component" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/My_LPM_Adder.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Ripple_Carry_Adder/My_LPM_Adder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/My_LPM_Adder.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Ripple_Carry_Adder/My_LPM_Adder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/My_LPM_Adder.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k8i " "Info: Found entity 1: add_sub_k8i" {  } { { "db/add_sub_k8i.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/db/add_sub_k8i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k8i My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_k8i:auto_generated " "Info: Elaborating entity \"add_sub_k8i\" for hierarchy \"My_LPM_Adder:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_k8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_8bit_add_sub Csc21100_8bit_add_sub:inst " "Info: Elaborating entity \"Csc21100_8bit_add_sub\" for hierarchy \"Csc21100_8bit_add_sub:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Block2.bdf" { { 32 256 392 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_cout Csc21100_8bit_add_sub.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at Csc21100_8bit_add_sub.vhd(36): object \"s_cout\" assigned a value but never read" {  } { { "Csc21100_8bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_overflow Csc21100_8bit_add_sub.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at Csc21100_8bit_add_sub.vhd(36): object \"sig_overflow\" assigned a value but never read" {  } { { "Csc21100_8bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_4bit_add_sub Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0 " "Info: Elaborating entity \"Csc21100_4bit_add_sub\" for hierarchy \"Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\"" {  } { { "Csc21100_8bit_add_sub.vhd" "Csc_Bit_Adder0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b Csc21100_4bit_add_sub.vhd(34) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(34): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_4bit_add_sub.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b Csc21100_4bit_add_sub.vhd(36) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_4bit_add_sub.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder0 " "Info: Elaborating entity \"add_sub\" for hierarchy \"Csc21100_8bit_add_sub:inst\|Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder0\"" {  } { { "Csc21100_4bit_add_sub.vhd" "Csc_Bit_Adder0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_4bit_add_sub.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 04 09:54:15 2017 " "Info: Processing ended: Sat Nov 04 09:54:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
