{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 13:08:33 2017 " "Info: Processing started: Thu Dec 21 13:08:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_50 " "Info: Assuming node \"iCLK_50\" is an undefined clock" {  } { { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~TCKUTAP register memory PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a123~portb_address_reg10 163.03 MHz Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" Internal fmax is restricted to 163.03 MHz between source register \"PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]\" and destination memory \"PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a123~portb_address_reg10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.049 ns + Longest register memory " "Info: + Longest register to memory delay is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] 1 REG LCFF_X56_Y23_N25 131 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y23_N25; Fanout = 131; REG Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.907 ns) + CELL(0.142 ns) 5.049 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a123~portb_address_reg10 2 MEM M4K_X84_Y37 1 " "Info: 2: + IC(4.907 ns) + CELL(0.142 ns) = 5.049 ns; Loc. = M4K_X84_Y37; Fanout = 1; MEM Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a123~portb_address_reg10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 3866 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 2.81 % ) " "Info: Total cell delay = 0.142 ns ( 2.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.907 ns ( 97.19 % ) " "Info: Total interconnect delay = 4.907 ns ( 97.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 {} } { 0.000ns 4.907ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.028 ns - Smallest " "Info: - Smallest clock skew is 0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.688 ns + Shortest memory " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination memory is 4.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 2083 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G2; Fanout = 2083; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.689 ns) 4.688 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a123~portb_address_reg10 3 MEM M4K_X84_Y37 1 " "Info: 3: + IC(1.126 ns) + CELL(0.689 ns) = 4.688 ns; Loc. = M4K_X84_Y37; Fanout = 1; MEM Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a123~portb_address_reg10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 3866 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 14.70 % ) " "Info: Total cell delay = 0.689 ns ( 14.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.999 ns ( 85.30 % ) " "Info: Total interconnect delay = 3.999 ns ( 85.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.688 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 {} } { 0.000ns 2.873ns 1.126ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.660 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 2083 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G2; Fanout = 2083; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 4.660 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] 3 REG LCFF_X56_Y23_N25 131 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 4.660 ns; Loc. = LCFF_X56_Y23_N25; Fanout = 131; REG Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.52 % ) " "Info: Total cell delay = 0.537 ns ( 11.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.123 ns ( 88.48 % ) " "Info: Total interconnect delay = 4.123 ns ( 88.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] {} } { 0.000ns 2.873ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.688 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 {} } { 0.000ns 2.873ns 1.126ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] {} } { 0.000ns 2.873ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 3866 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 {} } { 0.000ns 4.907ns } { 0.000ns 0.142ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.688 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 {} } { 0.000ns 2.873ns 1.126ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] {} } { 0.000ns 2.873ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a123~portb_address_reg10 {} } {  } {  } "" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 3866 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iCLK_50 memory memory PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_datain_reg0 PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"iCLK_50\" Internal fmax is restricted to 163.03 MHz between source memory \"PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_datain_reg0\" and destination memory \"PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_datain_reg0 1 MEM M4K_X55_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y24; Fanout = 1; MEM Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 2037 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_memory_reg0 2 MEM M4K_X55_Y24 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X55_Y24; Fanout = 0; MEM Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 2037 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.848 ns + Shortest memory " "Info: + Shortest clock path from clock \"iCLK_50\" to destination memory is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 1792 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 1792; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.635 ns) 2.848 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_memory_reg0 3 MEM M4K_X55_Y24 0 " "Info: 3: + IC(1.142 ns) + CELL(0.635 ns) = 2.848 ns; Loc. = M4K_X55_Y24; Fanout = 0; MEM Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 2037 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.594 ns ( 55.97 % ) " "Info: Total cell delay = 1.594 ns ( 55.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.254 ns ( 44.03 % ) " "Info: Total interconnect delay = 1.254 ns ( 44.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.112ns 1.142ns } { 0.000ns 0.959ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.873 ns - Longest memory " "Info: - Longest clock path from clock \"iCLK_50\" to source memory is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 1792 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 1792; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.660 ns) 2.873 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_datain_reg0 3 MEM M4K_X55_Y24 1 " "Info: 3: + IC(1.142 ns) + CELL(0.660 ns) = 2.873 ns; Loc. = M4K_X55_Y24; Fanout = 1; MEM Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_gemaakt:data_memory_gemaakt\|altsyncram:altsyncram_component\|altsyncram_81g1:auto_generated\|altsyncram_6hb2:altsyncram1\|ram_block3a64~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 2037 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 56.35 % ) " "Info: Total cell delay = 1.619 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.254 ns ( 43.65 % ) " "Info: Total interconnect delay = 1.254 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.112ns 1.142ns } { 0.000ns 0.959ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.112ns 1.142ns } { 0.000ns 0.959ns 0.000ns 0.635ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.112ns 1.142ns } { 0.000ns 0.959ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 2037 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 2037 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.112ns 1.142ns } { 0.000ns 0.959ns 0.000ns 0.635ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.112ns 1.142ns } { 0.000ns 0.959ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { PipelinedARMv8:cpu|memory:memory|data_memory_gemaakt:data_memory_gemaakt|altsyncram:altsyncram_component|altsyncram_81g1:auto_generated|altsyncram_6hb2:altsyncram1|ram_block3a64~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_6hb2.tdf" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/db/altsyncram_6hb2.tdf" 2037 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.333 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.333 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.035 ns + Longest pin register " "Info: + Longest pin to register delay is 8.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y26_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(0.419 ns) 5.044 ns sld_hub:sld_hub_inst\|irf_proc~39 2 COMB LCCOMB_X58_Y25_N0 3 " "Info: 2: + IC(4.625 ns) + CELL(0.419 ns) = 5.044 ns; Loc. = LCCOMB_X58_Y25_N0; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|irf_proc~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.044 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.437 ns) 6.674 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~267 3 COMB LCCOMB_X59_Y23_N6 5 " "Info: 3: + IC(1.193 ns) + CELL(0.437 ns) = 6.674 ns; Loc. = LCCOMB_X59_Y23_N6; Fanout = 5; COMB Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~267'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { sld_hub:sld_hub_inst|irf_proc~39 sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~267 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.660 ns) 8.035 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\] 4 REG LCFF_X58_Y24_N9 1 " "Info: 4: + IC(0.701 ns) + CELL(0.660 ns) = 8.035 ns; Loc. = LCFF_X58_Y24_N9; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~267 sld_hub:sld_hub_inst|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 18.87 % ) " "Info: Total cell delay = 1.516 ns ( 18.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.519 ns ( 81.13 % ) " "Info: Total interconnect delay = 6.519 ns ( 81.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.035 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~39 sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~267 sld_hub:sld_hub_inst|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.035 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~39 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~267 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0] {} } { 0.000ns 4.625ns 1.193ns 0.701ns } { 0.000ns 0.419ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 315 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.666 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 2083 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G2; Fanout = 2083; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.537 ns) 4.666 ns sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\] 3 REG LCFF_X58_Y24_N9 1 " "Info: 3: + IC(1.256 ns) + CELL(0.537 ns) = 4.666 ns; Loc. = LCFF_X58_Y24_N9; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.51 % ) " "Info: Total cell delay = 0.537 ns ( 11.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.129 ns ( 88.49 % ) " "Info: Total interconnect delay = 4.129 ns ( 88.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.666 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.666 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0] {} } { 0.000ns 2.873ns 1.256ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.035 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~39 sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~267 sld_hub:sld_hub_inst|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.035 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~39 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~267 {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0] {} } { 0.000ns 4.625ns 1.193ns 0.701ns } { 0.000ns 0.419ns 0.437ns 0.660ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.666 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.666 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|shadow_irf_reg[1][0] {} } { 0.000ns 2.873ns 1.256ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.622 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.622 ns) 2.622 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.622 ns) = 2.622 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 100.00 % ) " "Info: Total cell delay = 2.622 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 0.792 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.792 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.667 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 2083 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G2; Fanout = 2083; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.537 ns) 4.667 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X57_Y25_N23 2 " "Info: 3: + IC(1.257 ns) + CELL(0.537 ns) = 4.667 ns; Loc. = LCFF_X57_Y25_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.51 % ) " "Info: Total cell delay = 0.537 ns ( 11.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.130 ns ( 88.49 % ) " "Info: Total interconnect delay = 4.130 ns ( 88.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.873ns 1.257ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.141 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y26_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.908 ns) + CELL(0.149 ns) 4.057 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X57_Y25_N22 1 " "Info: 2: + IC(3.908 ns) + CELL(0.149 ns) = 4.057 ns; Loc. = LCCOMB_X57_Y25_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.057 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.141 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X57_Y25_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.141 ns; Loc. = LCFF_X57_Y25_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 5.63 % ) " "Info: Total cell delay = 0.233 ns ( 5.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.908 ns ( 94.37 % ) " "Info: Total interconnect delay = 3.908 ns ( 94.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.908ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.873ns 1.257ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 3.908ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 13:08:35 2017 " "Info: Processing ended: Thu Dec 21 13:08:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
