

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_181_3'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_3  |       16|       16|         8|          3|          3|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1"   --->   Operation 11 'alloca' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_imag_V_156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_156"   --->   Operation 12 'read' 'r_imag_V_156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_imag_V_155_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_155"   --->   Operation 13 'read' 'r_imag_V_155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_imag_V_154_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_154"   --->   Operation 14 'read' 'r_imag_V_154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_imag_V_153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_153"   --->   Operation 15 'read' 'r_imag_V_153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_real_V_141_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_141"   --->   Operation 16 'read' 'r_real_V_141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_real_V_140_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_140"   --->   Operation 17 'read' 'r_real_V_140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_real_V_139_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_139"   --->   Operation 18 'read' 'r_real_V_139_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_real_V_138_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_138"   --->   Operation 19 'read' 'r_real_V_138_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_imag_V_150_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_150"   --->   Operation 20 'read' 'r_imag_V_150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_imag_V_149_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_149"   --->   Operation 21 'read' 'r_imag_V_149_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_imag_V_148_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_148"   --->   Operation 22 'read' 'r_imag_V_148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_imag_V_147_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_147"   --->   Operation 23 'read' 'r_imag_V_147_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_real_V_135_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_135"   --->   Operation 24 'read' 'r_real_V_135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_real_V_134_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_134"   --->   Operation 25 'read' 'r_real_V_134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_real_V_133_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_133"   --->   Operation 26 'read' 'r_real_V_133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_real_V_132_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_132"   --->   Operation 27 'read' 'r_real_V_132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %k_3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body67"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%k = load i3 %k_3"   --->   Operation 30 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln181 = icmp_eq  i3 %k, i3 4" [radixfft/core.cpp:181]   --->   Operation 31 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln181 = add i3 %k, i3 1" [radixfft/core.cpp:181]   --->   Operation 33 'add' 'add_ln181' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.body67.split, void %for.end116.exitStub" [radixfft/core.cpp:181]   --->   Operation 34 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_58 = trunc i3 %k"   --->   Operation 35 'trunc' 'empty_58' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_58, i2 0"   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 37 'zext' 'zext_ln79' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:79]   --->   Operation 38 'getelementptr' 'TWIDDLE_REAL_V_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 39 'load' 'w_real_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:80]   --->   Operation 40 'getelementptr' 'TWIDDLE_IMAG_V_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 41 'load' 'w_imag_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%b_real_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_real_V_132_read, i32 %r_real_V_133_read, i32 %r_real_V_134_read, i32 %r_real_V_135_read, i2 %empty_58"   --->   Operation 42 'mux' 'b_real_V' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%b_imag_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_imag_V_147_read, i32 %r_imag_V_148_read, i32 %r_imag_V_149_read, i32 %r_imag_V_150_read, i2 %empty_58"   --->   Operation 43 'mux' 'b_imag_V' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.82ns)   --->   "%b_real_V_24 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_real_V_138_read, i32 %r_real_V_139_read, i32 %r_real_V_140_read, i32 %r_real_V_141_read, i2 %empty_58"   --->   Operation 44 'mux' 'b_real_V_24' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.82ns)   --->   "%b_imag_V_32 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %r_imag_V_153_read, i32 %r_imag_V_154_read, i32 %r_imag_V_155_read, i32 %r_imag_V_156_read, i2 %empty_58"   --->   Operation 45 'mux' 'b_imag_V_32' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln181 = store i3 %add_ln181, i3 %k_3" [radixfft/core.cpp:181]   --->   Operation 46 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i4 %tmp_s" [radixfft/core.cpp:79]   --->   Operation 47 'zext' 'zext_ln79_5' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 48 'load' 'w_real_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 49 'load' 'w_imag_V' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_58, i4 0"   --->   Operation 50 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%empty_59 = sub i6 %p_shl2, i6 %zext_ln79_5" [radixfft/core.cpp:79]   --->   Operation 51 'sub' 'empty_59' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i6 %empty_59" [radixfft/core.cpp:79]   --->   Operation 52 'zext' 'zext_ln79_6' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr_4 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_6" [radixfft/core.cpp:79]   --->   Operation 53 'getelementptr' 'TWIDDLE_REAL_V_addr_4' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%w_real_V_5 = load i6 %TWIDDLE_REAL_V_addr_4" [radixfft/core.cpp:79]   --->   Operation 54 'load' 'w_real_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr_4 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_6" [radixfft/core.cpp:80]   --->   Operation 55 'getelementptr' 'TWIDDLE_IMAG_V_addr_4' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%w_imag_V_5 = load i6 %TWIDDLE_IMAG_V_addr_4" [radixfft/core.cpp:80]   --->   Operation 56 'load' 'w_imag_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%w_real_V_5 = load i6 %TWIDDLE_REAL_V_addr_4" [radixfft/core.cpp:79]   --->   Operation 57 'load' 'w_real_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%w_imag_V_5 = load i6 %TWIDDLE_IMAG_V_addr_4" [radixfft/core.cpp:80]   --->   Operation 58 'load' 'w_imag_V_5' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %b_real_V"   --->   Operation 59 'sext' 'sext_ln1273' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i18 %w_real_V"   --->   Operation 60 'sext' 'sext_ln1273_22' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i32 %b_imag_V"   --->   Operation 61 'sext' 'sext_ln1273_23' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i18 %w_imag_V"   --->   Operation 62 'sext' 'sext_ln1273_24' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_22"   --->   Operation 63 'mul' 'mul_ln813' <Predicate = (!icmp_ln181)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_24"   --->   Operation 64 'mul' 'mul_ln1348' <Predicate = (!icmp_ln181)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/2] (6.91ns)   --->   "%mul_ln813_10 = mul i48 %sext_ln1273, i48 %sext_ln1273_24"   --->   Operation 65 'mul' 'mul_ln813_10' <Predicate = (!icmp_ln181)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %k" [radixfft/core.cpp:181]   --->   Operation 66 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_22"   --->   Operation 67 'mul' 'mul_ln813' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_24"   --->   Operation 68 'mul' 'mul_ln1348' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln813_10 = mul i48 %sext_ln1273, i48 %sext_ln1273_24"   --->   Operation 69 'mul' 'mul_ln813_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_22"   --->   Operation 70 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i32 %b_real_V_24"   --->   Operation 71 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i18 %w_real_V_5"   --->   Operation 72 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i32 %b_imag_V_32"   --->   Operation 73 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i18 %w_imag_V_5"   --->   Operation 74 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln813_11 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_26"   --->   Operation 75 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln1348_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_28"   --->   Operation 76 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 77 'getelementptr' 'e_out_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%a_real_V_35 = load i2 %e_out_real_V_addr" [radixfft/core.cpp:192]   --->   Operation 78 'load' 'a_real_V_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%e_out_imag_V_11_addr = getelementptr i32 %e_out_imag_V_11, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 79 'getelementptr' 'e_out_imag_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%a_imag_V_32 = load i2 %e_out_imag_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 80 'load' 'a_imag_V_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 81 [1/1] (3.10ns)   --->   "%ret_V = sub i48 %mul_ln813, i48 %mul_ln1348"   --->   Operation 81 'sub' 'ret_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%r_real_V_74 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 82 'partselect' 'r_real_V_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_23, i48 %sext_ln1273_22"   --->   Operation 83 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln813_11 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_26"   --->   Operation 84 'mul' 'mul_ln813_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (6.91ns)   --->   "%mul_ln1348_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_28"   --->   Operation 85 'mul' 'mul_ln1348_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln813_12 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_28"   --->   Operation 86 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln1347_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_26"   --->   Operation 87 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (2.32ns)   --->   "%a_real_V_35 = load i2 %e_out_real_V_addr" [radixfft/core.cpp:192]   --->   Operation 88 'load' 'a_real_V_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%a_imag_V_32 = load i2 %e_out_imag_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 89 'load' 'a_imag_V_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 90 [1/1] (3.10ns)   --->   "%ret_V_13 = add i48 %mul_ln1347, i48 %mul_ln813_10"   --->   Operation 90 'add' 'ret_V_13' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%r_imag_V_85 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_13, i32 16, i32 47"   --->   Operation 91 'partselect' 'r_imag_V_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (3.10ns)   --->   "%ret_V_14 = sub i48 %mul_ln813_11, i48 %mul_ln1348_4"   --->   Operation 92 'sub' 'ret_V_14' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%r_real_V_75 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_14, i32 16, i32 47"   --->   Operation 93 'partselect' 'r_real_V_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln813_12 = mul i48 %sext_ln1273_25, i48 %sext_ln1273_28"   --->   Operation 94 'mul' 'mul_ln813_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln1347_4 = mul i48 %sext_ln1273_27, i48 %sext_ln1273_26"   --->   Operation 95 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.55ns)   --->   "%r_real_V_76 = add i32 %r_real_V_75, i32 %r_real_V_74"   --->   Operation 96 'add' 'r_real_V_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (2.55ns)   --->   "%r_real_V_77 = sub i32 %r_real_V_74, i32 %r_real_V_75"   --->   Operation 97 'sub' 'r_real_V_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 98 [1/1] (3.10ns)   --->   "%ret_V_15 = add i48 %mul_ln1347_4, i48 %mul_ln813_12"   --->   Operation 98 'add' 'ret_V_15' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%r_imag_V_86 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_15, i32 16, i32 47"   --->   Operation 99 'partselect' 'r_imag_V_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.55ns)   --->   "%r_imag_V_87 = add i32 %r_imag_V_86, i32 %r_imag_V_85"   --->   Operation 100 'add' 'r_imag_V_87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.55ns)   --->   "%r_imag_V_88 = sub i32 %r_imag_V_85, i32 %r_imag_V_86"   --->   Operation 101 'sub' 'r_imag_V_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 102 'getelementptr' 'e_out_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (2.32ns)   --->   "%a_imag_V_30 = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:192]   --->   Operation 103 'load' 'a_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 104 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %a_real_V_35, i32 %r_real_V_76"   --->   Operation 104 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%out_real_0_addr = getelementptr i32 %out_real_0, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 105 'getelementptr' 'out_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln192 = store i32 %r_real_V, i2 %out_real_0_addr" [radixfft/core.cpp:192]   --->   Operation 106 'store' 'store_ln192' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%e_out_real_V_11_addr = getelementptr i32 %e_out_real_V_11, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 107 'getelementptr' 'e_out_real_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (2.32ns)   --->   "%a_real_V_37 = load i2 %e_out_real_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 108 'load' 'a_real_V_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 109 [1/1] (2.55ns)   --->   "%r_imag_V_82 = sub i32 %a_imag_V_32, i32 %r_real_V_77"   --->   Operation 109 'sub' 'r_imag_V_82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%out_imag_1_addr = getelementptr i32 %out_imag_1, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 110 'getelementptr' 'out_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln193 = store i32 %r_imag_V_82, i2 %out_imag_1_addr" [radixfft/core.cpp:193]   --->   Operation 111 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 112 [1/1] (2.55ns)   --->   "%r_real_V_72 = sub i32 %a_real_V_35, i32 %r_real_V_76"   --->   Operation 112 'sub' 'r_real_V_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%out_real_2_addr = getelementptr i32 %out_real_2, i64 0, i64 %zext_ln181" [radixfft/core.cpp:194]   --->   Operation 113 'getelementptr' 'out_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln194 = store i32 %r_real_V_72, i2 %out_real_2_addr" [radixfft/core.cpp:194]   --->   Operation 114 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 115 [1/1] (2.55ns)   --->   "%r_imag_V_84 = add i32 %a_imag_V_32, i32 %r_real_V_77"   --->   Operation 115 'add' 'r_imag_V_84' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%out_imag_3_addr = getelementptr i32 %out_imag_3, i64 0, i64 %zext_ln181" [radixfft/core.cpp:195]   --->   Operation 116 'getelementptr' 'out_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 %r_imag_V_84, i2 %out_imag_3_addr" [radixfft/core.cpp:195]   --->   Operation 117 'store' 'store_ln195' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 7.19>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:182]   --->   Operation 118 'specpipeline' 'specpipeline_ln182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [radixfft/core.cpp:75]   --->   Operation 119 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/2] (2.32ns)   --->   "%a_imag_V_30 = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:192]   --->   Operation 120 'load' 'a_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 121 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %a_imag_V_30, i32 %r_imag_V_87"   --->   Operation 121 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%out_imag_0_addr = getelementptr i32 %out_imag_0, i64 0, i64 %zext_ln181" [radixfft/core.cpp:192]   --->   Operation 122 'getelementptr' 'out_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln192 = store i32 %r_imag_V, i2 %out_imag_0_addr" [radixfft/core.cpp:192]   --->   Operation 123 'store' 'store_ln192' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 124 [1/2] (2.32ns)   --->   "%a_real_V_37 = load i2 %e_out_real_V_11_addr" [radixfft/core.cpp:193]   --->   Operation 124 'load' 'a_real_V_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%r_real_V_71 = add i32 %a_real_V_37, i32 %r_imag_V_88"   --->   Operation 125 'add' 'r_real_V_71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%out_real_1_addr = getelementptr i32 %out_real_1, i64 0, i64 %zext_ln181" [radixfft/core.cpp:193]   --->   Operation 126 'getelementptr' 'out_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln193 = store i32 %r_real_V_71, i2 %out_real_1_addr" [radixfft/core.cpp:193]   --->   Operation 127 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 128 [1/1] (2.55ns)   --->   "%r_imag_V_83 = sub i32 %a_imag_V_30, i32 %r_imag_V_87"   --->   Operation 128 'sub' 'r_imag_V_83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%out_imag_2_addr = getelementptr i32 %out_imag_2, i64 0, i64 %zext_ln181" [radixfft/core.cpp:194]   --->   Operation 129 'getelementptr' 'out_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln194 = store i32 %r_imag_V_83, i2 %out_imag_2_addr" [radixfft/core.cpp:194]   --->   Operation 130 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 131 [1/1] (2.55ns)   --->   "%r_real_V_73 = sub i32 %a_real_V_37, i32 %r_imag_V_88"   --->   Operation 131 'sub' 'r_real_V_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%out_real_3_addr = getelementptr i32 %out_real_3, i64 0, i64 %zext_ln181" [radixfft/core.cpp:195]   --->   Operation 132 'getelementptr' 'out_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 %r_real_V_73, i2 %out_real_3_addr" [radixfft/core.cpp:195]   --->   Operation 133 'store' 'store_ln195' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.body67" [radixfft/core.cpp:181]   --->   Operation 134 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('k') [31]  (0 ns)
	'load' operation ('k') on local variable 'k' [51]  (0 ns)
	'getelementptr' operation ('TWIDDLE_REAL_V_addr', radixfft/core.cpp:79) [64]  (0 ns)
	'load' operation ('w.real.V', radixfft/core.cpp:79) on array 'TWIDDLE_REAL_V' [65]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'sub' operation ('empty_59', radixfft/core.cpp:79) [69]  (1.83 ns)
	'getelementptr' operation ('TWIDDLE_REAL_V_addr_4', radixfft/core.cpp:79) [71]  (0 ns)
	'load' operation ('w.real.V', radixfft/core.cpp:79) on array 'TWIDDLE_REAL_V' [72]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813') [81]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813') [81]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1347') [86]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln813_12') [99]  (6.91 ns)

 <State 7>: 5.65ns
The critical path consists of the following:
	'add' operation ('ret.V') [101]  (3.1 ns)
	'add' operation ('r.imag.V') [104]  (2.55 ns)

 <State 8>: 7.2ns
The critical path consists of the following:
	'load' operation ('a.imag.V', radixfft/core.cpp:192) on array 'e_out_imag_V' [110]  (2.32 ns)
	'add' operation ('r.imag.V') [112]  (2.55 ns)
	'store' operation ('store_ln192', radixfft/core.cpp:192) of variable 'r.imag.V' on array 'out_imag_0' [116]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
