// Seed: 784648149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  module_0(
      id_3, id_7, id_7, id_2
  );
  always @(posedge id_1 or posedge 1 >= 1)
    if (1) begin
      id_6 = #id_9 1;
    end
  wand id_10 = 1 == id_10;
endmodule
