-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition"

-- DATE "11/15/2021 11:47:12"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PC IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	instruction_A : IN std_logic_vector(2 DOWNTO 0);
	RegWrite : IN std_logic;
	MemWrite : IN std_logic;
	probe_register_file : BUFFER std_logic_vector(31 DOWNTO 0);
	probe_data_memory : BUFFER std_logic_vector(31 DOWNTO 0);
	display0 : BUFFER std_logic_vector(6 DOWNTO 0);
	display1 : BUFFER std_logic_vector(6 DOWNTO 0);
	display2 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END PC;

-- Design Ports Information
-- probe_register_file[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[2]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[8]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[11]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[12]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[13]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[14]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[15]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[16]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[17]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[18]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[19]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[20]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[21]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[22]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[23]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[25]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[26]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[27]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[28]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[29]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_register_file[31]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[4]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[5]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[6]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[7]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[8]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[9]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[10]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[11]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[12]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[13]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[14]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[15]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[16]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[17]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[18]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[19]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[20]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[21]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[22]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[23]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[25]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[26]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[27]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[28]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[30]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- probe_data_memory[31]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[2]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[5]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display0[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[0]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[1]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[2]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display1[6]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[0]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[1]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[2]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[4]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- display2[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_A[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_A[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_A[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegWrite	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemWrite	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PC IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_instruction_A : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_probe_register_file : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_probe_data_memory : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_display0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_display1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_display2 : std_logic_vector(6 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \probe_register_file[0]~output_o\ : std_logic;
SIGNAL \probe_register_file[1]~output_o\ : std_logic;
SIGNAL \probe_register_file[2]~output_o\ : std_logic;
SIGNAL \probe_register_file[3]~output_o\ : std_logic;
SIGNAL \probe_register_file[4]~output_o\ : std_logic;
SIGNAL \probe_register_file[5]~output_o\ : std_logic;
SIGNAL \probe_register_file[6]~output_o\ : std_logic;
SIGNAL \probe_register_file[7]~output_o\ : std_logic;
SIGNAL \probe_register_file[8]~output_o\ : std_logic;
SIGNAL \probe_register_file[9]~output_o\ : std_logic;
SIGNAL \probe_register_file[10]~output_o\ : std_logic;
SIGNAL \probe_register_file[11]~output_o\ : std_logic;
SIGNAL \probe_register_file[12]~output_o\ : std_logic;
SIGNAL \probe_register_file[13]~output_o\ : std_logic;
SIGNAL \probe_register_file[14]~output_o\ : std_logic;
SIGNAL \probe_register_file[15]~output_o\ : std_logic;
SIGNAL \probe_register_file[16]~output_o\ : std_logic;
SIGNAL \probe_register_file[17]~output_o\ : std_logic;
SIGNAL \probe_register_file[18]~output_o\ : std_logic;
SIGNAL \probe_register_file[19]~output_o\ : std_logic;
SIGNAL \probe_register_file[20]~output_o\ : std_logic;
SIGNAL \probe_register_file[21]~output_o\ : std_logic;
SIGNAL \probe_register_file[22]~output_o\ : std_logic;
SIGNAL \probe_register_file[23]~output_o\ : std_logic;
SIGNAL \probe_register_file[24]~output_o\ : std_logic;
SIGNAL \probe_register_file[25]~output_o\ : std_logic;
SIGNAL \probe_register_file[26]~output_o\ : std_logic;
SIGNAL \probe_register_file[27]~output_o\ : std_logic;
SIGNAL \probe_register_file[28]~output_o\ : std_logic;
SIGNAL \probe_register_file[29]~output_o\ : std_logic;
SIGNAL \probe_register_file[30]~output_o\ : std_logic;
SIGNAL \probe_register_file[31]~output_o\ : std_logic;
SIGNAL \probe_data_memory[0]~output_o\ : std_logic;
SIGNAL \probe_data_memory[1]~output_o\ : std_logic;
SIGNAL \probe_data_memory[2]~output_o\ : std_logic;
SIGNAL \probe_data_memory[3]~output_o\ : std_logic;
SIGNAL \probe_data_memory[4]~output_o\ : std_logic;
SIGNAL \probe_data_memory[5]~output_o\ : std_logic;
SIGNAL \probe_data_memory[6]~output_o\ : std_logic;
SIGNAL \probe_data_memory[7]~output_o\ : std_logic;
SIGNAL \probe_data_memory[8]~output_o\ : std_logic;
SIGNAL \probe_data_memory[9]~output_o\ : std_logic;
SIGNAL \probe_data_memory[10]~output_o\ : std_logic;
SIGNAL \probe_data_memory[11]~output_o\ : std_logic;
SIGNAL \probe_data_memory[12]~output_o\ : std_logic;
SIGNAL \probe_data_memory[13]~output_o\ : std_logic;
SIGNAL \probe_data_memory[14]~output_o\ : std_logic;
SIGNAL \probe_data_memory[15]~output_o\ : std_logic;
SIGNAL \probe_data_memory[16]~output_o\ : std_logic;
SIGNAL \probe_data_memory[17]~output_o\ : std_logic;
SIGNAL \probe_data_memory[18]~output_o\ : std_logic;
SIGNAL \probe_data_memory[19]~output_o\ : std_logic;
SIGNAL \probe_data_memory[20]~output_o\ : std_logic;
SIGNAL \probe_data_memory[21]~output_o\ : std_logic;
SIGNAL \probe_data_memory[22]~output_o\ : std_logic;
SIGNAL \probe_data_memory[23]~output_o\ : std_logic;
SIGNAL \probe_data_memory[24]~output_o\ : std_logic;
SIGNAL \probe_data_memory[25]~output_o\ : std_logic;
SIGNAL \probe_data_memory[26]~output_o\ : std_logic;
SIGNAL \probe_data_memory[27]~output_o\ : std_logic;
SIGNAL \probe_data_memory[28]~output_o\ : std_logic;
SIGNAL \probe_data_memory[29]~output_o\ : std_logic;
SIGNAL \probe_data_memory[30]~output_o\ : std_logic;
SIGNAL \probe_data_memory[31]~output_o\ : std_logic;
SIGNAL \display0[0]~output_o\ : std_logic;
SIGNAL \display0[1]~output_o\ : std_logic;
SIGNAL \display0[2]~output_o\ : std_logic;
SIGNAL \display0[3]~output_o\ : std_logic;
SIGNAL \display0[4]~output_o\ : std_logic;
SIGNAL \display0[5]~output_o\ : std_logic;
SIGNAL \display0[6]~output_o\ : std_logic;
SIGNAL \display1[0]~output_o\ : std_logic;
SIGNAL \display1[1]~output_o\ : std_logic;
SIGNAL \display1[2]~output_o\ : std_logic;
SIGNAL \display1[3]~output_o\ : std_logic;
SIGNAL \display1[4]~output_o\ : std_logic;
SIGNAL \display1[5]~output_o\ : std_logic;
SIGNAL \display1[6]~output_o\ : std_logic;
SIGNAL \display2[0]~output_o\ : std_logic;
SIGNAL \display2[1]~output_o\ : std_logic;
SIGNAL \display2[2]~output_o\ : std_logic;
SIGNAL \display2[3]~output_o\ : std_logic;
SIGNAL \display2[4]~output_o\ : std_logic;
SIGNAL \display2[5]~output_o\ : std_logic;
SIGNAL \display2[6]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \instruction_A[0]~input_o\ : std_logic;
SIGNAL \instruction_A[1]~input_o\ : std_logic;
SIGNAL \instruction_A[2]~input_o\ : std_logic;
SIGNAL \instruction_memory_inst|Mux3~0_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \RegWrite~input_o\ : std_logic;
SIGNAL \instruction_memory_inst|Mux20~0_combout\ : std_logic;
SIGNAL \instruction_memory_inst|Mux13~0_combout\ : std_logic;
SIGNAL \MUX_RegDst_inst|RegDst_out[2]~1_combout\ : std_logic;
SIGNAL \instruction_memory_inst|Mux31~0_combout\ : std_logic;
SIGNAL \MUX_RegDst_inst|RegDst_out[0]~0_combout\ : std_logic;
SIGNAL \MUX_RegDst_inst|RegDst_out[3]~2_combout\ : std_logic;
SIGNAL \register_file_inst|Decoder0~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][0]~q\ : std_logic;
SIGNAL \register_file_inst|Decoder0~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][0]~q\ : std_logic;
SIGNAL \instruction_memory_inst|Mux7~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux31~4_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][0]~2_combout\ : std_logic;
SIGNAL \register_file_inst|Decoder0~5_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][0]~q\ : std_logic;
SIGNAL \SevenSeg0|Decoder0~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux31~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux31~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][0]~1_combout\ : std_logic;
SIGNAL \register_file_inst|Decoder0~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][0]~q\ : std_logic;
SIGNAL \register_file_inst|Mux31~3_combout\ : std_logic;
SIGNAL \register_file_inst|Decoder0~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][0]~q\ : std_logic;
SIGNAL \register_file_inst|Mux31~0_combout\ : std_logic;
SIGNAL \register_file_inst|Decoder0~4_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][0]~q\ : std_logic;
SIGNAL \register_file_inst|Mux31~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][0]~3_combout\ : std_logic;
SIGNAL \register_file_inst|Decoder0~7_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][0]~q\ : std_logic;
SIGNAL \register_file_inst|Mux31~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux63~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux63~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~60_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~62_cout\ : std_logic;
SIGNAL \ALU_inst|Add0~63_combout\ : std_logic;
SIGNAL \instruction_memory_inst|Mux30~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][3]~11_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][3]~q\ : std_logic;
SIGNAL \register_file_inst|registers[9][3]~8_combout\ : std_logic;
SIGNAL \register_file_inst|Decoder0~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][3]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][3]~9_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][3]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][3]~10_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][3]~q\ : std_logic;
SIGNAL \register_file_inst|Mux60~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux60~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux60~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][3]~60_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][1]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][1]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][1]~q\ : std_logic;
SIGNAL \register_file_inst|Mux62~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux62~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][1]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][1]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][1]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][1]~q\ : std_logic;
SIGNAL \register_file_inst|Mux62~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux62~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux62~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][1]~17_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~75_combout\ : std_logic;
SIGNAL \MemWrite~input_o\ : std_logic;
SIGNAL \data_memory_inst|memory[31][2]~39_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~71_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~87_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][2]~38_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~75_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~65_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~73_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][2]~35_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~79_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~77_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][2]~34_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~83_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~81_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][2]~37_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~68_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~76_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~70_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~78_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[17][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][2]~36_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~64_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~80_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~66_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~82_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[16][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][2]~33_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~84_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~86_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][2]~32_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~72_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~74_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~1_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[12][2]~40_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~102_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[12][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][2]~41_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][2]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~88_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~90_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[8][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][2]~45_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~93_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][2]~44_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~94_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][2]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~96_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~98_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[0][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][2]~43_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~95_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][2]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~99_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~97_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~12_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][2]~42_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~92_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][2]~47_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~103_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][2]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][2]~46_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~100_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~91_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~89_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][2]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux61~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~18_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux61~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][2]~q\ : std_logic;
SIGNAL \register_file_inst|registers[5][2]~7_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][2]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][2]~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][2]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][2]~q\ : std_logic;
SIGNAL \register_file_inst|Mux61~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux61~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][2]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][2]~5_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][2]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][2]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][2]~4_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][2]~q\ : std_logic;
SIGNAL \register_file_inst|Mux61~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux61~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux61~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~136_combout\ : std_logic;
SIGNAL \register_file_inst|Mux29~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux29~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux29~2_combout\ : std_logic;
SIGNAL \ALU_inst|Equal0~0_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~58_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~59_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~64\ : std_logic;
SIGNAL \ALU_inst|Add0~66\ : std_logic;
SIGNAL \ALU_inst|Add0~67_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~69_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~69_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~85_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][1]~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][1]~20_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][1]~21_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[17][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][1]~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][1]~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][1]~23_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][1]~22_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~8_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][1]~28_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[15][1]~31_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][1]~29_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][1]~30_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][1]~27_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][1]~24_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][1]~25_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][1]~26_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][1]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][1]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][1]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux62~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~11_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux62~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][1]~q\ : std_logic;
SIGNAL \register_file_inst|Mux30~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux30~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux30~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~65_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~70_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~67_combout\ : std_logic;
SIGNAL \data_memory_inst|Decoder0~101_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][3]~61_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][3]~62_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[12][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~17_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][3]~63_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][3]~59_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][3]~56_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][3]~57_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][3]~58_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[8][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][3]~55_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][3]~52_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][3]~54_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][3]~53_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][3]~51_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][3]~48_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][3]~49_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][3]~50_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][3]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][3]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][3]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux60~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux60~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][3]~q\ : std_logic;
SIGNAL \register_file_inst|registers[5][3]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][3]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][3]~q\ : std_logic;
SIGNAL \register_file_inst|Mux60~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux60~1_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~71_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~137_combout\ : std_logic;
SIGNAL \register_file_inst|Mux28~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux28~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux28~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~68\ : std_logic;
SIGNAL \ALU_inst|Add0~72_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~74_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][4]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][4]~q\ : std_logic;
SIGNAL \register_file_inst|registers[9][4]~q\ : std_logic;
SIGNAL \register_file_inst|Mux59~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux59~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][4]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][4]~q\ : std_logic;
SIGNAL \register_file_inst|Mux59~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][4]~q\ : std_logic;
SIGNAL \register_file_inst|registers[5][4]~q\ : std_logic;
SIGNAL \register_file_inst|Mux59~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux59~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[12][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[15][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][4]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][4]~64_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][4]~67_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][4]~65_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][4]~66_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][4]~76_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][4]~79_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][4]~78_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][4]~77_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][4]~72_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][4]~75_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][4]~74_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[16][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][4]~73_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[17][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][4]~68_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][4]~71_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][4]~69_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][4]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][4]~70_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][4]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux59~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux59~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][4]~q\ : std_logic;
SIGNAL \register_file_inst|Mux27~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux27~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux27~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~76_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~138_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~73\ : std_logic;
SIGNAL \ALU_inst|Add0~77_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][0]~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][0]~10_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][0]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][0]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][0]~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][0]~12_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][0]~14_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[15][0]~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][0]~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][0]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][0]~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~11_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][0]~7_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][0]~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][0]~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][0]~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][0]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][0]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][0]~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][0]~0_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][0]~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][0]~2_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[17][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][0]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][0]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][0]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][0]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux63~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux63~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][0]~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][0]~q\ : std_logic;
SIGNAL \register_file_inst|Mux95~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux95~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux95~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux95~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux95~6_combout\ : std_logic;
SIGNAL \register_file_inst|Mux94~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux94~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux94~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux94~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux94~6_combout\ : std_logic;
SIGNAL \register_file_inst|Mux93~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux93~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux93~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux93~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux93~6_combout\ : std_logic;
SIGNAL \register_file_inst|Mux92~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux92~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux92~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux92~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux92~6_combout\ : std_logic;
SIGNAL \register_file_inst|Mux91~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux91~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux91~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux91~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux91~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][5]~q\ : std_logic;
SIGNAL \register_file_inst|registers[9][5]~q\ : std_logic;
SIGNAL \register_file_inst|Mux26~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][5]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][5]~q\ : std_logic;
SIGNAL \register_file_inst|Mux26~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux26~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][5]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][5]~q\ : std_logic;
SIGNAL \register_file_inst|Mux58~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux58~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][5]~q\ : std_logic;
SIGNAL \register_file_inst|Mux58~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux58~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux58~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~139_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~78\ : std_logic;
SIGNAL \ALU_inst|Add0~79_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[18][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[17][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[17][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[16][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~8_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][5]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][5]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][5]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux58~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux58~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][5]~q\ : std_logic;
SIGNAL \register_file_inst|Mux90~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux90~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux90~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux90~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux90~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][6]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][6]~q\ : std_logic;
SIGNAL \register_file_inst|Mux25~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][6]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][6]~q\ : std_logic;
SIGNAL \register_file_inst|Mux25~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux25~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][6]~q\ : std_logic;
SIGNAL \register_file_inst|Mux57~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][6]~q\ : std_logic;
SIGNAL \register_file_inst|Mux57~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][6]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][6]~q\ : std_logic;
SIGNAL \register_file_inst|Mux57~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux57~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux57~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~140_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~80\ : std_logic;
SIGNAL \ALU_inst|Add0~81_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][6]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][6]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][6]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux57~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux57~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][6]~q\ : std_logic;
SIGNAL \register_file_inst|Mux89~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux89~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux89~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux89~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux89~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][7]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][7]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][7]~q\ : std_logic;
SIGNAL \register_file_inst|Mux24~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux24~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux24~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][7]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][7]~q\ : std_logic;
SIGNAL \register_file_inst|Mux56~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux56~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][7]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][7]~q\ : std_logic;
SIGNAL \register_file_inst|Mux56~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux56~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux56~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~141_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~82\ : std_logic;
SIGNAL \ALU_inst|Add0~83_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][7]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][7]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][7]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux56~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux56~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][7]~q\ : std_logic;
SIGNAL \register_file_inst|Mux88~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux88~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux88~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux88~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux88~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][8]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][8]~q\ : std_logic;
SIGNAL \register_file_inst|Mux23~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][8]~q\ : std_logic;
SIGNAL \register_file_inst|Mux23~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux23~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][8]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][8]~q\ : std_logic;
SIGNAL \register_file_inst|Mux55~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux55~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][8]~q\ : std_logic;
SIGNAL \register_file_inst|Mux55~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][8]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][8]~q\ : std_logic;
SIGNAL \register_file_inst|Mux55~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux55~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~142_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~84\ : std_logic;
SIGNAL \ALU_inst|Add0~85_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~17_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][8]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][8]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][8]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux55~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux55~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][8]~q\ : std_logic;
SIGNAL \register_file_inst|Mux87~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux87~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux87~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux87~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux87~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][9]~q\ : std_logic;
SIGNAL \register_file_inst|Mux54~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][9]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][9]~q\ : std_logic;
SIGNAL \register_file_inst|Mux54~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][9]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][9]~q\ : std_logic;
SIGNAL \register_file_inst|registers[9][9]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][9]~q\ : std_logic;
SIGNAL \register_file_inst|Mux54~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux54~3_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~87_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~143_combout\ : std_logic;
SIGNAL \register_file_inst|Mux22~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux22~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux22~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~86\ : std_logic;
SIGNAL \ALU_inst|Add0~88_combout\ : std_logic;
SIGNAL \register_file_inst|Mux54~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][9]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][9]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][9]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux54~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~1_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux54~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][9]~q\ : std_logic;
SIGNAL \register_file_inst|Mux86~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux86~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux86~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux86~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux86~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][10]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][10]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][10]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][10]~q\ : std_logic;
SIGNAL \register_file_inst|Mux53~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux53~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][10]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][10]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][10]~q\ : std_logic;
SIGNAL \register_file_inst|Mux53~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux53~3_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~90_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~144_combout\ : std_logic;
SIGNAL \register_file_inst|Mux21~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux21~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux21~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~89\ : std_logic;
SIGNAL \ALU_inst|Add0~91_combout\ : std_logic;
SIGNAL \register_file_inst|Mux53~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][10]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][10]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][10]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux53~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux53~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][10]~q\ : std_logic;
SIGNAL \register_file_inst|Mux85~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux85~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux85~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux85~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux85~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][11]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][11]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][11]~q\ : std_logic;
SIGNAL \register_file_inst|Mux20~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][11]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][11]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][11]~q\ : std_logic;
SIGNAL \register_file_inst|Mux20~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux20~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][11]~q\ : std_logic;
SIGNAL \register_file_inst|Mux52~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux52~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][11]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][11]~q\ : std_logic;
SIGNAL \register_file_inst|Mux52~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux52~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux52~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~93_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~92\ : std_logic;
SIGNAL \ALU_inst|Add0~94_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~7_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][11]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][11]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][11]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux52~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux52~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][11]~q\ : std_logic;
SIGNAL \register_file_inst|Mux84~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux84~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux84~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux84~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux84~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][12]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][12]~q\ : std_logic;
SIGNAL \register_file_inst|Mux19~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][12]~q\ : std_logic;
SIGNAL \register_file_inst|Mux19~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux19~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][12]~q\ : std_logic;
SIGNAL \register_file_inst|Mux51~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][12]~q\ : std_logic;
SIGNAL \register_file_inst|Mux51~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][12]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][12]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][12]~q\ : std_logic;
SIGNAL \register_file_inst|Mux51~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux51~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux51~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~145_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~95\ : std_logic;
SIGNAL \ALU_inst|Add0~96_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][12]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][12]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][12]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux51~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux51~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][12]~q\ : std_logic;
SIGNAL \register_file_inst|Mux83~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux83~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux83~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux83~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux83~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][13]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][13]~q\ : std_logic;
SIGNAL \register_file_inst|Mux50~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][13]~q\ : std_logic;
SIGNAL \register_file_inst|registers[9][13]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][13]~q\ : std_logic;
SIGNAL \register_file_inst|Mux50~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][13]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][13]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][13]~q\ : std_logic;
SIGNAL \register_file_inst|Mux50~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux50~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux50~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~17_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][13]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][13]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][13]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux50~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux50~20_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~146_combout\ : std_logic;
SIGNAL \register_file_inst|Mux18~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux18~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux18~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~97\ : std_logic;
SIGNAL \ALU_inst|Add0~98_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][13]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][13]~q\ : std_logic;
SIGNAL \register_file_inst|Mux82~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux82~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux82~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux82~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux82~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][14]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][14]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][14]~q\ : std_logic;
SIGNAL \register_file_inst|Mux49~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][14]~q\ : std_logic;
SIGNAL \register_file_inst|Mux49~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][14]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][14]~q\ : std_logic;
SIGNAL \register_file_inst|Mux49~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][14]~q\ : std_logic;
SIGNAL \register_file_inst|Mux49~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux49~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~147_combout\ : std_logic;
SIGNAL \register_file_inst|Mux17~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux17~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux17~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~99\ : std_logic;
SIGNAL \ALU_inst|Add0~100_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~14_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~11_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][14]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][14]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[16][14]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux49~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux49~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][14]~q\ : std_logic;
SIGNAL \register_file_inst|Mux81~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux81~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux81~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux81~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux81~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][15]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][15]~q\ : std_logic;
SIGNAL \register_file_inst|Mux48~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][15]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][15]~q\ : std_logic;
SIGNAL \register_file_inst|Mux48~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][15]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][15]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][15]~q\ : std_logic;
SIGNAL \register_file_inst|Mux48~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux48~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux48~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~148_combout\ : std_logic;
SIGNAL \register_file_inst|Mux16~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux16~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux16~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~101\ : std_logic;
SIGNAL \ALU_inst|Add0~102_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~1_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][15]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][15]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][15]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux48~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux48~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][15]~q\ : std_logic;
SIGNAL \register_file_inst|Mux80~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux80~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux80~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux80~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux80~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][16]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][16]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][16]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][16]~q\ : std_logic;
SIGNAL \register_file_inst|Mux47~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][16]~q\ : std_logic;
SIGNAL \register_file_inst|Mux47~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][16]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][16]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][16]~q\ : std_logic;
SIGNAL \register_file_inst|Mux47~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux47~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux47~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][16]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][16]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][16]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux47~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~18_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux47~20_combout\ : std_logic;
SIGNAL \register_file_inst|Mux15~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux15~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux15~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~149_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~103\ : std_logic;
SIGNAL \ALU_inst|Add0~104_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][16]~q\ : std_logic;
SIGNAL \register_file_inst|Mux79~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux79~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux79~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux79~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux79~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][17]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][17]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][17]~q\ : std_logic;
SIGNAL \register_file_inst|Mux14~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux14~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux14~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][17]~q\ : std_logic;
SIGNAL \register_file_inst|Mux46~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][17]~q\ : std_logic;
SIGNAL \register_file_inst|Mux46~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][17]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][17]~q\ : std_logic;
SIGNAL \register_file_inst|Mux46~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux46~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux46~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~150_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~105\ : std_logic;
SIGNAL \ALU_inst|Add0~106_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~7_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~8_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][17]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][17]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][17]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux46~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux46~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][17]~q\ : std_logic;
SIGNAL \register_file_inst|Mux78~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux78~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux78~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux78~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux78~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][18]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][18]~q\ : std_logic;
SIGNAL \register_file_inst|registers[9][18]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][18]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][18]~q\ : std_logic;
SIGNAL \register_file_inst|Mux13~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux13~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux13~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][18]~q\ : std_logic;
SIGNAL \register_file_inst|Mux45~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux45~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][18]~q\ : std_logic;
SIGNAL \register_file_inst|Mux45~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][18]~q\ : std_logic;
SIGNAL \register_file_inst|Mux45~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux45~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~151_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~107\ : std_logic;
SIGNAL \ALU_inst|Add0~108_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[15][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][18]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][18]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][18]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux45~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~8_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux45~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][18]~q\ : std_logic;
SIGNAL \register_file_inst|Mux77~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux77~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux77~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux77~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux77~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][19]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][19]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][19]~q\ : std_logic;
SIGNAL \register_file_inst|Mux12~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][19]~q\ : std_logic;
SIGNAL \register_file_inst|Mux12~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux12~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux44~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][19]~q\ : std_logic;
SIGNAL \register_file_inst|registers[5][19]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][19]~q\ : std_logic;
SIGNAL \register_file_inst|Mux44~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][19]~q\ : std_logic;
SIGNAL \register_file_inst|Mux44~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux44~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux44~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~152_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~109\ : std_logic;
SIGNAL \ALU_inst|Add0~110_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~10_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~2_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][19]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][19]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][19]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux44~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux44~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][19]~q\ : std_logic;
SIGNAL \register_file_inst|Mux76~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux76~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux76~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux76~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux76~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][20]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][20]~q\ : std_logic;
SIGNAL \register_file_inst|Mux11~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][20]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][20]~q\ : std_logic;
SIGNAL \register_file_inst|Mux11~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux11~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux43~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][20]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][20]~q\ : std_logic;
SIGNAL \register_file_inst|Mux43~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][20]~q\ : std_logic;
SIGNAL \register_file_inst|Mux43~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux43~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux43~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~153_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~111\ : std_logic;
SIGNAL \ALU_inst|Add0~112_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~14_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][20]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][20]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][20]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux43~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~18_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux43~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][20]~q\ : std_logic;
SIGNAL \register_file_inst|Mux75~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux75~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux75~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux75~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux75~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][21]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][21]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][21]~q\ : std_logic;
SIGNAL \register_file_inst|Mux42~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][21]~q\ : std_logic;
SIGNAL \register_file_inst|Mux42~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][21]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][21]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][21]~q\ : std_logic;
SIGNAL \register_file_inst|Mux42~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux42~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux42~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~154_combout\ : std_logic;
SIGNAL \register_file_inst|Mux10~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux10~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux10~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~113\ : std_logic;
SIGNAL \ALU_inst|Add0~114_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~10_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][21]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][21]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][21]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux42~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux42~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][21]~q\ : std_logic;
SIGNAL \register_file_inst|Mux74~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux74~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux74~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux74~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux74~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][22]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][22]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][22]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][22]~q\ : std_logic;
SIGNAL \register_file_inst|Mux9~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux9~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux9~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][22]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][22]~q\ : std_logic;
SIGNAL \register_file_inst|Mux41~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux41~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux41~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][22]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][22]~q\ : std_logic;
SIGNAL \register_file_inst|Mux41~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux41~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~155_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~115\ : std_logic;
SIGNAL \ALU_inst|Add0~116_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~14_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[3][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][22]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][22]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][22]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux41~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux41~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][22]~q\ : std_logic;
SIGNAL \register_file_inst|Mux73~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux73~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux73~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux73~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux73~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][23]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][23]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][23]~q\ : std_logic;
SIGNAL \register_file_inst|Mux40~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux40~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][23]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][23]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][23]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][23]~q\ : std_logic;
SIGNAL \register_file_inst|Mux40~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux40~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux40~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~156_combout\ : std_logic;
SIGNAL \register_file_inst|Mux8~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux8~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux8~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~117\ : std_logic;
SIGNAL \ALU_inst|Add0~118_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~17_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[15][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~11_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][23]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][23]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][23]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux40~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~1_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux40~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][23]~q\ : std_logic;
SIGNAL \register_file_inst|Mux72~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux72~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux72~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux72~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux72~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][24]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][24]~q\ : std_logic;
SIGNAL \register_file_inst|Mux7~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][24]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][24]~q\ : std_logic;
SIGNAL \register_file_inst|Mux7~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux7~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][24]~q\ : std_logic;
SIGNAL \register_file_inst|Mux39~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux39~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][24]~q\ : std_logic;
SIGNAL \register_file_inst|Mux39~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][24]~q\ : std_logic;
SIGNAL \register_file_inst|Mux39~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux39~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~157_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~119\ : std_logic;
SIGNAL \ALU_inst|Add0~120_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][24]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][24]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][24]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux39~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux39~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][24]~q\ : std_logic;
SIGNAL \register_file_inst|Mux71~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux71~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux71~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux71~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux71~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][25]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][25]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][25]~q\ : std_logic;
SIGNAL \register_file_inst|Mux6~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][25]~q\ : std_logic;
SIGNAL \register_file_inst|Mux6~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux6~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][25]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][25]~q\ : std_logic;
SIGNAL \register_file_inst|registers[5][25]~q\ : std_logic;
SIGNAL \register_file_inst|Mux38~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux38~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][25]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][25]~q\ : std_logic;
SIGNAL \register_file_inst|Mux38~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux38~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux38~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~158_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~121\ : std_logic;
SIGNAL \ALU_inst|Add0~122_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~12_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~7_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][25]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][25]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][25]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux38~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~1_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux38~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][25]~q\ : std_logic;
SIGNAL \register_file_inst|Mux70~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux70~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux70~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux70~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux70~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][26]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][26]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][26]~q\ : std_logic;
SIGNAL \register_file_inst|Mux37~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux37~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][26]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][26]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][26]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][26]~q\ : std_logic;
SIGNAL \register_file_inst|Mux37~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux37~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux37~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~159_combout\ : std_logic;
SIGNAL \register_file_inst|Mux5~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux5~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux5~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~123\ : std_logic;
SIGNAL \ALU_inst|Add0~124_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[19][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][26]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][26]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][26]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux37~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux37~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][26]~q\ : std_logic;
SIGNAL \register_file_inst|Mux69~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux69~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux69~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux69~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux69~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][27]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][27]~q\ : std_logic;
SIGNAL \register_file_inst|Mux36~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][27]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][27]~q\ : std_logic;
SIGNAL \register_file_inst|Mux36~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][27]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][27]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][27]~q\ : std_logic;
SIGNAL \register_file_inst|Mux36~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux36~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux36~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~160_combout\ : std_logic;
SIGNAL \register_file_inst|Mux4~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux4~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux4~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~125\ : std_logic;
SIGNAL \ALU_inst|Add0~126_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~18_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~7_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[31][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][27]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][27]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][27]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux36~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~1_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux36~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][27]~q\ : std_logic;
SIGNAL \register_file_inst|Mux68~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux68~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux68~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux68~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux68~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][28]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][28]~q\ : std_logic;
SIGNAL \register_file_inst|Mux35~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][28]~q\ : std_logic;
SIGNAL \register_file_inst|Mux35~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][28]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][28]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][28]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][28]~q\ : std_logic;
SIGNAL \register_file_inst|Mux35~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux35~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux35~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~161_combout\ : std_logic;
SIGNAL \register_file_inst|Mux3~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux3~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux3~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~127\ : std_logic;
SIGNAL \ALU_inst|Add0~128_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[4][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[15][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[16][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[16][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[20][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~6_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][28]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][28]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][28]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux35~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~1_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux35~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][28]~q\ : std_logic;
SIGNAL \register_file_inst|Mux67~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux67~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux67~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux67~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux67~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][29]~q\ : std_logic;
SIGNAL \register_file_inst|registers[4][29]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][29]~q\ : std_logic;
SIGNAL \register_file_inst|Mux34~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux34~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][29]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][29]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][29]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][29]~q\ : std_logic;
SIGNAL \register_file_inst|Mux34~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux34~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux34~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~162_combout\ : std_logic;
SIGNAL \register_file_inst|Mux2~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux2~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux2~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~129\ : std_logic;
SIGNAL \ALU_inst|Add0~130_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[23][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~5_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~3_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~9_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][29]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][29]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][29]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux34~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~19_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux34~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\ : std_logic;
SIGNAL \register_file_inst|registers[1][29]~q\ : std_logic;
SIGNAL \register_file_inst|Mux66~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux66~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux66~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux66~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux66~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][30]~q\ : std_logic;
SIGNAL \register_file_inst|registers[13][30]~q\ : std_logic;
SIGNAL \register_file_inst|registers[8][30]~q\ : std_logic;
SIGNAL \register_file_inst|registers[12][30]~q\ : std_logic;
SIGNAL \register_file_inst|Mux33~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux33~1_combout\ : std_logic;
SIGNAL \register_file_inst|registers[0][30]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][30]~q\ : std_logic;
SIGNAL \register_file_inst|Mux33~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][30]~q\ : std_logic;
SIGNAL \register_file_inst|Mux33~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux33~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~163_combout\ : std_logic;
SIGNAL \register_file_inst|Mux1~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux1~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux1~2_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~131\ : std_logic;
SIGNAL \ALU_inst|Add0~132_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[7][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[5][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[2][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~15_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[11][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[10][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~13_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~16_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[13][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~18_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[27][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~7_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[29][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[17][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[25][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[30][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[22][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[16][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~4_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[28][30]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][30]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][30]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux33~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux33~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\ : std_logic;
SIGNAL \register_file_inst|registers[5][30]~q\ : std_logic;
SIGNAL \register_file_inst|Mux65~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux65~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux65~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux65~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux65~6_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][31]~feeder_combout\ : std_logic;
SIGNAL \register_file_inst|registers[8][31]~q\ : std_logic;
SIGNAL \register_file_inst|registers[0][31]~q\ : std_logic;
SIGNAL \register_file_inst|registers[1][31]~q\ : std_logic;
SIGNAL \register_file_inst|Mux0~0_combout\ : std_logic;
SIGNAL \register_file_inst|registers[9][31]~q\ : std_logic;
SIGNAL \register_file_inst|Mux0~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux0~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux32~2_combout\ : std_logic;
SIGNAL \register_file_inst|registers[4][31]~q\ : std_logic;
SIGNAL \register_file_inst|registers[5][31]~q\ : std_logic;
SIGNAL \register_file_inst|Mux32~3_combout\ : std_logic;
SIGNAL \register_file_inst|registers[12][31]~q\ : std_logic;
SIGNAL \register_file_inst|Mux32~0_combout\ : std_logic;
SIGNAL \register_file_inst|Mux32~1_combout\ : std_logic;
SIGNAL \register_file_inst|Mux32~4_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~164_combout\ : std_logic;
SIGNAL \ALU_inst|Add0~133\ : std_logic;
SIGNAL \ALU_inst|Add0~134_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[11][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[10][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[9][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[9][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[8][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~10_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~11_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[15][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[13][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[14][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[14][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[12][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~17_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~18_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[5][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[7][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[6][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[6][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[4][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~12_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~13_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[2][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[3][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[1][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[1][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[0][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~14_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~15_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~16_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~19_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[30][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[22][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[26][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[26][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[18][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~0_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~1_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[23][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[19][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~7_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[27][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[31][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~8_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[25][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[29][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[21][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[21][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[17][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~2_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~3_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[20][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[28][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[24][31]~feeder_combout\ : std_logic;
SIGNAL \data_memory_inst|memory[24][31]~q\ : std_logic;
SIGNAL \data_memory_inst|memory[16][31]~q\ : std_logic;
SIGNAL \data_memory_inst|Mux32~4_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~5_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~6_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~9_combout\ : std_logic;
SIGNAL \data_memory_inst|Mux32~20_combout\ : std_logic;
SIGNAL \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\ : std_logic;
SIGNAL \register_file_inst|registers[13][31]~q\ : std_logic;
SIGNAL \register_file_inst|Mux64~2_combout\ : std_logic;
SIGNAL \register_file_inst|Mux64~3_combout\ : std_logic;
SIGNAL \register_file_inst|Mux64~4_combout\ : std_logic;
SIGNAL \register_file_inst|Mux64~5_combout\ : std_logic;
SIGNAL \register_file_inst|Mux64~6_combout\ : std_logic;
SIGNAL \SevenSeg0|WideOr6~0_combout\ : std_logic;
SIGNAL \SevenSeg0|WideOr5~0_combout\ : std_logic;
SIGNAL \SevenSeg0|WideOr4~0_combout\ : std_logic;
SIGNAL \SevenSeg0|WideOr3~0_combout\ : std_logic;
SIGNAL \SevenSeg0|Decoder0~0_combout\ : std_logic;
SIGNAL \SevenSeg0|WideOr1~0_combout\ : std_logic;
SIGNAL \SevenSeg0|WideOr0~0_combout\ : std_logic;
SIGNAL \SevenSeg2|WideOr6~0_combout\ : std_logic;
SIGNAL \SevenSeg2|WideOr5~0_combout\ : std_logic;
SIGNAL \SevenSeg2|WideOr4~0_combout\ : std_logic;
SIGNAL \SevenSeg2|WideOr3~0_combout\ : std_logic;
SIGNAL \SevenSeg2|WideOr2~0_combout\ : std_logic;
SIGNAL \SevenSeg2|WideOr1~0_combout\ : std_logic;
SIGNAL \SevenSeg2|WideOr0~0_combout\ : std_logic;
SIGNAL \SevenSeg1|WideOr6~0_combout\ : std_logic;
SIGNAL \SevenSeg1|WideOr5~0_combout\ : std_logic;
SIGNAL \SevenSeg1|WideOr4~0_combout\ : std_logic;
SIGNAL \SevenSeg1|WideOr3~0_combout\ : std_logic;
SIGNAL \SevenSeg1|WideOr2~0_combout\ : std_logic;
SIGNAL \SevenSeg1|WideOr1~0_combout\ : std_logic;
SIGNAL \SevenSeg1|WideOr0~0_combout\ : std_logic;
SIGNAL \instruction_memory_inst|RD\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \SevenSeg1|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \SevenSeg2|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \SevenSeg0|ALT_INV_WideOr1~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_rst <= rst;
ww_instruction_A <= instruction_A;
ww_RegWrite <= RegWrite;
ww_MemWrite <= MemWrite;
probe_register_file <= ww_probe_register_file;
probe_data_memory <= ww_probe_data_memory;
display0 <= ww_display0;
display1 <= ww_display1;
display2 <= ww_display2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\SevenSeg1|ALT_INV_WideOr6~0_combout\ <= NOT \SevenSeg1|WideOr6~0_combout\;
\SevenSeg2|ALT_INV_WideOr6~0_combout\ <= NOT \SevenSeg2|WideOr6~0_combout\;
\SevenSeg0|ALT_INV_WideOr1~0_combout\ <= NOT \SevenSeg0|WideOr1~0_combout\;

-- Location: IOOBUF_X54_Y0_N2
\probe_register_file[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux95~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[0]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\probe_register_file[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux94~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\probe_register_file[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux93~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[2]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\probe_register_file[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux92~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[3]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\probe_register_file[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux91~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[4]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\probe_register_file[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux90~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\probe_register_file[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux89~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[6]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\probe_register_file[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux88~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[7]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\probe_register_file[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux87~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[8]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\probe_register_file[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux86~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[9]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\probe_register_file[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux85~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[10]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\probe_register_file[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux84~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[11]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\probe_register_file[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux83~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[12]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\probe_register_file[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux82~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[13]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\probe_register_file[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux81~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[14]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\probe_register_file[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux80~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[15]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\probe_register_file[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux79~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[16]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\probe_register_file[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux78~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[17]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\probe_register_file[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux77~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[18]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\probe_register_file[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux76~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[19]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\probe_register_file[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux75~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[20]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\probe_register_file[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux74~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[21]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\probe_register_file[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux73~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[22]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\probe_register_file[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux72~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[23]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\probe_register_file[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux71~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[24]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\probe_register_file[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux70~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[25]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\probe_register_file[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux69~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[26]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\probe_register_file[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux68~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[27]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\probe_register_file[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux67~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[28]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\probe_register_file[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux66~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[29]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\probe_register_file[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux65~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[30]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\probe_register_file[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \register_file_inst|Mux64~6_combout\,
	devoe => ww_devoe,
	o => \probe_register_file[31]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\probe_data_memory[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux63~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[0]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\probe_data_memory[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux62~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[1]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\probe_data_memory[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux61~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[2]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\probe_data_memory[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux60~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[3]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\probe_data_memory[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux59~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\probe_data_memory[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux58~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[5]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\probe_data_memory[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux57~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[6]~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\probe_data_memory[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux56~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[7]~output_o\);

-- Location: IOOBUF_X115_Y9_N23
\probe_data_memory[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux55~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[8]~output_o\);

-- Location: IOOBUF_X115_Y11_N9
\probe_data_memory[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux54~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[9]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\probe_data_memory[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux53~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[10]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\probe_data_memory[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux52~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[11]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\probe_data_memory[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux51~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[12]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\probe_data_memory[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux50~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[13]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\probe_data_memory[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux49~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[14]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\probe_data_memory[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux48~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[15]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\probe_data_memory[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux47~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[16]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\probe_data_memory[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux46~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[17]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\probe_data_memory[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux45~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[18]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\probe_data_memory[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux44~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[19]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\probe_data_memory[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux43~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[20]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\probe_data_memory[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux42~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[21]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\probe_data_memory[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux41~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[22]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\probe_data_memory[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux40~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[23]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\probe_data_memory[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux39~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[24]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\probe_data_memory[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux38~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[25]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\probe_data_memory[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux37~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[26]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\probe_data_memory[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux36~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[27]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\probe_data_memory[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux35~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[28]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\probe_data_memory[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux34~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[29]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\probe_data_memory[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux33~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[30]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\probe_data_memory[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_memory_inst|Mux32~20_combout\,
	devoe => ww_devoe,
	o => \probe_data_memory[31]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\display0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg0|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \display0[0]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\display0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \display0[1]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\display0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \display0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\display0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \display0[3]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\display0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg0|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => \display0[4]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\display0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg0|ALT_INV_WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \display0[5]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\display0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg0|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \display0[6]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\display1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg2|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \display1[0]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\display1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg2|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \display1[1]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\display1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg2|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \display1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\display1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg2|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \display1[3]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\display1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg2|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \display1[4]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\display1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg2|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \display1[5]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\display1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg2|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \display1[6]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\display2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg1|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \display2[0]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\display2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \display2[1]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\display2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \display2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\display2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \display2[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\display2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \display2[4]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\display2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \display2[5]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\display2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SevenSeg1|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \display2[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X107_Y0_N1
\instruction_A[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_instruction_A(0),
	o => \instruction_A[0]~input_o\);

-- Location: IOIBUF_X60_Y0_N22
\instruction_A[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_instruction_A(1),
	o => \instruction_A[1]~input_o\);

-- Location: IOIBUF_X109_Y0_N8
\instruction_A[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_instruction_A(2),
	o => \instruction_A[2]~input_o\);

-- Location: LCCOMB_X72_Y9_N6
\instruction_memory_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instruction_memory_inst|Mux3~0_combout\ = (\instruction_A[0]~input_o\) # ((\instruction_A[1]~input_o\) # (\instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \instruction_memory_inst|Mux3~0_combout\);

-- Location: IOIBUF_X96_Y0_N22
\rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: FF_X77_Y8_N17
\instruction_memory_inst|RD[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \instruction_memory_inst|Mux3~0_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(28));

-- Location: IOIBUF_X115_Y8_N22
\RegWrite~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegWrite,
	o => \RegWrite~input_o\);

-- Location: LCCOMB_X72_Y9_N12
\instruction_memory_inst|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instruction_memory_inst|Mux20~0_combout\ = (\instruction_A[2]~input_o\) # ((\instruction_A[0]~input_o\ & \instruction_A[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \instruction_memory_inst|Mux20~0_combout\);

-- Location: FF_X72_Y9_N13
\instruction_memory_inst|RD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \instruction_memory_inst|Mux20~0_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(11));

-- Location: LCCOMB_X72_Y9_N24
\instruction_memory_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instruction_memory_inst|Mux13~0_combout\ = (\instruction_A[0]~input_o\ & (\instruction_A[1]~input_o\ & !\instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \instruction_memory_inst|Mux13~0_combout\);

-- Location: FF_X75_Y8_N23
\instruction_memory_inst|RD[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \instruction_memory_inst|Mux13~0_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(18));

-- Location: LCCOMB_X79_Y5_N12
\MUX_RegDst_inst|RegDst_out[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_RegDst_inst|RegDst_out[2]~1_combout\ = (!\instruction_memory_inst|RD\(11) & \instruction_memory_inst|RD\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(11),
	datad => \instruction_memory_inst|RD\(18),
	combout => \MUX_RegDst_inst|RegDst_out[2]~1_combout\);

-- Location: LCCOMB_X72_Y9_N10
\instruction_memory_inst|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instruction_memory_inst|Mux31~0_combout\ = (!\instruction_A[2]~input_o\ & (\instruction_A[0]~input_o\ $ (\instruction_A[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \instruction_memory_inst|Mux31~0_combout\);

-- Location: FF_X75_Y8_N21
\instruction_memory_inst|RD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \instruction_memory_inst|Mux31~0_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(0));

-- Location: LCCOMB_X81_Y4_N12
\MUX_RegDst_inst|RegDst_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_RegDst_inst|RegDst_out[0]~0_combout\ = (\instruction_memory_inst|RD\(0)) # (\instruction_memory_inst|RD\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(0),
	datad => \instruction_memory_inst|RD\(11),
	combout => \MUX_RegDst_inst|RegDst_out[0]~0_combout\);

-- Location: FF_X76_Y8_N13
\instruction_memory_inst|RD[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \instruction_A[2]~input_o\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(19));

-- Location: LCCOMB_X80_Y8_N16
\MUX_RegDst_inst|RegDst_out[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_RegDst_inst|RegDst_out[3]~2_combout\ = (\instruction_memory_inst|RD\(19) & !\instruction_memory_inst|RD\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datad => \instruction_memory_inst|RD\(11),
	combout => \MUX_RegDst_inst|RegDst_out[3]~2_combout\);

-- Location: LCCOMB_X80_Y8_N0
\register_file_inst|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~2_combout\ = (\RegWrite~input_o\ & (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & \MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~2_combout\);

-- Location: FF_X74_Y8_N21
\register_file_inst|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][0]~q\);

-- Location: LCCOMB_X80_Y8_N24
\register_file_inst|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~6_combout\ = (\RegWrite~input_o\ & (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & !\MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~6_combout\);

-- Location: FF_X73_Y8_N19
\register_file_inst|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][0]~q\);

-- Location: LCCOMB_X72_Y9_N30
\instruction_memory_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instruction_memory_inst|Mux7~0_combout\ = (\instruction_A[2]~input_o\) # ((!\instruction_A[0]~input_o\ & \instruction_A[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \instruction_memory_inst|Mux7~0_combout\);

-- Location: FF_X75_Y8_N15
\instruction_memory_inst|RD[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \instruction_memory_inst|Mux7~0_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(24));

-- Location: LCCOMB_X74_Y8_N2
\register_file_inst|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux31~4_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|registers[8][0]~q\) # ((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|registers[0][0]~q\ & 
-- !\instruction_memory_inst|RD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][0]~q\,
	datab => \register_file_inst|registers[0][0]~q\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux31~4_combout\);

-- Location: LCCOMB_X74_Y8_N6
\register_file_inst|registers[1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[1][0]~2_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	combout => \register_file_inst|registers[1][0]~2_combout\);

-- Location: LCCOMB_X80_Y8_N26
\register_file_inst|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~5_combout\ = (\RegWrite~input_o\ & (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & !\MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~5_combout\);

-- Location: FF_X74_Y8_N7
\register_file_inst|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[1][0]~2_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][0]~q\);

-- Location: LCCOMB_X72_Y9_N8
\SevenSeg0|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|Decoder0~1_combout\ = (\instruction_A[0]~input_o\) # (\instruction_A[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|Decoder0~1_combout\);

-- Location: FF_X75_Y8_N1
\instruction_memory_inst|RD[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \SevenSeg0|Decoder0~1_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(22));

-- Location: LCCOMB_X75_Y8_N18
\register_file_inst|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux31~5_combout\ = (\instruction_memory_inst|RD\(22) & ((\register_file_inst|Mux31~4_combout\))) # (!\instruction_memory_inst|RD\(22) & (\register_file_inst|registers[1][0]~q\ & !\register_file_inst|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|registers[1][0]~q\,
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux31~4_combout\,
	combout => \register_file_inst|Mux31~5_combout\);

-- Location: LCCOMB_X75_Y8_N12
\register_file_inst|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux31~6_combout\ = (\register_file_inst|Mux31~4_combout\ & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux31~5_combout\) # (!\register_file_inst|registers[9][0]~q\))) # (!\instruction_memory_inst|RD\(18) & 
-- ((!\register_file_inst|Mux31~5_combout\))))) # (!\register_file_inst|Mux31~4_combout\ & (((\instruction_memory_inst|RD\(18) & !\register_file_inst|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux31~4_combout\,
	datab => \register_file_inst|registers[9][0]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|Mux31~5_combout\,
	combout => \register_file_inst|Mux31~6_combout\);

-- Location: LCCOMB_X73_Y8_N16
\register_file_inst|registers[13][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[13][0]~1_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	combout => \register_file_inst|registers[13][0]~1_combout\);

-- Location: LCCOMB_X80_Y8_N10
\register_file_inst|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~3_combout\ = (\RegWrite~input_o\ & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & \MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~3_combout\);

-- Location: FF_X73_Y8_N17
\register_file_inst|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[13][0]~1_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][0]~q\);

-- Location: LCCOMB_X75_Y8_N4
\register_file_inst|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux31~3_combout\ = (\instruction_memory_inst|RD\(18) & (!\register_file_inst|registers[13][0]~q\)) # (!\instruction_memory_inst|RD\(18) & ((!\register_file_inst|registers[9][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[13][0]~q\,
	datad => \register_file_inst|registers[9][0]~q\,
	combout => \register_file_inst|Mux31~3_combout\);

-- Location: LCCOMB_X80_Y8_N18
\register_file_inst|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~1_combout\ = (\RegWrite~input_o\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & \MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~1_combout\);

-- Location: FF_X70_Y8_N25
\register_file_inst|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][0]~q\);

-- Location: LCCOMB_X70_Y8_N0
\register_file_inst|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux31~0_combout\ = (\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[12][0]~q\)) # (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|registers[12][0]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[8][0]~q\,
	combout => \register_file_inst|Mux31~0_combout\);

-- Location: LCCOMB_X80_Y8_N4
\register_file_inst|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~4_combout\ = (\RegWrite~input_o\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & !\MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~4_combout\);

-- Location: FF_X75_Y8_N29
\register_file_inst|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][0]~q\);

-- Location: LCCOMB_X75_Y8_N22
\register_file_inst|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux31~2_combout\ = (\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[4][0]~q\)) # (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|registers[4][0]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[0][0]~q\,
	combout => \register_file_inst|Mux31~2_combout\);

-- Location: LCCOMB_X80_Y8_N30
\register_file_inst|registers[5][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[5][0]~3_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	combout => \register_file_inst|registers[5][0]~3_combout\);

-- Location: LCCOMB_X80_Y8_N2
\register_file_inst|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~7_combout\ = (\RegWrite~input_o\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & !\MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~7_combout\);

-- Location: FF_X80_Y8_N31
\register_file_inst|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[5][0]~3_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][0]~q\);

-- Location: LCCOMB_X75_Y8_N30
\register_file_inst|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux31~1_combout\ = (\instruction_memory_inst|RD\(18) & ((!\register_file_inst|registers[5][0]~q\))) # (!\instruction_memory_inst|RD\(18) & (!\register_file_inst|registers[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[1][0]~q\,
	datad => \register_file_inst|registers[5][0]~q\,
	combout => \register_file_inst|Mux31~1_combout\);

-- Location: LCCOMB_X76_Y8_N6
\register_file_inst|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux63~0_combout\ = (\instruction_memory_inst|RD\(19) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux31~1_combout\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux31~2_combout\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux31~1_combout\,
	combout => \register_file_inst|Mux63~0_combout\);

-- Location: LCCOMB_X76_Y8_N0
\register_file_inst|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux63~1_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux63~0_combout\ & (\register_file_inst|Mux31~3_combout\)) # (!\register_file_inst|Mux63~0_combout\ & ((\register_file_inst|Mux31~0_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux31~3_combout\,
	datac => \register_file_inst|Mux31~0_combout\,
	datad => \register_file_inst|Mux63~0_combout\,
	combout => \register_file_inst|Mux63~1_combout\);

-- Location: LCCOMB_X76_Y8_N2
\ALU_inst|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~60_combout\ = (\instruction_memory_inst|RD\(19) & (!\instruction_memory_inst|RD\(0) & ((!\register_file_inst|Mux63~1_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ (((!\instruction_memory_inst|RD\(0) 
-- & !\register_file_inst|Mux63~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \ALU_inst|Add0~60_combout\);

-- Location: LCCOMB_X76_Y8_N16
\ALU_inst|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~62_cout\ = CARRY((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(28),
	datad => VCC,
	cout => \ALU_inst|Add0~62_cout\);

-- Location: LCCOMB_X76_Y8_N18
\ALU_inst|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~63_combout\ = (\register_file_inst|Mux31~6_combout\ & ((\ALU_inst|Add0~60_combout\ & (\ALU_inst|Add0~62_cout\ & VCC)) # (!\ALU_inst|Add0~60_combout\ & (!\ALU_inst|Add0~62_cout\)))) # (!\register_file_inst|Mux31~6_combout\ & 
-- ((\ALU_inst|Add0~60_combout\ & (!\ALU_inst|Add0~62_cout\)) # (!\ALU_inst|Add0~60_combout\ & ((\ALU_inst|Add0~62_cout\) # (GND)))))
-- \ALU_inst|Add0~64\ = CARRY((\register_file_inst|Mux31~6_combout\ & (!\ALU_inst|Add0~60_combout\ & !\ALU_inst|Add0~62_cout\)) # (!\register_file_inst|Mux31~6_combout\ & ((!\ALU_inst|Add0~62_cout\) # (!\ALU_inst|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux31~6_combout\,
	datab => \ALU_inst|Add0~60_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~62_cout\,
	combout => \ALU_inst|Add0~63_combout\,
	cout => \ALU_inst|Add0~64\);

-- Location: LCCOMB_X72_Y9_N4
\instruction_memory_inst|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instruction_memory_inst|Mux30~0_combout\ = (\instruction_A[0]~input_o\ & (!\instruction_A[1]~input_o\ & !\instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \instruction_memory_inst|Mux30~0_combout\);

-- Location: FF_X76_Y8_N11
\instruction_memory_inst|RD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \instruction_memory_inst|Mux30~0_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruction_memory_inst|RD\(1));

-- Location: LCCOMB_X73_Y8_N0
\register_file_inst|registers[13][3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[13][3]~11_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	combout => \register_file_inst|registers[13][3]~11_combout\);

-- Location: FF_X73_Y8_N1
\register_file_inst|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[13][3]~11_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][3]~q\);

-- Location: LCCOMB_X74_Y9_N12
\register_file_inst|registers[9][3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[9][3]~8_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	combout => \register_file_inst|registers[9][3]~8_combout\);

-- Location: LCCOMB_X80_Y8_N12
\register_file_inst|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Decoder0~0_combout\ = (\RegWrite~input_o\ & (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & \MUX_RegDst_inst|RegDst_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[3]~2_combout\,
	combout => \register_file_inst|Decoder0~0_combout\);

-- Location: FF_X74_Y9_N13
\register_file_inst|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[9][3]~8_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][3]~q\);

-- Location: LCCOMB_X70_Y8_N22
\register_file_inst|registers[12][3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[12][3]~9_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	combout => \register_file_inst|registers[12][3]~9_combout\);

-- Location: FF_X70_Y8_N23
\register_file_inst|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[12][3]~9_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][3]~q\);

-- Location: LCCOMB_X74_Y8_N30
\register_file_inst|registers[8][3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[8][3]~10_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	combout => \register_file_inst|registers[8][3]~10_combout\);

-- Location: FF_X74_Y8_N31
\register_file_inst|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[8][3]~10_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][3]~q\);

-- Location: LCCOMB_X75_Y8_N20
\register_file_inst|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux60~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))) # (!\register_file_inst|registers[12][3]~q\))) # (!\instruction_memory_inst|RD\(18) & (((!\instruction_memory_inst|RD\(0) & 
-- !\register_file_inst|registers[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][3]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|registers[8][3]~q\,
	combout => \register_file_inst|Mux60~2_combout\);

-- Location: LCCOMB_X75_Y8_N16
\register_file_inst|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux60~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux60~2_combout\ & (!\register_file_inst|registers[13][3]~q\)) # (!\register_file_inst|Mux60~2_combout\ & ((!\register_file_inst|registers[9][3]~q\))))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][3]~q\,
	datab => \register_file_inst|registers[9][3]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux60~2_combout\,
	combout => \register_file_inst|Mux60~3_combout\);

-- Location: LCCOMB_X73_Y9_N22
\register_file_inst|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux60~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux60~3_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux60~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux60~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux60~1_combout\,
	combout => \register_file_inst|Mux60~4_combout\);

-- Location: LCCOMB_X73_Y9_N26
\data_memory_inst|memory[14][3]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][3]~60_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[14][3]~60_combout\);

-- Location: FF_X72_Y8_N3
\register_file_inst|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][1]~q\);

-- Location: FF_X73_Y8_N29
\register_file_inst|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][1]~q\);

-- Location: FF_X70_Y8_N9
\register_file_inst|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][1]~q\);

-- Location: LCCOMB_X74_Y8_N28
\register_file_inst|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux62~2_combout\ = (\instruction_memory_inst|RD\(0) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][1]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][1]~q\,
	datad => \register_file_inst|registers[12][1]~q\,
	combout => \register_file_inst|Mux62~2_combout\);

-- Location: LCCOMB_X73_Y8_N12
\register_file_inst|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux62~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux62~2_combout\ & ((\register_file_inst|registers[13][1]~q\))) # (!\register_file_inst|Mux62~2_combout\ & (\register_file_inst|registers[9][1]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][1]~q\,
	datab => \register_file_inst|registers[13][1]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux62~2_combout\,
	combout => \register_file_inst|Mux62~3_combout\);

-- Location: FF_X80_Y8_N17
\register_file_inst|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][1]~q\);

-- Location: FF_X75_Y8_N7
\register_file_inst|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][1]~q\);

-- Location: FF_X74_Y8_N11
\register_file_inst|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][1]~q\);

-- Location: FF_X73_Y8_N7
\register_file_inst|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][1]~q\);

-- Location: LCCOMB_X74_Y8_N24
\register_file_inst|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux62~0_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][1]~q\) # ((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|registers[0][1]~q\ & 
-- !\instruction_memory_inst|RD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][1]~q\,
	datab => \register_file_inst|registers[0][1]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux62~0_combout\);

-- Location: LCCOMB_X75_Y8_N6
\register_file_inst|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux62~1_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux62~0_combout\ & (\register_file_inst|registers[5][1]~q\)) # (!\register_file_inst|Mux62~0_combout\ & ((\register_file_inst|registers[4][1]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][1]~q\,
	datac => \register_file_inst|registers[4][1]~q\,
	datad => \register_file_inst|Mux62~0_combout\,
	combout => \register_file_inst|Mux62~1_combout\);

-- Location: LCCOMB_X75_Y8_N14
\register_file_inst|Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux62~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux62~3_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux62~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux62~3_combout\,
	datad => \register_file_inst|Mux62~1_combout\,
	combout => \register_file_inst|Mux62~4_combout\);

-- Location: LCCOMB_X81_Y10_N26
\data_memory_inst|memory[27][1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][1]~17_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[27][1]~17_combout\);

-- Location: LCCOMB_X77_Y10_N16
\ALU_inst|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~75_combout\ = (\instruction_memory_inst|RD\(28) & \ALU_inst|Add0~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(28),
	datad => \ALU_inst|Add0~63_combout\,
	combout => \ALU_inst|Add0~75_combout\);

-- Location: IOIBUF_X100_Y0_N1
\MemWrite~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemWrite,
	o => \MemWrite~input_o\);

-- Location: LCCOMB_X81_Y11_N10
\data_memory_inst|memory[31][2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[31][2]~39_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[31][2]~39_combout\);

-- Location: LCCOMB_X80_Y12_N28
\data_memory_inst|Decoder0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~71_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\ & (\MemWrite~input_o\ & \ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \MemWrite~input_o\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Decoder0~71_combout\);

-- Location: LCCOMB_X80_Y12_N26
\data_memory_inst|Decoder0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~87_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~71_combout\,
	combout => \data_memory_inst|Decoder0~87_combout\);

-- Location: FF_X81_Y11_N11
\data_memory_inst|memory[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[31][2]~39_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][2]~q\);

-- Location: FF_X82_Y11_N15
\data_memory_inst|memory[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][2]~q\);

-- Location: LCCOMB_X83_Y8_N10
\data_memory_inst|memory[30][2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][2]~38_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[30][2]~38_combout\);

-- Location: LCCOMB_X84_Y9_N20
\data_memory_inst|Decoder0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~75_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~67_combout\,
	combout => \data_memory_inst|Decoder0~75_combout\);

-- Location: FF_X83_Y8_N11
\data_memory_inst|memory[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][2]~38_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][2]~q\);

-- Location: LCCOMB_X79_Y9_N12
\data_memory_inst|Decoder0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~65_combout\ = (\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & (\MemWrite~input_o\ & !\ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \MemWrite~input_o\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Decoder0~65_combout\);

-- Location: LCCOMB_X79_Y9_N24
\data_memory_inst|Decoder0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~73_combout\ = (\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~65_combout\,
	combout => \data_memory_inst|Decoder0~73_combout\);

-- Location: FF_X82_Y11_N21
\data_memory_inst|memory[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][2]~q\);

-- Location: LCCOMB_X82_Y11_N20
\data_memory_inst|Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~7_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (!\data_memory_inst|memory[30][2]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[26][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[30][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[26][2]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux61~7_combout\);

-- Location: LCCOMB_X82_Y11_N14
\data_memory_inst|Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~8_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux61~7_combout\ & (!\data_memory_inst|memory[31][2]~q\)) # (!\data_memory_inst|Mux61~7_combout\ & ((\data_memory_inst|memory[27][2]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[31][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[27][2]~q\,
	datad => \data_memory_inst|Mux61~7_combout\,
	combout => \data_memory_inst|Mux61~8_combout\);

-- Location: LCCOMB_X72_Y12_N28
\data_memory_inst|memory[23][2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][2]~35_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[23][2]~35_combout\);

-- Location: LCCOMB_X80_Y12_N0
\data_memory_inst|Decoder0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~79_combout\ = (!\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~71_combout\,
	combout => \data_memory_inst|Decoder0~79_combout\);

-- Location: FF_X72_Y12_N29
\data_memory_inst|memory[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][2]~35_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][2]~q\);

-- Location: LCCOMB_X79_Y9_N26
\data_memory_inst|Decoder0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~77_combout\ = (\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (!\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~69_combout\,
	combout => \data_memory_inst|Decoder0~77_combout\);

-- Location: FF_X73_Y12_N17
\data_memory_inst|memory[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][2]~q\);

-- Location: LCCOMB_X72_Y11_N2
\data_memory_inst|memory[22][2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][2]~34_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[22][2]~34_combout\);

-- Location: LCCOMB_X79_Y9_N2
\data_memory_inst|Decoder0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~83_combout\ = (\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (!\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~67_combout\,
	combout => \data_memory_inst|Decoder0~83_combout\);

-- Location: FF_X72_Y11_N3
\data_memory_inst|memory[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][2]~34_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][2]~q\);

-- Location: LCCOMB_X79_Y9_N28
\data_memory_inst|Decoder0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~81_combout\ = (\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (!\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~65_combout\,
	combout => \data_memory_inst|Decoder0~81_combout\);

-- Location: FF_X73_Y12_N19
\data_memory_inst|memory[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][2]~q\);

-- Location: LCCOMB_X73_Y12_N18
\data_memory_inst|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~2_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (!\data_memory_inst|memory[22][2]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[18][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[18][2]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux61~2_combout\);

-- Location: LCCOMB_X73_Y12_N16
\data_memory_inst|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~3_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux61~2_combout\ & (!\data_memory_inst|memory[23][2]~q\)) # (!\data_memory_inst|Mux61~2_combout\ & ((\data_memory_inst|memory[19][2]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[19][2]~q\,
	datad => \data_memory_inst|Mux61~2_combout\,
	combout => \data_memory_inst|Mux61~3_combout\);

-- Location: LCCOMB_X83_Y12_N0
\data_memory_inst|memory[21][2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][2]~37_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[21][2]~37_combout\);

-- Location: LCCOMB_X80_Y12_N18
\data_memory_inst|Decoder0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~68_combout\ = (\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & (\MemWrite~input_o\ & \ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \MemWrite~input_o\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Decoder0~68_combout\);

-- Location: LCCOMB_X80_Y12_N30
\data_memory_inst|Decoder0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~76_combout\ = (!\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~68_combout\,
	combout => \data_memory_inst|Decoder0~76_combout\);

-- Location: FF_X83_Y12_N1
\data_memory_inst|memory[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][2]~37_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][2]~q\);

-- Location: LCCOMB_X84_Y9_N28
\data_memory_inst|Decoder0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~70_combout\ = (!\ALU_inst|Add0~70_combout\ & (\MemWrite~input_o\ & (\ALU_inst|Add0~75_combout\ & !\ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \MemWrite~input_o\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Decoder0~70_combout\);

-- Location: LCCOMB_X84_Y9_N10
\data_memory_inst|Decoder0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~78_combout\ = (!\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~70_combout\,
	combout => \data_memory_inst|Decoder0~78_combout\);

-- Location: FF_X79_Y12_N19
\data_memory_inst|memory[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][2]~q\);

-- Location: LCCOMB_X83_Y12_N14
\data_memory_inst|memory[20][2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][2]~36_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[20][2]~36_combout\);

-- Location: LCCOMB_X84_Y9_N6
\data_memory_inst|Decoder0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~64_combout\ = (!\ALU_inst|Add0~70_combout\ & (\MemWrite~input_o\ & (!\ALU_inst|Add0~75_combout\ & \ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \MemWrite~input_o\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Decoder0~64_combout\);

-- Location: LCCOMB_X84_Y9_N8
\data_memory_inst|Decoder0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~80_combout\ = (!\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~64_combout\,
	combout => \data_memory_inst|Decoder0~80_combout\);

-- Location: FF_X83_Y12_N15
\data_memory_inst|memory[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][2]~36_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][2]~q\);

-- Location: LCCOMB_X79_Y9_N22
\data_memory_inst|Decoder0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~66_combout\ = (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & (\MemWrite~input_o\ & !\ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \MemWrite~input_o\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Decoder0~66_combout\);

-- Location: LCCOMB_X80_Y12_N10
\data_memory_inst|Decoder0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~82_combout\ = (\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\data_memory_inst|Decoder0~66_combout\ & !\ALU_inst|Add0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Decoder0~66_combout\,
	datad => \ALU_inst|Add0~72_combout\,
	combout => \data_memory_inst|Decoder0~82_combout\);

-- Location: FF_X79_Y12_N1
\data_memory_inst|memory[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][2]~q\);

-- Location: LCCOMB_X79_Y12_N0
\data_memory_inst|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~4_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (!\data_memory_inst|memory[20][2]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[16][2]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux61~4_combout\);

-- Location: LCCOMB_X79_Y12_N18
\data_memory_inst|Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~5_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux61~4_combout\ & (!\data_memory_inst|memory[21][2]~q\)) # (!\data_memory_inst|Mux61~4_combout\ & ((\data_memory_inst|memory[17][2]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[17][2]~q\,
	datad => \data_memory_inst|Mux61~4_combout\,
	combout => \data_memory_inst|Mux61~5_combout\);

-- Location: LCCOMB_X75_Y9_N4
\data_memory_inst|Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~6_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux61~3_combout\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|Mux61~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux61~3_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux61~5_combout\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux61~6_combout\);

-- Location: LCCOMB_X76_Y11_N18
\data_memory_inst|memory[29][2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][2]~33_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[29][2]~33_combout\);

-- Location: LCCOMB_X80_Y12_N12
\data_memory_inst|Decoder0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~84_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~68_combout\,
	combout => \data_memory_inst|Decoder0~84_combout\);

-- Location: FF_X76_Y11_N19
\data_memory_inst|memory[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][2]~33_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][2]~q\);

-- Location: LCCOMB_X84_Y9_N18
\data_memory_inst|Decoder0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~86_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~70_combout\,
	combout => \data_memory_inst|Decoder0~86_combout\);

-- Location: FF_X76_Y11_N25
\data_memory_inst|memory[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][2]~q\);

-- Location: LCCOMB_X82_Y9_N4
\data_memory_inst|memory[28][2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[28][2]~32_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[28][2]~32_combout\);

-- Location: LCCOMB_X84_Y9_N26
\data_memory_inst|Decoder0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~72_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~64_combout\,
	combout => \data_memory_inst|Decoder0~72_combout\);

-- Location: FF_X82_Y9_N5
\data_memory_inst|memory[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[28][2]~32_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][2]~q\);

-- Location: LCCOMB_X80_Y9_N30
\data_memory_inst|Decoder0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~74_combout\ = (\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~66_combout\,
	combout => \data_memory_inst|Decoder0~74_combout\);

-- Location: FF_X80_Y7_N7
\data_memory_inst|memory[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][2]~q\);

-- Location: LCCOMB_X80_Y7_N6
\data_memory_inst|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~0_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (!\data_memory_inst|memory[28][2]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[24][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[28][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[24][2]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux61~0_combout\);

-- Location: LCCOMB_X76_Y11_N24
\data_memory_inst|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~1_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux61~0_combout\ & (!\data_memory_inst|memory[29][2]~q\)) # (!\data_memory_inst|Mux61~0_combout\ & ((\data_memory_inst|memory[25][2]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][2]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[25][2]~q\,
	datad => \data_memory_inst|Mux61~0_combout\,
	combout => \data_memory_inst|Mux61~1_combout\);

-- Location: LCCOMB_X75_Y9_N22
\data_memory_inst|Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~9_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux61~6_combout\ & (\data_memory_inst|Mux61~8_combout\)) # (!\data_memory_inst|Mux61~6_combout\ & ((\data_memory_inst|Mux61~1_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux61~8_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux61~6_combout\,
	datad => \data_memory_inst|Mux61~1_combout\,
	combout => \data_memory_inst|Mux61~9_combout\);

-- Location: LCCOMB_X74_Y12_N12
\data_memory_inst|memory[12][2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[12][2]~40_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[12][2]~40_combout\);

-- Location: LCCOMB_X80_Y9_N18
\data_memory_inst|Decoder0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~102_combout\ = (!\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~64_combout\,
	combout => \data_memory_inst|Decoder0~102_combout\);

-- Location: FF_X74_Y12_N13
\data_memory_inst|memory[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[12][2]~40_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][2]~q\);

-- Location: LCCOMB_X73_Y9_N4
\data_memory_inst|memory[14][2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][2]~41_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[14][2]~41_combout\);

-- Location: FF_X73_Y9_N5
\data_memory_inst|memory[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][2]~41_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][2]~q\);

-- Location: LCCOMB_X75_Y12_N8
\data_memory_inst|memory[10][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][2]~feeder_combout\ = \register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[10][2]~feeder_combout\);

-- Location: LCCOMB_X79_Y9_N30
\data_memory_inst|Decoder0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~88_combout\ = (!\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~65_combout\,
	combout => \data_memory_inst|Decoder0~88_combout\);

-- Location: FF_X75_Y12_N9
\data_memory_inst|memory[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][2]~q\);

-- Location: LCCOMB_X80_Y9_N24
\data_memory_inst|Decoder0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~90_combout\ = (!\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~66_combout\,
	combout => \data_memory_inst|Decoder0~90_combout\);

-- Location: FF_X75_Y12_N31
\data_memory_inst|memory[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][2]~q\);

-- Location: LCCOMB_X75_Y12_N30
\data_memory_inst|Mux61~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~10_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[10][2]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[8][2]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[10][2]~q\,
	datac => \data_memory_inst|memory[8][2]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux61~10_combout\);

-- Location: LCCOMB_X75_Y9_N12
\data_memory_inst|Mux61~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~11_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux61~10_combout\ & ((!\data_memory_inst|memory[14][2]~q\))) # (!\data_memory_inst|Mux61~10_combout\ & (!\data_memory_inst|memory[12][2]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[12][2]~q\,
	datac => \data_memory_inst|memory[14][2]~q\,
	datad => \data_memory_inst|Mux61~10_combout\,
	combout => \data_memory_inst|Mux61~11_combout\);

-- Location: LCCOMB_X73_Y10_N26
\data_memory_inst|memory[6][2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][2]~45_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[6][2]~45_combout\);

-- Location: LCCOMB_X79_Y9_N0
\data_memory_inst|Decoder0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~93_combout\ = (\data_memory_inst|Decoder0~67_combout\ & (((!\ALU_inst|Add0~77_combout\ & !\ALU_inst|Add0~72_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~67_combout\,
	combout => \data_memory_inst|Decoder0~93_combout\);

-- Location: FF_X73_Y10_N27
\data_memory_inst|memory[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][2]~45_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][2]~q\);

-- Location: LCCOMB_X73_Y10_N16
\data_memory_inst|memory[4][2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][2]~44_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[4][2]~44_combout\);

-- Location: LCCOMB_X84_Y9_N14
\data_memory_inst|Decoder0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~94_combout\ = (\data_memory_inst|Decoder0~64_combout\ & (((!\ALU_inst|Add0~72_combout\ & !\ALU_inst|Add0~77_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~64_combout\,
	combout => \data_memory_inst|Decoder0~94_combout\);

-- Location: FF_X73_Y10_N17
\data_memory_inst|memory[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][2]~44_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][2]~q\);

-- Location: LCCOMB_X76_Y10_N12
\data_memory_inst|memory[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][2]~feeder_combout\ = \register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[2][2]~feeder_combout\);

-- Location: LCCOMB_X79_Y12_N10
\data_memory_inst|Decoder0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~96_combout\ = (\data_memory_inst|Decoder0~65_combout\ & (((!\ALU_inst|Add0~72_combout\ & !\ALU_inst|Add0~77_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Decoder0~65_combout\,
	datad => \ALU_inst|Add0~77_combout\,
	combout => \data_memory_inst|Decoder0~96_combout\);

-- Location: FF_X76_Y10_N13
\data_memory_inst|memory[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][2]~q\);

-- Location: LCCOMB_X74_Y9_N10
\data_memory_inst|Decoder0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~98_combout\ = (\data_memory_inst|Decoder0~66_combout\ & (((!\ALU_inst|Add0~77_combout\ & !\ALU_inst|Add0~72_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Decoder0~66_combout\,
	datab => \ALU_inst|Add0~77_combout\,
	datac => \ALU_inst|Add0~72_combout\,
	datad => \instruction_memory_inst|RD\(28),
	combout => \data_memory_inst|Decoder0~98_combout\);

-- Location: FF_X76_Y10_N31
\data_memory_inst|memory[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][2]~q\);

-- Location: LCCOMB_X76_Y10_N30
\data_memory_inst|Mux61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~14_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[2][2]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[0][2]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][2]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][2]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux61~14_combout\);

-- Location: LCCOMB_X75_Y9_N8
\data_memory_inst|Mux61~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~15_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux61~14_combout\ & (!\data_memory_inst|memory[6][2]~q\)) # (!\data_memory_inst|Mux61~14_combout\ & ((!\data_memory_inst|memory[4][2]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][2]~q\,
	datab => \data_memory_inst|memory[4][2]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|Mux61~14_combout\,
	combout => \data_memory_inst|Mux61~15_combout\);

-- Location: LCCOMB_X74_Y10_N20
\data_memory_inst|memory[7][2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][2]~43_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[7][2]~43_combout\);

-- Location: LCCOMB_X80_Y12_N14
\data_memory_inst|Decoder0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~95_combout\ = (\data_memory_inst|Decoder0~71_combout\ & (((!\ALU_inst|Add0~72_combout\ & !\ALU_inst|Add0~77_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~71_combout\,
	combout => \data_memory_inst|Decoder0~95_combout\);

-- Location: FF_X74_Y10_N21
\data_memory_inst|memory[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][2]~43_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][2]~q\);

-- Location: LCCOMB_X84_Y9_N24
\data_memory_inst|memory[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[3][2]~feeder_combout\ = \register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[3][2]~feeder_combout\);

-- Location: LCCOMB_X84_Y9_N22
\data_memory_inst|Decoder0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~99_combout\ = (\data_memory_inst|Decoder0~69_combout\ & (((!\ALU_inst|Add0~72_combout\ & !\ALU_inst|Add0~77_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~69_combout\,
	combout => \data_memory_inst|Decoder0~99_combout\);

-- Location: FF_X84_Y9_N25
\data_memory_inst|memory[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[3][2]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][2]~q\);

-- Location: LCCOMB_X84_Y9_N12
\data_memory_inst|Decoder0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~97_combout\ = (\data_memory_inst|Decoder0~70_combout\ & (((!\ALU_inst|Add0~72_combout\ & !\ALU_inst|Add0~77_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~70_combout\,
	combout => \data_memory_inst|Decoder0~97_combout\);

-- Location: FF_X84_Y9_N31
\data_memory_inst|memory[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][2]~q\);

-- Location: LCCOMB_X84_Y9_N30
\data_memory_inst|Mux61~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~12_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[3][2]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[3][2]~q\,
	datac => \data_memory_inst|memory[1][2]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux61~12_combout\);

-- Location: LCCOMB_X74_Y11_N20
\data_memory_inst|memory[5][2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][2]~42_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[5][2]~42_combout\);

-- Location: LCCOMB_X80_Y12_N4
\data_memory_inst|Decoder0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~92_combout\ = (\data_memory_inst|Decoder0~68_combout\ & (((!\ALU_inst|Add0~72_combout\ & !\ALU_inst|Add0~77_combout\)) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~68_combout\,
	combout => \data_memory_inst|Decoder0~92_combout\);

-- Location: FF_X74_Y11_N21
\data_memory_inst|memory[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][2]~42_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][2]~q\);

-- Location: LCCOMB_X75_Y9_N2
\data_memory_inst|Mux61~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~13_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux61~12_combout\ & (!\data_memory_inst|memory[7][2]~q\)) # (!\data_memory_inst|Mux61~12_combout\ & ((!\data_memory_inst|memory[5][2]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[7][2]~q\,
	datac => \data_memory_inst|Mux61~12_combout\,
	datad => \data_memory_inst|memory[5][2]~q\,
	combout => \data_memory_inst|Mux61~13_combout\);

-- Location: LCCOMB_X75_Y9_N14
\data_memory_inst|Mux61~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~16_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux61~13_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~74_combout\ & (\data_memory_inst|Mux61~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux61~15_combout\,
	datad => \data_memory_inst|Mux61~13_combout\,
	combout => \data_memory_inst|Mux61~16_combout\);

-- Location: LCCOMB_X70_Y9_N12
\data_memory_inst|memory[15][2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][2]~47_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[15][2]~47_combout\);

-- Location: LCCOMB_X80_Y12_N2
\data_memory_inst|Decoder0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~103_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (!\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~71_combout\,
	combout => \data_memory_inst|Decoder0~103_combout\);

-- Location: FF_X70_Y9_N13
\data_memory_inst|memory[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][2]~47_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][2]~q\);

-- Location: LCCOMB_X72_Y12_N30
\data_memory_inst|memory[13][2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][2]~46_combout\ = !\register_file_inst|Mux61~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \data_memory_inst|memory[13][2]~46_combout\);

-- Location: LCCOMB_X80_Y12_N8
\data_memory_inst|Decoder0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~100_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (!\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~68_combout\,
	combout => \data_memory_inst|Decoder0~100_combout\);

-- Location: FF_X72_Y12_N31
\data_memory_inst|memory[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][2]~46_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][2]~q\);

-- Location: LCCOMB_X77_Y9_N14
\data_memory_inst|Decoder0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~91_combout\ = (\instruction_memory_inst|RD\(28) & (\data_memory_inst|Decoder0~69_combout\ & (!\ALU_inst|Add0~77_combout\ & \ALU_inst|Add0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \data_memory_inst|Decoder0~69_combout\,
	datac => \ALU_inst|Add0~77_combout\,
	datad => \ALU_inst|Add0~72_combout\,
	combout => \data_memory_inst|Decoder0~91_combout\);

-- Location: FF_X76_Y12_N3
\data_memory_inst|memory[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][2]~q\);

-- Location: LCCOMB_X84_Y9_N4
\data_memory_inst|Decoder0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~89_combout\ = (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28) & (!\ALU_inst|Add0~77_combout\ & \data_memory_inst|Decoder0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~72_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Decoder0~70_combout\,
	combout => \data_memory_inst|Decoder0~89_combout\);

-- Location: FF_X80_Y8_N7
\data_memory_inst|memory[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux61~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][2]~q\);

-- Location: LCCOMB_X76_Y12_N2
\data_memory_inst|Mux61~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~17_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~69_combout\) # ((\data_memory_inst|memory[11][2]~q\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[11][2]~q\,
	datad => \data_memory_inst|memory[9][2]~q\,
	combout => \data_memory_inst|Mux61~17_combout\);

-- Location: LCCOMB_X75_Y9_N16
\data_memory_inst|Mux61~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~18_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux61~17_combout\ & (!\data_memory_inst|memory[15][2]~q\)) # (!\data_memory_inst|Mux61~17_combout\ & ((!\data_memory_inst|memory[13][2]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][2]~q\,
	datab => \data_memory_inst|memory[13][2]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|Mux61~17_combout\,
	combout => \data_memory_inst|Mux61~18_combout\);

-- Location: LCCOMB_X75_Y9_N10
\data_memory_inst|Mux61~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux61~16_combout\ & ((\data_memory_inst|Mux61~18_combout\))) # (!\data_memory_inst|Mux61~16_combout\ & (\data_memory_inst|Mux61~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux61~11_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux61~16_combout\,
	datad => \data_memory_inst|Mux61~18_combout\,
	combout => \data_memory_inst|Mux61~19_combout\);

-- Location: LCCOMB_X75_Y9_N24
\data_memory_inst|Mux61~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux61~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux61~9_combout\)) # (!\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux61~19_combout\))))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux61~9_combout\,
	datad => \data_memory_inst|Mux61~19_combout\,
	combout => \data_memory_inst|Mux61~20_combout\);

-- Location: LCCOMB_X75_Y9_N30
\MUX_MemtoReg_inst|MemtoReg_out[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux61~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~67_combout\,
	datad => \data_memory_inst|Mux61~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\);

-- Location: FF_X77_Y8_N1
\register_file_inst|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][2]~q\);

-- Location: LCCOMB_X80_Y8_N22
\register_file_inst|registers[5][2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[5][2]~7_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	combout => \register_file_inst|registers[5][2]~7_combout\);

-- Location: FF_X80_Y8_N23
\register_file_inst|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[5][2]~7_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][2]~q\);

-- Location: LCCOMB_X75_Y8_N8
\register_file_inst|registers[4][2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[4][2]~6_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	combout => \register_file_inst|registers[4][2]~6_combout\);

-- Location: FF_X75_Y8_N9
\register_file_inst|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[4][2]~6_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][2]~q\);

-- Location: FF_X75_Y9_N21
\register_file_inst|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][2]~q\);

-- Location: LCCOMB_X75_Y8_N10
\register_file_inst|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux61~2_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (!\register_file_inst|registers[4][2]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[4][2]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[0][2]~q\,
	combout => \register_file_inst|Mux61~2_combout\);

-- Location: LCCOMB_X77_Y8_N30
\register_file_inst|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux61~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux61~2_combout\ & ((!\register_file_inst|registers[5][2]~q\))) # (!\register_file_inst|Mux61~2_combout\ & (\register_file_inst|registers[1][2]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[1][2]~q\,
	datac => \register_file_inst|registers[5][2]~q\,
	datad => \register_file_inst|Mux61~2_combout\,
	combout => \register_file_inst|Mux61~3_combout\);

-- Location: FF_X79_Y8_N21
\register_file_inst|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][2]~q\);

-- Location: LCCOMB_X79_Y8_N14
\register_file_inst|registers[13][2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[13][2]~5_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	combout => \register_file_inst|registers[13][2]~5_combout\);

-- Location: FF_X79_Y8_N15
\register_file_inst|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[13][2]~5_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][2]~q\);

-- Location: FF_X74_Y8_N17
\register_file_inst|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][2]~q\);

-- Location: LCCOMB_X75_Y9_N28
\register_file_inst|registers[12][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[12][2]~4_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[2]~38_combout\,
	combout => \register_file_inst|registers[12][2]~4_combout\);

-- Location: FF_X75_Y9_N29
\register_file_inst|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[12][2]~4_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][2]~q\);

-- Location: LCCOMB_X74_Y8_N16
\register_file_inst|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux61~0_combout\ = (\instruction_memory_inst|RD\(0) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((!\register_file_inst|registers[12][2]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][2]~q\,
	datad => \register_file_inst|registers[12][2]~q\,
	combout => \register_file_inst|Mux61~0_combout\);

-- Location: LCCOMB_X79_Y8_N2
\register_file_inst|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux61~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux61~0_combout\ & ((!\register_file_inst|registers[13][2]~q\))) # (!\register_file_inst|Mux61~0_combout\ & (\register_file_inst|registers[9][2]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][2]~q\,
	datab => \register_file_inst|registers[13][2]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux61~0_combout\,
	combout => \register_file_inst|Mux61~1_combout\);

-- Location: LCCOMB_X77_Y8_N20
\register_file_inst|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux61~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux61~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux61~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux61~3_combout\,
	datad => \register_file_inst|Mux61~1_combout\,
	combout => \register_file_inst|Mux61~4_combout\);

-- Location: LCCOMB_X77_Y8_N2
\ALU_inst|Add0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~136_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28)))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux61~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux61~4_combout\,
	combout => \ALU_inst|Add0~136_combout\);

-- Location: LCCOMB_X75_Y9_N26
\register_file_inst|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux29~0_combout\ = (\instruction_memory_inst|RD\(18)) # ((\instruction_memory_inst|RD\(24) & (\register_file_inst|registers[8][2]~q\)) # (!\instruction_memory_inst|RD\(24) & ((\register_file_inst|registers[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][2]~q\,
	datab => \register_file_inst|registers[0][2]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux29~0_combout\);

-- Location: LCCOMB_X75_Y9_N0
\register_file_inst|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux29~1_combout\ = (\instruction_memory_inst|RD\(24) & (\register_file_inst|registers[9][2]~q\)) # (!\instruction_memory_inst|RD\(24) & ((\register_file_inst|registers[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][2]~q\,
	datac => \register_file_inst|registers[1][2]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux29~1_combout\);

-- Location: LCCOMB_X75_Y9_N6
\register_file_inst|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux29~2_combout\ = (!\instruction_memory_inst|RD\(22) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux29~1_combout\))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux29~0_combout\,
	datab => \instruction_memory_inst|RD\(22),
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|Mux29~1_combout\,
	combout => \register_file_inst|Mux29~2_combout\);

-- Location: LCCOMB_X77_Y8_N10
\ALU_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Equal0~0_combout\ = (\instruction_memory_inst|RD\(28) & !\instruction_memory_inst|RD\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(19),
	combout => \ALU_inst|Equal0~0_combout\);

-- Location: LCCOMB_X76_Y8_N10
\ALU_inst|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~58_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux62~3_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux62~1_combout\,
	datad => \register_file_inst|Mux62~3_combout\,
	combout => \ALU_inst|Add0~58_combout\);

-- Location: LCCOMB_X76_Y8_N4
\ALU_inst|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~59_combout\ = \ALU_inst|Equal0~0_combout\ $ (((\instruction_memory_inst|RD\(0) & (!\instruction_memory_inst|RD\(1))) # (!\instruction_memory_inst|RD\(0) & ((!\ALU_inst|Add0~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \instruction_memory_inst|RD\(0),
	datac => \ALU_inst|Equal0~0_combout\,
	datad => \ALU_inst|Add0~58_combout\,
	combout => \ALU_inst|Add0~59_combout\);

-- Location: LCCOMB_X76_Y8_N20
\ALU_inst|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~65_combout\ = ((\register_file_inst|Mux30~2_combout\ $ (\ALU_inst|Add0~59_combout\ $ (!\ALU_inst|Add0~64\)))) # (GND)
-- \ALU_inst|Add0~66\ = CARRY((\register_file_inst|Mux30~2_combout\ & ((\ALU_inst|Add0~59_combout\) # (!\ALU_inst|Add0~64\))) # (!\register_file_inst|Mux30~2_combout\ & (\ALU_inst|Add0~59_combout\ & !\ALU_inst|Add0~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux30~2_combout\,
	datab => \ALU_inst|Add0~59_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~64\,
	combout => \ALU_inst|Add0~65_combout\,
	cout => \ALU_inst|Add0~66\);

-- Location: LCCOMB_X76_Y8_N22
\ALU_inst|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~67_combout\ = (\ALU_inst|Add0~136_combout\ & ((\register_file_inst|Mux29~2_combout\ & (\ALU_inst|Add0~66\ & VCC)) # (!\register_file_inst|Mux29~2_combout\ & (!\ALU_inst|Add0~66\)))) # (!\ALU_inst|Add0~136_combout\ & 
-- ((\register_file_inst|Mux29~2_combout\ & (!\ALU_inst|Add0~66\)) # (!\register_file_inst|Mux29~2_combout\ & ((\ALU_inst|Add0~66\) # (GND)))))
-- \ALU_inst|Add0~68\ = CARRY((\ALU_inst|Add0~136_combout\ & (!\register_file_inst|Mux29~2_combout\ & !\ALU_inst|Add0~66\)) # (!\ALU_inst|Add0~136_combout\ & ((!\ALU_inst|Add0~66\) # (!\register_file_inst|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~136_combout\,
	datab => \register_file_inst|Mux29~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~66\,
	combout => \ALU_inst|Add0~67_combout\,
	cout => \ALU_inst|Add0~68\);

-- Location: LCCOMB_X76_Y8_N8
\ALU_inst|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~69_combout\ = (\instruction_memory_inst|RD\(28) & \ALU_inst|Add0~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~67_combout\,
	combout => \ALU_inst|Add0~69_combout\);

-- Location: LCCOMB_X79_Y9_N6
\data_memory_inst|Decoder0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~69_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\ & (\MemWrite~input_o\ & !\ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \MemWrite~input_o\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Decoder0~69_combout\);

-- Location: LCCOMB_X79_Y9_N4
\data_memory_inst|Decoder0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~85_combout\ = (\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~69_combout\,
	combout => \data_memory_inst|Decoder0~85_combout\);

-- Location: FF_X81_Y10_N27
\data_memory_inst|memory[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][1]~17_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][1]~q\);

-- Location: LCCOMB_X82_Y11_N0
\data_memory_inst|memory[26][1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][1]~16_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[26][1]~16_combout\);

-- Location: FF_X82_Y11_N1
\data_memory_inst|memory[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][1]~16_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][1]~q\);

-- Location: FF_X81_Y9_N17
\data_memory_inst|memory[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][1]~q\);

-- Location: LCCOMB_X82_Y10_N24
\data_memory_inst|memory[25][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[25][1]~feeder_combout\);

-- Location: FF_X82_Y10_N25
\data_memory_inst|memory[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][1]~q\);

-- Location: LCCOMB_X81_Y9_N16
\data_memory_inst|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~0_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[25][1]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|memory[24][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[24][1]~q\,
	datad => \data_memory_inst|memory[25][1]~q\,
	combout => \data_memory_inst|Mux62~0_combout\);

-- Location: LCCOMB_X80_Y12_N20
\data_memory_inst|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~1_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux62~0_combout\ & (!\data_memory_inst|memory[27][1]~q\)) # (!\data_memory_inst|Mux62~0_combout\ & ((!\data_memory_inst|memory[26][1]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][1]~q\,
	datab => \data_memory_inst|memory[26][1]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux62~0_combout\,
	combout => \data_memory_inst|Mux62~1_combout\);

-- Location: LCCOMB_X73_Y12_N14
\data_memory_inst|memory[18][1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[18][1]~20_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[18][1]~20_combout\);

-- Location: FF_X73_Y12_N15
\data_memory_inst|memory[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[18][1]~20_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][1]~q\);

-- Location: LCCOMB_X79_Y10_N0
\data_memory_inst|memory[19][1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[19][1]~21_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[19][1]~21_combout\);

-- Location: FF_X79_Y10_N1
\data_memory_inst|memory[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[19][1]~21_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][1]~q\);

-- Location: LCCOMB_X79_Y12_N26
\data_memory_inst|memory[17][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[17][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[17][1]~feeder_combout\);

-- Location: FF_X79_Y12_N27
\data_memory_inst|memory[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[17][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][1]~q\);

-- Location: FF_X79_Y12_N29
\data_memory_inst|memory[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][1]~q\);

-- Location: LCCOMB_X79_Y12_N28
\data_memory_inst|Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~4_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[17][1]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[16][1]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[17][1]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[16][1]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux62~4_combout\);

-- Location: LCCOMB_X79_Y12_N14
\data_memory_inst|Mux62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~5_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux62~4_combout\ & ((!\data_memory_inst|memory[19][1]~q\))) # (!\data_memory_inst|Mux62~4_combout\ & (!\data_memory_inst|memory[18][1]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[18][1]~q\,
	datac => \data_memory_inst|memory[19][1]~q\,
	datad => \data_memory_inst|Mux62~4_combout\,
	combout => \data_memory_inst|Mux62~5_combout\);

-- Location: LCCOMB_X72_Y9_N18
\data_memory_inst|memory[22][1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][1]~18_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[22][1]~18_combout\);

-- Location: FF_X72_Y9_N19
\data_memory_inst|memory[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][1]~18_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][1]~q\);

-- Location: LCCOMB_X80_Y13_N28
\data_memory_inst|memory[23][1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][1]~19_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[23][1]~19_combout\);

-- Location: FF_X80_Y13_N29
\data_memory_inst|memory[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][1]~19_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][1]~q\);

-- Location: LCCOMB_X83_Y12_N10
\data_memory_inst|memory[21][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[21][1]~feeder_combout\);

-- Location: FF_X83_Y12_N11
\data_memory_inst|memory[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][1]~q\);

-- Location: FF_X83_Y12_N21
\data_memory_inst|memory[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][1]~q\);

-- Location: LCCOMB_X83_Y12_N20
\data_memory_inst|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~2_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[21][1]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[20][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][1]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[20][1]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux62~2_combout\);

-- Location: LCCOMB_X79_Y12_N16
\data_memory_inst|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~3_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux62~2_combout\ & ((!\data_memory_inst|memory[23][1]~q\))) # (!\data_memory_inst|Mux62~2_combout\ & (!\data_memory_inst|memory[22][1]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][1]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[23][1]~q\,
	datad => \data_memory_inst|Mux62~2_combout\,
	combout => \data_memory_inst|Mux62~3_combout\);

-- Location: LCCOMB_X79_Y12_N4
\data_memory_inst|Mux62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~6_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\) # (\data_memory_inst|Mux62~3_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux62~5_combout\ & (!\ALU_inst|Add0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux62~5_combout\,
	datac => \ALU_inst|Add0~74_combout\,
	datad => \data_memory_inst|Mux62~3_combout\,
	combout => \data_memory_inst|Mux62~6_combout\);

-- Location: LCCOMB_X81_Y11_N8
\data_memory_inst|memory[31][1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[31][1]~23_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[31][1]~23_combout\);

-- Location: FF_X81_Y11_N9
\data_memory_inst|memory[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[31][1]~23_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][1]~q\);

-- Location: LCCOMB_X83_Y8_N12
\data_memory_inst|memory[30][1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][1]~22_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[30][1]~22_combout\);

-- Location: FF_X83_Y8_N13
\data_memory_inst|memory[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][1]~22_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][1]~q\);

-- Location: LCCOMB_X79_Y11_N0
\data_memory_inst|memory[29][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[29][1]~feeder_combout\);

-- Location: FF_X79_Y11_N1
\data_memory_inst|memory[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][1]~q\);

-- Location: FF_X82_Y9_N11
\data_memory_inst|memory[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][1]~q\);

-- Location: LCCOMB_X82_Y9_N10
\data_memory_inst|Mux62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~7_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[29][1]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[28][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[29][1]~q\,
	datac => \data_memory_inst|memory[28][1]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux62~7_combout\);

-- Location: LCCOMB_X79_Y12_N2
\data_memory_inst|Mux62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~8_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux62~7_combout\ & (!\data_memory_inst|memory[31][1]~q\)) # (!\data_memory_inst|Mux62~7_combout\ & ((!\data_memory_inst|memory[30][1]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[31][1]~q\,
	datac => \data_memory_inst|memory[30][1]~q\,
	datad => \data_memory_inst|Mux62~7_combout\,
	combout => \data_memory_inst|Mux62~8_combout\);

-- Location: LCCOMB_X79_Y12_N24
\data_memory_inst|Mux62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~9_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux62~6_combout\ & ((\data_memory_inst|Mux62~8_combout\))) # (!\data_memory_inst|Mux62~6_combout\ & (\data_memory_inst|Mux62~1_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux62~1_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux62~6_combout\,
	datad => \data_memory_inst|Mux62~8_combout\,
	combout => \data_memory_inst|Mux62~9_combout\);

-- Location: LCCOMB_X81_Y12_N28
\data_memory_inst|memory[11][1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][1]~28_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[11][1]~28_combout\);

-- Location: FF_X81_Y12_N29
\data_memory_inst|memory[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][1]~28_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][1]~q\);

-- Location: LCCOMB_X72_Y7_N8
\data_memory_inst|memory[15][1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][1]~31_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[15][1]~31_combout\);

-- Location: FF_X72_Y7_N9
\data_memory_inst|memory[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][1]~31_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][1]~q\);

-- Location: LCCOMB_X77_Y10_N14
\data_memory_inst|memory[14][1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][1]~29_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[14][1]~29_combout\);

-- Location: FF_X77_Y10_N15
\data_memory_inst|memory[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][1]~29_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][1]~q\);

-- Location: LCCOMB_X75_Y12_N26
\data_memory_inst|memory[10][1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][1]~30_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[10][1]~30_combout\);

-- Location: FF_X75_Y12_N27
\data_memory_inst|memory[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][1]~30_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][1]~q\);

-- Location: LCCOMB_X79_Y12_N12
\data_memory_inst|Mux62~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (!\data_memory_inst|memory[14][1]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((!\data_memory_inst|memory[10][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][1]~q\,
	datab => \data_memory_inst|memory[10][1]~q\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux62~17_combout\);

-- Location: LCCOMB_X79_Y12_N30
\data_memory_inst|Mux62~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux62~17_combout\ & ((!\data_memory_inst|memory[15][1]~q\))) # (!\data_memory_inst|Mux62~17_combout\ & (!\data_memory_inst|memory[11][1]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][1]~q\,
	datab => \data_memory_inst|memory[15][1]~q\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \data_memory_inst|Mux62~17_combout\,
	combout => \data_memory_inst|Mux62~18_combout\);

-- Location: LCCOMB_X74_Y10_N10
\data_memory_inst|memory[7][1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][1]~27_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[7][1]~27_combout\);

-- Location: FF_X74_Y10_N11
\data_memory_inst|memory[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][1]~27_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][1]~q\);

-- Location: LCCOMB_X74_Y10_N4
\data_memory_inst|memory[3][1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[3][1]~24_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[3][1]~24_combout\);

-- Location: FF_X74_Y10_N5
\data_memory_inst|memory[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[3][1]~24_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][1]~q\);

-- Location: LCCOMB_X73_Y10_N24
\data_memory_inst|memory[6][1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][1]~25_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[6][1]~25_combout\);

-- Location: FF_X73_Y10_N25
\data_memory_inst|memory[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][1]~25_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][1]~q\);

-- Location: LCCOMB_X74_Y12_N30
\data_memory_inst|memory[2][1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][1]~26_combout\ = !\register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[2][1]~26_combout\);

-- Location: FF_X74_Y12_N31
\data_memory_inst|memory[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][1]~26_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][1]~q\);

-- Location: LCCOMB_X79_Y12_N6
\data_memory_inst|Mux62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (!\data_memory_inst|memory[6][1]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((!\data_memory_inst|memory[2][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][1]~q\,
	datab => \data_memory_inst|memory[2][1]~q\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux62~12_combout\);

-- Location: LCCOMB_X79_Y12_N8
\data_memory_inst|Mux62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux62~12_combout\ & (!\data_memory_inst|memory[7][1]~q\)) # (!\data_memory_inst|Mux62~12_combout\ & ((!\data_memory_inst|memory[3][1]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[7][1]~q\,
	datab => \data_memory_inst|memory[3][1]~q\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \data_memory_inst|Mux62~12_combout\,
	combout => \data_memory_inst|Mux62~13_combout\);

-- Location: LCCOMB_X74_Y11_N22
\data_memory_inst|memory[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[5][1]~feeder_combout\);

-- Location: FF_X74_Y11_N23
\data_memory_inst|memory[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][1]~q\);

-- Location: FF_X75_Y10_N9
\data_memory_inst|memory[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][1]~q\);

-- Location: LCCOMB_X73_Y10_N2
\data_memory_inst|memory[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[4][1]~feeder_combout\);

-- Location: FF_X73_Y10_N3
\data_memory_inst|memory[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][1]~q\);

-- Location: FF_X75_Y10_N11
\data_memory_inst|memory[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][1]~q\);

-- Location: LCCOMB_X75_Y10_N10
\data_memory_inst|Mux62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[4][1]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[4][1]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][1]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux62~14_combout\);

-- Location: LCCOMB_X75_Y10_N8
\data_memory_inst|Mux62~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux62~14_combout\ & (\data_memory_inst|memory[5][1]~q\)) # (!\data_memory_inst|Mux62~14_combout\ & ((\data_memory_inst|memory[1][1]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][1]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[1][1]~q\,
	datad => \data_memory_inst|Mux62~14_combout\,
	combout => \data_memory_inst|Mux62~15_combout\);

-- Location: LCCOMB_X79_Y12_N22
\data_memory_inst|Mux62~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~16_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux62~13_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux62~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux62~13_combout\,
	datad => \data_memory_inst|Mux62~15_combout\,
	combout => \data_memory_inst|Mux62~16_combout\);

-- Location: LCCOMB_X72_Y10_N22
\data_memory_inst|memory[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[13][1]~feeder_combout\);

-- Location: FF_X72_Y10_N23
\data_memory_inst|memory[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][1]~q\);

-- Location: FF_X74_Y12_N21
\data_memory_inst|memory[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][1]~q\);

-- Location: LCCOMB_X74_Y11_N4
\data_memory_inst|memory[9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][1]~feeder_combout\ = \register_file_inst|Mux62~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux62~4_combout\,
	combout => \data_memory_inst|memory[9][1]~feeder_combout\);

-- Location: FF_X74_Y11_N5
\data_memory_inst|memory[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][1]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][1]~q\);

-- Location: FF_X75_Y12_N25
\data_memory_inst|memory[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux62~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][1]~q\);

-- Location: LCCOMB_X75_Y12_N24
\data_memory_inst|Mux62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~10_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][1]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][1]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[8][1]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux62~10_combout\);

-- Location: LCCOMB_X74_Y12_N20
\data_memory_inst|Mux62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~11_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux62~10_combout\ & (\data_memory_inst|memory[13][1]~q\)) # (!\data_memory_inst|Mux62~10_combout\ & ((\data_memory_inst|memory[12][1]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[13][1]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[12][1]~q\,
	datad => \data_memory_inst|Mux62~10_combout\,
	combout => \data_memory_inst|Mux62~11_combout\);

-- Location: LCCOMB_X79_Y12_N20
\data_memory_inst|Mux62~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux62~16_combout\ & (\data_memory_inst|Mux62~18_combout\)) # (!\data_memory_inst|Mux62~16_combout\ & ((\data_memory_inst|Mux62~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux62~18_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux62~16_combout\,
	datad => \data_memory_inst|Mux62~11_combout\,
	combout => \data_memory_inst|Mux62~19_combout\);

-- Location: LCCOMB_X80_Y8_N28
\data_memory_inst|Mux62~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux62~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux62~9_combout\)) # (!\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux62~19_combout\))))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux62~9_combout\,
	datad => \data_memory_inst|Mux62~19_combout\,
	combout => \data_memory_inst|Mux62~20_combout\);

-- Location: LCCOMB_X80_Y8_N14
\MUX_MemtoReg_inst|MemtoReg_out[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux62~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\ALU_inst|Add0~65_combout\ & (\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~65_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux62~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\);

-- Location: FF_X74_Y8_N29
\register_file_inst|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[1]~37_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][1]~q\);

-- Location: LCCOMB_X75_Y8_N24
\register_file_inst|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux30~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][1]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][1]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[0][1]~q\,
	combout => \register_file_inst|Mux30~0_combout\);

-- Location: LCCOMB_X72_Y8_N12
\register_file_inst|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux30~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux30~0_combout\ & ((\register_file_inst|registers[9][1]~q\))) # (!\register_file_inst|Mux30~0_combout\ & (\register_file_inst|registers[8][1]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][1]~q\,
	datab => \register_file_inst|registers[9][1]~q\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|Mux30~0_combout\,
	combout => \register_file_inst|Mux30~1_combout\);

-- Location: LCCOMB_X72_Y8_N26
\register_file_inst|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux30~2_combout\ = (\instruction_memory_inst|RD\(22)) # (\register_file_inst|Mux30~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux30~1_combout\,
	combout => \register_file_inst|Mux30~2_combout\);

-- Location: LCCOMB_X76_Y8_N14
\ALU_inst|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~70_combout\ = (\instruction_memory_inst|RD\(28) & \ALU_inst|Add0~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(28),
	datad => \ALU_inst|Add0~65_combout\,
	combout => \ALU_inst|Add0~70_combout\);

-- Location: LCCOMB_X79_Y9_N16
\data_memory_inst|Decoder0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~67_combout\ = (\ALU_inst|Add0~70_combout\ & (\MemWrite~input_o\ & (\ALU_inst|Add0~69_combout\ & !\ALU_inst|Add0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \MemWrite~input_o\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Decoder0~67_combout\);

-- Location: LCCOMB_X79_Y9_N10
\data_memory_inst|Decoder0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Decoder0~101_combout\ = (!\ALU_inst|Add0~77_combout\ & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~72_combout\ & \data_memory_inst|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~72_combout\,
	datad => \data_memory_inst|Decoder0~67_combout\,
	combout => \data_memory_inst|Decoder0~101_combout\);

-- Location: FF_X73_Y9_N27
\data_memory_inst|memory[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][3]~60_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][3]~q\);

-- Location: LCCOMB_X77_Y9_N8
\data_memory_inst|memory[13][3]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][3]~61_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[13][3]~61_combout\);

-- Location: FF_X77_Y9_N9
\data_memory_inst|memory[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][3]~61_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][3]~q\);

-- Location: LCCOMB_X77_Y9_N2
\data_memory_inst|memory[12][3]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[12][3]~62_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[12][3]~62_combout\);

-- Location: FF_X77_Y9_N3
\data_memory_inst|memory[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[12][3]~62_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][3]~q\);

-- Location: LCCOMB_X74_Y9_N16
\data_memory_inst|Mux60~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (!\data_memory_inst|memory[13][3]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((!\data_memory_inst|memory[12][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[13][3]~q\,
	datac => \data_memory_inst|memory[12][3]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux60~17_combout\);

-- Location: LCCOMB_X80_Y9_N26
\data_memory_inst|memory[15][3]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][3]~63_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[15][3]~63_combout\);

-- Location: FF_X80_Y9_N27
\data_memory_inst|memory[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][3]~63_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][3]~q\);

-- Location: LCCOMB_X74_Y9_N26
\data_memory_inst|Mux60~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~18_combout\ = (\data_memory_inst|Mux60~17_combout\ & (((!\ALU_inst|Add0~70_combout\) # (!\data_memory_inst|memory[15][3]~q\)))) # (!\data_memory_inst|Mux60~17_combout\ & (!\data_memory_inst|memory[14][3]~q\ & 
-- ((\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][3]~q\,
	datab => \data_memory_inst|Mux60~17_combout\,
	datac => \data_memory_inst|memory[15][3]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux60~18_combout\);

-- Location: LCCOMB_X77_Y13_N0
\data_memory_inst|memory[11][3]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][3]~59_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[11][3]~59_combout\);

-- Location: FF_X77_Y13_N1
\data_memory_inst|memory[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][3]~59_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][3]~q\);

-- Location: LCCOMB_X77_Y12_N4
\data_memory_inst|memory[10][3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][3]~56_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[10][3]~56_combout\);

-- Location: FF_X77_Y12_N5
\data_memory_inst|memory[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][3]~56_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][3]~q\);

-- Location: LCCOMB_X74_Y11_N10
\data_memory_inst|memory[9][3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][3]~57_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[9][3]~57_combout\);

-- Location: FF_X74_Y11_N11
\data_memory_inst|memory[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][3]~57_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][3]~q\);

-- Location: LCCOMB_X79_Y13_N16
\data_memory_inst|memory[8][3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[8][3]~58_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[8][3]~58_combout\);

-- Location: FF_X79_Y13_N17
\data_memory_inst|memory[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[8][3]~58_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][3]~q\);

-- Location: LCCOMB_X74_Y9_N2
\data_memory_inst|Mux60~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (!\data_memory_inst|memory[9][3]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((!\data_memory_inst|memory[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][3]~q\,
	datac => \data_memory_inst|memory[8][3]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux60~10_combout\);

-- Location: LCCOMB_X74_Y9_N8
\data_memory_inst|Mux60~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux60~10_combout\ & (!\data_memory_inst|memory[11][3]~q\)) # (!\data_memory_inst|Mux60~10_combout\ & ((!\data_memory_inst|memory[10][3]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][3]~q\,
	datac => \data_memory_inst|memory[10][3]~q\,
	datad => \data_memory_inst|Mux60~10_combout\,
	combout => \data_memory_inst|Mux60~11_combout\);

-- Location: LCCOMB_X86_Y9_N18
\data_memory_inst|memory[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[6][3]~feeder_combout\);

-- Location: FF_X86_Y9_N19
\data_memory_inst|memory[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][3]~q\);

-- Location: FF_X80_Y9_N5
\data_memory_inst|memory[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][3]~q\);

-- Location: LCCOMB_X74_Y11_N0
\data_memory_inst|memory[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[5][3]~feeder_combout\);

-- Location: FF_X74_Y11_N1
\data_memory_inst|memory[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][3]~q\);

-- Location: FF_X79_Y9_N21
\data_memory_inst|memory[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][3]~q\);

-- Location: LCCOMB_X79_Y9_N20
\data_memory_inst|Mux60~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~12_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[5][3]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[5][3]~q\,
	datac => \data_memory_inst|memory[4][3]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux60~12_combout\);

-- Location: LCCOMB_X80_Y9_N4
\data_memory_inst|Mux60~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~13_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux60~12_combout\ & ((\data_memory_inst|memory[7][3]~q\))) # (!\data_memory_inst|Mux60~12_combout\ & (\data_memory_inst|memory[6][3]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][3]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[7][3]~q\,
	datad => \data_memory_inst|Mux60~12_combout\,
	combout => \data_memory_inst|Mux60~13_combout\);

-- Location: LCCOMB_X74_Y10_N18
\data_memory_inst|memory[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[3][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[3][3]~feeder_combout\);

-- Location: FF_X74_Y10_N19
\data_memory_inst|memory[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[3][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][3]~q\);

-- Location: FF_X73_Y11_N13
\data_memory_inst|memory[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][3]~q\);

-- Location: FF_X73_Y11_N19
\data_memory_inst|memory[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][3]~q\);

-- Location: LCCOMB_X84_Y13_N8
\data_memory_inst|memory[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[1][3]~feeder_combout\);

-- Location: FF_X84_Y13_N9
\data_memory_inst|memory[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][3]~q\);

-- Location: LCCOMB_X73_Y11_N18
\data_memory_inst|Mux60~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~14_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\) # ((\data_memory_inst|memory[1][3]~q\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][3]~q\,
	datad => \data_memory_inst|memory[1][3]~q\,
	combout => \data_memory_inst|Mux60~14_combout\);

-- Location: LCCOMB_X73_Y11_N12
\data_memory_inst|Mux60~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux60~14_combout\ & (\data_memory_inst|memory[3][3]~q\)) # (!\data_memory_inst|Mux60~14_combout\ & ((\data_memory_inst|memory[2][3]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[3][3]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[2][3]~q\,
	datad => \data_memory_inst|Mux60~14_combout\,
	combout => \data_memory_inst|Mux60~15_combout\);

-- Location: LCCOMB_X74_Y9_N6
\data_memory_inst|Mux60~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux60~13_combout\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((!\ALU_inst|Add0~74_combout\ & \data_memory_inst|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux60~13_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \ALU_inst|Add0~74_combout\,
	datad => \data_memory_inst|Mux60~15_combout\,
	combout => \data_memory_inst|Mux60~16_combout\);

-- Location: LCCOMB_X74_Y9_N4
\data_memory_inst|Mux60~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux60~16_combout\ & (\data_memory_inst|Mux60~18_combout\)) # (!\data_memory_inst|Mux60~16_combout\ & ((\data_memory_inst|Mux60~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux60~18_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux60~11_combout\,
	datad => \data_memory_inst|Mux60~16_combout\,
	combout => \data_memory_inst|Mux60~19_combout\);

-- Location: LCCOMB_X79_Y10_N14
\data_memory_inst|memory[31][3]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[31][3]~55_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[31][3]~55_combout\);

-- Location: FF_X79_Y10_N15
\data_memory_inst|memory[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[31][3]~55_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][3]~q\);

-- Location: LCCOMB_X77_Y11_N28
\data_memory_inst|memory[29][3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][3]~52_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[29][3]~52_combout\);

-- Location: FF_X77_Y11_N29
\data_memory_inst|memory[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][3]~52_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][3]~q\);

-- Location: LCCOMB_X76_Y11_N0
\data_memory_inst|memory[25][3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][3]~54_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[25][3]~54_combout\);

-- Location: FF_X76_Y11_N1
\data_memory_inst|memory[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][3]~54_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][3]~q\);

-- Location: LCCOMB_X82_Y11_N12
\data_memory_inst|memory[27][3]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][3]~53_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[27][3]~53_combout\);

-- Location: FF_X82_Y11_N13
\data_memory_inst|memory[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][3]~53_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][3]~q\);

-- Location: LCCOMB_X75_Y11_N20
\data_memory_inst|Mux60~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~7_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~69_combout\) # (!\data_memory_inst|memory[27][3]~q\)))) # (!\ALU_inst|Add0~70_combout\ & (!\data_memory_inst|memory[25][3]~q\ & (!\ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[25][3]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|memory[27][3]~q\,
	combout => \data_memory_inst|Mux60~7_combout\);

-- Location: LCCOMB_X74_Y9_N30
\data_memory_inst|Mux60~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux60~7_combout\ & (!\data_memory_inst|memory[31][3]~q\)) # (!\data_memory_inst|Mux60~7_combout\ & ((!\data_memory_inst|memory[29][3]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[31][3]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[29][3]~q\,
	datad => \data_memory_inst|Mux60~7_combout\,
	combout => \data_memory_inst|Mux60~8_combout\);

-- Location: LCCOMB_X83_Y8_N24
\data_memory_inst|memory[30][3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][3]~51_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[30][3]~51_combout\);

-- Location: FF_X83_Y8_N25
\data_memory_inst|memory[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][3]~51_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][3]~q\);

-- Location: LCCOMB_X82_Y9_N2
\data_memory_inst|memory[28][3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[28][3]~48_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[28][3]~48_combout\);

-- Location: FF_X82_Y9_N3
\data_memory_inst|memory[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[28][3]~48_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][3]~q\);

-- Location: LCCOMB_X82_Y11_N18
\data_memory_inst|memory[26][3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][3]~49_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[26][3]~49_combout\);

-- Location: FF_X82_Y11_N19
\data_memory_inst|memory[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][3]~49_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][3]~q\);

-- Location: LCCOMB_X81_Y9_N22
\data_memory_inst|memory[24][3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][3]~50_combout\ = !\register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[24][3]~50_combout\);

-- Location: FF_X81_Y9_N23
\data_memory_inst|memory[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][3]~50_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][3]~q\);

-- Location: LCCOMB_X74_Y9_N28
\data_memory_inst|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~0_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~69_combout\)) # (!\data_memory_inst|memory[26][3]~q\))) # (!\ALU_inst|Add0~70_combout\ & (((!\data_memory_inst|memory[24][3]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[26][3]~q\,
	datac => \data_memory_inst|memory[24][3]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux60~0_combout\);

-- Location: LCCOMB_X74_Y9_N22
\data_memory_inst|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux60~0_combout\ & (!\data_memory_inst|memory[30][3]~q\)) # (!\data_memory_inst|Mux60~0_combout\ & ((!\data_memory_inst|memory[28][3]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[30][3]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][3]~q\,
	datad => \data_memory_inst|Mux60~0_combout\,
	combout => \data_memory_inst|Mux60~1_combout\);

-- Location: LCCOMB_X72_Y11_N24
\data_memory_inst|memory[21][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[21][3]~feeder_combout\);

-- Location: FF_X72_Y11_N25
\data_memory_inst|memory[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][3]~q\);

-- Location: FF_X75_Y11_N19
\data_memory_inst|memory[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][3]~q\);

-- Location: FF_X75_Y11_N29
\data_memory_inst|memory[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][3]~q\);

-- Location: LCCOMB_X73_Y12_N12
\data_memory_inst|memory[19][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[19][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[19][3]~feeder_combout\);

-- Location: FF_X73_Y12_N13
\data_memory_inst|memory[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[19][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][3]~q\);

-- Location: LCCOMB_X75_Y11_N28
\data_memory_inst|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~2_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~69_combout\) # ((\data_memory_inst|memory[19][3]~q\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][3]~q\,
	datad => \data_memory_inst|memory[19][3]~q\,
	combout => \data_memory_inst|Mux60~2_combout\);

-- Location: LCCOMB_X75_Y11_N18
\data_memory_inst|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~3_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux60~2_combout\ & ((\data_memory_inst|memory[23][3]~q\))) # (!\data_memory_inst|Mux60~2_combout\ & (\data_memory_inst|memory[21][3]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][3]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[23][3]~q\,
	datad => \data_memory_inst|Mux60~2_combout\,
	combout => \data_memory_inst|Mux60~3_combout\);

-- Location: LCCOMB_X83_Y12_N6
\data_memory_inst|memory[20][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[20][3]~feeder_combout\);

-- Location: FF_X83_Y12_N7
\data_memory_inst|memory[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][3]~q\);

-- Location: FF_X80_Y12_N25
\data_memory_inst|memory[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][3]~q\);

-- Location: LCCOMB_X73_Y12_N10
\data_memory_inst|memory[18][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[18][3]~feeder_combout\ = \register_file_inst|Mux60~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux60~4_combout\,
	combout => \data_memory_inst|memory[18][3]~feeder_combout\);

-- Location: FF_X73_Y12_N11
\data_memory_inst|memory[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[18][3]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][3]~q\);

-- Location: FF_X80_Y12_N7
\data_memory_inst|memory[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux60~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][3]~q\);

-- Location: LCCOMB_X80_Y12_N6
\data_memory_inst|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~4_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[18][3]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[16][3]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[18][3]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[16][3]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux60~4_combout\);

-- Location: LCCOMB_X80_Y12_N24
\data_memory_inst|Mux60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux60~4_combout\ & ((\data_memory_inst|memory[22][3]~q\))) # (!\data_memory_inst|Mux60~4_combout\ & (\data_memory_inst|memory[20][3]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[20][3]~q\,
	datac => \data_memory_inst|memory[22][3]~q\,
	datad => \data_memory_inst|Mux60~4_combout\,
	combout => \data_memory_inst|Mux60~5_combout\);

-- Location: LCCOMB_X74_Y9_N20
\data_memory_inst|Mux60~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~6_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux60~3_combout\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((!\ALU_inst|Add0~74_combout\ & \data_memory_inst|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux60~3_combout\,
	datac => \ALU_inst|Add0~74_combout\,
	datad => \data_memory_inst|Mux60~5_combout\,
	combout => \data_memory_inst|Mux60~6_combout\);

-- Location: LCCOMB_X74_Y9_N24
\data_memory_inst|Mux60~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~9_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux60~6_combout\ & (\data_memory_inst|Mux60~8_combout\)) # (!\data_memory_inst|Mux60~6_combout\ & ((\data_memory_inst|Mux60~1_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux60~8_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux60~1_combout\,
	datad => \data_memory_inst|Mux60~6_combout\,
	combout => \data_memory_inst|Mux60~9_combout\);

-- Location: LCCOMB_X74_Y9_N18
\data_memory_inst|Mux60~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux60~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux60~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux60~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux60~19_combout\,
	datad => \data_memory_inst|Mux60~9_combout\,
	combout => \data_memory_inst|Mux60~20_combout\);

-- Location: LCCOMB_X74_Y9_N14
\MUX_MemtoReg_inst|MemtoReg_out[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux60~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\ALU_inst|Add0~72_combout\ & (\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \ALU_inst|Add0~72_combout\,
	datac => \instruction_memory_inst|RD\(28),
	datad => \data_memory_inst|Mux60~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\);

-- Location: FF_X74_Y8_N9
\register_file_inst|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][3]~q\);

-- Location: FF_X74_Y9_N15
\register_file_inst|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][3]~q\);

-- Location: FF_X70_Y8_N29
\register_file_inst|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][3]~q\);

-- Location: FF_X73_Y8_N23
\register_file_inst|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[3]~39_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][3]~q\);

-- Location: LCCOMB_X73_Y8_N22
\register_file_inst|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux60~0_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[4][3]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[4][3]~q\,
	datac => \register_file_inst|registers[0][3]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux60~0_combout\);

-- Location: LCCOMB_X75_Y8_N26
\register_file_inst|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux60~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux60~0_combout\ & ((\register_file_inst|registers[5][3]~q\))) # (!\register_file_inst|Mux60~0_combout\ & (\register_file_inst|registers[1][3]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[1][3]~q\,
	datac => \register_file_inst|registers[5][3]~q\,
	datad => \register_file_inst|Mux60~0_combout\,
	combout => \register_file_inst|Mux60~1_combout\);

-- Location: LCCOMB_X75_Y8_N0
\ALU_inst|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~71_combout\ = (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux60~3_combout\) # (!\instruction_memory_inst|RD\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux60~3_combout\,
	combout => \ALU_inst|Add0~71_combout\);

-- Location: LCCOMB_X75_Y8_N2
\ALU_inst|Add0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~137_combout\ = (\instruction_memory_inst|RD\(19) & (((!\ALU_inst|Add0~71_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ (((!\ALU_inst|Add0~71_combout\) # (!\register_file_inst|Mux60~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux60~1_combout\,
	datad => \ALU_inst|Add0~71_combout\,
	combout => \ALU_inst|Add0~137_combout\);

-- Location: LCCOMB_X74_Y8_N0
\register_file_inst|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux28~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(24)) # ((\register_file_inst|registers[1][3]~q\)))) # (!\instruction_memory_inst|RD\(18) & (!\instruction_memory_inst|RD\(24) & 
-- ((\register_file_inst|registers[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[1][3]~q\,
	datad => \register_file_inst|registers[0][3]~q\,
	combout => \register_file_inst|Mux28~0_combout\);

-- Location: LCCOMB_X74_Y8_N22
\register_file_inst|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux28~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux28~0_combout\ & ((!\register_file_inst|registers[9][3]~q\))) # (!\register_file_inst|Mux28~0_combout\ & (!\register_file_inst|registers[8][3]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][3]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[9][3]~q\,
	datad => \register_file_inst|Mux28~0_combout\,
	combout => \register_file_inst|Mux28~1_combout\);

-- Location: LCCOMB_X74_Y8_N12
\register_file_inst|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux28~2_combout\ = (\instruction_memory_inst|RD\(22) & ((\instruction_memory_inst|RD\(24)))) # (!\instruction_memory_inst|RD\(22) & (\register_file_inst|Mux28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux28~1_combout\,
	datab => \instruction_memory_inst|RD\(24),
	datad => \instruction_memory_inst|RD\(22),
	combout => \register_file_inst|Mux28~2_combout\);

-- Location: LCCOMB_X76_Y8_N24
\ALU_inst|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~72_combout\ = ((\ALU_inst|Add0~137_combout\ $ (\register_file_inst|Mux28~2_combout\ $ (!\ALU_inst|Add0~68\)))) # (GND)
-- \ALU_inst|Add0~73\ = CARRY((\ALU_inst|Add0~137_combout\ & ((\register_file_inst|Mux28~2_combout\) # (!\ALU_inst|Add0~68\))) # (!\ALU_inst|Add0~137_combout\ & (\register_file_inst|Mux28~2_combout\ & !\ALU_inst|Add0~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~137_combout\,
	datab => \register_file_inst|Mux28~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~68\,
	combout => \ALU_inst|Add0~72_combout\,
	cout => \ALU_inst|Add0~73\);

-- Location: LCCOMB_X76_Y8_N12
\ALU_inst|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~74_combout\ = (\instruction_memory_inst|RD\(28) & \ALU_inst|Add0~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datad => \ALU_inst|Add0~72_combout\,
	combout => \ALU_inst|Add0~74_combout\);

-- Location: FF_X70_Y8_N3
\register_file_inst|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][4]~q\);

-- Location: FF_X73_Y8_N25
\register_file_inst|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][4]~q\);

-- Location: FF_X72_Y8_N25
\register_file_inst|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][4]~q\);

-- Location: LCCOMB_X74_Y8_N18
\register_file_inst|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux59~0_combout\ = (\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18)) # ((\register_file_inst|registers[9][4]~q\)))) # (!\instruction_memory_inst|RD\(0) & (!\instruction_memory_inst|RD\(18) & 
-- (\register_file_inst|registers[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][4]~q\,
	datad => \register_file_inst|registers[9][4]~q\,
	combout => \register_file_inst|Mux59~0_combout\);

-- Location: LCCOMB_X73_Y8_N24
\register_file_inst|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux59~1_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux59~0_combout\ & ((\register_file_inst|registers[13][4]~q\))) # (!\register_file_inst|Mux59~0_combout\ & (\register_file_inst|registers[12][4]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][4]~q\,
	datac => \register_file_inst|registers[13][4]~q\,
	datad => \register_file_inst|Mux59~0_combout\,
	combout => \register_file_inst|Mux59~1_combout\);

-- Location: FF_X70_Y8_N19
\register_file_inst|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][4]~q\);

-- Location: FF_X73_Y8_N27
\register_file_inst|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][4]~q\);

-- Location: LCCOMB_X73_Y8_N26
\register_file_inst|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux59~2_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[4][4]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[4][4]~q\,
	datac => \register_file_inst|registers[0][4]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux59~2_combout\);

-- Location: FF_X74_Y8_N13
\register_file_inst|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][4]~q\);

-- Location: FF_X72_Y8_N11
\register_file_inst|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][4]~q\);

-- Location: LCCOMB_X73_Y8_N10
\register_file_inst|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux59~3_combout\ = (\register_file_inst|Mux59~2_combout\ & (((\register_file_inst|registers[5][4]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux59~2_combout\ & (\register_file_inst|registers[1][4]~q\ & 
-- (\instruction_memory_inst|RD\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux59~2_combout\,
	datab => \register_file_inst|registers[1][4]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|registers[5][4]~q\,
	combout => \register_file_inst|Mux59~3_combout\);

-- Location: LCCOMB_X72_Y8_N0
\register_file_inst|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux59~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux59~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux59~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux59~1_combout\,
	datad => \register_file_inst|Mux59~3_combout\,
	combout => \register_file_inst|Mux59~4_combout\);

-- Location: LCCOMB_X72_Y10_N0
\data_memory_inst|memory[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[13][4]~feeder_combout\);

-- Location: FF_X72_Y10_N1
\data_memory_inst|memory[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][4]~q\);

-- Location: FF_X74_Y11_N17
\data_memory_inst|memory[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][4]~q\);

-- Location: LCCOMB_X74_Y12_N2
\data_memory_inst|memory[12][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[12][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[12][4]~feeder_combout\);

-- Location: FF_X74_Y12_N3
\data_memory_inst|memory[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[12][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][4]~q\);

-- Location: FF_X75_Y12_N17
\data_memory_inst|memory[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][4]~q\);

-- Location: LCCOMB_X75_Y12_N16
\data_memory_inst|Mux59~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~10_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[12][4]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[8][4]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[12][4]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[8][4]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux59~10_combout\);

-- Location: LCCOMB_X74_Y11_N16
\data_memory_inst|Mux59~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~11_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux59~10_combout\ & (\data_memory_inst|memory[13][4]~q\)) # (!\data_memory_inst|Mux59~10_combout\ & ((\data_memory_inst|memory[9][4]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[13][4]~q\,
	datac => \data_memory_inst|memory[9][4]~q\,
	datad => \data_memory_inst|Mux59~10_combout\,
	combout => \data_memory_inst|Mux59~11_combout\);

-- Location: LCCOMB_X81_Y12_N14
\data_memory_inst|memory[11][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[11][4]~feeder_combout\);

-- Location: FF_X81_Y12_N15
\data_memory_inst|memory[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][4]~q\);

-- Location: LCCOMB_X70_Y10_N28
\data_memory_inst|memory[15][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[15][4]~feeder_combout\);

-- Location: FF_X70_Y10_N29
\data_memory_inst|memory[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][4]~q\);

-- Location: LCCOMB_X75_Y12_N22
\data_memory_inst|memory[10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[10][4]~feeder_combout\);

-- Location: FF_X75_Y12_N23
\data_memory_inst|memory[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][4]~q\);

-- Location: LCCOMB_X73_Y9_N16
\data_memory_inst|memory[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[14][4]~feeder_combout\);

-- Location: FF_X73_Y9_N17
\data_memory_inst|memory[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][4]~q\);

-- Location: LCCOMB_X73_Y12_N8
\data_memory_inst|Mux59~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[14][4]~q\))) # (!\ALU_inst|Add0~69_combout\ & 
-- (\data_memory_inst|memory[10][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[10][4]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[14][4]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux59~17_combout\);

-- Location: LCCOMB_X73_Y12_N30
\data_memory_inst|Mux59~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~18_combout\ = (\data_memory_inst|Mux59~17_combout\ & (((\data_memory_inst|memory[15][4]~q\) # (!\ALU_inst|Add0~75_combout\)))) # (!\data_memory_inst|Mux59~17_combout\ & (\data_memory_inst|memory[11][4]~q\ & 
-- ((\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][4]~q\,
	datab => \data_memory_inst|memory[15][4]~q\,
	datac => \data_memory_inst|Mux59~17_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux59~18_combout\);

-- Location: LCCOMB_X74_Y10_N12
\data_memory_inst|memory[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[3][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[3][4]~feeder_combout\);

-- Location: FF_X74_Y10_N13
\data_memory_inst|memory[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[3][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][4]~q\);

-- Location: FF_X74_Y10_N3
\data_memory_inst|memory[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][4]~q\);

-- Location: LCCOMB_X73_Y10_N28
\data_memory_inst|memory[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[6][4]~feeder_combout\);

-- Location: FF_X73_Y10_N29
\data_memory_inst|memory[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][4]~q\);

-- Location: FF_X76_Y10_N21
\data_memory_inst|memory[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][4]~q\);

-- Location: LCCOMB_X76_Y10_N20
\data_memory_inst|Mux59~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[6][4]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][4]~q\,
	datac => \data_memory_inst|memory[2][4]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux59~12_combout\);

-- Location: LCCOMB_X74_Y10_N2
\data_memory_inst|Mux59~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux59~12_combout\ & ((\data_memory_inst|memory[7][4]~q\))) # (!\data_memory_inst|Mux59~12_combout\ & (\data_memory_inst|memory[3][4]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[3][4]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[7][4]~q\,
	datad => \data_memory_inst|Mux59~12_combout\,
	combout => \data_memory_inst|Mux59~13_combout\);

-- Location: LCCOMB_X75_Y10_N0
\data_memory_inst|memory[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[1][4]~feeder_combout\);

-- Location: FF_X75_Y10_N1
\data_memory_inst|memory[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][4]~q\);

-- Location: LCCOMB_X74_Y11_N14
\data_memory_inst|memory[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[5][4]~feeder_combout\);

-- Location: FF_X74_Y11_N15
\data_memory_inst|memory[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][4]~q\);

-- Location: LCCOMB_X73_Y10_N18
\data_memory_inst|memory[4][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][4]~feeder_combout\ = \register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[4][4]~feeder_combout\);

-- Location: FF_X73_Y10_N19
\data_memory_inst|memory[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][4]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][4]~q\);

-- Location: FF_X73_Y11_N31
\data_memory_inst|memory[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux59~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][4]~q\);

-- Location: LCCOMB_X73_Y11_N30
\data_memory_inst|Mux59~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~14_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[4][4]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[0][4]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[4][4]~q\,
	datac => \data_memory_inst|memory[0][4]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux59~14_combout\);

-- Location: LCCOMB_X73_Y11_N24
\data_memory_inst|Mux59~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~15_combout\ = (\data_memory_inst|Mux59~14_combout\ & (((\data_memory_inst|memory[5][4]~q\) # (!\ALU_inst|Add0~75_combout\)))) # (!\data_memory_inst|Mux59~14_combout\ & (\data_memory_inst|memory[1][4]~q\ & 
-- ((\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][4]~q\,
	datab => \data_memory_inst|memory[5][4]~q\,
	datac => \data_memory_inst|Mux59~14_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux59~15_combout\);

-- Location: LCCOMB_X73_Y11_N10
\data_memory_inst|Mux59~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~70_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux59~13_combout\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|Mux59~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux59~13_combout\,
	datad => \data_memory_inst|Mux59~15_combout\,
	combout => \data_memory_inst|Mux59~16_combout\);

-- Location: LCCOMB_X73_Y11_N4
\data_memory_inst|Mux59~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux59~16_combout\ & ((\data_memory_inst|Mux59~18_combout\))) # (!\data_memory_inst|Mux59~16_combout\ & (\data_memory_inst|Mux59~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux59~11_combout\,
	datac => \data_memory_inst|Mux59~18_combout\,
	datad => \data_memory_inst|Mux59~16_combout\,
	combout => \data_memory_inst|Mux59~19_combout\);

-- Location: LCCOMB_X82_Y11_N30
\data_memory_inst|memory[26][4]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][4]~64_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[26][4]~64_combout\);

-- Location: FF_X82_Y11_N31
\data_memory_inst|memory[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][4]~64_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][4]~q\);

-- Location: LCCOMB_X82_Y11_N8
\data_memory_inst|memory[27][4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][4]~67_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[27][4]~67_combout\);

-- Location: FF_X82_Y11_N9
\data_memory_inst|memory[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][4]~67_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][4]~q\);

-- Location: LCCOMB_X79_Y11_N30
\data_memory_inst|memory[25][4]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][4]~65_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[25][4]~65_combout\);

-- Location: FF_X79_Y11_N31
\data_memory_inst|memory[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][4]~65_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][4]~q\);

-- Location: LCCOMB_X81_Y9_N8
\data_memory_inst|memory[24][4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][4]~66_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[24][4]~66_combout\);

-- Location: FF_X81_Y9_N9
\data_memory_inst|memory[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][4]~66_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][4]~q\);

-- Location: LCCOMB_X73_Y11_N20
\data_memory_inst|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~0_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (!\data_memory_inst|memory[25][4]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((!\data_memory_inst|memory[24][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][4]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[24][4]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux59~0_combout\);

-- Location: LCCOMB_X73_Y11_N14
\data_memory_inst|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~1_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux59~0_combout\ & ((!\data_memory_inst|memory[27][4]~q\))) # (!\data_memory_inst|Mux59~0_combout\ & (!\data_memory_inst|memory[26][4]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][4]~q\,
	datab => \data_memory_inst|memory[27][4]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux59~0_combout\,
	combout => \data_memory_inst|Mux59~1_combout\);

-- Location: LCCOMB_X83_Y8_N2
\data_memory_inst|memory[30][4]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][4]~76_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[30][4]~76_combout\);

-- Location: FF_X83_Y8_N3
\data_memory_inst|memory[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][4]~76_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][4]~q\);

-- Location: LCCOMB_X81_Y11_N4
\data_memory_inst|memory[31][4]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[31][4]~79_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[31][4]~79_combout\);

-- Location: FF_X81_Y11_N5
\data_memory_inst|memory[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[31][4]~79_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][4]~q\);

-- Location: LCCOMB_X82_Y9_N12
\data_memory_inst|memory[28][4]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[28][4]~78_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[28][4]~78_combout\);

-- Location: FF_X82_Y9_N13
\data_memory_inst|memory[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[28][4]~78_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][4]~q\);

-- Location: LCCOMB_X77_Y11_N30
\data_memory_inst|memory[29][4]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][4]~77_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[29][4]~77_combout\);

-- Location: FF_X77_Y11_N31
\data_memory_inst|memory[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][4]~77_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][4]~q\);

-- Location: LCCOMB_X73_Y11_N16
\data_memory_inst|Mux59~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~7_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((!\data_memory_inst|memory[29][4]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (!\data_memory_inst|memory[28][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[28][4]~q\,
	datab => \data_memory_inst|memory[29][4]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux59~7_combout\);

-- Location: LCCOMB_X73_Y11_N22
\data_memory_inst|Mux59~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~8_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux59~7_combout\ & ((!\data_memory_inst|memory[31][4]~q\))) # (!\data_memory_inst|Mux59~7_combout\ & (!\data_memory_inst|memory[30][4]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[30][4]~q\,
	datab => \data_memory_inst|memory[31][4]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux59~7_combout\,
	combout => \data_memory_inst|Mux59~8_combout\);

-- Location: LCCOMB_X73_Y12_N20
\data_memory_inst|memory[18][4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[18][4]~72_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[18][4]~72_combout\);

-- Location: FF_X73_Y12_N21
\data_memory_inst|memory[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[18][4]~72_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][4]~q\);

-- Location: LCCOMB_X73_Y12_N2
\data_memory_inst|memory[19][4]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[19][4]~75_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[19][4]~75_combout\);

-- Location: FF_X73_Y12_N3
\data_memory_inst|memory[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[19][4]~75_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][4]~q\);

-- Location: LCCOMB_X82_Y8_N12
\data_memory_inst|memory[16][4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[16][4]~74_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[16][4]~74_combout\);

-- Location: FF_X82_Y8_N13
\data_memory_inst|memory[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[16][4]~74_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][4]~q\);

-- Location: LCCOMB_X75_Y11_N26
\data_memory_inst|memory[17][4]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[17][4]~73_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[17][4]~73_combout\);

-- Location: FF_X75_Y11_N27
\data_memory_inst|memory[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[17][4]~73_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][4]~q\);

-- Location: LCCOMB_X74_Y11_N18
\data_memory_inst|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~4_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((!\data_memory_inst|memory[17][4]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (!\data_memory_inst|memory[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[16][4]~q\,
	datab => \data_memory_inst|memory[17][4]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux59~4_combout\);

-- Location: LCCOMB_X73_Y11_N8
\data_memory_inst|Mux59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~5_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux59~4_combout\ & ((!\data_memory_inst|memory[19][4]~q\))) # (!\data_memory_inst|Mux59~4_combout\ & (!\data_memory_inst|memory[18][4]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[18][4]~q\,
	datab => \data_memory_inst|memory[19][4]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux59~4_combout\,
	combout => \data_memory_inst|Mux59~5_combout\);

-- Location: LCCOMB_X72_Y11_N14
\data_memory_inst|memory[22][4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][4]~68_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[22][4]~68_combout\);

-- Location: FF_X72_Y11_N15
\data_memory_inst|memory[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][4]~68_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][4]~q\);

-- Location: LCCOMB_X72_Y12_N20
\data_memory_inst|memory[23][4]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][4]~71_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[23][4]~71_combout\);

-- Location: FF_X72_Y12_N21
\data_memory_inst|memory[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][4]~71_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][4]~q\);

-- Location: LCCOMB_X72_Y11_N16
\data_memory_inst|memory[21][4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][4]~69_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[21][4]~69_combout\);

-- Location: FF_X72_Y11_N17
\data_memory_inst|memory[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][4]~69_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][4]~q\);

-- Location: LCCOMB_X83_Y12_N24
\data_memory_inst|memory[20][4]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][4]~70_combout\ = !\register_file_inst|Mux59~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux59~4_combout\,
	combout => \data_memory_inst|memory[20][4]~70_combout\);

-- Location: FF_X83_Y12_N25
\data_memory_inst|memory[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][4]~70_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][4]~q\);

-- Location: LCCOMB_X73_Y11_N28
\data_memory_inst|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~2_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (!\data_memory_inst|memory[21][4]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((!\data_memory_inst|memory[20][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][4]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \data_memory_inst|memory[20][4]~q\,
	combout => \data_memory_inst|Mux59~2_combout\);

-- Location: LCCOMB_X73_Y11_N26
\data_memory_inst|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~3_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux59~2_combout\ & ((!\data_memory_inst|memory[23][4]~q\))) # (!\data_memory_inst|Mux59~2_combout\ & (!\data_memory_inst|memory[22][4]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][4]~q\,
	datab => \data_memory_inst|memory[23][4]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux59~2_combout\,
	combout => \data_memory_inst|Mux59~3_combout\);

-- Location: LCCOMB_X73_Y11_N2
\data_memory_inst|Mux59~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~6_combout\ = (\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux59~3_combout\) # (\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux59~5_combout\ & ((!\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux59~5_combout\,
	datac => \data_memory_inst|Mux59~3_combout\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux59~6_combout\);

-- Location: LCCOMB_X73_Y11_N0
\data_memory_inst|Mux59~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~9_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux59~6_combout\ & ((\data_memory_inst|Mux59~8_combout\))) # (!\data_memory_inst|Mux59~6_combout\ & (\data_memory_inst|Mux59~1_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux59~1_combout\,
	datac => \data_memory_inst|Mux59~8_combout\,
	datad => \data_memory_inst|Mux59~6_combout\,
	combout => \data_memory_inst|Mux59~9_combout\);

-- Location: LCCOMB_X73_Y11_N6
\data_memory_inst|Mux59~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux59~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux59~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux59~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux59~19_combout\,
	datad => \data_memory_inst|Mux59~9_combout\,
	combout => \data_memory_inst|Mux59~20_combout\);

-- Location: LCCOMB_X72_Y8_N10
\MUX_MemtoReg_inst|MemtoReg_out[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux59~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux59~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\);

-- Location: FF_X74_Y8_N19
\register_file_inst|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[4]~8_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][4]~q\);

-- Location: LCCOMB_X73_Y8_N4
\register_file_inst|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux27~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][4]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][4]~q\,
	datab => \register_file_inst|registers[1][4]~q\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux27~0_combout\);

-- Location: LCCOMB_X72_Y8_N24
\register_file_inst|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux27~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux27~0_combout\ & ((\register_file_inst|registers[9][4]~q\))) # (!\register_file_inst|Mux27~0_combout\ & (\register_file_inst|registers[8][4]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][4]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[9][4]~q\,
	datad => \register_file_inst|Mux27~0_combout\,
	combout => \register_file_inst|Mux27~1_combout\);

-- Location: LCCOMB_X72_Y8_N2
\register_file_inst|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux27~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux27~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux27~1_combout\,
	combout => \register_file_inst|Mux27~2_combout\);

-- Location: LCCOMB_X73_Y8_N28
\ALU_inst|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~76_combout\ = (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(19)) # (\register_file_inst|Mux59~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux59~3_combout\,
	combout => \ALU_inst|Add0~76_combout\);

-- Location: LCCOMB_X73_Y8_N14
\ALU_inst|Add0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~138_combout\ = (\instruction_memory_inst|RD\(19) & (((!\register_file_inst|Mux59~1_combout\) # (!\ALU_inst|Add0~76_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ ((!\ALU_inst|Add0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(19),
	datac => \ALU_inst|Add0~76_combout\,
	datad => \register_file_inst|Mux59~1_combout\,
	combout => \ALU_inst|Add0~138_combout\);

-- Location: LCCOMB_X76_Y8_N26
\ALU_inst|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~77_combout\ = (\register_file_inst|Mux27~2_combout\ & ((\ALU_inst|Add0~138_combout\ & (\ALU_inst|Add0~73\ & VCC)) # (!\ALU_inst|Add0~138_combout\ & (!\ALU_inst|Add0~73\)))) # (!\register_file_inst|Mux27~2_combout\ & 
-- ((\ALU_inst|Add0~138_combout\ & (!\ALU_inst|Add0~73\)) # (!\ALU_inst|Add0~138_combout\ & ((\ALU_inst|Add0~73\) # (GND)))))
-- \ALU_inst|Add0~78\ = CARRY((\register_file_inst|Mux27~2_combout\ & (!\ALU_inst|Add0~138_combout\ & !\ALU_inst|Add0~73\)) # (!\register_file_inst|Mux27~2_combout\ & ((!\ALU_inst|Add0~73\) # (!\ALU_inst|Add0~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux27~2_combout\,
	datab => \ALU_inst|Add0~138_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~73\,
	combout => \ALU_inst|Add0~77_combout\,
	cout => \ALU_inst|Add0~78\);

-- Location: LCCOMB_X74_Y10_N8
\data_memory_inst|memory[7][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][0]~11_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[7][0]~11_combout\);

-- Location: FF_X74_Y10_N9
\data_memory_inst|memory[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][0]~11_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][0]~q\);

-- Location: LCCOMB_X74_Y11_N30
\data_memory_inst|memory[5][0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][0]~10_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[5][0]~10_combout\);

-- Location: FF_X74_Y11_N31
\data_memory_inst|memory[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][0]~10_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][0]~q\);

-- Location: LCCOMB_X79_Y9_N14
\data_memory_inst|memory[4][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][0]~feeder_combout\ = \register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[4][0]~feeder_combout\);

-- Location: FF_X79_Y9_N15
\data_memory_inst|memory[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][0]~q\);

-- Location: LCCOMB_X79_Y9_N8
\data_memory_inst|memory[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][0]~feeder_combout\ = \register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[6][0]~feeder_combout\);

-- Location: FF_X79_Y9_N9
\data_memory_inst|memory[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][0]~q\);

-- Location: LCCOMB_X76_Y9_N0
\data_memory_inst|Mux63~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~12_combout\ = (\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[6][0]~q\) # (\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[4][0]~q\ & ((!\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[4][0]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[6][0]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux63~12_combout\);

-- Location: LCCOMB_X76_Y10_N14
\data_memory_inst|Mux63~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux63~12_combout\ & (!\data_memory_inst|memory[7][0]~q\)) # (!\data_memory_inst|Mux63~12_combout\ & ((!\data_memory_inst|memory[5][0]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[7][0]~q\,
	datac => \data_memory_inst|memory[5][0]~q\,
	datad => \data_memory_inst|Mux63~12_combout\,
	combout => \data_memory_inst|Mux63~13_combout\);

-- Location: LCCOMB_X74_Y10_N22
\data_memory_inst|memory[3][0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[3][0]~13_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[3][0]~13_combout\);

-- Location: FF_X74_Y10_N23
\data_memory_inst|memory[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[3][0]~13_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][0]~q\);

-- Location: FF_X76_Y10_N25
\data_memory_inst|memory[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][0]~q\);

-- Location: LCCOMB_X86_Y9_N0
\data_memory_inst|memory[1][0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][0]~12_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[1][0]~12_combout\);

-- Location: FF_X86_Y9_N1
\data_memory_inst|memory[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][0]~12_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][0]~q\);

-- Location: FF_X76_Y10_N7
\data_memory_inst|memory[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][0]~q\);

-- Location: LCCOMB_X76_Y10_N6
\data_memory_inst|Mux63~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)) # (!\data_memory_inst|memory[1][0]~q\))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[0][0]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][0]~q\,
	datac => \data_memory_inst|memory[0][0]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux63~14_combout\);

-- Location: LCCOMB_X76_Y10_N24
\data_memory_inst|Mux63~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux63~14_combout\ & (!\data_memory_inst|memory[3][0]~q\)) # (!\data_memory_inst|Mux63~14_combout\ & ((\data_memory_inst|memory[2][0]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[3][0]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[2][0]~q\,
	datad => \data_memory_inst|Mux63~14_combout\,
	combout => \data_memory_inst|Mux63~15_combout\);

-- Location: LCCOMB_X76_Y10_N0
\data_memory_inst|Mux63~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~69_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux63~13_combout\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|Mux63~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux63~13_combout\,
	datad => \data_memory_inst|Mux63~15_combout\,
	combout => \data_memory_inst|Mux63~16_combout\);

-- Location: LCCOMB_X72_Y10_N20
\data_memory_inst|memory[13][0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][0]~14_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[13][0]~14_combout\);

-- Location: FF_X72_Y10_N21
\data_memory_inst|memory[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][0]~14_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][0]~q\);

-- Location: LCCOMB_X80_Y7_N26
\data_memory_inst|memory[15][0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][0]~15_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[15][0]~15_combout\);

-- Location: FF_X76_Y7_N25
\data_memory_inst|memory[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \data_memory_inst|memory[15][0]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][0]~q\);

-- Location: FF_X76_Y8_N1
\data_memory_inst|memory[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][0]~q\);

-- Location: FF_X77_Y10_N25
\data_memory_inst|memory[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][0]~q\);

-- Location: LCCOMB_X77_Y10_N24
\data_memory_inst|Mux63~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[14][0]~q\) # (\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[12][0]~q\ & ((!\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[12][0]~q\,
	datac => \data_memory_inst|memory[14][0]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux63~17_combout\);

-- Location: LCCOMB_X76_Y10_N22
\data_memory_inst|Mux63~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux63~17_combout\ & ((!\data_memory_inst|memory[15][0]~q\))) # (!\data_memory_inst|Mux63~17_combout\ & (!\data_memory_inst|memory[13][0]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[13][0]~q\,
	datab => \data_memory_inst|memory[15][0]~q\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \data_memory_inst|Mux63~17_combout\,
	combout => \data_memory_inst|Mux63~18_combout\);

-- Location: LCCOMB_X76_Y12_N20
\data_memory_inst|memory[11][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][0]~9_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[11][0]~9_combout\);

-- Location: FF_X76_Y12_N21
\data_memory_inst|memory[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][0]~9_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][0]~q\);

-- Location: LCCOMB_X76_Y13_N12
\data_memory_inst|memory[10][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][0]~feeder_combout\ = \register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[10][0]~feeder_combout\);

-- Location: FF_X76_Y13_N13
\data_memory_inst|memory[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][0]~q\);

-- Location: LCCOMB_X74_Y11_N12
\data_memory_inst|memory[9][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][0]~8_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[9][0]~8_combout\);

-- Location: FF_X74_Y11_N13
\data_memory_inst|memory[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][0]~8_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][0]~q\);

-- Location: FF_X77_Y10_N23
\data_memory_inst|memory[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][0]~q\);

-- Location: LCCOMB_X77_Y10_N22
\data_memory_inst|Mux63~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (!\data_memory_inst|memory[9][0]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][0]~q\,
	datac => \data_memory_inst|memory[8][0]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux63~10_combout\);

-- Location: LCCOMB_X76_Y10_N28
\data_memory_inst|Mux63~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux63~10_combout\ & (!\data_memory_inst|memory[11][0]~q\)) # (!\data_memory_inst|Mux63~10_combout\ & ((\data_memory_inst|memory[10][0]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][0]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[10][0]~q\,
	datad => \data_memory_inst|Mux63~10_combout\,
	combout => \data_memory_inst|Mux63~11_combout\);

-- Location: LCCOMB_X76_Y10_N4
\data_memory_inst|Mux63~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux63~16_combout\ & (\data_memory_inst|Mux63~18_combout\)) # (!\data_memory_inst|Mux63~16_combout\ & ((\data_memory_inst|Mux63~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (\data_memory_inst|Mux63~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux63~16_combout\,
	datac => \data_memory_inst|Mux63~18_combout\,
	datad => \data_memory_inst|Mux63~11_combout\,
	combout => \data_memory_inst|Mux63~19_combout\);

-- Location: LCCOMB_X79_Y10_N2
\data_memory_inst|memory[31][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[31][0]~7_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[31][0]~7_combout\);

-- Location: FF_X79_Y10_N3
\data_memory_inst|memory[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[31][0]~7_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][0]~q\);

-- Location: LCCOMB_X76_Y11_N20
\data_memory_inst|memory[29][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][0]~4_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[29][0]~4_combout\);

-- Location: FF_X76_Y11_N21
\data_memory_inst|memory[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][0]~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][0]~q\);

-- Location: LCCOMB_X76_Y11_N6
\data_memory_inst|memory[25][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][0]~6_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[25][0]~6_combout\);

-- Location: FF_X76_Y11_N7
\data_memory_inst|memory[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][0]~6_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][0]~q\);

-- Location: LCCOMB_X81_Y10_N4
\data_memory_inst|memory[27][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][0]~5_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[27][0]~5_combout\);

-- Location: FF_X81_Y10_N5
\data_memory_inst|memory[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][0]~5_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][0]~q\);

-- Location: LCCOMB_X77_Y10_N18
\data_memory_inst|Mux63~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~7_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~69_combout\) # (!\data_memory_inst|memory[27][0]~q\)))) # (!\ALU_inst|Add0~70_combout\ & (!\data_memory_inst|memory[25][0]~q\ & (!\ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[25][0]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|memory[27][0]~q\,
	combout => \data_memory_inst|Mux63~7_combout\);

-- Location: LCCOMB_X77_Y10_N12
\data_memory_inst|Mux63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux63~7_combout\ & (!\data_memory_inst|memory[31][0]~q\)) # (!\data_memory_inst|Mux63~7_combout\ & ((!\data_memory_inst|memory[29][0]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[31][0]~q\,
	datab => \data_memory_inst|memory[29][0]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|Mux63~7_combout\,
	combout => \data_memory_inst|Mux63~8_combout\);

-- Location: LCCOMB_X82_Y9_N24
\data_memory_inst|memory[28][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[28][0]~feeder_combout\ = \register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[28][0]~feeder_combout\);

-- Location: FF_X82_Y9_N25
\data_memory_inst|memory[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[28][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][0]~q\);

-- Location: FF_X83_Y7_N11
\data_memory_inst|memory[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][0]~q\);

-- Location: LCCOMB_X83_Y7_N16
\data_memory_inst|memory[26][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][0]~feeder_combout\ = \register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[26][0]~feeder_combout\);

-- Location: FF_X83_Y7_N17
\data_memory_inst|memory[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][0]~q\);

-- Location: FF_X80_Y7_N29
\data_memory_inst|memory[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][0]~q\);

-- Location: LCCOMB_X80_Y7_N28
\data_memory_inst|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~0_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[26][0]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[24][0]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[26][0]~q\,
	datac => \data_memory_inst|memory[24][0]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux63~0_combout\);

-- Location: LCCOMB_X83_Y7_N10
\data_memory_inst|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux63~0_combout\ & ((\data_memory_inst|memory[30][0]~q\))) # (!\data_memory_inst|Mux63~0_combout\ & (\data_memory_inst|memory[28][0]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[28][0]~q\,
	datac => \data_memory_inst|memory[30][0]~q\,
	datad => \data_memory_inst|Mux63~0_combout\,
	combout => \data_memory_inst|Mux63~1_combout\);

-- Location: LCCOMB_X75_Y11_N30
\data_memory_inst|memory[23][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][0]~3_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[23][0]~3_combout\);

-- Location: FF_X75_Y11_N31
\data_memory_inst|memory[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][0]~3_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][0]~q\);

-- Location: LCCOMB_X72_Y11_N12
\data_memory_inst|memory[21][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][0]~0_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[21][0]~0_combout\);

-- Location: FF_X72_Y11_N13
\data_memory_inst|memory[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][0]~0_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][0]~q\);

-- Location: LCCOMB_X79_Y10_N28
\data_memory_inst|memory[19][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[19][0]~1_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[19][0]~1_combout\);

-- Location: FF_X79_Y10_N29
\data_memory_inst|memory[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[19][0]~1_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][0]~q\);

-- Location: LCCOMB_X75_Y11_N0
\data_memory_inst|memory[17][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[17][0]~2_combout\ = !\register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[17][0]~2_combout\);

-- Location: FF_X75_Y11_N1
\data_memory_inst|memory[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[17][0]~2_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][0]~q\);

-- Location: LCCOMB_X76_Y10_N8
\data_memory_inst|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~2_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~69_combout\)) # (!\data_memory_inst|memory[19][0]~q\))) # (!\ALU_inst|Add0~70_combout\ & (((!\data_memory_inst|memory[17][0]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[19][0]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[17][0]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux63~2_combout\);

-- Location: LCCOMB_X76_Y10_N18
\data_memory_inst|Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~3_combout\ = (\data_memory_inst|Mux63~2_combout\ & (((!\ALU_inst|Add0~69_combout\)) # (!\data_memory_inst|memory[23][0]~q\))) # (!\data_memory_inst|Mux63~2_combout\ & (((!\data_memory_inst|memory[21][0]~q\ & 
-- \ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][0]~q\,
	datab => \data_memory_inst|memory[21][0]~q\,
	datac => \data_memory_inst|Mux63~2_combout\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux63~3_combout\);

-- Location: LCCOMB_X83_Y12_N4
\data_memory_inst|memory[20][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][0]~feeder_combout\ = \register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[20][0]~feeder_combout\);

-- Location: FF_X83_Y12_N5
\data_memory_inst|memory[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][0]~q\);

-- Location: FF_X80_Y12_N23
\data_memory_inst|memory[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][0]~q\);

-- Location: LCCOMB_X73_Y12_N28
\data_memory_inst|memory[18][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[18][0]~feeder_combout\ = \register_file_inst|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux63~1_combout\,
	combout => \data_memory_inst|memory[18][0]~feeder_combout\);

-- Location: FF_X73_Y12_N29
\data_memory_inst|memory[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[18][0]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][0]~q\);

-- Location: FF_X80_Y12_N17
\data_memory_inst|memory[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux63~1_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][0]~q\);

-- Location: LCCOMB_X80_Y12_N16
\data_memory_inst|Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~4_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[18][0]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[16][0]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[18][0]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[16][0]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux63~4_combout\);

-- Location: LCCOMB_X80_Y12_N22
\data_memory_inst|Mux63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux63~4_combout\ & ((\data_memory_inst|memory[22][0]~q\))) # (!\data_memory_inst|Mux63~4_combout\ & (\data_memory_inst|memory[20][0]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][0]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[22][0]~q\,
	datad => \data_memory_inst|Mux63~4_combout\,
	combout => \data_memory_inst|Mux63~5_combout\);

-- Location: LCCOMB_X76_Y10_N16
\data_memory_inst|Mux63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~6_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux63~3_combout\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|Mux63~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux63~3_combout\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \data_memory_inst|Mux63~5_combout\,
	combout => \data_memory_inst|Mux63~6_combout\);

-- Location: LCCOMB_X76_Y10_N10
\data_memory_inst|Mux63~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~9_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux63~6_combout\ & (\data_memory_inst|Mux63~8_combout\)) # (!\data_memory_inst|Mux63~6_combout\ & ((\data_memory_inst|Mux63~1_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux63~8_combout\,
	datac => \data_memory_inst|Mux63~1_combout\,
	datad => \data_memory_inst|Mux63~6_combout\,
	combout => \data_memory_inst|Mux63~9_combout\);

-- Location: LCCOMB_X76_Y10_N2
\data_memory_inst|Mux63~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux63~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux63~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux63~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux63~19_combout\,
	datad => \data_memory_inst|Mux63~9_combout\,
	combout => \data_memory_inst|Mux63~20_combout\);

-- Location: LCCOMB_X73_Y8_N18
\MUX_MemtoReg_inst|MemtoReg_out[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux63~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~63_combout\,
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux63~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\);

-- Location: LCCOMB_X72_Y8_N16
\register_file_inst|registers[9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[9][0]~0_combout\ = !\MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[0]~36_combout\,
	combout => \register_file_inst|registers[9][0]~0_combout\);

-- Location: FF_X72_Y8_N17
\register_file_inst|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[9][0]~0_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][0]~q\);

-- Location: LCCOMB_X70_Y8_N24
\register_file_inst|Mux95~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux95~2_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\) # ((\register_file_inst|registers[12][0]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][0]~q\,
	datad => \register_file_inst|registers[8][0]~q\,
	combout => \register_file_inst|Mux95~2_combout\);

-- Location: LCCOMB_X70_Y8_N6
\register_file_inst|Mux95~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux95~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux95~2_combout\ & ((!\register_file_inst|registers[13][0]~q\))) # (!\register_file_inst|Mux95~2_combout\ & 
-- (!\register_file_inst|registers[9][0]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux95~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][0]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[13][0]~q\,
	datad => \register_file_inst|Mux95~2_combout\,
	combout => \register_file_inst|Mux95~3_combout\);

-- Location: LCCOMB_X80_Y8_N20
\register_file_inst|Mux95~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux95~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\register_file_inst|registers[1][0]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][0]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \register_file_inst|registers[0][0]~q\,
	combout => \register_file_inst|Mux95~4_combout\);

-- Location: LCCOMB_X75_Y8_N28
\register_file_inst|Mux95~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux95~5_combout\ = (\register_file_inst|Mux95~4_combout\ & (((!\register_file_inst|registers[5][0]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))) # (!\register_file_inst|Mux95~4_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~4_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][0]~q\,
	datad => \register_file_inst|registers[5][0]~q\,
	combout => \register_file_inst|Mux95~5_combout\);

-- Location: LCCOMB_X79_Y8_N10
\register_file_inst|Mux95~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux95~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux95~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux95~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux95~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~3_combout\,
	datab => \register_file_inst|Mux95~5_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \instruction_memory_inst|RD\(11),
	combout => \register_file_inst|Mux95~6_combout\);

-- Location: LCCOMB_X70_Y8_N8
\register_file_inst|Mux94~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux94~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (\register_file_inst|registers[12][1]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[12][1]~q\,
	datad => \register_file_inst|registers[8][1]~q\,
	combout => \register_file_inst|Mux94~2_combout\);

-- Location: LCCOMB_X79_Y8_N8
\register_file_inst|Mux94~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux94~3_combout\ = (\register_file_inst|Mux94~2_combout\ & (((\register_file_inst|registers[13][1]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux94~2_combout\ & (\register_file_inst|registers[9][1]~q\ 
-- & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][1]~q\,
	datab => \register_file_inst|registers[13][1]~q\,
	datac => \register_file_inst|Mux94~2_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux94~3_combout\);

-- Location: LCCOMB_X74_Y8_N10
\register_file_inst|Mux94~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux94~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][1]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[0][1]~q\,
	datac => \register_file_inst|registers[1][1]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux94~4_combout\);

-- Location: LCCOMB_X79_Y8_N30
\register_file_inst|Mux94~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux94~5_combout\ = (\register_file_inst|Mux94~4_combout\ & (((\register_file_inst|registers[5][1]~q\) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux94~4_combout\ & (\register_file_inst|registers[4][1]~q\ 
-- & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][1]~q\,
	datab => \register_file_inst|Mux94~4_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[5][1]~q\,
	combout => \register_file_inst|Mux94~5_combout\);

-- Location: LCCOMB_X79_Y8_N28
\register_file_inst|Mux94~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux94~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux94~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux94~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux94~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux94~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux94~5_combout\,
	datad => \instruction_memory_inst|RD\(11),
	combout => \register_file_inst|Mux94~6_combout\);

-- Location: LCCOMB_X75_Y9_N20
\register_file_inst|Mux93~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux93~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[1][2]~q\) # ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (((\register_file_inst|registers[0][2]~q\ & !\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][2]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[0][2]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux93~4_combout\);

-- Location: LCCOMB_X79_Y8_N4
\register_file_inst|Mux93~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux93~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux93~4_combout\ & (!\register_file_inst|registers[5][2]~q\)) # (!\register_file_inst|Mux93~4_combout\ & 
-- ((!\register_file_inst|registers[4][2]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux93~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][2]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|Mux93~4_combout\,
	datad => \register_file_inst|registers[4][2]~q\,
	combout => \register_file_inst|Mux93~5_combout\);

-- Location: LCCOMB_X75_Y9_N18
\register_file_inst|Mux93~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux93~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((!\register_file_inst|registers[12][2]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][2]~q\,
	datab => \register_file_inst|registers[12][2]~q\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux93~2_combout\);

-- Location: LCCOMB_X79_Y8_N20
\register_file_inst|Mux93~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux93~3_combout\ = (\register_file_inst|Mux93~2_combout\ & (((!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)) # (!\register_file_inst|registers[13][2]~q\))) # (!\register_file_inst|Mux93~2_combout\ & 
-- (((\register_file_inst|registers[9][2]~q\ & \MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux93~2_combout\,
	datab => \register_file_inst|registers[13][2]~q\,
	datac => \register_file_inst|registers[9][2]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux93~3_combout\);

-- Location: LCCOMB_X79_Y8_N22
\register_file_inst|Mux93~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux93~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux93~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux93~3_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux93~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(11),
	datac => \register_file_inst|Mux93~5_combout\,
	datad => \register_file_inst|Mux93~3_combout\,
	combout => \register_file_inst|Mux93~6_combout\);

-- Location: LCCOMB_X70_Y8_N4
\register_file_inst|Mux92~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux92~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\register_file_inst|registers[12][3]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((!\register_file_inst|registers[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][3]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[8][3]~q\,
	combout => \register_file_inst|Mux92~2_combout\);

-- Location: LCCOMB_X70_Y8_N30
\register_file_inst|Mux92~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux92~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux92~2_combout\ & ((!\register_file_inst|registers[13][3]~q\))) # (!\register_file_inst|Mux92~2_combout\ & 
-- (!\register_file_inst|registers[9][3]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux92~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[9][3]~q\,
	datac => \register_file_inst|Mux92~2_combout\,
	datad => \register_file_inst|registers[13][3]~q\,
	combout => \register_file_inst|Mux92~3_combout\);

-- Location: LCCOMB_X74_Y8_N8
\register_file_inst|Mux92~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux92~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][3]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[0][3]~q\,
	datac => \register_file_inst|registers[1][3]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux92~4_combout\);

-- Location: LCCOMB_X70_Y8_N28
\register_file_inst|Mux92~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux92~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux92~4_combout\ & ((\register_file_inst|registers[5][3]~q\))) # (!\register_file_inst|Mux92~4_combout\ & (\register_file_inst|registers[4][3]~q\)))) 
-- # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|Mux92~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|Mux92~4_combout\,
	datac => \register_file_inst|registers[4][3]~q\,
	datad => \register_file_inst|registers[5][3]~q\,
	combout => \register_file_inst|Mux92~5_combout\);

-- Location: LCCOMB_X70_Y6_N20
\register_file_inst|Mux92~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux92~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux92~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux92~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux92~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux92~3_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux92~5_combout\,
	combout => \register_file_inst|Mux92~6_combout\);

-- Location: LCCOMB_X70_Y8_N2
\register_file_inst|Mux91~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux91~2_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\) # ((\register_file_inst|registers[12][4]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][4]~q\,
	datad => \register_file_inst|registers[8][4]~q\,
	combout => \register_file_inst|Mux91~2_combout\);

-- Location: LCCOMB_X70_Y8_N16
\register_file_inst|Mux91~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux91~3_combout\ = (\register_file_inst|Mux91~2_combout\ & ((\register_file_inst|registers[13][4]~q\) # ((!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux91~2_combout\ & 
-- (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & \register_file_inst|registers[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][4]~q\,
	datab => \register_file_inst|Mux91~2_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \register_file_inst|registers[9][4]~q\,
	combout => \register_file_inst|Mux91~3_combout\);

-- Location: LCCOMB_X70_Y8_N20
\register_file_inst|Mux91~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux91~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # ((\register_file_inst|registers[1][4]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[1][4]~q\,
	datad => \register_file_inst|registers[0][4]~q\,
	combout => \register_file_inst|Mux91~4_combout\);

-- Location: LCCOMB_X70_Y8_N18
\register_file_inst|Mux91~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux91~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux91~4_combout\ & (\register_file_inst|registers[5][4]~q\)) # (!\register_file_inst|Mux91~4_combout\ & ((\register_file_inst|registers[4][4]~q\))))) 
-- # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux91~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][4]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][4]~q\,
	datad => \register_file_inst|Mux91~4_combout\,
	combout => \register_file_inst|Mux91~5_combout\);

-- Location: LCCOMB_X70_Y8_N26
\register_file_inst|Mux91~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux91~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux91~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux91~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux91~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux91~3_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux91~5_combout\,
	combout => \register_file_inst|Mux91~6_combout\);

-- Location: FF_X74_Y8_N27
\register_file_inst|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][5]~q\);

-- Location: FF_X72_Y8_N9
\register_file_inst|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][5]~q\);

-- Location: LCCOMB_X74_Y8_N20
\register_file_inst|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux26~1_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[9][5]~q\))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][5]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[9][5]~q\,
	combout => \register_file_inst|Mux26~1_combout\);

-- Location: FF_X73_Y8_N3
\register_file_inst|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][5]~q\);

-- Location: FF_X74_Y8_N5
\register_file_inst|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][5]~q\);

-- Location: LCCOMB_X73_Y8_N6
\register_file_inst|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux26~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][5]~q\))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][5]~q\,
	datad => \register_file_inst|registers[1][5]~q\,
	combout => \register_file_inst|Mux26~0_combout\);

-- Location: LCCOMB_X80_Y8_N8
\register_file_inst|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux26~2_combout\ = (!\instruction_memory_inst|RD\(22) & ((\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux26~1_combout\)) # (!\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux26~1_combout\,
	datab => \instruction_memory_inst|RD\(22),
	datac => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|Mux26~0_combout\,
	combout => \register_file_inst|Mux26~2_combout\);

-- Location: FF_X70_Y8_N15
\register_file_inst|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][5]~q\);

-- Location: FF_X73_Y8_N21
\register_file_inst|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][5]~q\);

-- Location: LCCOMB_X74_Y8_N26
\register_file_inst|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux58~0_combout\ = (\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18)) # ((\register_file_inst|registers[9][5]~q\)))) # (!\instruction_memory_inst|RD\(0) & (!\instruction_memory_inst|RD\(18) & 
-- (\register_file_inst|registers[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][5]~q\,
	datad => \register_file_inst|registers[9][5]~q\,
	combout => \register_file_inst|Mux58~0_combout\);

-- Location: LCCOMB_X73_Y8_N20
\register_file_inst|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux58~1_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux58~0_combout\ & ((\register_file_inst|registers[13][5]~q\))) # (!\register_file_inst|Mux58~0_combout\ & (\register_file_inst|registers[12][5]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][5]~q\,
	datac => \register_file_inst|registers[13][5]~q\,
	datad => \register_file_inst|Mux58~0_combout\,
	combout => \register_file_inst|Mux58~1_combout\);

-- Location: FF_X70_Y8_N13
\register_file_inst|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][5]~q\);

-- Location: LCCOMB_X73_Y8_N2
\register_file_inst|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux58~2_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[4][5]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[4][5]~q\,
	datac => \register_file_inst|registers[0][5]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux58~2_combout\);

-- Location: LCCOMB_X74_Y8_N4
\register_file_inst|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux58~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux58~2_combout\ & (\register_file_inst|registers[5][5]~q\)) # (!\register_file_inst|Mux58~2_combout\ & ((\register_file_inst|registers[1][5]~q\))))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[5][5]~q\,
	datac => \register_file_inst|registers[1][5]~q\,
	datad => \register_file_inst|Mux58~2_combout\,
	combout => \register_file_inst|Mux58~3_combout\);

-- Location: LCCOMB_X77_Y8_N0
\register_file_inst|Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux58~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux58~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux58~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux58~1_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux58~3_combout\,
	combout => \register_file_inst|Mux58~4_combout\);

-- Location: LCCOMB_X77_Y8_N28
\ALU_inst|Add0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~139_combout\ = (\register_file_inst|Mux58~4_combout\ & (\instruction_memory_inst|RD\(0) $ (((!\instruction_memory_inst|RD\(19) & \instruction_memory_inst|RD\(28)))))) # (!\register_file_inst|Mux58~4_combout\ & 
-- ((\instruction_memory_inst|RD\(19)) # ((!\instruction_memory_inst|RD\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux58~4_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(28),
	datad => \instruction_memory_inst|RD\(0),
	combout => \ALU_inst|Add0~139_combout\);

-- Location: LCCOMB_X76_Y8_N28
\ALU_inst|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~79_combout\ = ((\register_file_inst|Mux26~2_combout\ $ (\ALU_inst|Add0~139_combout\ $ (!\ALU_inst|Add0~78\)))) # (GND)
-- \ALU_inst|Add0~80\ = CARRY((\register_file_inst|Mux26~2_combout\ & ((\ALU_inst|Add0~139_combout\) # (!\ALU_inst|Add0~78\))) # (!\register_file_inst|Mux26~2_combout\ & (\ALU_inst|Add0~139_combout\ & !\ALU_inst|Add0~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux26~2_combout\,
	datab => \ALU_inst|Add0~139_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~78\,
	combout => \ALU_inst|Add0~79_combout\,
	cout => \ALU_inst|Add0~80\);

-- Location: LCCOMB_X76_Y11_N8
\data_memory_inst|memory[29][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[29][5]~feeder_combout\);

-- Location: FF_X76_Y11_N9
\data_memory_inst|memory[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][5]~q\);

-- Location: FF_X76_Y11_N23
\data_memory_inst|memory[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][5]~q\);

-- Location: LCCOMB_X82_Y9_N6
\data_memory_inst|memory[28][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[28][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[28][5]~feeder_combout\);

-- Location: FF_X82_Y9_N7
\data_memory_inst|memory[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[28][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][5]~q\);

-- Location: FF_X80_Y7_N1
\data_memory_inst|memory[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][5]~q\);

-- Location: LCCOMB_X80_Y7_N0
\data_memory_inst|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~0_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[28][5]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[24][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[28][5]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[24][5]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux58~0_combout\);

-- Location: LCCOMB_X76_Y11_N22
\data_memory_inst|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~1_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux58~0_combout\ & (\data_memory_inst|memory[29][5]~q\)) # (!\data_memory_inst|Mux58~0_combout\ & ((\data_memory_inst|memory[25][5]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][5]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[25][5]~q\,
	datad => \data_memory_inst|Mux58~0_combout\,
	combout => \data_memory_inst|Mux58~1_combout\);

-- Location: LCCOMB_X73_Y12_N4
\data_memory_inst|memory[19][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[19][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[19][5]~feeder_combout\);

-- Location: FF_X73_Y12_N5
\data_memory_inst|memory[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[19][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][5]~q\);

-- Location: FF_X75_Y11_N3
\data_memory_inst|memory[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][5]~q\);

-- Location: LCCOMB_X72_Y11_N10
\data_memory_inst|memory[22][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[22][5]~feeder_combout\);

-- Location: FF_X72_Y11_N11
\data_memory_inst|memory[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][5]~q\);

-- Location: LCCOMB_X73_Y12_N26
\data_memory_inst|memory[18][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[18][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[18][5]~feeder_combout\);

-- Location: FF_X73_Y12_N27
\data_memory_inst|memory[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[18][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][5]~q\);

-- Location: LCCOMB_X75_Y11_N12
\data_memory_inst|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][5]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][5]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][5]~q\,
	datab => \data_memory_inst|memory[18][5]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux58~2_combout\);

-- Location: LCCOMB_X75_Y11_N2
\data_memory_inst|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~3_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux58~2_combout\ & ((\data_memory_inst|memory[23][5]~q\))) # (!\data_memory_inst|Mux58~2_combout\ & (\data_memory_inst|memory[19][5]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[19][5]~q\,
	datac => \data_memory_inst|memory[23][5]~q\,
	datad => \data_memory_inst|Mux58~2_combout\,
	combout => \data_memory_inst|Mux58~3_combout\);

-- Location: LCCOMB_X75_Y11_N4
\data_memory_inst|memory[17][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[17][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[17][5]~feeder_combout\);

-- Location: FF_X75_Y11_N5
\data_memory_inst|memory[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[17][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][5]~q\);

-- Location: FF_X72_Y11_N31
\data_memory_inst|memory[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][5]~q\);

-- Location: LCCOMB_X83_Y12_N30
\data_memory_inst|memory[20][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[20][5]~feeder_combout\);

-- Location: FF_X83_Y12_N31
\data_memory_inst|memory[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][5]~q\);

-- Location: LCCOMB_X82_Y8_N26
\data_memory_inst|memory[16][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[16][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[16][5]~feeder_combout\);

-- Location: FF_X82_Y8_N27
\data_memory_inst|memory[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[16][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][5]~q\);

-- Location: LCCOMB_X72_Y11_N0
\data_memory_inst|Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][5]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][5]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][5]~q\,
	datab => \data_memory_inst|memory[16][5]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux58~4_combout\);

-- Location: LCCOMB_X72_Y11_N30
\data_memory_inst|Mux58~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~5_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux58~4_combout\ & ((\data_memory_inst|memory[21][5]~q\))) # (!\data_memory_inst|Mux58~4_combout\ & (\data_memory_inst|memory[17][5]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[17][5]~q\,
	datac => \data_memory_inst|memory[21][5]~q\,
	datad => \data_memory_inst|Mux58~4_combout\,
	combout => \data_memory_inst|Mux58~5_combout\);

-- Location: LCCOMB_X72_Y8_N4
\data_memory_inst|Mux58~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~6_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux58~3_combout\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|Mux58~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux58~3_combout\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux58~5_combout\,
	combout => \data_memory_inst|Mux58~6_combout\);

-- Location: LCCOMB_X82_Y11_N10
\data_memory_inst|memory[27][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[27][5]~feeder_combout\);

-- Location: FF_X82_Y11_N11
\data_memory_inst|memory[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][5]~q\);

-- Location: FF_X81_Y11_N19
\data_memory_inst|memory[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][5]~q\);

-- Location: LCCOMB_X83_Y8_N16
\data_memory_inst|memory[30][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[30][5]~feeder_combout\);

-- Location: FF_X83_Y8_N17
\data_memory_inst|memory[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][5]~q\);

-- Location: FF_X82_Y11_N29
\data_memory_inst|memory[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][5]~q\);

-- Location: LCCOMB_X82_Y11_N28
\data_memory_inst|Mux58~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~7_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[30][5]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[26][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[30][5]~q\,
	datac => \data_memory_inst|memory[26][5]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux58~7_combout\);

-- Location: LCCOMB_X81_Y11_N18
\data_memory_inst|Mux58~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~8_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux58~7_combout\ & ((\data_memory_inst|memory[31][5]~q\))) # (!\data_memory_inst|Mux58~7_combout\ & (\data_memory_inst|memory[27][5]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[27][5]~q\,
	datac => \data_memory_inst|memory[31][5]~q\,
	datad => \data_memory_inst|Mux58~7_combout\,
	combout => \data_memory_inst|Mux58~8_combout\);

-- Location: LCCOMB_X72_Y8_N22
\data_memory_inst|Mux58~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~9_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux58~6_combout\ & ((\data_memory_inst|Mux58~8_combout\))) # (!\data_memory_inst|Mux58~6_combout\ & (\data_memory_inst|Mux58~1_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux58~1_combout\,
	datac => \data_memory_inst|Mux58~6_combout\,
	datad => \data_memory_inst|Mux58~8_combout\,
	combout => \data_memory_inst|Mux58~9_combout\);

-- Location: FF_X73_Y9_N23
\data_memory_inst|memory[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][5]~q\);

-- Location: FF_X72_Y10_N3
\data_memory_inst|memory[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][5]~q\);

-- Location: LCCOMB_X75_Y12_N28
\data_memory_inst|memory[10][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[10][5]~feeder_combout\);

-- Location: FF_X75_Y12_N29
\data_memory_inst|memory[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][5]~q\);

-- Location: FF_X75_Y12_N15
\data_memory_inst|memory[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][5]~q\);

-- Location: LCCOMB_X75_Y12_N14
\data_memory_inst|Mux58~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~10_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[10][5]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[8][5]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[10][5]~q\,
	datac => \data_memory_inst|memory[8][5]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux58~10_combout\);

-- Location: LCCOMB_X72_Y10_N2
\data_memory_inst|Mux58~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~11_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux58~10_combout\ & (\data_memory_inst|memory[14][5]~q\)) # (!\data_memory_inst|Mux58~10_combout\ & ((\data_memory_inst|memory[12][5]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][5]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[12][5]~q\,
	datad => \data_memory_inst|Mux58~10_combout\,
	combout => \data_memory_inst|Mux58~11_combout\);

-- Location: LCCOMB_X72_Y7_N18
\data_memory_inst|memory[15][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[15][5]~feeder_combout\);

-- Location: FF_X72_Y7_N19
\data_memory_inst|memory[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][5]~q\);

-- Location: FF_X72_Y10_N5
\data_memory_inst|memory[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][5]~q\);

-- Location: FF_X74_Y11_N25
\data_memory_inst|memory[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][5]~q\);

-- Location: LCCOMB_X81_Y12_N8
\data_memory_inst|memory[11][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[11][5]~feeder_combout\);

-- Location: FF_X81_Y12_N9
\data_memory_inst|memory[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][5]~q\);

-- Location: LCCOMB_X74_Y11_N24
\data_memory_inst|Mux58~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~17_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~69_combout\) # ((\data_memory_inst|memory[11][5]~q\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[9][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[9][5]~q\,
	datad => \data_memory_inst|memory[11][5]~q\,
	combout => \data_memory_inst|Mux58~17_combout\);

-- Location: LCCOMB_X72_Y10_N4
\data_memory_inst|Mux58~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~18_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux58~17_combout\ & (\data_memory_inst|memory[15][5]~q\)) # (!\data_memory_inst|Mux58~17_combout\ & ((\data_memory_inst|memory[13][5]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][5]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[13][5]~q\,
	datad => \data_memory_inst|Mux58~17_combout\,
	combout => \data_memory_inst|Mux58~18_combout\);

-- Location: LCCOMB_X73_Y10_N20
\data_memory_inst|memory[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[4][5]~feeder_combout\);

-- Location: FF_X73_Y10_N21
\data_memory_inst|memory[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][5]~q\);

-- Location: FF_X73_Y10_N11
\data_memory_inst|memory[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][5]~q\);

-- Location: LCCOMB_X74_Y12_N0
\data_memory_inst|memory[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[2][5]~feeder_combout\);

-- Location: FF_X74_Y12_N1
\data_memory_inst|memory[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][5]~q\);

-- Location: FF_X75_Y10_N23
\data_memory_inst|memory[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][5]~q\);

-- Location: LCCOMB_X75_Y10_N22
\data_memory_inst|Mux58~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~14_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[2][5]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[0][5]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[2][5]~q\,
	datac => \data_memory_inst|memory[0][5]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux58~14_combout\);

-- Location: LCCOMB_X73_Y10_N10
\data_memory_inst|Mux58~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~15_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux58~14_combout\ & ((\data_memory_inst|memory[6][5]~q\))) # (!\data_memory_inst|Mux58~14_combout\ & (\data_memory_inst|memory[4][5]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[4][5]~q\,
	datac => \data_memory_inst|memory[6][5]~q\,
	datad => \data_memory_inst|Mux58~14_combout\,
	combout => \data_memory_inst|Mux58~15_combout\);

-- Location: LCCOMB_X85_Y10_N20
\data_memory_inst|memory[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[7][5]~feeder_combout\);

-- Location: FF_X85_Y10_N21
\data_memory_inst|memory[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][5]~q\);

-- Location: LCCOMB_X84_Y13_N30
\data_memory_inst|memory[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[5][5]~feeder_combout\);

-- Location: FF_X84_Y13_N31
\data_memory_inst|memory[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][5]~q\);

-- Location: LCCOMB_X84_Y9_N16
\data_memory_inst|memory[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[3][5]~feeder_combout\ = \register_file_inst|Mux58~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux58~4_combout\,
	combout => \data_memory_inst|memory[3][5]~feeder_combout\);

-- Location: FF_X84_Y9_N17
\data_memory_inst|memory[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[3][5]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][5]~q\);

-- Location: FF_X84_Y9_N3
\data_memory_inst|memory[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux58~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][5]~q\);

-- Location: LCCOMB_X84_Y9_N2
\data_memory_inst|Mux58~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~12_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[3][5]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[1][5]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[3][5]~q\,
	datac => \data_memory_inst|memory[1][5]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux58~12_combout\);

-- Location: LCCOMB_X80_Y10_N20
\data_memory_inst|Mux58~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~13_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux58~12_combout\ & (\data_memory_inst|memory[7][5]~q\)) # (!\data_memory_inst|Mux58~12_combout\ & ((\data_memory_inst|memory[5][5]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[7][5]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[5][5]~q\,
	datad => \data_memory_inst|Mux58~12_combout\,
	combout => \data_memory_inst|Mux58~13_combout\);

-- Location: LCCOMB_X77_Y10_N20
\data_memory_inst|Mux58~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux58~13_combout\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux58~15_combout\,
	datad => \data_memory_inst|Mux58~13_combout\,
	combout => \data_memory_inst|Mux58~16_combout\);

-- Location: LCCOMB_X72_Y10_N26
\data_memory_inst|Mux58~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux58~16_combout\ & ((\data_memory_inst|Mux58~18_combout\))) # (!\data_memory_inst|Mux58~16_combout\ & (\data_memory_inst|Mux58~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux58~11_combout\,
	datac => \data_memory_inst|Mux58~18_combout\,
	datad => \data_memory_inst|Mux58~16_combout\,
	combout => \data_memory_inst|Mux58~19_combout\);

-- Location: LCCOMB_X72_Y8_N28
\data_memory_inst|Mux58~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux58~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux58~9_combout\)) # (!\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux58~19_combout\))))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux58~9_combout\,
	datad => \data_memory_inst|Mux58~19_combout\,
	combout => \data_memory_inst|Mux58~20_combout\);

-- Location: LCCOMB_X72_Y8_N14
\MUX_MemtoReg_inst|MemtoReg_out[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux58~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~79_combout\,
	datad => \data_memory_inst|Mux58~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\);

-- Location: FF_X72_Y8_N15
\register_file_inst|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[5]~9_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][5]~q\);

-- Location: LCCOMB_X70_Y8_N10
\register_file_inst|Mux90~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux90~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # (\register_file_inst|registers[1][5]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[0][5]~q\ & (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][5]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[1][5]~q\,
	combout => \register_file_inst|Mux90~4_combout\);

-- Location: LCCOMB_X70_Y8_N12
\register_file_inst|Mux90~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux90~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux90~4_combout\ & (\register_file_inst|registers[5][5]~q\)) # (!\register_file_inst|Mux90~4_combout\ & ((\register_file_inst|registers[4][5]~q\))))) 
-- # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux90~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][5]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][5]~q\,
	datad => \register_file_inst|Mux90~4_combout\,
	combout => \register_file_inst|Mux90~5_combout\);

-- Location: LCCOMB_X70_Y8_N14
\register_file_inst|Mux90~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux90~2_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\) # ((\register_file_inst|registers[12][5]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][5]~q\,
	datad => \register_file_inst|registers[8][5]~q\,
	combout => \register_file_inst|Mux90~2_combout\);

-- Location: LCCOMB_X72_Y8_N8
\register_file_inst|Mux90~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux90~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux90~2_combout\ & (\register_file_inst|registers[13][5]~q\)) # (!\register_file_inst|Mux90~2_combout\ & 
-- ((\register_file_inst|registers[9][5]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux90~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][5]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[9][5]~q\,
	datad => \register_file_inst|Mux90~2_combout\,
	combout => \register_file_inst|Mux90~3_combout\);

-- Location: LCCOMB_X72_Y7_N14
\register_file_inst|Mux90~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux90~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux90~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux90~3_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux90~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux90~5_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux90~3_combout\,
	combout => \register_file_inst|Mux90~6_combout\);

-- Location: FF_X73_Y8_N31
\register_file_inst|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][6]~q\);

-- Location: FF_X73_Y7_N15
\register_file_inst|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][6]~q\);

-- Location: LCCOMB_X73_Y7_N28
\register_file_inst|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux25~0_combout\ = (\instruction_memory_inst|RD\(18)) # ((\instruction_memory_inst|RD\(24) & ((\register_file_inst|registers[8][6]~q\))) # (!\instruction_memory_inst|RD\(24) & (\register_file_inst|registers[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][6]~q\,
	datab => \register_file_inst|registers[8][6]~q\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux25~0_combout\);

-- Location: LCCOMB_X73_Y6_N28
\register_file_inst|registers[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[1][6]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	combout => \register_file_inst|registers[1][6]~feeder_combout\);

-- Location: FF_X73_Y6_N29
\register_file_inst|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[1][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][6]~q\);

-- Location: LCCOMB_X73_Y7_N24
\register_file_inst|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux25~1_combout\ = (\instruction_memory_inst|RD\(24) & (\register_file_inst|registers[9][6]~q\)) # (!\instruction_memory_inst|RD\(24) & ((\register_file_inst|registers[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][6]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|registers[1][6]~q\,
	combout => \register_file_inst|Mux25~1_combout\);

-- Location: LCCOMB_X73_Y7_N22
\register_file_inst|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux25~2_combout\ = (!\instruction_memory_inst|RD\(22) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux25~1_combout\))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|Mux25~0_combout\,
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux25~1_combout\,
	combout => \register_file_inst|Mux25~2_combout\);

-- Location: FF_X72_Y7_N17
\register_file_inst|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][6]~q\);

-- Location: LCCOMB_X73_Y8_N30
\register_file_inst|Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux57~2_combout\ = (\instruction_memory_inst|RD\(0) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[4][6]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[0][6]~q\,
	datad => \register_file_inst|registers[4][6]~q\,
	combout => \register_file_inst|Mux57~2_combout\);

-- Location: FF_X72_Y8_N31
\register_file_inst|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][6]~q\);

-- Location: LCCOMB_X73_Y6_N26
\register_file_inst|Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux57~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux57~2_combout\ & ((\register_file_inst|registers[5][6]~q\))) # (!\register_file_inst|Mux57~2_combout\ & (\register_file_inst|registers[1][6]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[1][6]~q\,
	datac => \register_file_inst|Mux57~2_combout\,
	datad => \register_file_inst|registers[5][6]~q\,
	combout => \register_file_inst|Mux57~3_combout\);

-- Location: FF_X73_Y7_N1
\register_file_inst|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][6]~q\);

-- Location: FF_X73_Y8_N9
\register_file_inst|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][6]~q\);

-- Location: LCCOMB_X73_Y7_N10
\register_file_inst|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux57~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[9][6]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[8][6]~q\,
	datac => \register_file_inst|registers[9][6]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux57~0_combout\);

-- Location: LCCOMB_X73_Y8_N8
\register_file_inst|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux57~1_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux57~0_combout\ & ((\register_file_inst|registers[13][6]~q\))) # (!\register_file_inst|Mux57~0_combout\ & (\register_file_inst|registers[12][6]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][6]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[13][6]~q\,
	datad => \register_file_inst|Mux57~0_combout\,
	combout => \register_file_inst|Mux57~1_combout\);

-- Location: LCCOMB_X73_Y6_N20
\register_file_inst|Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux57~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux57~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux57~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux57~3_combout\,
	datad => \register_file_inst|Mux57~1_combout\,
	combout => \register_file_inst|Mux57~4_combout\);

-- Location: LCCOMB_X77_Y8_N14
\ALU_inst|Add0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~140_combout\ = (\instruction_memory_inst|RD\(28) & (\instruction_memory_inst|RD\(19) $ (((!\instruction_memory_inst|RD\(0) & \register_file_inst|Mux57~4_combout\))))) # (!\instruction_memory_inst|RD\(28) & ((\instruction_memory_inst|RD\(0)) 
-- # ((!\register_file_inst|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \ALU_inst|Add0~140_combout\);

-- Location: LCCOMB_X76_Y8_N30
\ALU_inst|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~81_combout\ = (\register_file_inst|Mux25~2_combout\ & ((\ALU_inst|Add0~140_combout\ & (\ALU_inst|Add0~80\ & VCC)) # (!\ALU_inst|Add0~140_combout\ & (!\ALU_inst|Add0~80\)))) # (!\register_file_inst|Mux25~2_combout\ & 
-- ((\ALU_inst|Add0~140_combout\ & (!\ALU_inst|Add0~80\)) # (!\ALU_inst|Add0~140_combout\ & ((\ALU_inst|Add0~80\) # (GND)))))
-- \ALU_inst|Add0~82\ = CARRY((\register_file_inst|Mux25~2_combout\ & (!\ALU_inst|Add0~140_combout\ & !\ALU_inst|Add0~80\)) # (!\register_file_inst|Mux25~2_combout\ & ((!\ALU_inst|Add0~80\) # (!\ALU_inst|Add0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux25~2_combout\,
	datab => \ALU_inst|Add0~140_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~80\,
	combout => \ALU_inst|Add0~81_combout\,
	cout => \ALU_inst|Add0~82\);

-- Location: FF_X76_Y7_N13
\data_memory_inst|memory[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][6]~q\);

-- Location: FF_X77_Y10_N5
\data_memory_inst|memory[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][6]~q\);

-- Location: LCCOMB_X72_Y12_N6
\data_memory_inst|memory[13][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[13][6]~feeder_combout\);

-- Location: FF_X72_Y12_N7
\data_memory_inst|memory[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][6]~q\);

-- Location: FF_X74_Y12_N5
\data_memory_inst|memory[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][6]~q\);

-- Location: LCCOMB_X74_Y12_N4
\data_memory_inst|Mux57~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[13][6]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[13][6]~q\,
	datac => \data_memory_inst|memory[12][6]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux57~17_combout\);

-- Location: LCCOMB_X77_Y10_N4
\data_memory_inst|Mux57~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux57~17_combout\ & (\data_memory_inst|memory[15][6]~q\)) # (!\data_memory_inst|Mux57~17_combout\ & ((\data_memory_inst|memory[14][6]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][6]~q\,
	datac => \data_memory_inst|memory[14][6]~q\,
	datad => \data_memory_inst|Mux57~17_combout\,
	combout => \data_memory_inst|Mux57~18_combout\);

-- Location: LCCOMB_X76_Y12_N12
\data_memory_inst|memory[11][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[11][6]~feeder_combout\);

-- Location: FF_X76_Y12_N13
\data_memory_inst|memory[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][6]~q\);

-- Location: FF_X77_Y12_N23
\data_memory_inst|memory[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][6]~q\);

-- Location: LCCOMB_X80_Y13_N18
\data_memory_inst|memory[9][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[9][6]~feeder_combout\);

-- Location: FF_X80_Y13_N19
\data_memory_inst|memory[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][6]~q\);

-- Location: FF_X77_Y10_N31
\data_memory_inst|memory[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][6]~q\);

-- Location: LCCOMB_X77_Y10_N30
\data_memory_inst|Mux57~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][6]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][6]~q\,
	datac => \data_memory_inst|memory[8][6]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux57~10_combout\);

-- Location: LCCOMB_X77_Y12_N22
\data_memory_inst|Mux57~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux57~10_combout\ & (\data_memory_inst|memory[11][6]~q\)) # (!\data_memory_inst|Mux57~10_combout\ & ((\data_memory_inst|memory[10][6]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][6]~q\,
	datac => \data_memory_inst|memory[10][6]~q\,
	datad => \data_memory_inst|Mux57~10_combout\,
	combout => \data_memory_inst|Mux57~11_combout\);

-- Location: LCCOMB_X73_Y10_N4
\data_memory_inst|memory[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[6][6]~feeder_combout\);

-- Location: FF_X73_Y10_N5
\data_memory_inst|memory[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][6]~q\);

-- Location: FF_X74_Y10_N15
\data_memory_inst|memory[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][6]~q\);

-- Location: LCCOMB_X81_Y13_N18
\data_memory_inst|memory[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[5][6]~feeder_combout\);

-- Location: FF_X81_Y13_N19
\data_memory_inst|memory[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][6]~q\);

-- Location: LCCOMB_X73_Y10_N22
\data_memory_inst|memory[4][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[4][6]~feeder_combout\);

-- Location: FF_X73_Y10_N23
\data_memory_inst|memory[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][6]~q\);

-- Location: LCCOMB_X74_Y10_N0
\data_memory_inst|Mux57~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~12_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][6]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((!\ALU_inst|Add0~70_combout\ & \data_memory_inst|memory[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][6]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|memory[4][6]~q\,
	combout => \data_memory_inst|Mux57~12_combout\);

-- Location: LCCOMB_X74_Y10_N14
\data_memory_inst|Mux57~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~13_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux57~12_combout\ & ((\data_memory_inst|memory[7][6]~q\))) # (!\data_memory_inst|Mux57~12_combout\ & (\data_memory_inst|memory[6][6]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[6][6]~q\,
	datac => \data_memory_inst|memory[7][6]~q\,
	datad => \data_memory_inst|Mux57~12_combout\,
	combout => \data_memory_inst|Mux57~13_combout\);

-- Location: LCCOMB_X74_Y12_N14
\data_memory_inst|memory[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[2][6]~feeder_combout\);

-- Location: FF_X74_Y12_N15
\data_memory_inst|memory[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][6]~q\);

-- Location: FF_X74_Y10_N25
\data_memory_inst|memory[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][6]~q\);

-- Location: FF_X75_Y10_N7
\data_memory_inst|memory[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][6]~q\);

-- Location: LCCOMB_X75_Y10_N20
\data_memory_inst|memory[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[1][6]~feeder_combout\);

-- Location: FF_X75_Y10_N21
\data_memory_inst|memory[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][6]~q\);

-- Location: LCCOMB_X75_Y10_N6
\data_memory_inst|Mux57~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~14_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][6]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|memory[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][6]~q\,
	datad => \data_memory_inst|memory[1][6]~q\,
	combout => \data_memory_inst|Mux57~14_combout\);

-- Location: LCCOMB_X74_Y10_N24
\data_memory_inst|Mux57~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux57~14_combout\ & ((\data_memory_inst|memory[3][6]~q\))) # (!\data_memory_inst|Mux57~14_combout\ & (\data_memory_inst|memory[2][6]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[2][6]~q\,
	datac => \data_memory_inst|memory[3][6]~q\,
	datad => \data_memory_inst|Mux57~14_combout\,
	combout => \data_memory_inst|Mux57~15_combout\);

-- Location: LCCOMB_X75_Y10_N12
\data_memory_inst|Mux57~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~16_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux57~13_combout\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|Mux57~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux57~13_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|Mux57~15_combout\,
	combout => \data_memory_inst|Mux57~16_combout\);

-- Location: LCCOMB_X76_Y10_N26
\data_memory_inst|Mux57~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux57~16_combout\ & (\data_memory_inst|Mux57~18_combout\)) # (!\data_memory_inst|Mux57~16_combout\ & ((\data_memory_inst|Mux57~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux57~18_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux57~11_combout\,
	datad => \data_memory_inst|Mux57~16_combout\,
	combout => \data_memory_inst|Mux57~19_combout\);

-- Location: LCCOMB_X82_Y11_N26
\data_memory_inst|memory[27][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[27][6]~feeder_combout\);

-- Location: FF_X82_Y11_N27
\data_memory_inst|memory[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][6]~q\);

-- Location: FF_X81_Y11_N7
\data_memory_inst|memory[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][6]~q\);

-- Location: LCCOMB_X81_Y13_N28
\data_memory_inst|memory[23][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[23][6]~feeder_combout\);

-- Location: FF_X81_Y13_N29
\data_memory_inst|memory[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][6]~q\);

-- Location: FF_X81_Y11_N13
\data_memory_inst|memory[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][6]~q\);

-- Location: LCCOMB_X81_Y11_N12
\data_memory_inst|Mux57~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][6]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][6]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][6]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][6]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux57~7_combout\);

-- Location: LCCOMB_X81_Y11_N6
\data_memory_inst|Mux57~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux57~7_combout\ & ((\data_memory_inst|memory[31][6]~q\))) # (!\data_memory_inst|Mux57~7_combout\ & (\data_memory_inst|memory[27][6]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][6]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[31][6]~q\,
	datad => \data_memory_inst|Mux57~7_combout\,
	combout => \data_memory_inst|Mux57~8_combout\);

-- Location: LCCOMB_X76_Y11_N4
\data_memory_inst|memory[29][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[29][6]~feeder_combout\);

-- Location: FF_X76_Y11_N5
\data_memory_inst|memory[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][6]~q\);

-- Location: FF_X76_Y11_N11
\data_memory_inst|memory[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][6]~q\);

-- Location: LCCOMB_X72_Y11_N20
\data_memory_inst|memory[21][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[21][6]~feeder_combout\);

-- Location: FF_X72_Y11_N21
\data_memory_inst|memory[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][6]~q\);

-- Location: FF_X75_Y11_N15
\data_memory_inst|memory[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][6]~q\);

-- Location: LCCOMB_X75_Y11_N14
\data_memory_inst|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~0_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][6]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][6]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][6]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][6]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux57~0_combout\);

-- Location: LCCOMB_X76_Y11_N10
\data_memory_inst|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~1_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux57~0_combout\ & (\data_memory_inst|memory[29][6]~q\)) # (!\data_memory_inst|Mux57~0_combout\ & ((\data_memory_inst|memory[25][6]~q\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][6]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[25][6]~q\,
	datad => \data_memory_inst|Mux57~0_combout\,
	combout => \data_memory_inst|Mux57~1_combout\);

-- Location: FF_X80_Y7_N27
\data_memory_inst|memory[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][6]~q\);

-- Location: LCCOMB_X84_Y12_N28
\data_memory_inst|memory[20][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[20][6]~feeder_combout\);

-- Location: FF_X84_Y12_N29
\data_memory_inst|memory[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][6]~q\);

-- Location: FF_X81_Y8_N5
\data_memory_inst|memory[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][6]~q\);

-- Location: LCCOMB_X81_Y8_N4
\data_memory_inst|Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][6]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][6]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][6]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][6]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux57~4_combout\);

-- Location: FF_X81_Y8_N23
\data_memory_inst|memory[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][6]~q\);

-- Location: LCCOMB_X81_Y8_N22
\data_memory_inst|Mux57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~5_combout\ = (\data_memory_inst|Mux57~4_combout\ & (((\data_memory_inst|memory[28][6]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux57~4_combout\ & (\data_memory_inst|memory[24][6]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][6]~q\,
	datab => \data_memory_inst|Mux57~4_combout\,
	datac => \data_memory_inst|memory[28][6]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux57~5_combout\);

-- Location: LCCOMB_X86_Y7_N28
\data_memory_inst|memory[26][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[26][6]~feeder_combout\);

-- Location: FF_X86_Y7_N29
\data_memory_inst|memory[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][6]~q\);

-- Location: FF_X85_Y8_N7
\data_memory_inst|memory[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][6]~q\);

-- Location: LCCOMB_X84_Y8_N12
\data_memory_inst|memory[22][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][6]~feeder_combout\ = \register_file_inst|Mux57~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux57~4_combout\,
	combout => \data_memory_inst|memory[22][6]~feeder_combout\);

-- Location: FF_X84_Y8_N13
\data_memory_inst|memory[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][6]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][6]~q\);

-- Location: FF_X85_Y8_N29
\data_memory_inst|memory[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux57~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][6]~q\);

-- Location: LCCOMB_X85_Y8_N28
\data_memory_inst|Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][6]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][6]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][6]~q\,
	datac => \data_memory_inst|memory[18][6]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux57~2_combout\);

-- Location: LCCOMB_X85_Y8_N6
\data_memory_inst|Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux57~2_combout\ & ((\data_memory_inst|memory[30][6]~q\))) # (!\data_memory_inst|Mux57~2_combout\ & (\data_memory_inst|memory[26][6]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][6]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[30][6]~q\,
	datad => \data_memory_inst|Mux57~2_combout\,
	combout => \data_memory_inst|Mux57~3_combout\);

-- Location: LCCOMB_X72_Y8_N6
\data_memory_inst|Mux57~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~6_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\) # ((\data_memory_inst|Mux57~3_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux57~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux57~5_combout\,
	datad => \data_memory_inst|Mux57~3_combout\,
	combout => \data_memory_inst|Mux57~6_combout\);

-- Location: LCCOMB_X72_Y8_N20
\data_memory_inst|Mux57~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux57~6_combout\ & (\data_memory_inst|Mux57~8_combout\)) # (!\data_memory_inst|Mux57~6_combout\ & ((\data_memory_inst|Mux57~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux57~8_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux57~1_combout\,
	datad => \data_memory_inst|Mux57~6_combout\,
	combout => \data_memory_inst|Mux57~9_combout\);

-- Location: LCCOMB_X72_Y8_N18
\data_memory_inst|Mux57~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux57~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux57~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux57~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux57~19_combout\,
	datad => \data_memory_inst|Mux57~9_combout\,
	combout => \data_memory_inst|Mux57~20_combout\);

-- Location: LCCOMB_X72_Y8_N30
\MUX_MemtoReg_inst|MemtoReg_out[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux57~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~81_combout\,
	datad => \data_memory_inst|Mux57~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\);

-- Location: FF_X72_Y8_N1
\register_file_inst|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[6]~10_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][6]~q\);

-- Location: LCCOMB_X73_Y7_N0
\register_file_inst|Mux89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux89~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][6]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][6]~q\,
	datac => \register_file_inst|registers[12][6]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux89~2_combout\);

-- Location: LCCOMB_X73_Y7_N20
\register_file_inst|Mux89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux89~3_combout\ = (\register_file_inst|Mux89~2_combout\ & (((\register_file_inst|registers[13][6]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux89~2_combout\ & (\register_file_inst|registers[9][6]~q\ 
-- & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][6]~q\,
	datab => \register_file_inst|Mux89~2_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \register_file_inst|registers[13][6]~q\,
	combout => \register_file_inst|Mux89~3_combout\);

-- Location: LCCOMB_X73_Y7_N2
\register_file_inst|Mux89~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux89~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[1][6]~q\) # ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (((\register_file_inst|registers[0][6]~q\ & !\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][6]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[0][6]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux89~4_combout\);

-- Location: LCCOMB_X72_Y7_N16
\register_file_inst|Mux89~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux89~5_combout\ = (\register_file_inst|Mux89~4_combout\ & ((\register_file_inst|registers[5][6]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux89~4_combout\ & 
-- (((\register_file_inst|registers[4][6]~q\ & \MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux89~4_combout\,
	datab => \register_file_inst|registers[5][6]~q\,
	datac => \register_file_inst|registers[4][6]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux89~5_combout\);

-- Location: LCCOMB_X72_Y7_N28
\register_file_inst|Mux89~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux89~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux89~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux89~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux89~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux89~3_combout\,
	datad => \register_file_inst|Mux89~5_combout\,
	combout => \register_file_inst|Mux89~6_combout\);

-- Location: FF_X75_Y7_N13
\register_file_inst|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][7]~q\);

-- Location: FF_X77_Y7_N9
\register_file_inst|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][7]~q\);

-- Location: FF_X77_Y4_N7
\register_file_inst|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][7]~q\);

-- Location: LCCOMB_X73_Y7_N6
\register_file_inst|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux24~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][7]~q\) # ((\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (((!\instruction_memory_inst|RD\(24) & 
-- \register_file_inst|registers[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][7]~q\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|registers[0][7]~q\,
	combout => \register_file_inst|Mux24~0_combout\);

-- Location: LCCOMB_X75_Y7_N24
\register_file_inst|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux24~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux24~0_combout\ & (\register_file_inst|registers[9][7]~q\)) # (!\register_file_inst|Mux24~0_combout\ & ((\register_file_inst|registers[8][7]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][7]~q\,
	datab => \register_file_inst|registers[8][7]~q\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|Mux24~0_combout\,
	combout => \register_file_inst|Mux24~1_combout\);

-- Location: LCCOMB_X75_Y7_N10
\register_file_inst|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux24~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux24~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux24~1_combout\,
	combout => \register_file_inst|Mux24~2_combout\);

-- Location: FF_X73_Y7_N13
\register_file_inst|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][7]~q\);

-- Location: FF_X75_Y6_N9
\register_file_inst|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][7]~q\);

-- Location: LCCOMB_X73_Y7_N8
\register_file_inst|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux56~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[9][7]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[9][7]~q\,
	datac => \register_file_inst|registers[8][7]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux56~0_combout\);

-- Location: LCCOMB_X75_Y6_N8
\register_file_inst|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux56~1_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux56~0_combout\ & ((\register_file_inst|registers[13][7]~q\))) # (!\register_file_inst|Mux56~0_combout\ & (\register_file_inst|registers[12][7]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][7]~q\,
	datac => \register_file_inst|registers[13][7]~q\,
	datad => \register_file_inst|Mux56~0_combout\,
	combout => \register_file_inst|Mux56~1_combout\);

-- Location: FF_X79_Y7_N21
\register_file_inst|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][7]~q\);

-- Location: FF_X77_Y4_N25
\register_file_inst|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][7]~q\);

-- Location: LCCOMB_X77_Y4_N6
\register_file_inst|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux56~2_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[4][7]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[0][7]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[4][7]~q\,
	datac => \register_file_inst|registers[0][7]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux56~2_combout\);

-- Location: LCCOMB_X77_Y7_N8
\register_file_inst|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux56~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux56~2_combout\ & (\register_file_inst|registers[5][7]~q\)) # (!\register_file_inst|Mux56~2_combout\ & ((\register_file_inst|registers[1][7]~q\))))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][7]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[1][7]~q\,
	datad => \register_file_inst|Mux56~2_combout\,
	combout => \register_file_inst|Mux56~3_combout\);

-- Location: LCCOMB_X75_Y6_N6
\register_file_inst|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux56~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux56~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux56~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux56~1_combout\,
	datad => \register_file_inst|Mux56~3_combout\,
	combout => \register_file_inst|Mux56~4_combout\);

-- Location: LCCOMB_X75_Y6_N10
\ALU_inst|Add0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~141_combout\ = (\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(19)) # ((!\instruction_memory_inst|RD\(28))))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux56~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux56~4_combout\,
	combout => \ALU_inst|Add0~141_combout\);

-- Location: LCCOMB_X76_Y7_N0
\ALU_inst|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~83_combout\ = ((\register_file_inst|Mux24~2_combout\ $ (\ALU_inst|Add0~141_combout\ $ (!\ALU_inst|Add0~82\)))) # (GND)
-- \ALU_inst|Add0~84\ = CARRY((\register_file_inst|Mux24~2_combout\ & ((\ALU_inst|Add0~141_combout\) # (!\ALU_inst|Add0~82\))) # (!\register_file_inst|Mux24~2_combout\ & (\ALU_inst|Add0~141_combout\ & !\ALU_inst|Add0~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux24~2_combout\,
	datab => \ALU_inst|Add0~141_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~82\,
	combout => \ALU_inst|Add0~83_combout\,
	cout => \ALU_inst|Add0~84\);

-- Location: FF_X75_Y6_N7
\data_memory_inst|memory[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][7]~q\);

-- Location: FF_X72_Y10_N29
\data_memory_inst|memory[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][7]~q\);

-- Location: FF_X77_Y10_N17
\data_memory_inst|memory[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][7]~q\);

-- Location: FF_X72_Y10_N11
\data_memory_inst|memory[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][7]~q\);

-- Location: LCCOMB_X72_Y10_N10
\data_memory_inst|Mux56~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][7]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][7]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][7]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux56~17_combout\);

-- Location: LCCOMB_X72_Y10_N28
\data_memory_inst|Mux56~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux56~17_combout\ & (\data_memory_inst|memory[15][7]~q\)) # (!\data_memory_inst|Mux56~17_combout\ & ((\data_memory_inst|memory[13][7]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][7]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[13][7]~q\,
	datad => \data_memory_inst|Mux56~17_combout\,
	combout => \data_memory_inst|Mux56~18_combout\);

-- Location: LCCOMB_X76_Y12_N22
\data_memory_inst|memory[11][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[11][7]~feeder_combout\);

-- Location: FF_X76_Y12_N23
\data_memory_inst|memory[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][7]~q\);

-- Location: FF_X77_Y12_N13
\data_memory_inst|memory[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][7]~q\);

-- Location: LCCOMB_X77_Y13_N22
\data_memory_inst|memory[9][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[9][7]~feeder_combout\);

-- Location: FF_X77_Y13_N23
\data_memory_inst|memory[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][7]~q\);

-- Location: FF_X77_Y10_N3
\data_memory_inst|memory[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][7]~q\);

-- Location: LCCOMB_X77_Y10_N2
\data_memory_inst|Mux56~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[9][7]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[8][7]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][7]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[8][7]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux56~10_combout\);

-- Location: LCCOMB_X77_Y12_N12
\data_memory_inst|Mux56~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux56~10_combout\ & (\data_memory_inst|memory[11][7]~q\)) # (!\data_memory_inst|Mux56~10_combout\ & ((\data_memory_inst|memory[10][7]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][7]~q\,
	datac => \data_memory_inst|memory[10][7]~q\,
	datad => \data_memory_inst|Mux56~10_combout\,
	combout => \data_memory_inst|Mux56~11_combout\);

-- Location: LCCOMB_X74_Y12_N18
\data_memory_inst|memory[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[2][7]~feeder_combout\);

-- Location: FF_X74_Y12_N19
\data_memory_inst|memory[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][7]~q\);

-- Location: FF_X74_Y10_N31
\data_memory_inst|memory[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][7]~q\);

-- Location: LCCOMB_X75_Y10_N26
\data_memory_inst|memory[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[1][7]~feeder_combout\);

-- Location: FF_X75_Y10_N27
\data_memory_inst|memory[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][7]~q\);

-- Location: FF_X75_Y10_N5
\data_memory_inst|memory[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][7]~q\);

-- Location: LCCOMB_X75_Y10_N4
\data_memory_inst|Mux56~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~14_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][7]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[0][7]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][7]~q\,
	datac => \data_memory_inst|memory[0][7]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux56~14_combout\);

-- Location: LCCOMB_X74_Y10_N30
\data_memory_inst|Mux56~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux56~14_combout\ & ((\data_memory_inst|memory[3][7]~q\))) # (!\data_memory_inst|Mux56~14_combout\ & (\data_memory_inst|memory[2][7]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][7]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][7]~q\,
	datad => \data_memory_inst|Mux56~14_combout\,
	combout => \data_memory_inst|Mux56~15_combout\);

-- Location: LCCOMB_X85_Y11_N16
\data_memory_inst|memory[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[5][7]~feeder_combout\);

-- Location: FF_X85_Y11_N17
\data_memory_inst|memory[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][7]~q\);

-- Location: FF_X80_Y9_N29
\data_memory_inst|memory[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][7]~q\);

-- Location: LCCOMB_X73_Y10_N8
\data_memory_inst|memory[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[6][7]~feeder_combout\);

-- Location: FF_X73_Y10_N9
\data_memory_inst|memory[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][7]~q\);

-- Location: FF_X73_Y10_N31
\data_memory_inst|memory[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][7]~q\);

-- Location: LCCOMB_X73_Y10_N30
\data_memory_inst|Mux56~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][7]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][7]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][7]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux56~12_combout\);

-- Location: LCCOMB_X80_Y9_N28
\data_memory_inst|Mux56~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux56~12_combout\ & ((\data_memory_inst|memory[7][7]~q\))) # (!\data_memory_inst|Mux56~12_combout\ & (\data_memory_inst|memory[5][7]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][7]~q\,
	datac => \data_memory_inst|memory[7][7]~q\,
	datad => \data_memory_inst|Mux56~12_combout\,
	combout => \data_memory_inst|Mux56~13_combout\);

-- Location: LCCOMB_X80_Y9_N2
\data_memory_inst|Mux56~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~69_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux56~13_combout\))) # (!\ALU_inst|Add0~69_combout\ & 
-- (\data_memory_inst|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux56~15_combout\,
	datad => \data_memory_inst|Mux56~13_combout\,
	combout => \data_memory_inst|Mux56~16_combout\);

-- Location: LCCOMB_X80_Y9_N8
\data_memory_inst|Mux56~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux56~16_combout\ & (\data_memory_inst|Mux56~18_combout\)) # (!\data_memory_inst|Mux56~16_combout\ & ((\data_memory_inst|Mux56~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux56~18_combout\,
	datac => \data_memory_inst|Mux56~11_combout\,
	datad => \data_memory_inst|Mux56~16_combout\,
	combout => \data_memory_inst|Mux56~19_combout\);

-- Location: LCCOMB_X81_Y10_N16
\data_memory_inst|memory[27][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[27][7]~feeder_combout\);

-- Location: FF_X81_Y10_N17
\data_memory_inst|memory[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][7]~q\);

-- Location: FF_X79_Y10_N31
\data_memory_inst|memory[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][7]~q\);

-- Location: LCCOMB_X80_Y13_N4
\data_memory_inst|memory[23][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[23][7]~feeder_combout\);

-- Location: FF_X80_Y13_N5
\data_memory_inst|memory[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][7]~q\);

-- Location: FF_X79_Y10_N17
\data_memory_inst|memory[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][7]~q\);

-- Location: LCCOMB_X79_Y10_N16
\data_memory_inst|Mux56~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][7]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][7]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][7]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][7]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux56~7_combout\);

-- Location: LCCOMB_X79_Y10_N30
\data_memory_inst|Mux56~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux56~7_combout\ & ((\data_memory_inst|memory[31][7]~q\))) # (!\data_memory_inst|Mux56~7_combout\ & (\data_memory_inst|memory[27][7]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[27][7]~q\,
	datac => \data_memory_inst|memory[31][7]~q\,
	datad => \data_memory_inst|Mux56~7_combout\,
	combout => \data_memory_inst|Mux56~8_combout\);

-- Location: LCCOMB_X83_Y7_N22
\data_memory_inst|memory[30][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[30][7]~feeder_combout\);

-- Location: FF_X83_Y7_N23
\data_memory_inst|memory[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][7]~q\);

-- Location: FF_X83_Y7_N25
\data_memory_inst|memory[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][7]~q\);

-- Location: LCCOMB_X84_Y8_N18
\data_memory_inst|memory[22][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[22][7]~feeder_combout\);

-- Location: FF_X84_Y8_N19
\data_memory_inst|memory[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][7]~q\);

-- Location: FF_X84_Y8_N21
\data_memory_inst|memory[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][7]~q\);

-- Location: LCCOMB_X84_Y8_N20
\data_memory_inst|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~0_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][7]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][7]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][7]~q\,
	datac => \data_memory_inst|memory[18][7]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux56~0_combout\);

-- Location: LCCOMB_X83_Y7_N24
\data_memory_inst|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~1_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux56~0_combout\ & (\data_memory_inst|memory[30][7]~q\)) # (!\data_memory_inst|Mux56~0_combout\ & ((\data_memory_inst|memory[26][7]~q\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[30][7]~q\,
	datac => \data_memory_inst|memory[26][7]~q\,
	datad => \data_memory_inst|Mux56~0_combout\,
	combout => \data_memory_inst|Mux56~1_combout\);

-- Location: LCCOMB_X81_Y9_N10
\data_memory_inst|memory[24][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[24][7]~feeder_combout\);

-- Location: FF_X81_Y9_N11
\data_memory_inst|memory[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][7]~q\);

-- Location: FF_X81_Y8_N3
\data_memory_inst|memory[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][7]~q\);

-- Location: LCCOMB_X83_Y12_N16
\data_memory_inst|memory[20][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[20][7]~feeder_combout\);

-- Location: FF_X83_Y12_N17
\data_memory_inst|memory[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][7]~q\);

-- Location: FF_X81_Y8_N29
\data_memory_inst|memory[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][7]~q\);

-- Location: LCCOMB_X81_Y8_N28
\data_memory_inst|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][7]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][7]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][7]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][7]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux56~4_combout\);

-- Location: LCCOMB_X81_Y8_N2
\data_memory_inst|Mux56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux56~4_combout\ & ((\data_memory_inst|memory[28][7]~q\))) # (!\data_memory_inst|Mux56~4_combout\ & (\data_memory_inst|memory[24][7]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][7]~q\,
	datac => \data_memory_inst|memory[28][7]~q\,
	datad => \data_memory_inst|Mux56~4_combout\,
	combout => \data_memory_inst|Mux56~5_combout\);

-- Location: LCCOMB_X79_Y11_N16
\data_memory_inst|memory[25][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[25][7]~feeder_combout\);

-- Location: FF_X79_Y11_N17
\data_memory_inst|memory[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][7]~q\);

-- Location: FF_X79_Y11_N7
\data_memory_inst|memory[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][7]~q\);

-- Location: LCCOMB_X72_Y11_N18
\data_memory_inst|memory[21][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][7]~feeder_combout\ = \register_file_inst|Mux56~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux56~4_combout\,
	combout => \data_memory_inst|memory[21][7]~feeder_combout\);

-- Location: FF_X72_Y11_N19
\data_memory_inst|memory[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][7]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][7]~q\);

-- Location: FF_X77_Y11_N13
\data_memory_inst|memory[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux56~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][7]~q\);

-- Location: LCCOMB_X77_Y11_N12
\data_memory_inst|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][7]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][7]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][7]~q\,
	datac => \data_memory_inst|memory[17][7]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux56~2_combout\);

-- Location: LCCOMB_X79_Y11_N6
\data_memory_inst|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux56~2_combout\ & ((\data_memory_inst|memory[29][7]~q\))) # (!\data_memory_inst|Mux56~2_combout\ & (\data_memory_inst|memory[25][7]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][7]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[29][7]~q\,
	datad => \data_memory_inst|Mux56~2_combout\,
	combout => \data_memory_inst|Mux56~3_combout\);

-- Location: LCCOMB_X80_Y9_N16
\data_memory_inst|Mux56~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~6_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\) # ((\data_memory_inst|Mux56~3_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux56~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux56~5_combout\,
	datad => \data_memory_inst|Mux56~3_combout\,
	combout => \data_memory_inst|Mux56~6_combout\);

-- Location: LCCOMB_X80_Y9_N10
\data_memory_inst|Mux56~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux56~6_combout\ & (\data_memory_inst|Mux56~8_combout\)) # (!\data_memory_inst|Mux56~6_combout\ & ((\data_memory_inst|Mux56~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|Mux56~8_combout\,
	datac => \data_memory_inst|Mux56~1_combout\,
	datad => \data_memory_inst|Mux56~6_combout\,
	combout => \data_memory_inst|Mux56~9_combout\);

-- Location: LCCOMB_X80_Y9_N22
\data_memory_inst|Mux56~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux56~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux56~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux56~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux56~19_combout\,
	datad => \data_memory_inst|Mux56~9_combout\,
	combout => \data_memory_inst|Mux56~20_combout\);

-- Location: LCCOMB_X79_Y7_N20
\MUX_MemtoReg_inst|MemtoReg_out[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux56~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~83_combout\,
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux56~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\);

-- Location: FF_X73_Y7_N27
\register_file_inst|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[7]~11_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][7]~q\);

-- Location: LCCOMB_X73_Y7_N12
\register_file_inst|Mux88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux88~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][7]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][7]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][7]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux88~2_combout\);

-- Location: LCCOMB_X73_Y7_N4
\register_file_inst|Mux88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux88~3_combout\ = (\register_file_inst|Mux88~2_combout\ & (((\register_file_inst|registers[13][7]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\))) # (!\register_file_inst|Mux88~2_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux88~2_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[13][7]~q\,
	datad => \register_file_inst|registers[9][7]~q\,
	combout => \register_file_inst|Mux88~3_combout\);

-- Location: LCCOMB_X73_Y7_N30
\register_file_inst|Mux88~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux88~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|registers[1][7]~q\) # (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[0][7]~q\ & ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][7]~q\,
	datab => \register_file_inst|registers[1][7]~q\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux88~4_combout\);

-- Location: LCCOMB_X77_Y4_N24
\register_file_inst|Mux88~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux88~5_combout\ = (\register_file_inst|Mux88~4_combout\ & (((\register_file_inst|registers[5][7]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))) # (!\register_file_inst|Mux88~4_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux88~4_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][7]~q\,
	datad => \register_file_inst|registers[5][7]~q\,
	combout => \register_file_inst|Mux88~5_combout\);

-- Location: LCCOMB_X72_Y7_N6
\register_file_inst|Mux88~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux88~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux88~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux88~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux88~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux88~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux88~5_combout\,
	combout => \register_file_inst|Mux88~6_combout\);

-- Location: FF_X75_Y7_N17
\register_file_inst|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][8]~q\);

-- Location: FF_X76_Y4_N23
\register_file_inst|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][8]~q\);

-- Location: LCCOMB_X75_Y7_N16
\register_file_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux23~0_combout\ = (\instruction_memory_inst|RD\(24) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][8]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[1][8]~q\,
	datad => \register_file_inst|registers[0][8]~q\,
	combout => \register_file_inst|Mux23~0_combout\);

-- Location: FF_X76_Y5_N1
\register_file_inst|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][8]~q\);

-- Location: LCCOMB_X75_Y7_N6
\register_file_inst|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux23~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux23~0_combout\ & (\register_file_inst|registers[9][8]~q\)) # (!\register_file_inst|Mux23~0_combout\ & ((\register_file_inst|registers[8][8]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|Mux23~0_combout\,
	datac => \register_file_inst|registers[9][8]~q\,
	datad => \register_file_inst|registers[8][8]~q\,
	combout => \register_file_inst|Mux23~1_combout\);

-- Location: LCCOMB_X75_Y7_N12
\register_file_inst|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux23~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux23~1_combout\,
	combout => \register_file_inst|Mux23~2_combout\);

-- Location: FF_X76_Y9_N25
\register_file_inst|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][8]~q\);

-- Location: FF_X75_Y6_N27
\register_file_inst|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][8]~q\);

-- Location: LCCOMB_X76_Y5_N0
\register_file_inst|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux55~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[9][8]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][8]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][8]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux55~0_combout\);

-- Location: LCCOMB_X75_Y6_N26
\register_file_inst|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux55~1_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux55~0_combout\ & ((\register_file_inst|registers[13][8]~q\))) # (!\register_file_inst|Mux55~0_combout\ & (\register_file_inst|registers[12][8]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][8]~q\,
	datac => \register_file_inst|registers[13][8]~q\,
	datad => \register_file_inst|Mux55~0_combout\,
	combout => \register_file_inst|Mux55~1_combout\);

-- Location: FF_X76_Y4_N17
\register_file_inst|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][8]~q\);

-- Location: LCCOMB_X76_Y4_N20
\register_file_inst|Mux55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux55~2_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[4][8]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][8]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[0][8]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux55~2_combout\);

-- Location: LCCOMB_X76_Y9_N14
\register_file_inst|registers[5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[5][8]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	combout => \register_file_inst|registers[5][8]~feeder_combout\);

-- Location: FF_X76_Y9_N15
\register_file_inst|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[5][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][8]~q\);

-- Location: LCCOMB_X75_Y7_N20
\register_file_inst|Mux55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux55~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux55~2_combout\ & ((\register_file_inst|registers[5][8]~q\))) # (!\register_file_inst|Mux55~2_combout\ & (\register_file_inst|registers[1][8]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[1][8]~q\,
	datac => \register_file_inst|Mux55~2_combout\,
	datad => \register_file_inst|registers[5][8]~q\,
	combout => \register_file_inst|Mux55~3_combout\);

-- Location: LCCOMB_X75_Y6_N16
\register_file_inst|Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux55~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux55~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux55~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux55~1_combout\,
	datad => \register_file_inst|Mux55~3_combout\,
	combout => \register_file_inst|Mux55~4_combout\);

-- Location: LCCOMB_X75_Y6_N0
\ALU_inst|Add0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~142_combout\ = (\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(19)) # ((!\instruction_memory_inst|RD\(28))))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux55~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux55~4_combout\,
	combout => \ALU_inst|Add0~142_combout\);

-- Location: LCCOMB_X76_Y7_N2
\ALU_inst|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~85_combout\ = (\register_file_inst|Mux23~2_combout\ & ((\ALU_inst|Add0~142_combout\ & (\ALU_inst|Add0~84\ & VCC)) # (!\ALU_inst|Add0~142_combout\ & (!\ALU_inst|Add0~84\)))) # (!\register_file_inst|Mux23~2_combout\ & 
-- ((\ALU_inst|Add0~142_combout\ & (!\ALU_inst|Add0~84\)) # (!\ALU_inst|Add0~142_combout\ & ((\ALU_inst|Add0~84\) # (GND)))))
-- \ALU_inst|Add0~86\ = CARRY((\register_file_inst|Mux23~2_combout\ & (!\ALU_inst|Add0~142_combout\ & !\ALU_inst|Add0~84\)) # (!\register_file_inst|Mux23~2_combout\ & ((!\ALU_inst|Add0~84\) # (!\ALU_inst|Add0~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux23~2_combout\,
	datab => \ALU_inst|Add0~142_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~84\,
	combout => \ALU_inst|Add0~85_combout\,
	cout => \ALU_inst|Add0~86\);

-- Location: FF_X75_Y6_N17
\data_memory_inst|memory[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][8]~q\);

-- Location: LCCOMB_X72_Y10_N8
\data_memory_inst|memory[13][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[13][8]~feeder_combout\);

-- Location: FF_X72_Y10_N9
\data_memory_inst|memory[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][8]~q\);

-- Location: FF_X72_Y10_N31
\data_memory_inst|memory[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][8]~q\);

-- Location: LCCOMB_X72_Y10_N30
\data_memory_inst|Mux55~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~17_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[13][8]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[12][8]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[13][8]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][8]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux55~17_combout\);

-- Location: FF_X73_Y9_N29
\data_memory_inst|memory[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][8]~q\);

-- Location: LCCOMB_X73_Y9_N28
\data_memory_inst|Mux55~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~18_combout\ = (\data_memory_inst|Mux55~17_combout\ & ((\data_memory_inst|memory[15][8]~q\) # ((!\ALU_inst|Add0~70_combout\)))) # (!\data_memory_inst|Mux55~17_combout\ & (((\data_memory_inst|memory[14][8]~q\ & 
-- \ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][8]~q\,
	datab => \data_memory_inst|Mux55~17_combout\,
	datac => \data_memory_inst|memory[14][8]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux55~18_combout\);

-- Location: LCCOMB_X76_Y12_N26
\data_memory_inst|memory[11][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[11][8]~feeder_combout\);

-- Location: FF_X76_Y12_N27
\data_memory_inst|memory[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][8]~q\);

-- Location: FF_X76_Y12_N17
\data_memory_inst|memory[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][8]~q\);

-- Location: LCCOMB_X77_Y12_N2
\data_memory_inst|memory[10][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[10][8]~feeder_combout\);

-- Location: FF_X77_Y12_N3
\data_memory_inst|memory[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][8]~q\);

-- Location: FF_X77_Y12_N29
\data_memory_inst|memory[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][8]~q\);

-- Location: LCCOMB_X77_Y12_N28
\data_memory_inst|Mux55~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~10_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[10][8]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[8][8]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[10][8]~q\,
	datac => \data_memory_inst|memory[8][8]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux55~10_combout\);

-- Location: LCCOMB_X76_Y12_N16
\data_memory_inst|Mux55~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~11_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux55~10_combout\ & (\data_memory_inst|memory[11][8]~q\)) # (!\data_memory_inst|Mux55~10_combout\ & ((\data_memory_inst|memory[9][8]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][8]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[9][8]~q\,
	datad => \data_memory_inst|Mux55~10_combout\,
	combout => \data_memory_inst|Mux55~11_combout\);

-- Location: LCCOMB_X73_Y10_N12
\data_memory_inst|memory[6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[6][8]~feeder_combout\);

-- Location: FF_X73_Y10_N13
\data_memory_inst|memory[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][8]~q\);

-- Location: FF_X74_Y10_N29
\data_memory_inst|memory[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][8]~q\);

-- Location: LCCOMB_X74_Y11_N26
\data_memory_inst|memory[5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[5][8]~feeder_combout\);

-- Location: FF_X74_Y11_N27
\data_memory_inst|memory[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][8]~q\);

-- Location: FF_X73_Y10_N15
\data_memory_inst|memory[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][8]~q\);

-- Location: LCCOMB_X73_Y10_N14
\data_memory_inst|Mux55~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~12_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][8]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][8]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][8]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][8]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux55~12_combout\);

-- Location: LCCOMB_X74_Y10_N28
\data_memory_inst|Mux55~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~13_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux55~12_combout\ & ((\data_memory_inst|memory[7][8]~q\))) # (!\data_memory_inst|Mux55~12_combout\ & (\data_memory_inst|memory[6][8]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][8]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[7][8]~q\,
	datad => \data_memory_inst|Mux55~12_combout\,
	combout => \data_memory_inst|Mux55~13_combout\);

-- Location: LCCOMB_X75_Y10_N30
\data_memory_inst|memory[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[1][8]~feeder_combout\);

-- Location: FF_X75_Y10_N31
\data_memory_inst|memory[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][8]~q\);

-- Location: FF_X74_Y10_N27
\data_memory_inst|memory[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][8]~q\);

-- Location: LCCOMB_X74_Y12_N28
\data_memory_inst|memory[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[2][8]~feeder_combout\);

-- Location: FF_X74_Y12_N29
\data_memory_inst|memory[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][8]~q\);

-- Location: FF_X75_Y10_N25
\data_memory_inst|memory[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][8]~q\);

-- Location: LCCOMB_X75_Y10_N24
\data_memory_inst|Mux55~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[2][8]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][8]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][8]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux55~14_combout\);

-- Location: LCCOMB_X74_Y10_N26
\data_memory_inst|Mux55~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux55~14_combout\ & ((\data_memory_inst|memory[3][8]~q\))) # (!\data_memory_inst|Mux55~14_combout\ & (\data_memory_inst|memory[1][8]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][8]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[3][8]~q\,
	datad => \data_memory_inst|Mux55~14_combout\,
	combout => \data_memory_inst|Mux55~15_combout\);

-- Location: LCCOMB_X80_Y9_N20
\data_memory_inst|Mux55~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~69_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux55~13_combout\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|Mux55~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux55~13_combout\,
	datad => \data_memory_inst|Mux55~15_combout\,
	combout => \data_memory_inst|Mux55~16_combout\);

-- Location: LCCOMB_X80_Y9_N14
\data_memory_inst|Mux55~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux55~16_combout\ & (\data_memory_inst|Mux55~18_combout\)) # (!\data_memory_inst|Mux55~16_combout\ & ((\data_memory_inst|Mux55~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux55~18_combout\,
	datac => \data_memory_inst|Mux55~11_combout\,
	datad => \data_memory_inst|Mux55~16_combout\,
	combout => \data_memory_inst|Mux55~19_combout\);

-- Location: LCCOMB_X82_Y11_N22
\data_memory_inst|memory[27][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[27][8]~feeder_combout\);

-- Location: FF_X82_Y11_N23
\data_memory_inst|memory[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][8]~q\);

-- Location: FF_X81_Y11_N15
\data_memory_inst|memory[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][8]~q\);

-- Location: LCCOMB_X81_Y13_N0
\data_memory_inst|memory[23][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[23][8]~feeder_combout\);

-- Location: FF_X81_Y13_N1
\data_memory_inst|memory[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][8]~q\);

-- Location: FF_X81_Y11_N21
\data_memory_inst|memory[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][8]~q\);

-- Location: LCCOMB_X81_Y11_N20
\data_memory_inst|Mux55~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][8]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][8]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][8]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][8]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux55~7_combout\);

-- Location: LCCOMB_X81_Y11_N14
\data_memory_inst|Mux55~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux55~7_combout\ & ((\data_memory_inst|memory[31][8]~q\))) # (!\data_memory_inst|Mux55~7_combout\ & (\data_memory_inst|memory[27][8]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][8]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[31][8]~q\,
	datad => \data_memory_inst|Mux55~7_combout\,
	combout => \data_memory_inst|Mux55~8_combout\);

-- Location: LCCOMB_X79_Y11_N10
\data_memory_inst|memory[29][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[29][8]~feeder_combout\);

-- Location: FF_X79_Y11_N11
\data_memory_inst|memory[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][8]~q\);

-- Location: FF_X79_Y11_N5
\data_memory_inst|memory[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][8]~q\);

-- Location: LCCOMB_X72_Y11_N28
\data_memory_inst|memory[21][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[21][8]~feeder_combout\);

-- Location: FF_X72_Y11_N29
\data_memory_inst|memory[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][8]~q\);

-- Location: FF_X75_Y11_N9
\data_memory_inst|memory[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][8]~q\);

-- Location: LCCOMB_X75_Y11_N8
\data_memory_inst|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~0_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][8]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][8]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][8]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][8]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux55~0_combout\);

-- Location: LCCOMB_X79_Y11_N4
\data_memory_inst|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~1_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux55~0_combout\ & (\data_memory_inst|memory[29][8]~q\)) # (!\data_memory_inst|Mux55~0_combout\ & ((\data_memory_inst|memory[25][8]~q\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][8]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[25][8]~q\,
	datad => \data_memory_inst|Mux55~0_combout\,
	combout => \data_memory_inst|Mux55~1_combout\);

-- Location: LCCOMB_X81_Y9_N20
\data_memory_inst|memory[24][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[24][8]~feeder_combout\);

-- Location: FF_X81_Y9_N21
\data_memory_inst|memory[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][8]~q\);

-- Location: FF_X81_Y8_N7
\data_memory_inst|memory[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][8]~q\);

-- Location: LCCOMB_X87_Y8_N0
\data_memory_inst|memory[20][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[20][8]~feeder_combout\);

-- Location: FF_X87_Y8_N1
\data_memory_inst|memory[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][8]~q\);

-- Location: FF_X81_Y8_N13
\data_memory_inst|memory[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][8]~q\);

-- Location: LCCOMB_X81_Y8_N12
\data_memory_inst|Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][8]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][8]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][8]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][8]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux55~4_combout\);

-- Location: LCCOMB_X81_Y8_N6
\data_memory_inst|Mux55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux55~4_combout\ & ((\data_memory_inst|memory[28][8]~q\))) # (!\data_memory_inst|Mux55~4_combout\ & (\data_memory_inst|memory[24][8]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][8]~q\,
	datac => \data_memory_inst|memory[28][8]~q\,
	datad => \data_memory_inst|Mux55~4_combout\,
	combout => \data_memory_inst|Mux55~5_combout\);

-- Location: LCCOMB_X82_Y11_N16
\data_memory_inst|memory[26][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[26][8]~feeder_combout\);

-- Location: FF_X82_Y11_N17
\data_memory_inst|memory[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][8]~q\);

-- Location: FF_X83_Y8_N15
\data_memory_inst|memory[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][8]~q\);

-- Location: LCCOMB_X84_Y8_N2
\data_memory_inst|memory[22][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][8]~feeder_combout\ = \register_file_inst|Mux55~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux55~4_combout\,
	combout => \data_memory_inst|memory[22][8]~feeder_combout\);

-- Location: FF_X84_Y8_N3
\data_memory_inst|memory[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][8]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][8]~q\);

-- Location: FF_X84_Y8_N5
\data_memory_inst|memory[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux55~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][8]~q\);

-- Location: LCCOMB_X84_Y8_N4
\data_memory_inst|Mux55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][8]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][8]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][8]~q\,
	datac => \data_memory_inst|memory[18][8]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux55~2_combout\);

-- Location: LCCOMB_X83_Y8_N14
\data_memory_inst|Mux55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux55~2_combout\ & ((\data_memory_inst|memory[30][8]~q\))) # (!\data_memory_inst|Mux55~2_combout\ & (\data_memory_inst|memory[26][8]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][8]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[30][8]~q\,
	datad => \data_memory_inst|Mux55~2_combout\,
	combout => \data_memory_inst|Mux55~3_combout\);

-- Location: LCCOMB_X80_Y9_N12
\data_memory_inst|Mux55~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~6_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\)) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux55~3_combout\))) # (!\ALU_inst|Add0~70_combout\ & 
-- (\data_memory_inst|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux55~5_combout\,
	datad => \data_memory_inst|Mux55~3_combout\,
	combout => \data_memory_inst|Mux55~6_combout\);

-- Location: LCCOMB_X80_Y9_N6
\data_memory_inst|Mux55~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux55~6_combout\ & (\data_memory_inst|Mux55~8_combout\)) # (!\data_memory_inst|Mux55~6_combout\ & ((\data_memory_inst|Mux55~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux55~8_combout\,
	datac => \data_memory_inst|Mux55~1_combout\,
	datad => \data_memory_inst|Mux55~6_combout\,
	combout => \data_memory_inst|Mux55~9_combout\);

-- Location: LCCOMB_X80_Y9_N0
\data_memory_inst|Mux55~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux55~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux55~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux55~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux55~19_combout\,
	datad => \data_memory_inst|Mux55~9_combout\,
	combout => \data_memory_inst|Mux55~20_combout\);

-- Location: LCCOMB_X76_Y9_N8
\MUX_MemtoReg_inst|MemtoReg_out[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux55~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~85_combout\,
	datad => \data_memory_inst|Mux55~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\);

-- Location: FF_X75_Y7_N7
\register_file_inst|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[8]~12_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][8]~q\);

-- Location: LCCOMB_X76_Y9_N24
\register_file_inst|Mux87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux87~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (\register_file_inst|registers[12][8]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[12][8]~q\,
	datad => \register_file_inst|registers[8][8]~q\,
	combout => \register_file_inst|Mux87~2_combout\);

-- Location: LCCOMB_X72_Y7_N22
\register_file_inst|Mux87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux87~3_combout\ = (\register_file_inst|Mux87~2_combout\ & (((\register_file_inst|registers[13][8]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux87~2_combout\ & (\register_file_inst|registers[9][8]~q\ 
-- & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][8]~q\,
	datab => \register_file_inst|Mux87~2_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \register_file_inst|registers[13][8]~q\,
	combout => \register_file_inst|Mux87~3_combout\);

-- Location: LCCOMB_X76_Y4_N22
\register_file_inst|Mux87~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux87~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[1][8]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][8]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[0][8]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux87~4_combout\);

-- Location: LCCOMB_X76_Y4_N16
\register_file_inst|Mux87~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux87~5_combout\ = (\register_file_inst|Mux87~4_combout\ & ((\register_file_inst|registers[5][8]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux87~4_combout\ & 
-- (((\register_file_inst|registers[4][8]~q\ & \MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~4_combout\,
	datab => \register_file_inst|registers[5][8]~q\,
	datac => \register_file_inst|registers[4][8]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux87~5_combout\);

-- Location: LCCOMB_X72_Y7_N24
\register_file_inst|Mux87~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux87~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux87~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux87~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux87~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux87~5_combout\,
	combout => \register_file_inst|Mux87~6_combout\);

-- Location: FF_X76_Y4_N29
\register_file_inst|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][9]~q\);

-- Location: LCCOMB_X76_Y4_N14
\register_file_inst|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux54~0_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[4][9]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][9]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[4][9]~q\,
	combout => \register_file_inst|Mux54~0_combout\);

-- Location: FF_X77_Y7_N5
\register_file_inst|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][9]~q\);

-- Location: FF_X77_Y7_N27
\register_file_inst|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][9]~q\);

-- Location: LCCOMB_X76_Y4_N8
\register_file_inst|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux54~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux54~0_combout\ & (\register_file_inst|registers[5][9]~q\)) # (!\register_file_inst|Mux54~0_combout\ & ((\register_file_inst|registers[1][9]~q\))))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux54~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|Mux54~0_combout\,
	datac => \register_file_inst|registers[5][9]~q\,
	datad => \register_file_inst|registers[1][9]~q\,
	combout => \register_file_inst|Mux54~1_combout\);

-- Location: FF_X73_Y7_N17
\register_file_inst|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][9]~q\);

-- Location: FF_X75_Y6_N21
\register_file_inst|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][9]~q\);

-- Location: FF_X75_Y7_N15
\register_file_inst|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][9]~q\);

-- Location: FF_X76_Y5_N31
\register_file_inst|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][9]~q\);

-- Location: LCCOMB_X76_Y5_N30
\register_file_inst|Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux54~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[9][9]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][9]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][9]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux54~2_combout\);

-- Location: LCCOMB_X75_Y6_N20
\register_file_inst|Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux54~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux54~2_combout\ & ((\register_file_inst|registers[13][9]~q\))) # (!\register_file_inst|Mux54~2_combout\ & (\register_file_inst|registers[12][9]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][9]~q\,
	datac => \register_file_inst|registers[13][9]~q\,
	datad => \register_file_inst|Mux54~2_combout\,
	combout => \register_file_inst|Mux54~3_combout\);

-- Location: LCCOMB_X75_Y6_N24
\ALU_inst|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~87_combout\ = (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux54~3_combout\) # (!\instruction_memory_inst|RD\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux54~3_combout\,
	combout => \ALU_inst|Add0~87_combout\);

-- Location: LCCOMB_X75_Y6_N14
\ALU_inst|Add0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~143_combout\ = (\instruction_memory_inst|RD\(19) & (((!\ALU_inst|Add0~87_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ (((!\ALU_inst|Add0~87_combout\) # (!\register_file_inst|Mux54~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(28),
	datac => \register_file_inst|Mux54~1_combout\,
	datad => \ALU_inst|Add0~87_combout\,
	combout => \ALU_inst|Add0~143_combout\);

-- Location: LCCOMB_X77_Y7_N26
\register_file_inst|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux22~0_combout\ = (\instruction_memory_inst|RD\(24) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][9]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[1][9]~q\,
	datad => \register_file_inst|registers[0][9]~q\,
	combout => \register_file_inst|Mux22~0_combout\);

-- Location: LCCOMB_X75_Y7_N14
\register_file_inst|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux22~1_combout\ = (\register_file_inst|Mux22~0_combout\ & (((\register_file_inst|registers[9][9]~q\)) # (!\instruction_memory_inst|RD\(24)))) # (!\register_file_inst|Mux22~0_combout\ & (\instruction_memory_inst|RD\(24) & 
-- ((\register_file_inst|registers[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux22~0_combout\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[9][9]~q\,
	datad => \register_file_inst|registers[8][9]~q\,
	combout => \register_file_inst|Mux22~1_combout\);

-- Location: LCCOMB_X75_Y7_N22
\register_file_inst|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux22~2_combout\ = (\register_file_inst|Mux22~1_combout\ & !\instruction_memory_inst|RD\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|Mux22~1_combout\,
	datac => \instruction_memory_inst|RD\(22),
	combout => \register_file_inst|Mux22~2_combout\);

-- Location: LCCOMB_X76_Y7_N4
\ALU_inst|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~88_combout\ = ((\ALU_inst|Add0~143_combout\ $ (\register_file_inst|Mux22~2_combout\ $ (!\ALU_inst|Add0~86\)))) # (GND)
-- \ALU_inst|Add0~89\ = CARRY((\ALU_inst|Add0~143_combout\ & ((\register_file_inst|Mux22~2_combout\) # (!\ALU_inst|Add0~86\))) # (!\ALU_inst|Add0~143_combout\ & (\register_file_inst|Mux22~2_combout\ & !\ALU_inst|Add0~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~143_combout\,
	datab => \register_file_inst|Mux22~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~86\,
	combout => \ALU_inst|Add0~88_combout\,
	cout => \ALU_inst|Add0~89\);

-- Location: LCCOMB_X75_Y6_N30
\register_file_inst|Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux54~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux54~3_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux54~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux54~1_combout\,
	datad => \register_file_inst|Mux54~3_combout\,
	combout => \register_file_inst|Mux54~4_combout\);

-- Location: FF_X75_Y6_N31
\data_memory_inst|memory[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][9]~q\);

-- Location: FF_X72_Y10_N25
\data_memory_inst|memory[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][9]~q\);

-- Location: LCCOMB_X73_Y9_N14
\data_memory_inst|memory[14][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[14][9]~feeder_combout\);

-- Location: FF_X73_Y9_N15
\data_memory_inst|memory[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][9]~q\);

-- Location: FF_X72_Y10_N19
\data_memory_inst|memory[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][9]~q\);

-- Location: LCCOMB_X72_Y10_N18
\data_memory_inst|Mux54~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][9]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][9]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][9]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux54~17_combout\);

-- Location: LCCOMB_X72_Y10_N24
\data_memory_inst|Mux54~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux54~17_combout\ & (\data_memory_inst|memory[15][9]~q\)) # (!\data_memory_inst|Mux54~17_combout\ & ((\data_memory_inst|memory[13][9]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][9]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[13][9]~q\,
	datad => \data_memory_inst|Mux54~17_combout\,
	combout => \data_memory_inst|Mux54~18_combout\);

-- Location: LCCOMB_X77_Y13_N18
\data_memory_inst|memory[11][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[11][9]~feeder_combout\);

-- Location: FF_X77_Y13_N19
\data_memory_inst|memory[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][9]~q\);

-- Location: FF_X76_Y13_N7
\data_memory_inst|memory[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][9]~q\);

-- Location: LCCOMB_X77_Y13_N20
\data_memory_inst|memory[9][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[9][9]~feeder_combout\);

-- Location: FF_X77_Y13_N21
\data_memory_inst|memory[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][9]~q\);

-- Location: FF_X77_Y10_N29
\data_memory_inst|memory[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][9]~q\);

-- Location: LCCOMB_X77_Y10_N28
\data_memory_inst|Mux54~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][9]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][9]~q\,
	datac => \data_memory_inst|memory[8][9]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux54~10_combout\);

-- Location: LCCOMB_X76_Y13_N6
\data_memory_inst|Mux54~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux54~10_combout\ & (\data_memory_inst|memory[11][9]~q\)) # (!\data_memory_inst|Mux54~10_combout\ & ((\data_memory_inst|memory[10][9]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][9]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[10][9]~q\,
	datad => \data_memory_inst|Mux54~10_combout\,
	combout => \data_memory_inst|Mux54~11_combout\);

-- Location: LCCOMB_X74_Y12_N22
\data_memory_inst|memory[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[2][9]~feeder_combout\);

-- Location: FF_X74_Y12_N23
\data_memory_inst|memory[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][9]~q\);

-- Location: FF_X74_Y10_N17
\data_memory_inst|memory[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][9]~q\);

-- Location: FF_X75_Y10_N17
\data_memory_inst|memory[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][9]~q\);

-- Location: LCCOMB_X75_Y10_N18
\data_memory_inst|memory[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[1][9]~feeder_combout\);

-- Location: FF_X75_Y10_N19
\data_memory_inst|memory[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][9]~q\);

-- Location: LCCOMB_X75_Y10_N16
\data_memory_inst|Mux54~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~14_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][9]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|memory[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][9]~q\,
	datad => \data_memory_inst|memory[1][9]~q\,
	combout => \data_memory_inst|Mux54~14_combout\);

-- Location: LCCOMB_X74_Y10_N16
\data_memory_inst|Mux54~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux54~14_combout\ & ((\data_memory_inst|memory[3][9]~q\))) # (!\data_memory_inst|Mux54~14_combout\ & (\data_memory_inst|memory[2][9]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][9]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][9]~q\,
	datad => \data_memory_inst|Mux54~14_combout\,
	combout => \data_memory_inst|Mux54~15_combout\);

-- Location: LCCOMB_X74_Y11_N28
\data_memory_inst|memory[5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[5][9]~feeder_combout\);

-- Location: FF_X74_Y11_N29
\data_memory_inst|memory[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][9]~q\);

-- Location: LCCOMB_X86_Y10_N8
\data_memory_inst|memory[7][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[7][9]~feeder_combout\);

-- Location: FF_X86_Y10_N9
\data_memory_inst|memory[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][9]~q\);

-- Location: LCCOMB_X73_Y10_N0
\data_memory_inst|memory[6][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[6][9]~feeder_combout\);

-- Location: FF_X73_Y10_N1
\data_memory_inst|memory[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][9]~q\);

-- Location: FF_X73_Y10_N7
\data_memory_inst|memory[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][9]~q\);

-- Location: LCCOMB_X73_Y10_N6
\data_memory_inst|Mux54~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][9]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][9]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][9]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux54~12_combout\);

-- Location: LCCOMB_X79_Y10_N8
\data_memory_inst|Mux54~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux54~12_combout\ & ((\data_memory_inst|memory[7][9]~q\))) # (!\data_memory_inst|Mux54~12_combout\ & (\data_memory_inst|memory[5][9]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][9]~q\,
	datac => \data_memory_inst|memory[7][9]~q\,
	datad => \data_memory_inst|Mux54~12_combout\,
	combout => \data_memory_inst|Mux54~13_combout\);

-- Location: LCCOMB_X77_Y10_N6
\data_memory_inst|Mux54~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~16_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux54~13_combout\))) # (!\ALU_inst|Add0~69_combout\ & 
-- (\data_memory_inst|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux54~15_combout\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|Mux54~13_combout\,
	combout => \data_memory_inst|Mux54~16_combout\);

-- Location: LCCOMB_X77_Y10_N8
\data_memory_inst|Mux54~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux54~16_combout\ & (\data_memory_inst|Mux54~18_combout\)) # (!\data_memory_inst|Mux54~16_combout\ & ((\data_memory_inst|Mux54~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux54~18_combout\,
	datac => \data_memory_inst|Mux54~11_combout\,
	datad => \data_memory_inst|Mux54~16_combout\,
	combout => \data_memory_inst|Mux54~19_combout\);

-- Location: LCCOMB_X81_Y9_N26
\data_memory_inst|memory[24][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[24][9]~feeder_combout\);

-- Location: FF_X81_Y9_N27
\data_memory_inst|memory[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][9]~q\);

-- Location: FF_X81_Y8_N19
\data_memory_inst|memory[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][9]~q\);

-- Location: LCCOMB_X87_Y8_N28
\data_memory_inst|memory[20][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[20][9]~feeder_combout\);

-- Location: FF_X87_Y8_N29
\data_memory_inst|memory[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][9]~q\);

-- Location: FF_X81_Y8_N1
\data_memory_inst|memory[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][9]~q\);

-- Location: LCCOMB_X81_Y8_N0
\data_memory_inst|Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][9]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][9]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][9]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][9]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux54~4_combout\);

-- Location: LCCOMB_X81_Y8_N18
\data_memory_inst|Mux54~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux54~4_combout\ & ((\data_memory_inst|memory[28][9]~q\))) # (!\data_memory_inst|Mux54~4_combout\ & (\data_memory_inst|memory[24][9]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][9]~q\,
	datac => \data_memory_inst|memory[28][9]~q\,
	datad => \data_memory_inst|Mux54~4_combout\,
	combout => \data_memory_inst|Mux54~5_combout\);

-- Location: LCCOMB_X76_Y11_N30
\data_memory_inst|memory[25][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[25][9]~feeder_combout\);

-- Location: FF_X76_Y11_N31
\data_memory_inst|memory[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][9]~q\);

-- Location: FF_X76_Y11_N29
\data_memory_inst|memory[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][9]~q\);

-- Location: LCCOMB_X72_Y11_N6
\data_memory_inst|memory[21][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[21][9]~feeder_combout\);

-- Location: FF_X72_Y11_N7
\data_memory_inst|memory[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][9]~q\);

-- Location: FF_X75_Y11_N23
\data_memory_inst|memory[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][9]~q\);

-- Location: LCCOMB_X75_Y11_N22
\data_memory_inst|Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][9]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][9]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][9]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][9]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux54~2_combout\);

-- Location: LCCOMB_X76_Y11_N28
\data_memory_inst|Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux54~2_combout\ & ((\data_memory_inst|memory[29][9]~q\))) # (!\data_memory_inst|Mux54~2_combout\ & (\data_memory_inst|memory[25][9]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][9]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[29][9]~q\,
	datad => \data_memory_inst|Mux54~2_combout\,
	combout => \data_memory_inst|Mux54~3_combout\);

-- Location: LCCOMB_X77_Y10_N0
\data_memory_inst|Mux54~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~6_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux54~3_combout\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux54~5_combout\,
	datad => \data_memory_inst|Mux54~3_combout\,
	combout => \data_memory_inst|Mux54~6_combout\);

-- Location: LCCOMB_X82_Y10_N26
\data_memory_inst|memory[27][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[27][9]~feeder_combout\);

-- Location: FF_X82_Y10_N27
\data_memory_inst|memory[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][9]~q\);

-- Location: FF_X79_Y10_N23
\data_memory_inst|memory[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][9]~q\);

-- Location: LCCOMB_X81_Y13_N22
\data_memory_inst|memory[23][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[23][9]~feeder_combout\);

-- Location: FF_X81_Y13_N23
\data_memory_inst|memory[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][9]~q\);

-- Location: FF_X79_Y10_N25
\data_memory_inst|memory[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][9]~q\);

-- Location: LCCOMB_X79_Y10_N24
\data_memory_inst|Mux54~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][9]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][9]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][9]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][9]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux54~7_combout\);

-- Location: LCCOMB_X79_Y10_N22
\data_memory_inst|Mux54~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux54~7_combout\ & ((\data_memory_inst|memory[31][9]~q\))) # (!\data_memory_inst|Mux54~7_combout\ & (\data_memory_inst|memory[27][9]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[27][9]~q\,
	datac => \data_memory_inst|memory[31][9]~q\,
	datad => \data_memory_inst|Mux54~7_combout\,
	combout => \data_memory_inst|Mux54~8_combout\);

-- Location: LCCOMB_X87_Y8_N10
\data_memory_inst|memory[26][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[26][9]~feeder_combout\);

-- Location: FF_X87_Y8_N11
\data_memory_inst|memory[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][9]~q\);

-- Location: LCCOMB_X83_Y8_N0
\data_memory_inst|memory[30][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[30][9]~feeder_combout\);

-- Location: FF_X83_Y8_N1
\data_memory_inst|memory[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][9]~q\);

-- Location: LCCOMB_X86_Y8_N28
\data_memory_inst|memory[22][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][9]~feeder_combout\ = \register_file_inst|Mux54~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux54~4_combout\,
	combout => \data_memory_inst|memory[22][9]~feeder_combout\);

-- Location: FF_X86_Y8_N29
\data_memory_inst|memory[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][9]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][9]~q\);

-- Location: FF_X85_Y8_N17
\data_memory_inst|memory[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux54~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][9]~q\);

-- Location: LCCOMB_X85_Y8_N16
\data_memory_inst|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~0_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][9]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][9]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][9]~q\,
	datac => \data_memory_inst|memory[18][9]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux54~0_combout\);

-- Location: LCCOMB_X77_Y8_N12
\data_memory_inst|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~1_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux54~0_combout\ & ((\data_memory_inst|memory[30][9]~q\))) # (!\data_memory_inst|Mux54~0_combout\ & (\data_memory_inst|memory[26][9]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[26][9]~q\,
	datac => \data_memory_inst|memory[30][9]~q\,
	datad => \data_memory_inst|Mux54~0_combout\,
	combout => \data_memory_inst|Mux54~1_combout\);

-- Location: LCCOMB_X77_Y10_N10
\data_memory_inst|Mux54~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux54~6_combout\ & (\data_memory_inst|Mux54~8_combout\)) # (!\data_memory_inst|Mux54~6_combout\ & ((\data_memory_inst|Mux54~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux54~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|Mux54~6_combout\,
	datac => \data_memory_inst|Mux54~8_combout\,
	datad => \data_memory_inst|Mux54~1_combout\,
	combout => \data_memory_inst|Mux54~9_combout\);

-- Location: LCCOMB_X77_Y10_N26
\data_memory_inst|Mux54~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux54~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux54~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux54~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux54~19_combout\,
	datad => \data_memory_inst|Mux54~9_combout\,
	combout => \data_memory_inst|Mux54~20_combout\);

-- Location: LCCOMB_X77_Y7_N4
\MUX_MemtoReg_inst|MemtoReg_out[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux54~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~88_combout\,
	datad => \data_memory_inst|Mux54~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\);

-- Location: FF_X76_Y4_N11
\register_file_inst|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[9]~13_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][9]~q\);

-- Location: LCCOMB_X76_Y4_N10
\register_file_inst|Mux86~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux86~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # ((\register_file_inst|registers[1][9]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[0][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[0][9]~q\,
	datad => \register_file_inst|registers[1][9]~q\,
	combout => \register_file_inst|Mux86~4_combout\);

-- Location: LCCOMB_X76_Y4_N28
\register_file_inst|Mux86~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux86~5_combout\ = (\register_file_inst|Mux86~4_combout\ & ((\register_file_inst|registers[5][9]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux86~4_combout\ & 
-- (((\register_file_inst|registers[4][9]~q\ & \MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux86~4_combout\,
	datab => \register_file_inst|registers[5][9]~q\,
	datac => \register_file_inst|registers[4][9]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux86~5_combout\);

-- Location: LCCOMB_X73_Y7_N16
\register_file_inst|Mux86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux86~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][9]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][9]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][9]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux86~2_combout\);

-- Location: LCCOMB_X77_Y8_N18
\register_file_inst|Mux86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux86~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux86~2_combout\ & (\register_file_inst|registers[13][9]~q\)) # (!\register_file_inst|Mux86~2_combout\ & 
-- ((\register_file_inst|registers[9][9]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux86~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][9]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[9][9]~q\,
	datad => \register_file_inst|Mux86~2_combout\,
	combout => \register_file_inst|Mux86~3_combout\);

-- Location: LCCOMB_X77_Y8_N22
\register_file_inst|Mux86~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux86~6_combout\ = (\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux86~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux86~3_combout\))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux86~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux86~5_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux86~3_combout\,
	combout => \register_file_inst|Mux86~6_combout\);

-- Location: FF_X77_Y7_N1
\register_file_inst|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][10]~q\);

-- Location: FF_X77_Y7_N3
\register_file_inst|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][10]~q\);

-- Location: FF_X76_Y4_N13
\register_file_inst|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][10]~q\);

-- Location: FF_X76_Y4_N3
\register_file_inst|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][10]~q\);

-- Location: LCCOMB_X76_Y4_N26
\register_file_inst|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux53~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[4][10]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[0][10]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][10]~q\,
	datab => \register_file_inst|registers[0][10]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux53~0_combout\);

-- Location: LCCOMB_X77_Y8_N6
\register_file_inst|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux53~1_combout\ = (\register_file_inst|Mux53~0_combout\ & ((\register_file_inst|registers[5][10]~q\) # ((!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux53~0_combout\ & (((\register_file_inst|registers[1][10]~q\ & 
-- \instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][10]~q\,
	datab => \register_file_inst|registers[1][10]~q\,
	datac => \register_file_inst|Mux53~0_combout\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux53~1_combout\);

-- Location: FF_X77_Y6_N21
\register_file_inst|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][10]~q\);

-- Location: FF_X76_Y5_N3
\register_file_inst|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][10]~q\);

-- Location: FF_X76_Y5_N21
\register_file_inst|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][10]~q\);

-- Location: LCCOMB_X76_Y5_N20
\register_file_inst|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux53~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[9][10]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][10]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][10]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux53~2_combout\);

-- Location: LCCOMB_X76_Y5_N18
\register_file_inst|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux53~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux53~2_combout\ & ((\register_file_inst|registers[13][10]~q\))) # (!\register_file_inst|Mux53~2_combout\ & (\register_file_inst|registers[12][10]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][10]~q\,
	datac => \register_file_inst|registers[13][10]~q\,
	datad => \register_file_inst|Mux53~2_combout\,
	combout => \register_file_inst|Mux53~3_combout\);

-- Location: LCCOMB_X77_Y8_N16
\ALU_inst|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~90_combout\ = (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux53~3_combout\) # (!\instruction_memory_inst|RD\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux53~3_combout\,
	combout => \ALU_inst|Add0~90_combout\);

-- Location: LCCOMB_X77_Y8_N8
\ALU_inst|Add0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~144_combout\ = (\instruction_memory_inst|RD\(19) & (((!\ALU_inst|Add0~90_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ (((!\ALU_inst|Add0~90_combout\) # (!\register_file_inst|Mux53~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux53~1_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(19),
	datad => \ALU_inst|Add0~90_combout\,
	combout => \ALU_inst|Add0~144_combout\);

-- Location: LCCOMB_X77_Y7_N2
\register_file_inst|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux21~0_combout\ = (\instruction_memory_inst|RD\(24) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][10]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[1][10]~q\,
	datad => \register_file_inst|registers[0][10]~q\,
	combout => \register_file_inst|Mux21~0_combout\);

-- Location: LCCOMB_X75_Y7_N0
\register_file_inst|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux21~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux21~0_combout\ & (\register_file_inst|registers[9][10]~q\)) # (!\register_file_inst|Mux21~0_combout\ & ((\register_file_inst|registers[8][10]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|Mux21~0_combout\,
	datac => \register_file_inst|registers[9][10]~q\,
	datad => \register_file_inst|registers[8][10]~q\,
	combout => \register_file_inst|Mux21~1_combout\);

-- Location: LCCOMB_X75_Y7_N4
\register_file_inst|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux21~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux21~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux21~1_combout\,
	combout => \register_file_inst|Mux21~2_combout\);

-- Location: LCCOMB_X76_Y7_N6
\ALU_inst|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~91_combout\ = (\ALU_inst|Add0~144_combout\ & ((\register_file_inst|Mux21~2_combout\ & (\ALU_inst|Add0~89\ & VCC)) # (!\register_file_inst|Mux21~2_combout\ & (!\ALU_inst|Add0~89\)))) # (!\ALU_inst|Add0~144_combout\ & 
-- ((\register_file_inst|Mux21~2_combout\ & (!\ALU_inst|Add0~89\)) # (!\register_file_inst|Mux21~2_combout\ & ((\ALU_inst|Add0~89\) # (GND)))))
-- \ALU_inst|Add0~92\ = CARRY((\ALU_inst|Add0~144_combout\ & (!\register_file_inst|Mux21~2_combout\ & !\ALU_inst|Add0~89\)) # (!\ALU_inst|Add0~144_combout\ & ((!\ALU_inst|Add0~89\) # (!\register_file_inst|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~144_combout\,
	datab => \register_file_inst|Mux21~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~89\,
	combout => \ALU_inst|Add0~91_combout\,
	cout => \ALU_inst|Add0~92\);

-- Location: LCCOMB_X80_Y8_N6
\register_file_inst|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux53~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux53~3_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux53~3_combout\,
	datad => \register_file_inst|Mux53~1_combout\,
	combout => \register_file_inst|Mux53~4_combout\);

-- Location: LCCOMB_X76_Y12_N6
\data_memory_inst|memory[11][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[11][10]~feeder_combout\);

-- Location: FF_X76_Y12_N7
\data_memory_inst|memory[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][10]~q\);

-- Location: FF_X76_Y12_N29
\data_memory_inst|memory[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][10]~q\);

-- Location: LCCOMB_X77_Y12_N18
\data_memory_inst|memory[10][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[10][10]~feeder_combout\);

-- Location: FF_X77_Y12_N19
\data_memory_inst|memory[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][10]~q\);

-- Location: FF_X77_Y12_N25
\data_memory_inst|memory[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][10]~q\);

-- Location: LCCOMB_X77_Y12_N24
\data_memory_inst|Mux53~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~10_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[10][10]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[8][10]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[10][10]~q\,
	datac => \data_memory_inst|memory[8][10]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux53~10_combout\);

-- Location: LCCOMB_X76_Y12_N28
\data_memory_inst|Mux53~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~11_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux53~10_combout\ & (\data_memory_inst|memory[11][10]~q\)) # (!\data_memory_inst|Mux53~10_combout\ & ((\data_memory_inst|memory[9][10]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][10]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[9][10]~q\,
	datad => \data_memory_inst|Mux53~10_combout\,
	combout => \data_memory_inst|Mux53~11_combout\);

-- Location: FF_X75_Y6_N5
\data_memory_inst|memory[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][10]~q\);

-- Location: FF_X73_Y9_N21
\data_memory_inst|memory[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][10]~q\);

-- Location: LCCOMB_X77_Y9_N12
\data_memory_inst|memory[13][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[13][10]~feeder_combout\);

-- Location: FF_X77_Y9_N13
\data_memory_inst|memory[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][10]~q\);

-- Location: FF_X73_Y9_N19
\data_memory_inst|memory[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][10]~q\);

-- Location: LCCOMB_X73_Y9_N18
\data_memory_inst|Mux53~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~17_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[13][10]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[12][10]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[13][10]~q\,
	datac => \data_memory_inst|memory[12][10]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux53~17_combout\);

-- Location: LCCOMB_X73_Y9_N20
\data_memory_inst|Mux53~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux53~17_combout\ & (\data_memory_inst|memory[15][10]~q\)) # (!\data_memory_inst|Mux53~17_combout\ & ((\data_memory_inst|memory[14][10]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][10]~q\,
	datac => \data_memory_inst|memory[14][10]~q\,
	datad => \data_memory_inst|Mux53~17_combout\,
	combout => \data_memory_inst|Mux53~18_combout\);

-- Location: LCCOMB_X87_Y7_N4
\data_memory_inst|memory[6][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[6][10]~feeder_combout\);

-- Location: FF_X87_Y7_N5
\data_memory_inst|memory[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][10]~q\);

-- Location: FF_X85_Y7_N3
\data_memory_inst|memory[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][10]~q\);

-- Location: FF_X85_Y7_N21
\data_memory_inst|memory[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][10]~q\);

-- Location: LCCOMB_X85_Y11_N30
\data_memory_inst|memory[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[5][10]~feeder_combout\);

-- Location: FF_X85_Y11_N31
\data_memory_inst|memory[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][10]~q\);

-- Location: LCCOMB_X85_Y7_N20
\data_memory_inst|Mux53~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~12_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][10]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|memory[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][10]~q\,
	datad => \data_memory_inst|memory[5][10]~q\,
	combout => \data_memory_inst|Mux53~12_combout\);

-- Location: LCCOMB_X85_Y7_N2
\data_memory_inst|Mux53~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~13_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux53~12_combout\ & ((\data_memory_inst|memory[7][10]~q\))) # (!\data_memory_inst|Mux53~12_combout\ & (\data_memory_inst|memory[6][10]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[6][10]~q\,
	datac => \data_memory_inst|memory[7][10]~q\,
	datad => \data_memory_inst|Mux53~12_combout\,
	combout => \data_memory_inst|Mux53~13_combout\);

-- Location: LCCOMB_X75_Y10_N2
\data_memory_inst|memory[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[1][10]~feeder_combout\);

-- Location: FF_X75_Y10_N3
\data_memory_inst|memory[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][10]~q\);

-- Location: FF_X74_Y10_N7
\data_memory_inst|memory[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][10]~q\);

-- Location: LCCOMB_X74_Y12_N24
\data_memory_inst|memory[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[2][10]~feeder_combout\);

-- Location: FF_X74_Y12_N25
\data_memory_inst|memory[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][10]~q\);

-- Location: FF_X75_Y10_N29
\data_memory_inst|memory[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][10]~q\);

-- Location: LCCOMB_X75_Y10_N28
\data_memory_inst|Mux53~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[2][10]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][10]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][10]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux53~14_combout\);

-- Location: LCCOMB_X74_Y10_N6
\data_memory_inst|Mux53~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux53~14_combout\ & ((\data_memory_inst|memory[3][10]~q\))) # (!\data_memory_inst|Mux53~14_combout\ & (\data_memory_inst|memory[1][10]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][10]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[3][10]~q\,
	datad => \data_memory_inst|Mux53~14_combout\,
	combout => \data_memory_inst|Mux53~15_combout\);

-- Location: LCCOMB_X80_Y7_N12
\data_memory_inst|Mux53~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~16_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux53~13_combout\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|Mux53~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux53~13_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|Mux53~15_combout\,
	combout => \data_memory_inst|Mux53~16_combout\);

-- Location: LCCOMB_X80_Y7_N30
\data_memory_inst|Mux53~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux53~16_combout\ & ((\data_memory_inst|Mux53~18_combout\))) # (!\data_memory_inst|Mux53~16_combout\ & (\data_memory_inst|Mux53~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux53~11_combout\,
	datac => \data_memory_inst|Mux53~18_combout\,
	datad => \data_memory_inst|Mux53~16_combout\,
	combout => \data_memory_inst|Mux53~19_combout\);

-- Location: LCCOMB_X76_Y11_N12
\data_memory_inst|memory[29][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[29][10]~feeder_combout\);

-- Location: FF_X76_Y11_N13
\data_memory_inst|memory[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][10]~q\);

-- Location: FF_X76_Y11_N15
\data_memory_inst|memory[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][10]~q\);

-- Location: LCCOMB_X72_Y11_N8
\data_memory_inst|memory[21][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[21][10]~feeder_combout\);

-- Location: FF_X72_Y11_N9
\data_memory_inst|memory[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][10]~q\);

-- Location: FF_X75_Y11_N25
\data_memory_inst|memory[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][10]~q\);

-- Location: LCCOMB_X75_Y11_N24
\data_memory_inst|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~0_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][10]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][10]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][10]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][10]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux53~0_combout\);

-- Location: LCCOMB_X76_Y11_N14
\data_memory_inst|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~1_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux53~0_combout\ & (\data_memory_inst|memory[29][10]~q\)) # (!\data_memory_inst|Mux53~0_combout\ & ((\data_memory_inst|memory[25][10]~q\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][10]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[25][10]~q\,
	datad => \data_memory_inst|Mux53~0_combout\,
	combout => \data_memory_inst|Mux53~1_combout\);

-- Location: LCCOMB_X81_Y10_N6
\data_memory_inst|memory[27][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[27][10]~feeder_combout\);

-- Location: FF_X81_Y10_N7
\data_memory_inst|memory[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][10]~q\);

-- Location: FF_X80_Y10_N25
\data_memory_inst|memory[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][10]~q\);

-- Location: LCCOMB_X80_Y13_N14
\data_memory_inst|memory[23][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[23][10]~feeder_combout\);

-- Location: FF_X80_Y13_N15
\data_memory_inst|memory[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][10]~q\);

-- Location: FF_X80_Y10_N19
\data_memory_inst|memory[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][10]~q\);

-- Location: LCCOMB_X80_Y10_N18
\data_memory_inst|Mux53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][10]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][10]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][10]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][10]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux53~7_combout\);

-- Location: LCCOMB_X80_Y10_N24
\data_memory_inst|Mux53~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux53~7_combout\ & ((\data_memory_inst|memory[31][10]~q\))) # (!\data_memory_inst|Mux53~7_combout\ & (\data_memory_inst|memory[27][10]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][10]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[31][10]~q\,
	datad => \data_memory_inst|Mux53~7_combout\,
	combout => \data_memory_inst|Mux53~8_combout\);

-- Location: LCCOMB_X81_Y9_N0
\data_memory_inst|memory[24][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[24][10]~feeder_combout\);

-- Location: FF_X81_Y9_N1
\data_memory_inst|memory[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][10]~q\);

-- Location: LCCOMB_X87_Y8_N6
\data_memory_inst|memory[20][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[20][10]~feeder_combout\);

-- Location: FF_X87_Y8_N7
\data_memory_inst|memory[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][10]~q\);

-- Location: FF_X81_Y8_N9
\data_memory_inst|memory[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][10]~q\);

-- Location: LCCOMB_X81_Y8_N8
\data_memory_inst|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][10]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][10]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][10]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][10]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux53~4_combout\);

-- Location: FF_X81_Y8_N11
\data_memory_inst|memory[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][10]~q\);

-- Location: LCCOMB_X81_Y8_N10
\data_memory_inst|Mux53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~5_combout\ = (\data_memory_inst|Mux53~4_combout\ & (((\data_memory_inst|memory[28][10]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux53~4_combout\ & (\data_memory_inst|memory[24][10]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][10]~q\,
	datab => \data_memory_inst|Mux53~4_combout\,
	datac => \data_memory_inst|memory[28][10]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux53~5_combout\);

-- Location: LCCOMB_X83_Y7_N20
\data_memory_inst|memory[26][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[26][10]~feeder_combout\);

-- Location: FF_X83_Y7_N21
\data_memory_inst|memory[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][10]~q\);

-- Location: FF_X83_Y7_N27
\data_memory_inst|memory[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][10]~q\);

-- Location: LCCOMB_X84_Y8_N26
\data_memory_inst|memory[22][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][10]~feeder_combout\ = \register_file_inst|Mux53~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux53~4_combout\,
	combout => \data_memory_inst|memory[22][10]~feeder_combout\);

-- Location: FF_X84_Y8_N27
\data_memory_inst|memory[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][10]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][10]~q\);

-- Location: FF_X84_Y8_N29
\data_memory_inst|memory[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux53~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][10]~q\);

-- Location: LCCOMB_X84_Y8_N28
\data_memory_inst|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][10]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][10]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][10]~q\,
	datac => \data_memory_inst|memory[18][10]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux53~2_combout\);

-- Location: LCCOMB_X83_Y7_N26
\data_memory_inst|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux53~2_combout\ & ((\data_memory_inst|memory[30][10]~q\))) # (!\data_memory_inst|Mux53~2_combout\ & (\data_memory_inst|memory[26][10]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[26][10]~q\,
	datac => \data_memory_inst|memory[30][10]~q\,
	datad => \data_memory_inst|Mux53~2_combout\,
	combout => \data_memory_inst|Mux53~3_combout\);

-- Location: LCCOMB_X80_Y7_N24
\data_memory_inst|Mux53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~6_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\) # ((\data_memory_inst|Mux53~3_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux53~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux53~5_combout\,
	datad => \data_memory_inst|Mux53~3_combout\,
	combout => \data_memory_inst|Mux53~6_combout\);

-- Location: LCCOMB_X80_Y7_N18
\data_memory_inst|Mux53~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux53~6_combout\ & ((\data_memory_inst|Mux53~8_combout\))) # (!\data_memory_inst|Mux53~6_combout\ & (\data_memory_inst|Mux53~1_combout\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux53~1_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux53~8_combout\,
	datad => \data_memory_inst|Mux53~6_combout\,
	combout => \data_memory_inst|Mux53~9_combout\);

-- Location: LCCOMB_X80_Y7_N16
\data_memory_inst|Mux53~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux53~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux53~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux53~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (\data_memory_inst|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux53~19_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~77_combout\,
	datad => \data_memory_inst|Mux53~9_combout\,
	combout => \data_memory_inst|Mux53~20_combout\);

-- Location: LCCOMB_X77_Y7_N0
\MUX_MemtoReg_inst|MemtoReg_out[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux53~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\ALU_inst|Add0~91_combout\ & (\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~91_combout\,
	datab => \instruction_memory_inst|RD\(1),
	datac => \instruction_memory_inst|RD\(28),
	datad => \data_memory_inst|Mux53~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\);

-- Location: FF_X75_Y7_N1
\register_file_inst|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[10]~14_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][10]~q\);

-- Location: LCCOMB_X77_Y6_N20
\register_file_inst|Mux85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux85~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][10]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][10]~q\,
	datac => \register_file_inst|registers[12][10]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux85~2_combout\);

-- Location: LCCOMB_X76_Y5_N2
\register_file_inst|Mux85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux85~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux85~2_combout\ & ((\register_file_inst|registers[13][10]~q\))) # (!\register_file_inst|Mux85~2_combout\ & 
-- (\register_file_inst|registers[9][10]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux85~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][10]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[13][10]~q\,
	datad => \register_file_inst|Mux85~2_combout\,
	combout => \register_file_inst|Mux85~3_combout\);

-- Location: LCCOMB_X76_Y4_N2
\register_file_inst|Mux85~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux85~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[1][10]~q\) # ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (((\register_file_inst|registers[0][10]~q\ & !\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[1][10]~q\,
	datac => \register_file_inst|registers[0][10]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux85~4_combout\);

-- Location: LCCOMB_X76_Y4_N12
\register_file_inst|Mux85~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux85~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux85~4_combout\ & (\register_file_inst|registers[5][10]~q\)) # (!\register_file_inst|Mux85~4_combout\ & 
-- ((\register_file_inst|registers[4][10]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux85~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][10]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][10]~q\,
	datad => \register_file_inst|Mux85~4_combout\,
	combout => \register_file_inst|Mux85~5_combout\);

-- Location: LCCOMB_X77_Y8_N4
\register_file_inst|Mux85~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux85~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux85~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux85~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux85~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux85~3_combout\,
	datad => \register_file_inst|Mux85~5_combout\,
	combout => \register_file_inst|Mux85~6_combout\);

-- Location: FF_X79_Y5_N13
\register_file_inst|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][11]~q\);

-- Location: LCCOMB_X76_Y5_N16
\register_file_inst|registers[8][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[8][11]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	combout => \register_file_inst|registers[8][11]~feeder_combout\);

-- Location: FF_X76_Y5_N17
\register_file_inst|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[8][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][11]~q\);

-- Location: LCCOMB_X79_Y5_N30
\register_file_inst|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux20~0_combout\ = (\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[9][11]~q\)) # (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][11]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[8][11]~q\,
	combout => \register_file_inst|Mux20~0_combout\);

-- Location: LCCOMB_X73_Y6_N18
\register_file_inst|registers[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[1][11]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	combout => \register_file_inst|registers[1][11]~feeder_combout\);

-- Location: FF_X73_Y6_N19
\register_file_inst|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[1][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][11]~q\);

-- Location: FF_X76_Y4_N7
\register_file_inst|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][11]~q\);

-- Location: LCCOMB_X76_Y4_N18
\register_file_inst|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux20~1_combout\ = (\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][11]~q\)) # (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|registers[1][11]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[0][11]~q\,
	combout => \register_file_inst|Mux20~1_combout\);

-- Location: LCCOMB_X76_Y4_N0
\register_file_inst|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux20~2_combout\ = (!\instruction_memory_inst|RD\(22) & ((\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux20~0_combout\)) # (!\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux20~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(22),
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|Mux20~0_combout\,
	datad => \register_file_inst|Mux20~1_combout\,
	combout => \register_file_inst|Mux20~2_combout\);

-- Location: FF_X76_Y4_N5
\register_file_inst|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][11]~q\);

-- Location: LCCOMB_X76_Y4_N24
\register_file_inst|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux52~2_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[4][11]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][11]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[4][11]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux52~2_combout\);

-- Location: LCCOMB_X73_Y6_N30
\register_file_inst|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux52~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux52~2_combout\ & (\register_file_inst|registers[5][11]~q\)) # (!\register_file_inst|Mux52~2_combout\ & ((\register_file_inst|registers[1][11]~q\))))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][11]~q\,
	datab => \register_file_inst|registers[1][11]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux52~2_combout\,
	combout => \register_file_inst|Mux52~3_combout\);

-- Location: FF_X76_Y5_N23
\register_file_inst|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][11]~q\);

-- Location: FF_X77_Y6_N15
\register_file_inst|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][11]~q\);

-- Location: LCCOMB_X76_Y5_N28
\register_file_inst|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux52~0_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][11]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][11]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[12][11]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux52~0_combout\);

-- Location: LCCOMB_X76_Y5_N22
\register_file_inst|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux52~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux52~0_combout\ & ((\register_file_inst|registers[13][11]~q\))) # (!\register_file_inst|Mux52~0_combout\ & (\register_file_inst|registers[9][11]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][11]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[13][11]~q\,
	datad => \register_file_inst|Mux52~0_combout\,
	combout => \register_file_inst|Mux52~1_combout\);

-- Location: LCCOMB_X73_Y6_N16
\register_file_inst|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux52~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux52~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux52~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux52~3_combout\,
	datad => \register_file_inst|Mux52~1_combout\,
	combout => \register_file_inst|Mux52~4_combout\);

-- Location: LCCOMB_X77_Y8_N24
\ALU_inst|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~93_combout\ = \ALU_inst|Equal0~0_combout\ $ (((\instruction_memory_inst|RD\(0) & (!\instruction_memory_inst|RD\(11))) # (!\instruction_memory_inst|RD\(0) & ((!\register_file_inst|Mux52~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|Mux52~4_combout\,
	datad => \ALU_inst|Equal0~0_combout\,
	combout => \ALU_inst|Add0~93_combout\);

-- Location: LCCOMB_X76_Y7_N8
\ALU_inst|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~94_combout\ = ((\register_file_inst|Mux20~2_combout\ $ (\ALU_inst|Add0~93_combout\ $ (!\ALU_inst|Add0~92\)))) # (GND)
-- \ALU_inst|Add0~95\ = CARRY((\register_file_inst|Mux20~2_combout\ & ((\ALU_inst|Add0~93_combout\) # (!\ALU_inst|Add0~92\))) # (!\register_file_inst|Mux20~2_combout\ & (\ALU_inst|Add0~93_combout\ & !\ALU_inst|Add0~92\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux20~2_combout\,
	datab => \ALU_inst|Add0~93_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~92\,
	combout => \ALU_inst|Add0~94_combout\,
	cout => \ALU_inst|Add0~95\);

-- Location: LCCOMB_X83_Y7_N18
\data_memory_inst|memory[30][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[30][11]~feeder_combout\);

-- Location: FF_X83_Y7_N19
\data_memory_inst|memory[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][11]~q\);

-- Location: FF_X83_Y7_N5
\data_memory_inst|memory[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][11]~q\);

-- Location: LCCOMB_X84_Y8_N14
\data_memory_inst|memory[22][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[22][11]~feeder_combout\);

-- Location: FF_X84_Y8_N15
\data_memory_inst|memory[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][11]~q\);

-- Location: FF_X84_Y8_N1
\data_memory_inst|memory[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][11]~q\);

-- Location: LCCOMB_X84_Y8_N0
\data_memory_inst|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~0_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][11]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][11]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][11]~q\,
	datac => \data_memory_inst|memory[18][11]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux52~0_combout\);

-- Location: LCCOMB_X83_Y7_N4
\data_memory_inst|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~1_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux52~0_combout\ & (\data_memory_inst|memory[30][11]~q\)) # (!\data_memory_inst|Mux52~0_combout\ & ((\data_memory_inst|memory[26][11]~q\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[30][11]~q\,
	datac => \data_memory_inst|memory[26][11]~q\,
	datad => \data_memory_inst|Mux52~0_combout\,
	combout => \data_memory_inst|Mux52~1_combout\);

-- Location: LCCOMB_X80_Y13_N12
\data_memory_inst|memory[23][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[23][11]~feeder_combout\);

-- Location: FF_X80_Y13_N13
\data_memory_inst|memory[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][11]~q\);

-- Location: FF_X80_Y10_N31
\data_memory_inst|memory[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][11]~q\);

-- Location: LCCOMB_X80_Y10_N30
\data_memory_inst|Mux52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][11]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][11]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][11]~q\,
	datac => \data_memory_inst|memory[19][11]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux52~7_combout\);

-- Location: LCCOMB_X81_Y10_N0
\data_memory_inst|memory[27][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[27][11]~feeder_combout\);

-- Location: FF_X81_Y10_N1
\data_memory_inst|memory[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][11]~q\);

-- Location: FF_X80_Y10_N13
\data_memory_inst|memory[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][11]~q\);

-- Location: LCCOMB_X80_Y10_N12
\data_memory_inst|Mux52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~8_combout\ = (\data_memory_inst|Mux52~7_combout\ & (((\data_memory_inst|memory[31][11]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux52~7_combout\ & (\data_memory_inst|memory[27][11]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux52~7_combout\,
	datab => \data_memory_inst|memory[27][11]~q\,
	datac => \data_memory_inst|memory[31][11]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux52~8_combout\);

-- Location: LCCOMB_X81_Y9_N2
\data_memory_inst|memory[24][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[24][11]~feeder_combout\);

-- Location: FF_X81_Y9_N3
\data_memory_inst|memory[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][11]~q\);

-- Location: FF_X81_Y8_N31
\data_memory_inst|memory[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][11]~q\);

-- Location: LCCOMB_X87_Y8_N20
\data_memory_inst|memory[20][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[20][11]~feeder_combout\);

-- Location: FF_X87_Y8_N21
\data_memory_inst|memory[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][11]~q\);

-- Location: FF_X81_Y8_N21
\data_memory_inst|memory[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][11]~q\);

-- Location: LCCOMB_X81_Y8_N20
\data_memory_inst|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][11]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][11]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][11]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][11]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux52~4_combout\);

-- Location: LCCOMB_X81_Y8_N30
\data_memory_inst|Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux52~4_combout\ & ((\data_memory_inst|memory[28][11]~q\))) # (!\data_memory_inst|Mux52~4_combout\ & (\data_memory_inst|memory[24][11]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][11]~q\,
	datac => \data_memory_inst|memory[28][11]~q\,
	datad => \data_memory_inst|Mux52~4_combout\,
	combout => \data_memory_inst|Mux52~5_combout\);

-- Location: LCCOMB_X79_Y11_N24
\data_memory_inst|memory[25][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[25][11]~feeder_combout\);

-- Location: FF_X79_Y11_N25
\data_memory_inst|memory[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][11]~q\);

-- Location: FF_X79_Y11_N27
\data_memory_inst|memory[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][11]~q\);

-- Location: LCCOMB_X72_Y11_N22
\data_memory_inst|memory[21][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[21][11]~feeder_combout\);

-- Location: FF_X72_Y11_N23
\data_memory_inst|memory[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][11]~q\);

-- Location: FF_X77_Y11_N15
\data_memory_inst|memory[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][11]~q\);

-- Location: LCCOMB_X77_Y11_N14
\data_memory_inst|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][11]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][11]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][11]~q\,
	datac => \data_memory_inst|memory[17][11]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux52~2_combout\);

-- Location: LCCOMB_X79_Y11_N26
\data_memory_inst|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux52~2_combout\ & ((\data_memory_inst|memory[29][11]~q\))) # (!\data_memory_inst|Mux52~2_combout\ & (\data_memory_inst|memory[25][11]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][11]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[29][11]~q\,
	datad => \data_memory_inst|Mux52~2_combout\,
	combout => \data_memory_inst|Mux52~3_combout\);

-- Location: LCCOMB_X80_Y7_N2
\data_memory_inst|Mux52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~6_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux52~3_combout\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|Mux52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux52~5_combout\,
	datad => \data_memory_inst|Mux52~3_combout\,
	combout => \data_memory_inst|Mux52~6_combout\);

-- Location: LCCOMB_X80_Y7_N8
\data_memory_inst|Mux52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux52~6_combout\ & ((\data_memory_inst|Mux52~8_combout\))) # (!\data_memory_inst|Mux52~6_combout\ & (\data_memory_inst|Mux52~1_combout\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|Mux52~1_combout\,
	datac => \data_memory_inst|Mux52~8_combout\,
	datad => \data_memory_inst|Mux52~6_combout\,
	combout => \data_memory_inst|Mux52~9_combout\);

-- Location: LCCOMB_X73_Y6_N12
\data_memory_inst|memory[15][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[15][11]~feeder_combout\);

-- Location: FF_X73_Y6_N13
\data_memory_inst|memory[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][11]~q\);

-- Location: FF_X77_Y9_N11
\data_memory_inst|memory[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][11]~q\);

-- Location: LCCOMB_X73_Y9_N24
\data_memory_inst|memory[14][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[14][11]~feeder_combout\);

-- Location: FF_X73_Y9_N25
\data_memory_inst|memory[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][11]~q\);

-- Location: FF_X77_Y9_N21
\data_memory_inst|memory[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][11]~q\);

-- Location: LCCOMB_X77_Y9_N20
\data_memory_inst|Mux52~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~17_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[14][11]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[12][11]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[14][11]~q\,
	datac => \data_memory_inst|memory[12][11]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux52~17_combout\);

-- Location: LCCOMB_X77_Y9_N10
\data_memory_inst|Mux52~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux52~17_combout\ & (\data_memory_inst|memory[15][11]~q\)) # (!\data_memory_inst|Mux52~17_combout\ & ((\data_memory_inst|memory[13][11]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[15][11]~q\,
	datac => \data_memory_inst|memory[13][11]~q\,
	datad => \data_memory_inst|Mux52~17_combout\,
	combout => \data_memory_inst|Mux52~18_combout\);

-- Location: LCCOMB_X76_Y12_N4
\data_memory_inst|memory[11][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[11][11]~feeder_combout\);

-- Location: FF_X76_Y12_N5
\data_memory_inst|memory[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][11]~q\);

-- Location: FF_X77_Y12_N31
\data_memory_inst|memory[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][11]~q\);

-- Location: LCCOMB_X82_Y12_N20
\data_memory_inst|memory[9][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[9][11]~feeder_combout\);

-- Location: FF_X82_Y12_N21
\data_memory_inst|memory[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][11]~q\);

-- Location: FF_X77_Y12_N17
\data_memory_inst|memory[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][11]~q\);

-- Location: LCCOMB_X77_Y12_N16
\data_memory_inst|Mux52~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][11]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][11]~q\,
	datac => \data_memory_inst|memory[8][11]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux52~10_combout\);

-- Location: LCCOMB_X77_Y12_N30
\data_memory_inst|Mux52~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux52~10_combout\ & (\data_memory_inst|memory[11][11]~q\)) # (!\data_memory_inst|Mux52~10_combout\ & ((\data_memory_inst|memory[10][11]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][11]~q\,
	datac => \data_memory_inst|memory[10][11]~q\,
	datad => \data_memory_inst|Mux52~10_combout\,
	combout => \data_memory_inst|Mux52~11_combout\);

-- Location: LCCOMB_X84_Y13_N4
\data_memory_inst|memory[5][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[5][11]~feeder_combout\);

-- Location: FF_X84_Y13_N5
\data_memory_inst|memory[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][11]~q\);

-- Location: FF_X85_Y10_N9
\data_memory_inst|memory[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][11]~q\);

-- Location: LCCOMB_X85_Y6_N16
\data_memory_inst|memory[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[6][11]~feeder_combout\);

-- Location: FF_X85_Y6_N17
\data_memory_inst|memory[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][11]~q\);

-- Location: FF_X85_Y10_N19
\data_memory_inst|memory[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][11]~q\);

-- Location: LCCOMB_X85_Y10_N18
\data_memory_inst|Mux52~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][11]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][11]~q\,
	datac => \data_memory_inst|memory[4][11]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux52~12_combout\);

-- Location: LCCOMB_X85_Y10_N8
\data_memory_inst|Mux52~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux52~12_combout\ & ((\data_memory_inst|memory[7][11]~q\))) # (!\data_memory_inst|Mux52~12_combout\ & (\data_memory_inst|memory[5][11]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][11]~q\,
	datac => \data_memory_inst|memory[7][11]~q\,
	datad => \data_memory_inst|Mux52~12_combout\,
	combout => \data_memory_inst|Mux52~13_combout\);

-- Location: LCCOMB_X87_Y9_N4
\data_memory_inst|memory[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[2][11]~feeder_combout\);

-- Location: FF_X87_Y9_N5
\data_memory_inst|memory[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][11]~q\);

-- Location: FF_X83_Y9_N19
\data_memory_inst|memory[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][11]~q\);

-- Location: LCCOMB_X86_Y9_N8
\data_memory_inst|memory[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][11]~feeder_combout\ = \register_file_inst|Mux52~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux52~4_combout\,
	combout => \data_memory_inst|memory[1][11]~feeder_combout\);

-- Location: FF_X86_Y9_N9
\data_memory_inst|memory[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][11]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][11]~q\);

-- Location: FF_X83_Y9_N25
\data_memory_inst|memory[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux52~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][11]~q\);

-- Location: LCCOMB_X83_Y9_N24
\data_memory_inst|Mux52~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~14_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[1][11]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][11]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][11]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux52~14_combout\);

-- Location: LCCOMB_X83_Y9_N18
\data_memory_inst|Mux52~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux52~14_combout\ & ((\data_memory_inst|memory[3][11]~q\))) # (!\data_memory_inst|Mux52~14_combout\ & (\data_memory_inst|memory[2][11]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][11]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][11]~q\,
	datad => \data_memory_inst|Mux52~14_combout\,
	combout => \data_memory_inst|Mux52~15_combout\);

-- Location: LCCOMB_X80_Y7_N10
\data_memory_inst|Mux52~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux52~13_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (!\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux52~13_combout\,
	datad => \data_memory_inst|Mux52~15_combout\,
	combout => \data_memory_inst|Mux52~16_combout\);

-- Location: LCCOMB_X80_Y7_N20
\data_memory_inst|Mux52~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux52~16_combout\ & (\data_memory_inst|Mux52~18_combout\)) # (!\data_memory_inst|Mux52~16_combout\ & ((\data_memory_inst|Mux52~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux52~18_combout\,
	datab => \data_memory_inst|Mux52~11_combout\,
	datac => \ALU_inst|Add0~74_combout\,
	datad => \data_memory_inst|Mux52~16_combout\,
	combout => \data_memory_inst|Mux52~19_combout\);

-- Location: LCCOMB_X80_Y7_N22
\data_memory_inst|Mux52~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux52~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux52~9_combout\)) # (!\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux52~19_combout\))))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux52~9_combout\,
	datad => \data_memory_inst|Mux52~19_combout\,
	combout => \data_memory_inst|Mux52~20_combout\);

-- Location: LCCOMB_X79_Y7_N22
\MUX_MemtoReg_inst|MemtoReg_out[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux52~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~94_combout\,
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux52~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\);

-- Location: FF_X79_Y7_N23
\register_file_inst|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[11]~15_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][11]~q\);

-- Location: LCCOMB_X76_Y4_N6
\register_file_inst|Mux84~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux84~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[1][11]~q\) # ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (((\register_file_inst|registers[0][11]~q\ & !\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[1][11]~q\,
	datac => \register_file_inst|registers[0][11]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux84~4_combout\);

-- Location: LCCOMB_X76_Y4_N4
\register_file_inst|Mux84~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux84~5_combout\ = (\register_file_inst|Mux84~4_combout\ & ((\register_file_inst|registers[5][11]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux84~4_combout\ & 
-- (((\register_file_inst|registers[4][11]~q\ & \MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][11]~q\,
	datab => \register_file_inst|Mux84~4_combout\,
	datac => \register_file_inst|registers[4][11]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux84~5_combout\);

-- Location: LCCOMB_X77_Y6_N14
\register_file_inst|Mux84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux84~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][11]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][11]~q\,
	datac => \register_file_inst|registers[12][11]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux84~2_combout\);

-- Location: LCCOMB_X75_Y5_N20
\register_file_inst|Mux84~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux84~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux84~2_combout\ & (\register_file_inst|registers[13][11]~q\)) # (!\register_file_inst|Mux84~2_combout\ & 
-- ((\register_file_inst|registers[9][11]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux84~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[13][11]~q\,
	datac => \register_file_inst|Mux84~2_combout\,
	datad => \register_file_inst|registers[9][11]~q\,
	combout => \register_file_inst|Mux84~3_combout\);

-- Location: LCCOMB_X76_Y4_N30
\register_file_inst|Mux84~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux84~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux84~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux84~3_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux84~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux84~5_combout\,
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux84~3_combout\,
	combout => \register_file_inst|Mux84~6_combout\);

-- Location: FF_X80_Y4_N1
\register_file_inst|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][12]~q\);

-- Location: FF_X75_Y5_N5
\register_file_inst|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][12]~q\);

-- Location: LCCOMB_X77_Y7_N14
\register_file_inst|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux19~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][12]~q\) # ((\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (((!\instruction_memory_inst|RD\(24) & 
-- \register_file_inst|registers[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][12]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|registers[0][12]~q\,
	combout => \register_file_inst|Mux19~0_combout\);

-- Location: FF_X76_Y5_N9
\register_file_inst|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][12]~q\);

-- Location: LCCOMB_X80_Y4_N30
\register_file_inst|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux19~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux19~0_combout\ & (\register_file_inst|registers[9][12]~q\)) # (!\register_file_inst|Mux19~0_combout\ & ((\register_file_inst|registers[8][12]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[9][12]~q\,
	datac => \register_file_inst|Mux19~0_combout\,
	datad => \register_file_inst|registers[8][12]~q\,
	combout => \register_file_inst|Mux19~1_combout\);

-- Location: LCCOMB_X80_Y4_N8
\register_file_inst|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux19~2_combout\ = (\register_file_inst|Mux19~1_combout\ & !\instruction_memory_inst|RD\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux19~1_combout\,
	datad => \instruction_memory_inst|RD\(22),
	combout => \register_file_inst|Mux19~2_combout\);

-- Location: FF_X77_Y6_N9
\register_file_inst|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][12]~q\);

-- Location: LCCOMB_X76_Y5_N8
\register_file_inst|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux51~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][12]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][12]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][12]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][12]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux51~0_combout\);

-- Location: FF_X77_Y5_N13
\register_file_inst|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][12]~q\);

-- Location: LCCOMB_X77_Y5_N12
\register_file_inst|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux51~1_combout\ = (\register_file_inst|Mux51~0_combout\ & (((\register_file_inst|registers[13][12]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux51~0_combout\ & (\register_file_inst|registers[9][12]~q\ & 
-- ((\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux51~0_combout\,
	datab => \register_file_inst|registers[9][12]~q\,
	datac => \register_file_inst|registers[13][12]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux51~1_combout\);

-- Location: LCCOMB_X81_Y6_N8
\register_file_inst|registers[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[5][12]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	combout => \register_file_inst|registers[5][12]~feeder_combout\);

-- Location: FF_X81_Y6_N9
\register_file_inst|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[5][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][12]~q\);

-- Location: FF_X75_Y5_N3
\register_file_inst|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][12]~q\);

-- Location: LCCOMB_X75_Y5_N28
\register_file_inst|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux51~2_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[4][12]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[4][12]~q\,
	datac => \register_file_inst|registers[0][12]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux51~2_combout\);

-- Location: LCCOMB_X77_Y7_N28
\register_file_inst|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux51~3_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux51~2_combout\ & ((\register_file_inst|registers[5][12]~q\))) # (!\register_file_inst|Mux51~2_combout\ & (\register_file_inst|registers[1][12]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][12]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[5][12]~q\,
	datad => \register_file_inst|Mux51~2_combout\,
	combout => \register_file_inst|Mux51~3_combout\);

-- Location: LCCOMB_X74_Y5_N12
\register_file_inst|Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux51~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux51~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux51~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux51~1_combout\,
	datad => \register_file_inst|Mux51~3_combout\,
	combout => \register_file_inst|Mux51~4_combout\);

-- Location: LCCOMB_X74_Y7_N16
\ALU_inst|Add0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~145_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28)))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux51~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \ALU_inst|Add0~145_combout\);

-- Location: LCCOMB_X76_Y7_N10
\ALU_inst|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~96_combout\ = (\register_file_inst|Mux19~2_combout\ & ((\ALU_inst|Add0~145_combout\ & (\ALU_inst|Add0~95\ & VCC)) # (!\ALU_inst|Add0~145_combout\ & (!\ALU_inst|Add0~95\)))) # (!\register_file_inst|Mux19~2_combout\ & 
-- ((\ALU_inst|Add0~145_combout\ & (!\ALU_inst|Add0~95\)) # (!\ALU_inst|Add0~145_combout\ & ((\ALU_inst|Add0~95\) # (GND)))))
-- \ALU_inst|Add0~97\ = CARRY((\register_file_inst|Mux19~2_combout\ & (!\ALU_inst|Add0~145_combout\ & !\ALU_inst|Add0~95\)) # (!\register_file_inst|Mux19~2_combout\ & ((!\ALU_inst|Add0~95\) # (!\ALU_inst|Add0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux19~2_combout\,
	datab => \ALU_inst|Add0~145_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~95\,
	combout => \ALU_inst|Add0~96_combout\,
	cout => \ALU_inst|Add0~97\);

-- Location: LCCOMB_X86_Y10_N4
\data_memory_inst|memory[7][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[7][12]~feeder_combout\);

-- Location: FF_X86_Y10_N5
\data_memory_inst|memory[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][12]~q\);

-- Location: FF_X86_Y6_N9
\data_memory_inst|memory[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][12]~q\);

-- Location: LCCOMB_X86_Y10_N30
\data_memory_inst|memory[4][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[4][12]~feeder_combout\);

-- Location: FF_X86_Y10_N31
\data_memory_inst|memory[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][12]~q\);

-- Location: LCCOMB_X87_Y10_N28
\data_memory_inst|memory[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[5][12]~feeder_combout\);

-- Location: FF_X87_Y10_N29
\data_memory_inst|memory[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][12]~q\);

-- Location: LCCOMB_X86_Y6_N18
\data_memory_inst|Mux51~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][12]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|memory[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[4][12]~q\,
	datab => \data_memory_inst|memory[5][12]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux51~10_combout\);

-- Location: LCCOMB_X86_Y6_N8
\data_memory_inst|Mux51~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux51~10_combout\ & (\data_memory_inst|memory[7][12]~q\)) # (!\data_memory_inst|Mux51~10_combout\ & ((\data_memory_inst|memory[6][12]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[7][12]~q\,
	datac => \data_memory_inst|memory[6][12]~q\,
	datad => \data_memory_inst|Mux51~10_combout\,
	combout => \data_memory_inst|Mux51~11_combout\);

-- Location: LCCOMB_X73_Y6_N2
\data_memory_inst|memory[15][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[15][12]~feeder_combout\);

-- Location: FF_X73_Y6_N3
\data_memory_inst|memory[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][12]~q\);

-- Location: FF_X73_Y9_N7
\data_memory_inst|memory[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][12]~q\);

-- Location: LCCOMB_X77_Y9_N18
\data_memory_inst|memory[13][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[13][12]~feeder_combout\);

-- Location: FF_X77_Y9_N19
\data_memory_inst|memory[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][12]~q\);

-- Location: FF_X77_Y9_N25
\data_memory_inst|memory[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][12]~q\);

-- Location: LCCOMB_X77_Y9_N24
\data_memory_inst|Mux51~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[13][12]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[12][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[13][12]~q\,
	datac => \data_memory_inst|memory[12][12]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux51~17_combout\);

-- Location: LCCOMB_X73_Y9_N6
\data_memory_inst|Mux51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux51~17_combout\ & (\data_memory_inst|memory[15][12]~q\)) # (!\data_memory_inst|Mux51~17_combout\ & ((\data_memory_inst|memory[14][12]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][12]~q\,
	datac => \data_memory_inst|memory[14][12]~q\,
	datad => \data_memory_inst|Mux51~17_combout\,
	combout => \data_memory_inst|Mux51~18_combout\);

-- Location: LCCOMB_X84_Y13_N18
\data_memory_inst|memory[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[1][12]~feeder_combout\);

-- Location: FF_X84_Y13_N19
\data_memory_inst|memory[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][12]~q\);

-- Location: FF_X83_Y9_N23
\data_memory_inst|memory[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][12]~q\);

-- Location: LCCOMB_X87_Y9_N18
\data_memory_inst|memory[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[2][12]~feeder_combout\);

-- Location: FF_X87_Y9_N19
\data_memory_inst|memory[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][12]~q\);

-- Location: FF_X83_Y9_N29
\data_memory_inst|memory[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][12]~q\);

-- Location: LCCOMB_X83_Y9_N28
\data_memory_inst|Mux51~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~14_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[2][12]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[0][12]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][12]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][12]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux51~14_combout\);

-- Location: LCCOMB_X83_Y9_N22
\data_memory_inst|Mux51~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux51~14_combout\ & ((\data_memory_inst|memory[3][12]~q\))) # (!\data_memory_inst|Mux51~14_combout\ & (\data_memory_inst|memory[1][12]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][12]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[3][12]~q\,
	datad => \data_memory_inst|Mux51~14_combout\,
	combout => \data_memory_inst|Mux51~15_combout\);

-- Location: LCCOMB_X82_Y12_N30
\data_memory_inst|memory[9][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[9][12]~feeder_combout\);

-- Location: FF_X82_Y12_N31
\data_memory_inst|memory[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][12]~q\);

-- Location: FF_X81_Y12_N21
\data_memory_inst|memory[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][12]~q\);

-- Location: LCCOMB_X77_Y12_N14
\data_memory_inst|memory[10][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[10][12]~feeder_combout\);

-- Location: FF_X77_Y12_N15
\data_memory_inst|memory[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][12]~q\);

-- Location: FF_X81_Y12_N19
\data_memory_inst|memory[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][12]~q\);

-- Location: LCCOMB_X81_Y12_N18
\data_memory_inst|Mux51~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][12]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[10][12]~q\,
	datac => \data_memory_inst|memory[8][12]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux51~12_combout\);

-- Location: LCCOMB_X81_Y12_N20
\data_memory_inst|Mux51~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux51~12_combout\ & ((\data_memory_inst|memory[11][12]~q\))) # (!\data_memory_inst|Mux51~12_combout\ & (\data_memory_inst|memory[9][12]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][12]~q\,
	datac => \data_memory_inst|memory[11][12]~q\,
	datad => \data_memory_inst|Mux51~12_combout\,
	combout => \data_memory_inst|Mux51~13_combout\);

-- Location: LCCOMB_X81_Y6_N12
\data_memory_inst|Mux51~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~16_combout\ = (\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\) # ((\data_memory_inst|Mux51~13_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux51~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux51~15_combout\,
	datad => \data_memory_inst|Mux51~13_combout\,
	combout => \data_memory_inst|Mux51~16_combout\);

-- Location: LCCOMB_X81_Y6_N30
\data_memory_inst|Mux51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux51~16_combout\ & ((\data_memory_inst|Mux51~18_combout\))) # (!\data_memory_inst|Mux51~16_combout\ & (\data_memory_inst|Mux51~11_combout\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux51~11_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux51~18_combout\,
	datad => \data_memory_inst|Mux51~16_combout\,
	combout => \data_memory_inst|Mux51~19_combout\);

-- Location: LCCOMB_X79_Y11_N22
\data_memory_inst|memory[29][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[29][12]~feeder_combout\);

-- Location: FF_X79_Y11_N23
\data_memory_inst|memory[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][12]~q\);

-- Location: FF_X80_Y11_N29
\data_memory_inst|memory[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][12]~q\);

-- Location: LCCOMB_X79_Y11_N12
\data_memory_inst|memory[25][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[25][12]~feeder_combout\);

-- Location: FF_X79_Y11_N13
\data_memory_inst|memory[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][12]~q\);

-- Location: FF_X80_Y11_N3
\data_memory_inst|memory[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][12]~q\);

-- Location: LCCOMB_X80_Y11_N2
\data_memory_inst|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~0_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[25][12]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|memory[17][12]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][12]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[17][12]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux51~0_combout\);

-- Location: LCCOMB_X80_Y11_N28
\data_memory_inst|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux51~0_combout\ & (\data_memory_inst|memory[29][12]~q\)) # (!\data_memory_inst|Mux51~0_combout\ & ((\data_memory_inst|memory[21][12]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][12]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][12]~q\,
	datad => \data_memory_inst|Mux51~0_combout\,
	combout => \data_memory_inst|Mux51~1_combout\);

-- Location: LCCOMB_X80_Y13_N22
\data_memory_inst|memory[23][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[23][12]~feeder_combout\);

-- Location: FF_X80_Y13_N23
\data_memory_inst|memory[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][12]~q\);

-- Location: FF_X80_Y10_N5
\data_memory_inst|memory[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][12]~q\);

-- Location: LCCOMB_X81_Y10_N2
\data_memory_inst|memory[27][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[27][12]~feeder_combout\);

-- Location: FF_X81_Y10_N3
\data_memory_inst|memory[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][12]~q\);

-- Location: FF_X80_Y10_N7
\data_memory_inst|memory[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][12]~q\);

-- Location: LCCOMB_X80_Y10_N6
\data_memory_inst|Mux51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][12]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[27][12]~q\,
	datac => \data_memory_inst|memory[19][12]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux51~7_combout\);

-- Location: LCCOMB_X80_Y10_N4
\data_memory_inst|Mux51~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux51~7_combout\ & ((\data_memory_inst|memory[31][12]~q\))) # (!\data_memory_inst|Mux51~7_combout\ & (\data_memory_inst|memory[23][12]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][12]~q\,
	datac => \data_memory_inst|memory[31][12]~q\,
	datad => \data_memory_inst|Mux51~7_combout\,
	combout => \data_memory_inst|Mux51~8_combout\);

-- Location: LCCOMB_X81_Y9_N24
\data_memory_inst|memory[24][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[24][12]~feeder_combout\);

-- Location: FF_X81_Y9_N25
\data_memory_inst|memory[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][12]~q\);

-- Location: FF_X81_Y8_N15
\data_memory_inst|memory[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][12]~q\);

-- Location: LCCOMB_X87_Y8_N4
\data_memory_inst|memory[20][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[20][12]~feeder_combout\);

-- Location: FF_X87_Y8_N5
\data_memory_inst|memory[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][12]~q\);

-- Location: FF_X81_Y8_N25
\data_memory_inst|memory[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][12]~q\);

-- Location: LCCOMB_X81_Y8_N24
\data_memory_inst|Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][12]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][12]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][12]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][12]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux51~4_combout\);

-- Location: LCCOMB_X81_Y8_N14
\data_memory_inst|Mux51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux51~4_combout\ & ((\data_memory_inst|memory[28][12]~q\))) # (!\data_memory_inst|Mux51~4_combout\ & (\data_memory_inst|memory[24][12]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][12]~q\,
	datac => \data_memory_inst|memory[28][12]~q\,
	datad => \data_memory_inst|Mux51~4_combout\,
	combout => \data_memory_inst|Mux51~5_combout\);

-- Location: LCCOMB_X87_Y8_N22
\data_memory_inst|memory[26][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[26][12]~feeder_combout\);

-- Location: FF_X87_Y8_N23
\data_memory_inst|memory[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][12]~q\);

-- Location: FF_X83_Y8_N19
\data_memory_inst|memory[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][12]~q\);

-- Location: LCCOMB_X84_Y8_N30
\data_memory_inst|memory[22][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][12]~feeder_combout\ = \register_file_inst|Mux51~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux51~4_combout\,
	combout => \data_memory_inst|memory[22][12]~feeder_combout\);

-- Location: FF_X84_Y8_N31
\data_memory_inst|memory[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][12]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][12]~q\);

-- Location: FF_X84_Y8_N17
\data_memory_inst|memory[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux51~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][12]~q\);

-- Location: LCCOMB_X84_Y8_N16
\data_memory_inst|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][12]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][12]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][12]~q\,
	datac => \data_memory_inst|memory[18][12]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux51~2_combout\);

-- Location: LCCOMB_X83_Y8_N18
\data_memory_inst|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux51~2_combout\ & ((\data_memory_inst|memory[30][12]~q\))) # (!\data_memory_inst|Mux51~2_combout\ & (\data_memory_inst|memory[26][12]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][12]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[30][12]~q\,
	datad => \data_memory_inst|Mux51~2_combout\,
	combout => \data_memory_inst|Mux51~3_combout\);

-- Location: LCCOMB_X81_Y6_N28
\data_memory_inst|Mux51~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~6_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux51~3_combout\))) # (!\ALU_inst|Add0~70_combout\ & 
-- (\data_memory_inst|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux51~5_combout\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux51~3_combout\,
	combout => \data_memory_inst|Mux51~6_combout\);

-- Location: LCCOMB_X81_Y6_N10
\data_memory_inst|Mux51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux51~6_combout\ & ((\data_memory_inst|Mux51~8_combout\))) # (!\data_memory_inst|Mux51~6_combout\ & (\data_memory_inst|Mux51~1_combout\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux51~1_combout\,
	datac => \data_memory_inst|Mux51~8_combout\,
	datad => \data_memory_inst|Mux51~6_combout\,
	combout => \data_memory_inst|Mux51~9_combout\);

-- Location: LCCOMB_X81_Y6_N16
\data_memory_inst|Mux51~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux51~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux51~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux51~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux51~19_combout\,
	datad => \data_memory_inst|Mux51~9_combout\,
	combout => \data_memory_inst|Mux51~20_combout\);

-- Location: LCCOMB_X81_Y6_N24
\MUX_MemtoReg_inst|MemtoReg_out[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux51~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~96_combout\,
	datad => \data_memory_inst|Mux51~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\);

-- Location: FF_X77_Y7_N11
\register_file_inst|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[12]~16_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][12]~q\);

-- Location: LCCOMB_X77_Y7_N10
\register_file_inst|Mux83~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux83~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[1][12]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[1][12]~q\,
	datad => \register_file_inst|registers[0][12]~q\,
	combout => \register_file_inst|Mux83~4_combout\);

-- Location: LCCOMB_X75_Y5_N2
\register_file_inst|Mux83~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux83~5_combout\ = (\register_file_inst|Mux83~4_combout\ & (((\register_file_inst|registers[5][12]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))) # (!\register_file_inst|Mux83~4_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux83~4_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][12]~q\,
	datad => \register_file_inst|registers[5][12]~q\,
	combout => \register_file_inst|Mux83~5_combout\);

-- Location: LCCOMB_X77_Y6_N8
\register_file_inst|Mux83~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux83~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][12]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][12]~q\,
	datac => \register_file_inst|registers[12][12]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux83~2_combout\);

-- Location: LCCOMB_X76_Y5_N6
\register_file_inst|Mux83~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux83~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux83~2_combout\ & ((\register_file_inst|registers[13][12]~q\))) # (!\register_file_inst|Mux83~2_combout\ & 
-- (\register_file_inst|registers[9][12]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux83~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][12]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[13][12]~q\,
	datad => \register_file_inst|Mux83~2_combout\,
	combout => \register_file_inst|Mux83~3_combout\);

-- Location: LCCOMB_X75_Y5_N26
\register_file_inst|Mux83~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux83~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux83~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux83~3_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux83~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux83~5_combout\,
	datac => \register_file_inst|Mux83~3_combout\,
	datad => \instruction_memory_inst|RD\(11),
	combout => \register_file_inst|Mux83~6_combout\);

-- Location: FF_X77_Y6_N23
\register_file_inst|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][13]~q\);

-- Location: FF_X76_Y5_N13
\register_file_inst|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][13]~q\);

-- Location: LCCOMB_X76_Y5_N12
\register_file_inst|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux50~0_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[12][13]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][13]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[8][13]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux50~0_combout\);

-- Location: FF_X76_Y5_N27
\register_file_inst|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][13]~q\);

-- Location: LCCOMB_X77_Y3_N16
\register_file_inst|registers[9][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[9][13]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	combout => \register_file_inst|registers[9][13]~feeder_combout\);

-- Location: FF_X77_Y3_N17
\register_file_inst|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[9][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][13]~q\);

-- Location: LCCOMB_X76_Y5_N26
\register_file_inst|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux50~1_combout\ = (\register_file_inst|Mux50~0_combout\ & (((\register_file_inst|registers[13][13]~q\)) # (!\instruction_memory_inst|RD\(0)))) # (!\register_file_inst|Mux50~0_combout\ & (\instruction_memory_inst|RD\(0) & 
-- ((\register_file_inst|registers[9][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux50~0_combout\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[13][13]~q\,
	datad => \register_file_inst|registers[9][13]~q\,
	combout => \register_file_inst|Mux50~1_combout\);

-- Location: FF_X77_Y4_N13
\register_file_inst|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][13]~q\);

-- Location: FF_X77_Y4_N11
\register_file_inst|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][13]~q\);

-- Location: FF_X77_Y7_N25
\register_file_inst|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][13]~q\);

-- Location: LCCOMB_X77_Y4_N10
\register_file_inst|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux50~2_combout\ = (\instruction_memory_inst|RD\(18) & (\instruction_memory_inst|RD\(0))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][13]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[0][13]~q\,
	datad => \register_file_inst|registers[1][13]~q\,
	combout => \register_file_inst|Mux50~2_combout\);

-- Location: LCCOMB_X77_Y4_N20
\register_file_inst|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux50~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux50~2_combout\ & ((\register_file_inst|registers[5][13]~q\))) # (!\register_file_inst|Mux50~2_combout\ & (\register_file_inst|registers[4][13]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][13]~q\,
	datab => \register_file_inst|registers[5][13]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|Mux50~2_combout\,
	combout => \register_file_inst|Mux50~3_combout\);

-- Location: LCCOMB_X73_Y6_N6
\register_file_inst|Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux50~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux50~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux50~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux50~1_combout\,
	datad => \register_file_inst|Mux50~3_combout\,
	combout => \register_file_inst|Mux50~4_combout\);

-- Location: LCCOMB_X86_Y7_N16
\data_memory_inst|memory[30][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[30][13]~feeder_combout\);

-- Location: FF_X86_Y7_N17
\data_memory_inst|memory[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][13]~q\);

-- Location: FF_X84_Y7_N21
\data_memory_inst|memory[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][13]~q\);

-- Location: LCCOMB_X86_Y7_N26
\data_memory_inst|memory[26][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[26][13]~feeder_combout\);

-- Location: FF_X86_Y7_N27
\data_memory_inst|memory[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][13]~q\);

-- Location: FF_X84_Y7_N7
\data_memory_inst|memory[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][13]~q\);

-- Location: LCCOMB_X84_Y7_N6
\data_memory_inst|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][13]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][13]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[18][13]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux50~0_combout\);

-- Location: LCCOMB_X84_Y7_N20
\data_memory_inst|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux50~0_combout\ & (\data_memory_inst|memory[30][13]~q\)) # (!\data_memory_inst|Mux50~0_combout\ & ((\data_memory_inst|memory[22][13]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[30][13]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[22][13]~q\,
	datad => \data_memory_inst|Mux50~0_combout\,
	combout => \data_memory_inst|Mux50~1_combout\);

-- Location: LCCOMB_X81_Y10_N12
\data_memory_inst|memory[27][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[27][13]~feeder_combout\);

-- Location: FF_X81_Y10_N13
\data_memory_inst|memory[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][13]~q\);

-- Location: FF_X79_Y10_N13
\data_memory_inst|memory[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][13]~q\);

-- Location: LCCOMB_X80_Y13_N0
\data_memory_inst|memory[23][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[23][13]~feeder_combout\);

-- Location: FF_X80_Y13_N1
\data_memory_inst|memory[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][13]~q\);

-- Location: FF_X79_Y10_N7
\data_memory_inst|memory[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][13]~q\);

-- Location: LCCOMB_X79_Y10_N6
\data_memory_inst|Mux50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~7_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[23][13]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[19][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[23][13]~q\,
	datac => \data_memory_inst|memory[19][13]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux50~7_combout\);

-- Location: LCCOMB_X79_Y10_N12
\data_memory_inst|Mux50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux50~7_combout\ & ((\data_memory_inst|memory[31][13]~q\))) # (!\data_memory_inst|Mux50~7_combout\ & (\data_memory_inst|memory[27][13]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][13]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[31][13]~q\,
	datad => \data_memory_inst|Mux50~7_combout\,
	combout => \data_memory_inst|Mux50~8_combout\);

-- Location: LCCOMB_X76_Y11_N26
\data_memory_inst|memory[25][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[25][13]~feeder_combout\);

-- Location: FF_X76_Y11_N27
\data_memory_inst|memory[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][13]~q\);

-- Location: FF_X76_Y11_N17
\data_memory_inst|memory[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][13]~q\);

-- Location: LCCOMB_X72_Y11_N4
\data_memory_inst|memory[21][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[21][13]~feeder_combout\);

-- Location: FF_X72_Y11_N5
\data_memory_inst|memory[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][13]~q\);

-- Location: FF_X75_Y11_N11
\data_memory_inst|memory[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][13]~q\);

-- Location: LCCOMB_X75_Y11_N10
\data_memory_inst|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][13]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][13]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][13]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][13]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux50~2_combout\);

-- Location: LCCOMB_X76_Y11_N16
\data_memory_inst|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux50~2_combout\ & ((\data_memory_inst|memory[29][13]~q\))) # (!\data_memory_inst|Mux50~2_combout\ & (\data_memory_inst|memory[25][13]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][13]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[29][13]~q\,
	datad => \data_memory_inst|Mux50~2_combout\,
	combout => \data_memory_inst|Mux50~3_combout\);

-- Location: LCCOMB_X83_Y12_N26
\data_memory_inst|memory[20][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[20][13]~feeder_combout\);

-- Location: FF_X83_Y12_N27
\data_memory_inst|memory[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][13]~q\);

-- Location: FF_X82_Y7_N23
\data_memory_inst|memory[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][13]~q\);

-- Location: LCCOMB_X81_Y9_N30
\data_memory_inst|memory[24][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[24][13]~feeder_combout\);

-- Location: FF_X81_Y9_N31
\data_memory_inst|memory[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][13]~q\);

-- Location: FF_X82_Y7_N17
\data_memory_inst|memory[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][13]~q\);

-- Location: LCCOMB_X82_Y7_N16
\data_memory_inst|Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][13]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][13]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][13]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux50~4_combout\);

-- Location: LCCOMB_X82_Y7_N22
\data_memory_inst|Mux50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux50~4_combout\ & ((\data_memory_inst|memory[28][13]~q\))) # (!\data_memory_inst|Mux50~4_combout\ & (\data_memory_inst|memory[20][13]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][13]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][13]~q\,
	datad => \data_memory_inst|Mux50~4_combout\,
	combout => \data_memory_inst|Mux50~5_combout\);

-- Location: LCCOMB_X77_Y7_N16
\data_memory_inst|Mux50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~6_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux50~3_combout\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|Mux50~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux50~3_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \data_memory_inst|Mux50~5_combout\,
	combout => \data_memory_inst|Mux50~6_combout\);

-- Location: LCCOMB_X77_Y7_N30
\data_memory_inst|Mux50~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux50~6_combout\ & ((\data_memory_inst|Mux50~8_combout\))) # (!\data_memory_inst|Mux50~6_combout\ & (\data_memory_inst|Mux50~1_combout\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux50~1_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux50~8_combout\,
	datad => \data_memory_inst|Mux50~6_combout\,
	combout => \data_memory_inst|Mux50~9_combout\);

-- Location: LCCOMB_X76_Y12_N30
\data_memory_inst|memory[11][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[11][13]~feeder_combout\);

-- Location: FF_X76_Y12_N31
\data_memory_inst|memory[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][13]~q\);

-- Location: FF_X77_Y12_N21
\data_memory_inst|memory[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][13]~q\);

-- Location: LCCOMB_X80_Y13_N10
\data_memory_inst|memory[9][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[9][13]~feeder_combout\);

-- Location: FF_X80_Y13_N11
\data_memory_inst|memory[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][13]~q\);

-- Location: FF_X77_Y12_N7
\data_memory_inst|memory[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][13]~q\);

-- Location: LCCOMB_X77_Y12_N6
\data_memory_inst|Mux50~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][13]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][13]~q\,
	datac => \data_memory_inst|memory[8][13]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux50~10_combout\);

-- Location: LCCOMB_X77_Y12_N20
\data_memory_inst|Mux50~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux50~10_combout\ & (\data_memory_inst|memory[11][13]~q\)) # (!\data_memory_inst|Mux50~10_combout\ & ((\data_memory_inst|memory[10][13]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][13]~q\,
	datac => \data_memory_inst|memory[10][13]~q\,
	datad => \data_memory_inst|Mux50~10_combout\,
	combout => \data_memory_inst|Mux50~11_combout\);

-- Location: LCCOMB_X73_Y6_N8
\data_memory_inst|memory[15][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[15][13]~feeder_combout\);

-- Location: FF_X73_Y6_N9
\data_memory_inst|memory[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][13]~q\);

-- Location: LCCOMB_X73_Y9_N8
\data_memory_inst|memory[14][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[14][13]~feeder_combout\);

-- Location: FF_X73_Y9_N9
\data_memory_inst|memory[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][13]~q\);

-- Location: FF_X77_Y9_N5
\data_memory_inst|memory[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][13]~q\);

-- Location: LCCOMB_X77_Y9_N4
\data_memory_inst|Mux50~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][13]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[14][13]~q\,
	datac => \data_memory_inst|memory[12][13]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux50~17_combout\);

-- Location: FF_X77_Y9_N31
\data_memory_inst|memory[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][13]~q\);

-- Location: LCCOMB_X77_Y9_N30
\data_memory_inst|Mux50~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~18_combout\ = (\data_memory_inst|Mux50~17_combout\ & ((\data_memory_inst|memory[15][13]~q\) # ((!\ALU_inst|Add0~75_combout\)))) # (!\data_memory_inst|Mux50~17_combout\ & (((\data_memory_inst|memory[13][13]~q\ & 
-- \ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][13]~q\,
	datab => \data_memory_inst|Mux50~17_combout\,
	datac => \data_memory_inst|memory[13][13]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux50~18_combout\);

-- Location: LCCOMB_X87_Y9_N28
\data_memory_inst|memory[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[2][13]~feeder_combout\);

-- Location: FF_X87_Y9_N29
\data_memory_inst|memory[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][13]~q\);

-- Location: FF_X83_Y9_N27
\data_memory_inst|memory[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][13]~q\);

-- Location: LCCOMB_X86_Y9_N22
\data_memory_inst|memory[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[1][13]~feeder_combout\);

-- Location: FF_X86_Y9_N23
\data_memory_inst|memory[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][13]~q\);

-- Location: FF_X83_Y9_N17
\data_memory_inst|memory[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][13]~q\);

-- Location: LCCOMB_X83_Y9_N16
\data_memory_inst|Mux50~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~14_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[1][13]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][13]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][13]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux50~14_combout\);

-- Location: LCCOMB_X83_Y9_N26
\data_memory_inst|Mux50~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux50~14_combout\ & ((\data_memory_inst|memory[3][13]~q\))) # (!\data_memory_inst|Mux50~14_combout\ & (\data_memory_inst|memory[2][13]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][13]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][13]~q\,
	datad => \data_memory_inst|Mux50~14_combout\,
	combout => \data_memory_inst|Mux50~15_combout\);

-- Location: LCCOMB_X87_Y10_N30
\data_memory_inst|memory[5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[5][13]~feeder_combout\);

-- Location: FF_X87_Y10_N31
\data_memory_inst|memory[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][13]~q\);

-- Location: FF_X85_Y10_N25
\data_memory_inst|memory[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][13]~q\);

-- Location: LCCOMB_X85_Y6_N22
\data_memory_inst|memory[6][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][13]~feeder_combout\ = \register_file_inst|Mux50~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \data_memory_inst|memory[6][13]~feeder_combout\);

-- Location: FF_X85_Y6_N23
\data_memory_inst|memory[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][13]~q\);

-- Location: FF_X85_Y10_N11
\data_memory_inst|memory[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux50~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][13]~q\);

-- Location: LCCOMB_X85_Y10_N10
\data_memory_inst|Mux50~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][13]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][13]~q\,
	datac => \data_memory_inst|memory[4][13]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux50~12_combout\);

-- Location: LCCOMB_X85_Y10_N24
\data_memory_inst|Mux50~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux50~12_combout\ & ((\data_memory_inst|memory[7][13]~q\))) # (!\data_memory_inst|Mux50~12_combout\ & (\data_memory_inst|memory[5][13]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][13]~q\,
	datac => \data_memory_inst|memory[7][13]~q\,
	datad => \data_memory_inst|Mux50~12_combout\,
	combout => \data_memory_inst|Mux50~13_combout\);

-- Location: LCCOMB_X84_Y10_N4
\data_memory_inst|Mux50~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~69_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux50~13_combout\))) # (!\ALU_inst|Add0~69_combout\ & 
-- (\data_memory_inst|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux50~15_combout\,
	datad => \data_memory_inst|Mux50~13_combout\,
	combout => \data_memory_inst|Mux50~16_combout\);

-- Location: LCCOMB_X77_Y7_N12
\data_memory_inst|Mux50~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux50~16_combout\ & ((\data_memory_inst|Mux50~18_combout\))) # (!\data_memory_inst|Mux50~16_combout\ & (\data_memory_inst|Mux50~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux50~11_combout\,
	datac => \data_memory_inst|Mux50~18_combout\,
	datad => \data_memory_inst|Mux50~16_combout\,
	combout => \data_memory_inst|Mux50~19_combout\);

-- Location: LCCOMB_X77_Y7_N22
\data_memory_inst|Mux50~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux50~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux50~9_combout\)) # (!\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux50~19_combout\))))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux50~9_combout\,
	datad => \data_memory_inst|Mux50~19_combout\,
	combout => \data_memory_inst|Mux50~20_combout\);

-- Location: LCCOMB_X73_Y6_N0
\ALU_inst|Add0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~146_combout\ = (\instruction_memory_inst|RD\(19) & (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux50~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux50~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux50~4_combout\,
	combout => \ALU_inst|Add0~146_combout\);

-- Location: LCCOMB_X77_Y7_N20
\register_file_inst|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux18~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][13]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[0][13]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[1][13]~q\,
	combout => \register_file_inst|Mux18~0_combout\);

-- Location: LCCOMB_X77_Y3_N18
\register_file_inst|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux18~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux18~0_combout\ & (\register_file_inst|registers[9][13]~q\)) # (!\register_file_inst|Mux18~0_combout\ & ((\register_file_inst|registers[8][13]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][13]~q\,
	datab => \register_file_inst|registers[8][13]~q\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|Mux18~0_combout\,
	combout => \register_file_inst|Mux18~1_combout\);

-- Location: LCCOMB_X77_Y3_N0
\register_file_inst|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux18~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux18~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux18~1_combout\,
	combout => \register_file_inst|Mux18~2_combout\);

-- Location: LCCOMB_X76_Y7_N12
\ALU_inst|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~98_combout\ = ((\ALU_inst|Add0~146_combout\ $ (\register_file_inst|Mux18~2_combout\ $ (!\ALU_inst|Add0~97\)))) # (GND)
-- \ALU_inst|Add0~99\ = CARRY((\ALU_inst|Add0~146_combout\ & ((\register_file_inst|Mux18~2_combout\) # (!\ALU_inst|Add0~97\))) # (!\ALU_inst|Add0~146_combout\ & (\register_file_inst|Mux18~2_combout\ & !\ALU_inst|Add0~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~146_combout\,
	datab => \register_file_inst|Mux18~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~97\,
	combout => \ALU_inst|Add0~98_combout\,
	cout => \ALU_inst|Add0~99\);

-- Location: LCCOMB_X77_Y7_N18
\MUX_MemtoReg_inst|MemtoReg_out[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux50~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \data_memory_inst|Mux50~20_combout\,
	datad => \ALU_inst|Add0~98_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\);

-- Location: LCCOMB_X77_Y7_N6
\register_file_inst|registers[5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[5][13]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[13]~17_combout\,
	combout => \register_file_inst|registers[5][13]~feeder_combout\);

-- Location: FF_X77_Y7_N7
\register_file_inst|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[5][13]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][13]~q\);

-- Location: LCCOMB_X77_Y7_N24
\register_file_inst|Mux82~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux82~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][13]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[0][13]~q\,
	datac => \register_file_inst|registers[1][13]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux82~4_combout\);

-- Location: LCCOMB_X77_Y4_N12
\register_file_inst|Mux82~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux82~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux82~4_combout\ & (\register_file_inst|registers[5][13]~q\)) # (!\register_file_inst|Mux82~4_combout\ & 
-- ((\register_file_inst|registers[4][13]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux82~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[5][13]~q\,
	datac => \register_file_inst|registers[4][13]~q\,
	datad => \register_file_inst|Mux82~4_combout\,
	combout => \register_file_inst|Mux82~5_combout\);

-- Location: LCCOMB_X77_Y6_N22
\register_file_inst|Mux82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux82~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][13]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][13]~q\,
	datac => \register_file_inst|registers[12][13]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux82~2_combout\);

-- Location: LCCOMB_X79_Y5_N18
\register_file_inst|Mux82~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux82~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux82~2_combout\ & (\register_file_inst|registers[13][13]~q\)) # (!\register_file_inst|Mux82~2_combout\ & 
-- ((\register_file_inst|registers[9][13]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux82~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[13][13]~q\,
	datac => \register_file_inst|Mux82~2_combout\,
	datad => \register_file_inst|registers[9][13]~q\,
	combout => \register_file_inst|Mux82~3_combout\);

-- Location: LCCOMB_X77_Y4_N2
\register_file_inst|Mux82~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux82~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux82~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux82~3_combout\))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux82~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux82~5_combout\,
	datad => \register_file_inst|Mux82~3_combout\,
	combout => \register_file_inst|Mux82~6_combout\);

-- Location: FF_X75_Y5_N7
\register_file_inst|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][14]~q\);

-- Location: FF_X80_Y3_N7
\register_file_inst|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][14]~q\);

-- Location: FF_X75_Y5_N1
\register_file_inst|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][14]~q\);

-- Location: LCCOMB_X75_Y5_N14
\register_file_inst|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux49~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[1][14]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][14]~q\,
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|registers[0][14]~q\,
	combout => \register_file_inst|Mux49~2_combout\);

-- Location: FF_X79_Y7_N17
\register_file_inst|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][14]~q\);

-- Location: LCCOMB_X75_Y5_N16
\register_file_inst|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux49~3_combout\ = (\register_file_inst|Mux49~2_combout\ & (((\register_file_inst|registers[5][14]~q\) # (!\instruction_memory_inst|RD\(18))))) # (!\register_file_inst|Mux49~2_combout\ & (\register_file_inst|registers[4][14]~q\ & 
-- (\instruction_memory_inst|RD\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][14]~q\,
	datab => \register_file_inst|Mux49~2_combout\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[5][14]~q\,
	combout => \register_file_inst|Mux49~3_combout\);

-- Location: FF_X77_Y6_N17
\register_file_inst|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][14]~q\);

-- Location: FF_X77_Y6_N31
\register_file_inst|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][14]~q\);

-- Location: LCCOMB_X77_Y6_N30
\register_file_inst|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux49~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][14]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][14]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][14]~q\,
	datac => \register_file_inst|registers[8][14]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux49~0_combout\);

-- Location: FF_X77_Y5_N19
\register_file_inst|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][14]~q\);

-- Location: LCCOMB_X77_Y5_N18
\register_file_inst|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux49~1_combout\ = (\register_file_inst|Mux49~0_combout\ & (((\register_file_inst|registers[13][14]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux49~0_combout\ & (\register_file_inst|registers[9][14]~q\ & 
-- ((\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux49~0_combout\,
	datab => \register_file_inst|registers[9][14]~q\,
	datac => \register_file_inst|registers[13][14]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux49~1_combout\);

-- Location: LCCOMB_X77_Y5_N20
\register_file_inst|Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux49~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux49~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux49~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux49~3_combout\,
	datad => \register_file_inst|Mux49~1_combout\,
	combout => \register_file_inst|Mux49~4_combout\);

-- Location: LCCOMB_X77_Y5_N2
\ALU_inst|Add0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~147_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux49~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux49~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \ALU_inst|Add0~147_combout\);

-- Location: LCCOMB_X80_Y3_N26
\register_file_inst|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux17~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][14]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][14]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[0][14]~q\,
	combout => \register_file_inst|Mux17~0_combout\);

-- Location: LCCOMB_X80_Y3_N16
\register_file_inst|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux17~1_combout\ = (\register_file_inst|Mux17~0_combout\ & (((\register_file_inst|registers[9][14]~q\) # (!\instruction_memory_inst|RD\(24))))) # (!\register_file_inst|Mux17~0_combout\ & (\register_file_inst|registers[8][14]~q\ & 
-- ((\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux17~0_combout\,
	datab => \register_file_inst|registers[8][14]~q\,
	datac => \register_file_inst|registers[9][14]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux17~1_combout\);

-- Location: LCCOMB_X80_Y3_N0
\register_file_inst|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux17~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux17~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux17~1_combout\,
	combout => \register_file_inst|Mux17~2_combout\);

-- Location: LCCOMB_X76_Y7_N14
\ALU_inst|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~100_combout\ = (\ALU_inst|Add0~147_combout\ & ((\register_file_inst|Mux17~2_combout\ & (\ALU_inst|Add0~99\ & VCC)) # (!\register_file_inst|Mux17~2_combout\ & (!\ALU_inst|Add0~99\)))) # (!\ALU_inst|Add0~147_combout\ & 
-- ((\register_file_inst|Mux17~2_combout\ & (!\ALU_inst|Add0~99\)) # (!\register_file_inst|Mux17~2_combout\ & ((\ALU_inst|Add0~99\) # (GND)))))
-- \ALU_inst|Add0~101\ = CARRY((\ALU_inst|Add0~147_combout\ & (!\register_file_inst|Mux17~2_combout\ & !\ALU_inst|Add0~99\)) # (!\ALU_inst|Add0~147_combout\ & ((!\ALU_inst|Add0~99\) # (!\register_file_inst|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~147_combout\,
	datab => \register_file_inst|Mux17~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~99\,
	combout => \ALU_inst|Add0~100_combout\,
	cout => \ALU_inst|Add0~101\);

-- Location: LCCOMB_X86_Y9_N12
\data_memory_inst|memory[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[1][14]~feeder_combout\);

-- Location: FF_X86_Y9_N13
\data_memory_inst|memory[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][14]~q\);

-- Location: LCCOMB_X87_Y9_N14
\data_memory_inst|memory[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[2][14]~feeder_combout\);

-- Location: FF_X87_Y9_N15
\data_memory_inst|memory[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][14]~q\);

-- Location: FF_X83_Y9_N5
\data_memory_inst|memory[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][14]~q\);

-- Location: LCCOMB_X83_Y9_N4
\data_memory_inst|Mux49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~14_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[2][14]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[0][14]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][14]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][14]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux49~14_combout\);

-- Location: FF_X83_Y9_N31
\data_memory_inst|memory[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][14]~q\);

-- Location: LCCOMB_X83_Y9_N30
\data_memory_inst|Mux49~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~15_combout\ = (\data_memory_inst|Mux49~14_combout\ & (((\data_memory_inst|memory[3][14]~q\) # (!\ALU_inst|Add0~75_combout\)))) # (!\data_memory_inst|Mux49~14_combout\ & (\data_memory_inst|memory[1][14]~q\ & 
-- ((\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][14]~q\,
	datab => \data_memory_inst|Mux49~14_combout\,
	datac => \data_memory_inst|memory[3][14]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux49~15_combout\);

-- Location: LCCOMB_X82_Y12_N4
\data_memory_inst|memory[9][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[9][14]~feeder_combout\);

-- Location: FF_X82_Y12_N5
\data_memory_inst|memory[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][14]~q\);

-- Location: FF_X81_Y12_N13
\data_memory_inst|memory[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][14]~q\);

-- Location: LCCOMB_X81_Y9_N14
\data_memory_inst|memory[10][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[10][14]~feeder_combout\);

-- Location: FF_X81_Y9_N15
\data_memory_inst|memory[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][14]~q\);

-- Location: FF_X81_Y12_N11
\data_memory_inst|memory[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][14]~q\);

-- Location: LCCOMB_X81_Y12_N10
\data_memory_inst|Mux49~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][14]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[10][14]~q\,
	datac => \data_memory_inst|memory[8][14]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux49~12_combout\);

-- Location: LCCOMB_X81_Y12_N12
\data_memory_inst|Mux49~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux49~12_combout\ & ((\data_memory_inst|memory[11][14]~q\))) # (!\data_memory_inst|Mux49~12_combout\ & (\data_memory_inst|memory[9][14]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][14]~q\,
	datac => \data_memory_inst|memory[11][14]~q\,
	datad => \data_memory_inst|Mux49~12_combout\,
	combout => \data_memory_inst|Mux49~13_combout\);

-- Location: LCCOMB_X79_Y7_N14
\data_memory_inst|Mux49~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~16_combout\ = (\ALU_inst|Add0~69_combout\ & (\ALU_inst|Add0~74_combout\)) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux49~13_combout\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux49~15_combout\,
	datad => \data_memory_inst|Mux49~13_combout\,
	combout => \data_memory_inst|Mux49~16_combout\);

-- Location: FF_X77_Y5_N21
\data_memory_inst|memory[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][14]~q\);

-- Location: LCCOMB_X73_Y9_N30
\data_memory_inst|memory[14][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[14][14]~feeder_combout\);

-- Location: FF_X73_Y9_N31
\data_memory_inst|memory[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][14]~q\);

-- Location: LCCOMB_X77_Y9_N26
\data_memory_inst|memory[13][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[13][14]~feeder_combout\);

-- Location: FF_X77_Y9_N27
\data_memory_inst|memory[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][14]~q\);

-- Location: FF_X77_Y9_N17
\data_memory_inst|memory[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][14]~q\);

-- Location: LCCOMB_X77_Y9_N16
\data_memory_inst|Mux49~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[13][14]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[12][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[13][14]~q\,
	datac => \data_memory_inst|memory[12][14]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux49~17_combout\);

-- Location: LCCOMB_X74_Y9_N0
\data_memory_inst|Mux49~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~18_combout\ = (\data_memory_inst|Mux49~17_combout\ & ((\data_memory_inst|memory[15][14]~q\) # ((!\ALU_inst|Add0~70_combout\)))) # (!\data_memory_inst|Mux49~17_combout\ & (((\data_memory_inst|memory[14][14]~q\ & 
-- \ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][14]~q\,
	datab => \data_memory_inst|memory[14][14]~q\,
	datac => \data_memory_inst|Mux49~17_combout\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux49~18_combout\);

-- Location: LCCOMB_X86_Y6_N4
\data_memory_inst|memory[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[6][14]~feeder_combout\);

-- Location: FF_X86_Y6_N5
\data_memory_inst|memory[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][14]~q\);

-- Location: FF_X86_Y10_N13
\data_memory_inst|memory[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][14]~q\);

-- Location: LCCOMB_X87_Y10_N6
\data_memory_inst|memory[5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[5][14]~feeder_combout\);

-- Location: FF_X87_Y10_N7
\data_memory_inst|memory[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][14]~q\);

-- Location: FF_X86_Y10_N3
\data_memory_inst|memory[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][14]~q\);

-- Location: LCCOMB_X86_Y10_N2
\data_memory_inst|Mux49~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][14]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][14]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][14]~q\,
	datac => \data_memory_inst|memory[4][14]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux49~10_combout\);

-- Location: LCCOMB_X86_Y10_N12
\data_memory_inst|Mux49~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux49~10_combout\ & ((\data_memory_inst|memory[7][14]~q\))) # (!\data_memory_inst|Mux49~10_combout\ & (\data_memory_inst|memory[6][14]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux49~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[6][14]~q\,
	datac => \data_memory_inst|memory[7][14]~q\,
	datad => \data_memory_inst|Mux49~10_combout\,
	combout => \data_memory_inst|Mux49~11_combout\);

-- Location: LCCOMB_X79_Y7_N4
\data_memory_inst|Mux49~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux49~16_combout\ & (\data_memory_inst|Mux49~18_combout\)) # (!\data_memory_inst|Mux49~16_combout\ & ((\data_memory_inst|Mux49~11_combout\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux49~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux49~16_combout\,
	datac => \data_memory_inst|Mux49~18_combout\,
	datad => \data_memory_inst|Mux49~11_combout\,
	combout => \data_memory_inst|Mux49~19_combout\);

-- Location: LCCOMB_X87_Y10_N16
\data_memory_inst|memory[23][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[23][14]~feeder_combout\);

-- Location: FF_X87_Y10_N17
\data_memory_inst|memory[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][14]~q\);

-- Location: FF_X80_Y10_N1
\data_memory_inst|memory[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][14]~q\);

-- Location: LCCOMB_X81_Y10_N30
\data_memory_inst|memory[27][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[27][14]~feeder_combout\);

-- Location: FF_X81_Y10_N31
\data_memory_inst|memory[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][14]~q\);

-- Location: FF_X80_Y10_N11
\data_memory_inst|memory[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][14]~q\);

-- Location: LCCOMB_X80_Y10_N10
\data_memory_inst|Mux49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][14]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[27][14]~q\,
	datac => \data_memory_inst|memory[19][14]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux49~7_combout\);

-- Location: LCCOMB_X80_Y10_N0
\data_memory_inst|Mux49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux49~7_combout\ & ((\data_memory_inst|memory[31][14]~q\))) # (!\data_memory_inst|Mux49~7_combout\ & (\data_memory_inst|memory[23][14]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][14]~q\,
	datac => \data_memory_inst|memory[31][14]~q\,
	datad => \data_memory_inst|Mux49~7_combout\,
	combout => \data_memory_inst|Mux49~8_combout\);

-- Location: LCCOMB_X83_Y11_N10
\data_memory_inst|memory[29][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[29][14]~feeder_combout\);

-- Location: FF_X83_Y11_N11
\data_memory_inst|memory[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][14]~q\);

-- Location: FF_X80_Y11_N9
\data_memory_inst|memory[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][14]~q\);

-- Location: LCCOMB_X84_Y11_N0
\data_memory_inst|memory[25][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[25][14]~feeder_combout\);

-- Location: FF_X84_Y11_N1
\data_memory_inst|memory[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][14]~q\);

-- Location: FF_X83_Y11_N5
\data_memory_inst|memory[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][14]~q\);

-- Location: LCCOMB_X83_Y11_N4
\data_memory_inst|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[25][14]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[17][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][14]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][14]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux49~0_combout\);

-- Location: LCCOMB_X80_Y11_N8
\data_memory_inst|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux49~0_combout\ & (\data_memory_inst|memory[29][14]~q\)) # (!\data_memory_inst|Mux49~0_combout\ & ((\data_memory_inst|memory[21][14]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][14]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][14]~q\,
	datad => \data_memory_inst|Mux49~0_combout\,
	combout => \data_memory_inst|Mux49~1_combout\);

-- Location: LCCOMB_X83_Y7_N14
\data_memory_inst|memory[30][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[30][14]~feeder_combout\);

-- Location: FF_X83_Y7_N15
\data_memory_inst|memory[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][14]~q\);

-- Location: LCCOMB_X83_Y7_N28
\data_memory_inst|memory[26][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[26][14]~feeder_combout\);

-- Location: FF_X83_Y7_N29
\data_memory_inst|memory[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][14]~q\);

-- Location: LCCOMB_X84_Y7_N8
\data_memory_inst|memory[22][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[22][14]~feeder_combout\);

-- Location: FF_X84_Y7_N9
\data_memory_inst|memory[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][14]~q\);

-- Location: FF_X84_Y7_N15
\data_memory_inst|memory[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][14]~q\);

-- Location: LCCOMB_X84_Y7_N14
\data_memory_inst|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][14]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][14]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][14]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[18][14]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux49~2_combout\);

-- Location: LCCOMB_X84_Y7_N12
\data_memory_inst|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~3_combout\ = (\data_memory_inst|Mux49~2_combout\ & ((\data_memory_inst|memory[30][14]~q\) # ((!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux49~2_combout\ & (((\data_memory_inst|memory[26][14]~q\ & 
-- \ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[30][14]~q\,
	datab => \data_memory_inst|memory[26][14]~q\,
	datac => \data_memory_inst|Mux49~2_combout\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux49~3_combout\);

-- Location: LCCOMB_X81_Y9_N4
\data_memory_inst|memory[24][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[24][14]~feeder_combout\);

-- Location: FF_X81_Y9_N5
\data_memory_inst|memory[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][14]~q\);

-- Location: FF_X79_Y7_N1
\data_memory_inst|memory[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux49~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][14]~q\);

-- Location: LCCOMB_X85_Y5_N28
\data_memory_inst|memory[20][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[20][14]~feeder_combout\);

-- Location: FF_X85_Y5_N29
\data_memory_inst|memory[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][14]~q\);

-- Location: LCCOMB_X82_Y7_N4
\data_memory_inst|memory[16][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[16][14]~feeder_combout\ = \register_file_inst|Mux49~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux49~4_combout\,
	combout => \data_memory_inst|memory[16][14]~feeder_combout\);

-- Location: FF_X82_Y7_N5
\data_memory_inst|memory[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[16][14]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][14]~q\);

-- Location: LCCOMB_X80_Y7_N4
\data_memory_inst|Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][14]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][14]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][14]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][14]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux49~4_combout\);

-- Location: LCCOMB_X79_Y7_N0
\data_memory_inst|Mux49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux49~4_combout\ & ((\data_memory_inst|memory[28][14]~q\))) # (!\data_memory_inst|Mux49~4_combout\ & (\data_memory_inst|memory[24][14]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][14]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[28][14]~q\,
	datad => \data_memory_inst|Mux49~4_combout\,
	combout => \data_memory_inst|Mux49~5_combout\);

-- Location: LCCOMB_X79_Y7_N10
\data_memory_inst|Mux49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~6_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\) # ((\data_memory_inst|Mux49~3_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux49~3_combout\,
	datad => \data_memory_inst|Mux49~5_combout\,
	combout => \data_memory_inst|Mux49~6_combout\);

-- Location: LCCOMB_X79_Y7_N12
\data_memory_inst|Mux49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux49~6_combout\ & (\data_memory_inst|Mux49~8_combout\)) # (!\data_memory_inst|Mux49~6_combout\ & ((\data_memory_inst|Mux49~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux49~8_combout\,
	datac => \data_memory_inst|Mux49~1_combout\,
	datad => \data_memory_inst|Mux49~6_combout\,
	combout => \data_memory_inst|Mux49~9_combout\);

-- Location: LCCOMB_X79_Y7_N6
\data_memory_inst|Mux49~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux49~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux49~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux49~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux49~19_combout\,
	datad => \data_memory_inst|Mux49~9_combout\,
	combout => \data_memory_inst|Mux49~20_combout\);

-- Location: LCCOMB_X79_Y7_N16
\MUX_MemtoReg_inst|MemtoReg_out[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux49~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\ALU_inst|Add0~100_combout\ & (\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~100_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux49~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\);

-- Location: FF_X80_Y3_N17
\register_file_inst|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[14]~18_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][14]~q\);

-- Location: LCCOMB_X77_Y6_N16
\register_file_inst|Mux81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux81~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][14]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][14]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][14]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux81~2_combout\);

-- Location: LCCOMB_X81_Y3_N24
\register_file_inst|Mux81~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux81~3_combout\ = (\register_file_inst|Mux81~2_combout\ & (((\register_file_inst|registers[13][14]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux81~2_combout\ & 
-- (\register_file_inst|registers[9][14]~q\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][14]~q\,
	datab => \register_file_inst|registers[13][14]~q\,
	datac => \register_file_inst|Mux81~2_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux81~3_combout\);

-- Location: LCCOMB_X75_Y5_N0
\register_file_inst|Mux81~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux81~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[1][14]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[1][14]~q\,
	datac => \register_file_inst|registers[0][14]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux81~4_combout\);

-- Location: LCCOMB_X75_Y5_N6
\register_file_inst|Mux81~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux81~5_combout\ = (\register_file_inst|Mux81~4_combout\ & (((\register_file_inst|registers[5][14]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))) # (!\register_file_inst|Mux81~4_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux81~4_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][14]~q\,
	datad => \register_file_inst|registers[5][14]~q\,
	combout => \register_file_inst|Mux81~5_combout\);

-- Location: LCCOMB_X81_Y3_N18
\register_file_inst|Mux81~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux81~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux81~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux81~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux81~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux81~3_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux81~5_combout\,
	combout => \register_file_inst|Mux81~6_combout\);

-- Location: FF_X77_Y6_N13
\register_file_inst|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][15]~q\);

-- Location: FF_X77_Y6_N19
\register_file_inst|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][15]~q\);

-- Location: LCCOMB_X77_Y6_N18
\register_file_inst|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux48~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][15]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][15]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][15]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][15]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux48~0_combout\);

-- Location: FF_X80_Y4_N27
\register_file_inst|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][15]~q\);

-- Location: FF_X79_Y6_N9
\register_file_inst|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][15]~q\);

-- Location: LCCOMB_X79_Y6_N8
\register_file_inst|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux48~1_combout\ = (\register_file_inst|Mux48~0_combout\ & (((\register_file_inst|registers[13][15]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux48~0_combout\ & (\register_file_inst|registers[9][15]~q\ & 
-- ((\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux48~0_combout\,
	datab => \register_file_inst|registers[9][15]~q\,
	datac => \register_file_inst|registers[13][15]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux48~1_combout\);

-- Location: FF_X80_Y5_N1
\register_file_inst|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][15]~q\);

-- Location: FF_X80_Y4_N29
\register_file_inst|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][15]~q\);

-- Location: FF_X80_Y5_N11
\register_file_inst|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][15]~q\);

-- Location: LCCOMB_X80_Y5_N10
\register_file_inst|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux48~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[1][15]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][15]~q\,
	datac => \register_file_inst|registers[0][15]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux48~2_combout\);

-- Location: LCCOMB_X80_Y5_N0
\register_file_inst|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux48~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux48~2_combout\ & (\register_file_inst|registers[5][15]~q\)) # (!\register_file_inst|Mux48~2_combout\ & ((\register_file_inst|registers[4][15]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][15]~q\,
	datac => \register_file_inst|registers[4][15]~q\,
	datad => \register_file_inst|Mux48~2_combout\,
	combout => \register_file_inst|Mux48~3_combout\);

-- Location: LCCOMB_X79_Y6_N12
\register_file_inst|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux48~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux48~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux48~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux48~1_combout\,
	datad => \register_file_inst|Mux48~3_combout\,
	combout => \register_file_inst|Mux48~4_combout\);

-- Location: LCCOMB_X79_Y6_N6
\ALU_inst|Add0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~148_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux48~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux48~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \ALU_inst|Add0~148_combout\);

-- Location: LCCOMB_X80_Y4_N2
\register_file_inst|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux16~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][15]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[0][15]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[1][15]~q\,
	combout => \register_file_inst|Mux16~0_combout\);

-- Location: LCCOMB_X80_Y4_N26
\register_file_inst|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux16~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux16~0_combout\ & (\register_file_inst|registers[9][15]~q\)) # (!\register_file_inst|Mux16~0_combout\ & ((\register_file_inst|registers[8][15]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|Mux16~0_combout\,
	datac => \register_file_inst|registers[9][15]~q\,
	datad => \register_file_inst|registers[8][15]~q\,
	combout => \register_file_inst|Mux16~1_combout\);

-- Location: LCCOMB_X80_Y4_N20
\register_file_inst|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux16~2_combout\ = (\register_file_inst|Mux16~1_combout\ & !\instruction_memory_inst|RD\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux16~1_combout\,
	datad => \instruction_memory_inst|RD\(22),
	combout => \register_file_inst|Mux16~2_combout\);

-- Location: LCCOMB_X76_Y7_N16
\ALU_inst|Add0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~102_combout\ = ((\ALU_inst|Add0~148_combout\ $ (\register_file_inst|Mux16~2_combout\ $ (!\ALU_inst|Add0~101\)))) # (GND)
-- \ALU_inst|Add0~103\ = CARRY((\ALU_inst|Add0~148_combout\ & ((\register_file_inst|Mux16~2_combout\) # (!\ALU_inst|Add0~101\))) # (!\ALU_inst|Add0~148_combout\ & (\register_file_inst|Mux16~2_combout\ & !\ALU_inst|Add0~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~148_combout\,
	datab => \register_file_inst|Mux16~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~101\,
	combout => \ALU_inst|Add0~102_combout\,
	cout => \ALU_inst|Add0~103\);

-- Location: LCCOMB_X81_Y10_N28
\data_memory_inst|memory[27][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[27][15]~feeder_combout\);

-- Location: FF_X81_Y10_N29
\data_memory_inst|memory[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][15]~q\);

-- Location: FF_X79_Y10_N21
\data_memory_inst|memory[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][15]~q\);

-- Location: LCCOMB_X80_Y13_N20
\data_memory_inst|memory[23][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[23][15]~feeder_combout\);

-- Location: FF_X80_Y13_N21
\data_memory_inst|memory[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][15]~q\);

-- Location: FF_X79_Y10_N19
\data_memory_inst|memory[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][15]~q\);

-- Location: LCCOMB_X79_Y10_N18
\data_memory_inst|Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~7_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[23][15]~q\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|memory[19][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[23][15]~q\,
	datac => \data_memory_inst|memory[19][15]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux48~7_combout\);

-- Location: LCCOMB_X79_Y10_N20
\data_memory_inst|Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux48~7_combout\ & ((\data_memory_inst|memory[31][15]~q\))) # (!\data_memory_inst|Mux48~7_combout\ & (\data_memory_inst|memory[27][15]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[27][15]~q\,
	datac => \data_memory_inst|memory[31][15]~q\,
	datad => \data_memory_inst|Mux48~7_combout\,
	combout => \data_memory_inst|Mux48~8_combout\);

-- Location: LCCOMB_X84_Y11_N10
\data_memory_inst|memory[25][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[25][15]~feeder_combout\);

-- Location: FF_X84_Y11_N11
\data_memory_inst|memory[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][15]~q\);

-- Location: FF_X83_Y11_N3
\data_memory_inst|memory[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][15]~q\);

-- Location: LCCOMB_X83_Y12_N28
\data_memory_inst|memory[21][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[21][15]~feeder_combout\);

-- Location: FF_X83_Y12_N29
\data_memory_inst|memory[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][15]~q\);

-- Location: FF_X83_Y11_N29
\data_memory_inst|memory[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][15]~q\);

-- Location: LCCOMB_X83_Y11_N28
\data_memory_inst|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][15]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][15]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][15]~q\,
	datac => \data_memory_inst|memory[17][15]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux48~2_combout\);

-- Location: LCCOMB_X83_Y11_N2
\data_memory_inst|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux48~2_combout\ & ((\data_memory_inst|memory[29][15]~q\))) # (!\data_memory_inst|Mux48~2_combout\ & (\data_memory_inst|memory[25][15]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][15]~q\,
	datac => \data_memory_inst|memory[29][15]~q\,
	datad => \data_memory_inst|Mux48~2_combout\,
	combout => \data_memory_inst|Mux48~3_combout\);

-- Location: LCCOMB_X83_Y12_N22
\data_memory_inst|memory[20][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[20][15]~feeder_combout\);

-- Location: FF_X83_Y12_N23
\data_memory_inst|memory[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][15]~q\);

-- Location: FF_X79_Y7_N29
\data_memory_inst|memory[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][15]~q\);

-- Location: LCCOMB_X81_Y9_N12
\data_memory_inst|memory[24][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[24][15]~feeder_combout\);

-- Location: FF_X81_Y9_N13
\data_memory_inst|memory[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][15]~q\);

-- Location: FF_X82_Y8_N5
\data_memory_inst|memory[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][15]~q\);

-- Location: LCCOMB_X82_Y8_N4
\data_memory_inst|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][15]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][15]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][15]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux48~4_combout\);

-- Location: LCCOMB_X79_Y7_N28
\data_memory_inst|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux48~4_combout\ & ((\data_memory_inst|memory[28][15]~q\))) # (!\data_memory_inst|Mux48~4_combout\ & (\data_memory_inst|memory[20][15]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[20][15]~q\,
	datac => \data_memory_inst|memory[28][15]~q\,
	datad => \data_memory_inst|Mux48~4_combout\,
	combout => \data_memory_inst|Mux48~5_combout\);

-- Location: LCCOMB_X79_Y7_N26
\data_memory_inst|Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~6_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux48~3_combout\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|Mux48~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux48~3_combout\,
	datad => \data_memory_inst|Mux48~5_combout\,
	combout => \data_memory_inst|Mux48~6_combout\);

-- Location: LCCOMB_X86_Y7_N4
\data_memory_inst|memory[30][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[30][15]~feeder_combout\);

-- Location: FF_X86_Y7_N5
\data_memory_inst|memory[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][15]~q\);

-- Location: FF_X84_Y7_N27
\data_memory_inst|memory[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][15]~q\);

-- Location: LCCOMB_X86_Y7_N14
\data_memory_inst|memory[26][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[26][15]~feeder_combout\);

-- Location: FF_X86_Y7_N15
\data_memory_inst|memory[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][15]~q\);

-- Location: FF_X84_Y7_N25
\data_memory_inst|memory[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][15]~q\);

-- Location: LCCOMB_X84_Y7_N24
\data_memory_inst|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][15]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][15]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[18][15]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux48~0_combout\);

-- Location: LCCOMB_X84_Y7_N26
\data_memory_inst|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux48~0_combout\ & (\data_memory_inst|memory[30][15]~q\)) # (!\data_memory_inst|Mux48~0_combout\ & ((\data_memory_inst|memory[22][15]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[30][15]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[22][15]~q\,
	datad => \data_memory_inst|Mux48~0_combout\,
	combout => \data_memory_inst|Mux48~1_combout\);

-- Location: LCCOMB_X79_Y7_N8
\data_memory_inst|Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux48~6_combout\ & (\data_memory_inst|Mux48~8_combout\)) # (!\data_memory_inst|Mux48~6_combout\ & ((\data_memory_inst|Mux48~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|Mux48~8_combout\,
	datac => \data_memory_inst|Mux48~6_combout\,
	datad => \data_memory_inst|Mux48~1_combout\,
	combout => \data_memory_inst|Mux48~9_combout\);

-- Location: FF_X79_Y6_N15
\data_memory_inst|memory[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][15]~q\);

-- Location: FF_X77_Y9_N7
\data_memory_inst|memory[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][15]~q\);

-- Location: LCCOMB_X86_Y6_N12
\data_memory_inst|memory[14][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[14][15]~feeder_combout\);

-- Location: FF_X86_Y6_N13
\data_memory_inst|memory[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][15]~q\);

-- Location: FF_X77_Y9_N1
\data_memory_inst|memory[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][15]~q\);

-- Location: LCCOMB_X77_Y9_N0
\data_memory_inst|Mux48~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~17_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[14][15]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[12][15]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[14][15]~q\,
	datac => \data_memory_inst|memory[12][15]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux48~17_combout\);

-- Location: LCCOMB_X77_Y9_N6
\data_memory_inst|Mux48~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux48~17_combout\ & (\data_memory_inst|memory[15][15]~q\)) # (!\data_memory_inst|Mux48~17_combout\ & ((\data_memory_inst|memory[13][15]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[15][15]~q\,
	datac => \data_memory_inst|memory[13][15]~q\,
	datad => \data_memory_inst|Mux48~17_combout\,
	combout => \data_memory_inst|Mux48~18_combout\);

-- Location: LCCOMB_X81_Y12_N4
\data_memory_inst|memory[11][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[11][15]~feeder_combout\);

-- Location: FF_X81_Y12_N5
\data_memory_inst|memory[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][15]~q\);

-- Location: FF_X81_Y9_N7
\data_memory_inst|memory[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][15]~q\);

-- Location: LCCOMB_X82_Y12_N6
\data_memory_inst|memory[9][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[9][15]~feeder_combout\);

-- Location: FF_X82_Y12_N7
\data_memory_inst|memory[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][15]~q\);

-- Location: FF_X81_Y12_N23
\data_memory_inst|memory[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][15]~q\);

-- Location: LCCOMB_X81_Y12_N22
\data_memory_inst|Mux48~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[9][15]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[8][15]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][15]~q\,
	datac => \data_memory_inst|memory[8][15]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux48~10_combout\);

-- Location: LCCOMB_X81_Y9_N6
\data_memory_inst|Mux48~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux48~10_combout\ & (\data_memory_inst|memory[11][15]~q\)) # (!\data_memory_inst|Mux48~10_combout\ & ((\data_memory_inst|memory[10][15]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][15]~q\,
	datac => \data_memory_inst|memory[10][15]~q\,
	datad => \data_memory_inst|Mux48~10_combout\,
	combout => \data_memory_inst|Mux48~11_combout\);

-- Location: LCCOMB_X87_Y9_N20
\data_memory_inst|memory[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[2][15]~feeder_combout\);

-- Location: FF_X87_Y9_N21
\data_memory_inst|memory[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][15]~q\);

-- Location: FF_X83_Y9_N3
\data_memory_inst|memory[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][15]~q\);

-- Location: LCCOMB_X86_Y9_N10
\data_memory_inst|memory[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[1][15]~feeder_combout\);

-- Location: FF_X86_Y9_N11
\data_memory_inst|memory[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][15]~q\);

-- Location: FF_X83_Y9_N9
\data_memory_inst|memory[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][15]~q\);

-- Location: LCCOMB_X83_Y9_N8
\data_memory_inst|Mux48~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~14_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[1][15]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][15]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][15]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux48~14_combout\);

-- Location: LCCOMB_X83_Y9_N2
\data_memory_inst|Mux48~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux48~14_combout\ & ((\data_memory_inst|memory[3][15]~q\))) # (!\data_memory_inst|Mux48~14_combout\ & (\data_memory_inst|memory[2][15]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][15]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][15]~q\,
	datad => \data_memory_inst|Mux48~14_combout\,
	combout => \data_memory_inst|Mux48~15_combout\);

-- Location: LCCOMB_X87_Y10_N24
\data_memory_inst|memory[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[5][15]~feeder_combout\);

-- Location: FF_X87_Y10_N25
\data_memory_inst|memory[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][15]~q\);

-- Location: FF_X85_Y10_N5
\data_memory_inst|memory[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][15]~q\);

-- Location: LCCOMB_X86_Y6_N2
\data_memory_inst|memory[6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][15]~feeder_combout\ = \register_file_inst|Mux48~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux48~4_combout\,
	combout => \data_memory_inst|memory[6][15]~feeder_combout\);

-- Location: FF_X86_Y6_N3
\data_memory_inst|memory[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][15]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][15]~q\);

-- Location: FF_X85_Y10_N3
\data_memory_inst|memory[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux48~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][15]~q\);

-- Location: LCCOMB_X85_Y10_N2
\data_memory_inst|Mux48~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][15]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][15]~q\,
	datac => \data_memory_inst|memory[4][15]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux48~12_combout\);

-- Location: LCCOMB_X85_Y10_N4
\data_memory_inst|Mux48~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux48~12_combout\ & ((\data_memory_inst|memory[7][15]~q\))) # (!\data_memory_inst|Mux48~12_combout\ & (\data_memory_inst|memory[5][15]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][15]~q\,
	datac => \data_memory_inst|memory[7][15]~q\,
	datad => \data_memory_inst|Mux48~12_combout\,
	combout => \data_memory_inst|Mux48~13_combout\);

-- Location: LCCOMB_X79_Y7_N2
\data_memory_inst|Mux48~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux48~13_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (!\ALU_inst|Add0~74_combout\ & (\data_memory_inst|Mux48~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux48~15_combout\,
	datad => \data_memory_inst|Mux48~13_combout\,
	combout => \data_memory_inst|Mux48~16_combout\);

-- Location: LCCOMB_X79_Y7_N24
\data_memory_inst|Mux48~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux48~16_combout\ & (\data_memory_inst|Mux48~18_combout\)) # (!\data_memory_inst|Mux48~16_combout\ & ((\data_memory_inst|Mux48~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux48~18_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux48~11_combout\,
	datad => \data_memory_inst|Mux48~16_combout\,
	combout => \data_memory_inst|Mux48~19_combout\);

-- Location: LCCOMB_X79_Y7_N18
\data_memory_inst|Mux48~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux48~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux48~9_combout\)) # (!\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux48~19_combout\))))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux48~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux48~9_combout\,
	datad => \data_memory_inst|Mux48~19_combout\,
	combout => \data_memory_inst|Mux48~20_combout\);

-- Location: LCCOMB_X79_Y7_N30
\MUX_MemtoReg_inst|MemtoReg_out[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux48~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\ALU_inst|Add0~102_combout\ & (\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~102_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux48~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\);

-- Location: FF_X79_Y7_N31
\register_file_inst|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[15]~19_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][15]~q\);

-- Location: LCCOMB_X80_Y4_N28
\register_file_inst|Mux80~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux80~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|registers[1][15]~q\) # (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[0][15]~q\ & ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[0][15]~q\,
	datac => \register_file_inst|registers[1][15]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux80~4_combout\);

-- Location: LCCOMB_X81_Y3_N22
\register_file_inst|Mux80~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux80~5_combout\ = (\register_file_inst|Mux80~4_combout\ & ((\register_file_inst|registers[5][15]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux80~4_combout\ & 
-- (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & \register_file_inst|registers[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][15]~q\,
	datab => \register_file_inst|Mux80~4_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[4][15]~q\,
	combout => \register_file_inst|Mux80~5_combout\);

-- Location: LCCOMB_X77_Y6_N12
\register_file_inst|Mux80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux80~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][15]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][15]~q\,
	datac => \register_file_inst|registers[12][15]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux80~2_combout\);

-- Location: LCCOMB_X80_Y3_N12
\register_file_inst|Mux80~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux80~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux80~2_combout\ & ((\register_file_inst|registers[13][15]~q\))) # (!\register_file_inst|Mux80~2_combout\ & 
-- (\register_file_inst|registers[9][15]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[9][15]~q\,
	datac => \register_file_inst|Mux80~2_combout\,
	datad => \register_file_inst|registers[13][15]~q\,
	combout => \register_file_inst|Mux80~3_combout\);

-- Location: LCCOMB_X81_Y3_N28
\register_file_inst|Mux80~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux80~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux80~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux80~3_combout\))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux80~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux80~5_combout\,
	datad => \register_file_inst|Mux80~3_combout\,
	combout => \register_file_inst|Mux80~6_combout\);

-- Location: FF_X80_Y5_N29
\register_file_inst|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][16]~q\);

-- Location: FF_X80_Y5_N19
\register_file_inst|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][16]~q\);

-- Location: LCCOMB_X80_Y3_N28
\register_file_inst|registers[1][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[1][16]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	combout => \register_file_inst|registers[1][16]~feeder_combout\);

-- Location: FF_X80_Y3_N29
\register_file_inst|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[1][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][16]~q\);

-- Location: LCCOMB_X80_Y5_N26
\register_file_inst|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux47~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][16]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][16]~q\,
	datab => \register_file_inst|registers[1][16]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux47~2_combout\);

-- Location: FF_X81_Y7_N21
\register_file_inst|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][16]~q\);

-- Location: LCCOMB_X80_Y5_N8
\register_file_inst|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux47~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux47~2_combout\ & ((\register_file_inst|registers[5][16]~q\))) # (!\register_file_inst|Mux47~2_combout\ & (\register_file_inst|registers[4][16]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[4][16]~q\,
	datac => \register_file_inst|Mux47~2_combout\,
	datad => \register_file_inst|registers[5][16]~q\,
	combout => \register_file_inst|Mux47~3_combout\);

-- Location: FF_X80_Y3_N31
\register_file_inst|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][16]~q\);

-- Location: FF_X77_Y5_N25
\register_file_inst|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][16]~q\);

-- Location: FF_X77_Y6_N11
\register_file_inst|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][16]~q\);

-- Location: LCCOMB_X77_Y6_N28
\register_file_inst|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux47~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[12][16]~q\) # (\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][16]~q\ & 
-- ((!\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][16]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[12][16]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux47~0_combout\);

-- Location: LCCOMB_X77_Y5_N10
\register_file_inst|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux47~1_combout\ = (\register_file_inst|Mux47~0_combout\ & (((\register_file_inst|registers[13][16]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux47~0_combout\ & (\register_file_inst|registers[9][16]~q\ & 
-- ((\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][16]~q\,
	datab => \register_file_inst|registers[13][16]~q\,
	datac => \register_file_inst|Mux47~0_combout\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux47~1_combout\);

-- Location: LCCOMB_X77_Y5_N26
\register_file_inst|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux47~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux47~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux47~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux47~3_combout\,
	datad => \register_file_inst|Mux47~1_combout\,
	combout => \register_file_inst|Mux47~4_combout\);

-- Location: LCCOMB_X77_Y11_N0
\data_memory_inst|memory[29][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[29][16]~feeder_combout\);

-- Location: FF_X77_Y11_N1
\data_memory_inst|memory[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][16]~q\);

-- Location: FF_X80_Y11_N15
\data_memory_inst|memory[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][16]~q\);

-- Location: LCCOMB_X86_Y11_N8
\data_memory_inst|memory[25][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[25][16]~feeder_combout\);

-- Location: FF_X86_Y11_N9
\data_memory_inst|memory[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][16]~q\);

-- Location: FF_X80_Y11_N17
\data_memory_inst|memory[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][16]~q\);

-- Location: LCCOMB_X80_Y11_N16
\data_memory_inst|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~0_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[25][16]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|memory[17][16]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][16]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[17][16]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux47~0_combout\);

-- Location: LCCOMB_X80_Y11_N14
\data_memory_inst|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux47~0_combout\ & (\data_memory_inst|memory[29][16]~q\)) # (!\data_memory_inst|Mux47~0_combout\ & ((\data_memory_inst|memory[21][16]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][16]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][16]~q\,
	datad => \data_memory_inst|Mux47~0_combout\,
	combout => \data_memory_inst|Mux47~1_combout\);

-- Location: LCCOMB_X85_Y11_N12
\data_memory_inst|memory[23][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[23][16]~feeder_combout\);

-- Location: FF_X85_Y11_N13
\data_memory_inst|memory[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][16]~q\);

-- Location: FF_X81_Y11_N3
\data_memory_inst|memory[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][16]~q\);

-- Location: LCCOMB_X82_Y11_N24
\data_memory_inst|memory[27][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[27][16]~feeder_combout\);

-- Location: FF_X82_Y11_N25
\data_memory_inst|memory[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][16]~q\);

-- Location: FF_X81_Y11_N17
\data_memory_inst|memory[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][16]~q\);

-- Location: LCCOMB_X81_Y11_N16
\data_memory_inst|Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][16]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][16]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][16]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux47~7_combout\);

-- Location: LCCOMB_X81_Y11_N2
\data_memory_inst|Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux47~7_combout\ & ((\data_memory_inst|memory[31][16]~q\))) # (!\data_memory_inst|Mux47~7_combout\ & (\data_memory_inst|memory[23][16]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][16]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[31][16]~q\,
	datad => \data_memory_inst|Mux47~7_combout\,
	combout => \data_memory_inst|Mux47~8_combout\);

-- Location: LCCOMB_X86_Y11_N26
\data_memory_inst|memory[24][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[24][16]~feeder_combout\);

-- Location: FF_X86_Y11_N27
\data_memory_inst|memory[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][16]~q\);

-- Location: FF_X82_Y7_N9
\data_memory_inst|memory[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][16]~q\);

-- Location: LCCOMB_X85_Y5_N30
\data_memory_inst|memory[20][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[20][16]~feeder_combout\);

-- Location: FF_X85_Y5_N31
\data_memory_inst|memory[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][16]~q\);

-- Location: FF_X82_Y7_N3
\data_memory_inst|memory[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][16]~q\);

-- Location: LCCOMB_X82_Y7_N2
\data_memory_inst|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][16]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][16]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][16]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][16]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux47~4_combout\);

-- Location: LCCOMB_X82_Y7_N8
\data_memory_inst|Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux47~4_combout\ & ((\data_memory_inst|memory[28][16]~q\))) # (!\data_memory_inst|Mux47~4_combout\ & (\data_memory_inst|memory[24][16]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][16]~q\,
	datac => \data_memory_inst|memory[28][16]~q\,
	datad => \data_memory_inst|Mux47~4_combout\,
	combout => \data_memory_inst|Mux47~5_combout\);

-- Location: LCCOMB_X83_Y7_N0
\data_memory_inst|memory[26][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[26][16]~feeder_combout\);

-- Location: FF_X83_Y7_N1
\data_memory_inst|memory[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][16]~q\);

-- Location: FF_X83_Y7_N3
\data_memory_inst|memory[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][16]~q\);

-- Location: LCCOMB_X84_Y7_N30
\data_memory_inst|memory[22][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[22][16]~feeder_combout\);

-- Location: FF_X84_Y7_N31
\data_memory_inst|memory[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][16]~q\);

-- Location: FF_X84_Y7_N17
\data_memory_inst|memory[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][16]~q\);

-- Location: LCCOMB_X84_Y7_N16
\data_memory_inst|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][16]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][16]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][16]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[18][16]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux47~2_combout\);

-- Location: LCCOMB_X83_Y7_N2
\data_memory_inst|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux47~2_combout\ & ((\data_memory_inst|memory[30][16]~q\))) # (!\data_memory_inst|Mux47~2_combout\ & (\data_memory_inst|memory[26][16]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[26][16]~q\,
	datac => \data_memory_inst|memory[30][16]~q\,
	datad => \data_memory_inst|Mux47~2_combout\,
	combout => \data_memory_inst|Mux47~3_combout\);

-- Location: LCCOMB_X82_Y7_N6
\data_memory_inst|Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~6_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\) # ((\data_memory_inst|Mux47~3_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux47~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux47~5_combout\,
	datad => \data_memory_inst|Mux47~3_combout\,
	combout => \data_memory_inst|Mux47~6_combout\);

-- Location: LCCOMB_X81_Y7_N30
\data_memory_inst|Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux47~6_combout\ & ((\data_memory_inst|Mux47~8_combout\))) # (!\data_memory_inst|Mux47~6_combout\ & (\data_memory_inst|Mux47~1_combout\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux47~1_combout\,
	datac => \data_memory_inst|Mux47~8_combout\,
	datad => \data_memory_inst|Mux47~6_combout\,
	combout => \data_memory_inst|Mux47~9_combout\);

-- Location: LCCOMB_X82_Y12_N16
\data_memory_inst|memory[9][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[9][16]~feeder_combout\);

-- Location: FF_X82_Y12_N17
\data_memory_inst|memory[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][16]~q\);

-- Location: FF_X81_Y12_N25
\data_memory_inst|memory[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][16]~q\);

-- Location: LCCOMB_X81_Y9_N28
\data_memory_inst|memory[10][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[10][16]~feeder_combout\);

-- Location: FF_X81_Y9_N29
\data_memory_inst|memory[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][16]~q\);

-- Location: FF_X81_Y12_N3
\data_memory_inst|memory[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][16]~q\);

-- Location: LCCOMB_X81_Y12_N2
\data_memory_inst|Mux47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][16]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[10][16]~q\,
	datac => \data_memory_inst|memory[8][16]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux47~12_combout\);

-- Location: LCCOMB_X81_Y12_N24
\data_memory_inst|Mux47~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux47~12_combout\ & ((\data_memory_inst|memory[11][16]~q\))) # (!\data_memory_inst|Mux47~12_combout\ & (\data_memory_inst|memory[9][16]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][16]~q\,
	datac => \data_memory_inst|memory[11][16]~q\,
	datad => \data_memory_inst|Mux47~12_combout\,
	combout => \data_memory_inst|Mux47~13_combout\);

-- Location: LCCOMB_X84_Y13_N6
\data_memory_inst|memory[1][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[1][16]~feeder_combout\);

-- Location: FF_X84_Y13_N7
\data_memory_inst|memory[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][16]~q\);

-- Location: FF_X83_Y9_N7
\data_memory_inst|memory[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][16]~q\);

-- Location: LCCOMB_X87_Y9_N2
\data_memory_inst|memory[2][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[2][16]~feeder_combout\);

-- Location: FF_X87_Y9_N3
\data_memory_inst|memory[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][16]~q\);

-- Location: FF_X83_Y9_N1
\data_memory_inst|memory[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][16]~q\);

-- Location: LCCOMB_X83_Y9_N0
\data_memory_inst|Mux47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~14_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[2][16]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[0][16]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][16]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][16]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux47~14_combout\);

-- Location: LCCOMB_X83_Y9_N6
\data_memory_inst|Mux47~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux47~14_combout\ & ((\data_memory_inst|memory[3][16]~q\))) # (!\data_memory_inst|Mux47~14_combout\ & (\data_memory_inst|memory[1][16]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][16]~q\,
	datac => \data_memory_inst|memory[3][16]~q\,
	datad => \data_memory_inst|Mux47~14_combout\,
	combout => \data_memory_inst|Mux47~15_combout\);

-- Location: LCCOMB_X82_Y9_N16
\data_memory_inst|Mux47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~16_combout\ = (\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\) # ((\data_memory_inst|Mux47~13_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (!\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux47~13_combout\,
	datad => \data_memory_inst|Mux47~15_combout\,
	combout => \data_memory_inst|Mux47~16_combout\);

-- Location: LCCOMB_X86_Y10_N14
\data_memory_inst|memory[7][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[7][16]~feeder_combout\);

-- Location: FF_X86_Y10_N15
\data_memory_inst|memory[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][16]~q\);

-- Location: FF_X85_Y6_N29
\data_memory_inst|memory[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][16]~q\);

-- Location: LCCOMB_X84_Y13_N28
\data_memory_inst|memory[5][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[5][16]~feeder_combout\);

-- Location: FF_X84_Y13_N29
\data_memory_inst|memory[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][16]~q\);

-- Location: LCCOMB_X85_Y10_N14
\data_memory_inst|memory[4][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[4][16]~feeder_combout\);

-- Location: FF_X85_Y10_N15
\data_memory_inst|memory[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][16]~q\);

-- Location: LCCOMB_X84_Y10_N14
\data_memory_inst|Mux47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][16]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][16]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][16]~q\,
	datab => \data_memory_inst|memory[4][16]~q\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux47~10_combout\);

-- Location: LCCOMB_X85_Y6_N28
\data_memory_inst|Mux47~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux47~10_combout\ & (\data_memory_inst|memory[7][16]~q\)) # (!\data_memory_inst|Mux47~10_combout\ & ((\data_memory_inst|memory[6][16]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[7][16]~q\,
	datac => \data_memory_inst|memory[6][16]~q\,
	datad => \data_memory_inst|Mux47~10_combout\,
	combout => \data_memory_inst|Mux47~11_combout\);

-- Location: FF_X77_Y5_N27
\data_memory_inst|memory[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][16]~q\);

-- Location: FF_X85_Y6_N19
\data_memory_inst|memory[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][16]~q\);

-- Location: LCCOMB_X87_Y6_N28
\data_memory_inst|memory[13][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][16]~feeder_combout\ = \register_file_inst|Mux47~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux47~4_combout\,
	combout => \data_memory_inst|memory[13][16]~feeder_combout\);

-- Location: FF_X87_Y6_N29
\data_memory_inst|memory[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][16]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][16]~q\);

-- Location: FF_X87_Y6_N23
\data_memory_inst|memory[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux47~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][16]~q\);

-- Location: LCCOMB_X87_Y6_N22
\data_memory_inst|Mux47~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[13][16]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[12][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[13][16]~q\,
	datac => \data_memory_inst|memory[12][16]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux47~17_combout\);

-- Location: LCCOMB_X85_Y6_N18
\data_memory_inst|Mux47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux47~17_combout\ & (\data_memory_inst|memory[15][16]~q\)) # (!\data_memory_inst|Mux47~17_combout\ & ((\data_memory_inst|memory[14][16]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][16]~q\,
	datac => \data_memory_inst|memory[14][16]~q\,
	datad => \data_memory_inst|Mux47~17_combout\,
	combout => \data_memory_inst|Mux47~18_combout\);

-- Location: LCCOMB_X81_Y7_N24
\data_memory_inst|Mux47~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~19_combout\ = (\data_memory_inst|Mux47~16_combout\ & (((\data_memory_inst|Mux47~18_combout\)) # (!\ALU_inst|Add0~69_combout\))) # (!\data_memory_inst|Mux47~16_combout\ & (\ALU_inst|Add0~69_combout\ & 
-- (\data_memory_inst|Mux47~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux47~16_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux47~11_combout\,
	datad => \data_memory_inst|Mux47~18_combout\,
	combout => \data_memory_inst|Mux47~19_combout\);

-- Location: LCCOMB_X81_Y7_N14
\data_memory_inst|Mux47~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux47~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux47~9_combout\)) # (!\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux47~19_combout\))))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux47~9_combout\,
	datad => \data_memory_inst|Mux47~19_combout\,
	combout => \data_memory_inst|Mux47~20_combout\);

-- Location: LCCOMB_X80_Y3_N10
\register_file_inst|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux15~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][16]~q\) # ((\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[0][16]~q\ & 
-- !\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][16]~q\,
	datab => \register_file_inst|registers[0][16]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux15~0_combout\);

-- Location: LCCOMB_X80_Y3_N30
\register_file_inst|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux15~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux15~0_combout\ & ((\register_file_inst|registers[9][16]~q\))) # (!\register_file_inst|Mux15~0_combout\ & (\register_file_inst|registers[8][16]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][16]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[9][16]~q\,
	datad => \register_file_inst|Mux15~0_combout\,
	combout => \register_file_inst|Mux15~1_combout\);

-- Location: LCCOMB_X75_Y3_N16
\register_file_inst|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux15~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux15~1_combout\,
	combout => \register_file_inst|Mux15~2_combout\);

-- Location: LCCOMB_X77_Y8_N26
\ALU_inst|Add0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~149_combout\ = (\register_file_inst|Mux47~4_combout\ & (\instruction_memory_inst|RD\(0) $ (((\instruction_memory_inst|RD\(28) & !\instruction_memory_inst|RD\(19)))))) # (!\register_file_inst|Mux47~4_combout\ & 
-- (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux47~4_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(19),
	datad => \instruction_memory_inst|RD\(0),
	combout => \ALU_inst|Add0~149_combout\);

-- Location: LCCOMB_X76_Y7_N18
\ALU_inst|Add0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~104_combout\ = (\register_file_inst|Mux15~2_combout\ & ((\ALU_inst|Add0~149_combout\ & (\ALU_inst|Add0~103\ & VCC)) # (!\ALU_inst|Add0~149_combout\ & (!\ALU_inst|Add0~103\)))) # (!\register_file_inst|Mux15~2_combout\ & 
-- ((\ALU_inst|Add0~149_combout\ & (!\ALU_inst|Add0~103\)) # (!\ALU_inst|Add0~149_combout\ & ((\ALU_inst|Add0~103\) # (GND)))))
-- \ALU_inst|Add0~105\ = CARRY((\register_file_inst|Mux15~2_combout\ & (!\ALU_inst|Add0~149_combout\ & !\ALU_inst|Add0~103\)) # (!\register_file_inst|Mux15~2_combout\ & ((!\ALU_inst|Add0~103\) # (!\ALU_inst|Add0~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux15~2_combout\,
	datab => \ALU_inst|Add0~149_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~103\,
	combout => \ALU_inst|Add0~104_combout\,
	cout => \ALU_inst|Add0~105\);

-- Location: LCCOMB_X81_Y7_N20
\MUX_MemtoReg_inst|MemtoReg_out[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux47~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \data_memory_inst|Mux47~20_combout\,
	datad => \ALU_inst|Add0~104_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\);

-- Location: FF_X77_Y6_N29
\register_file_inst|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[16]~20_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][16]~q\);

-- Location: LCCOMB_X77_Y6_N10
\register_file_inst|Mux79~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux79~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (\register_file_inst|registers[12][16]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[12][16]~q\,
	datac => \register_file_inst|registers[8][16]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux79~2_combout\);

-- Location: LCCOMB_X77_Y5_N24
\register_file_inst|Mux79~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux79~3_combout\ = (\register_file_inst|Mux79~2_combout\ & (((\register_file_inst|registers[13][16]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\))) # (!\register_file_inst|Mux79~2_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[9][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux79~2_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[13][16]~q\,
	datad => \register_file_inst|registers[9][16]~q\,
	combout => \register_file_inst|Mux79~3_combout\);

-- Location: LCCOMB_X80_Y5_N18
\register_file_inst|Mux79~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux79~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[1][16]~q\) # ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (((\register_file_inst|registers[0][16]~q\ & !\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[1][16]~q\,
	datac => \register_file_inst|registers[0][16]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux79~4_combout\);

-- Location: LCCOMB_X80_Y5_N28
\register_file_inst|Mux79~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux79~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux79~4_combout\ & ((\register_file_inst|registers[5][16]~q\))) # (!\register_file_inst|Mux79~4_combout\ & 
-- (\register_file_inst|registers[4][16]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|Mux79~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|Mux79~4_combout\,
	datac => \register_file_inst|registers[4][16]~q\,
	datad => \register_file_inst|registers[5][16]~q\,
	combout => \register_file_inst|Mux79~5_combout\);

-- Location: LCCOMB_X79_Y5_N6
\register_file_inst|Mux79~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux79~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux79~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux79~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux79~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux79~3_combout\,
	datab => \register_file_inst|Mux79~5_combout\,
	datac => \instruction_memory_inst|RD\(11),
	datad => \instruction_memory_inst|RD\(19),
	combout => \register_file_inst|Mux79~6_combout\);

-- Location: FF_X83_Y5_N27
\register_file_inst|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][17]~q\);

-- Location: FF_X80_Y3_N21
\register_file_inst|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][17]~q\);

-- Location: FF_X80_Y5_N7
\register_file_inst|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][17]~q\);

-- Location: LCCOMB_X80_Y3_N20
\register_file_inst|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux14~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(24)) # ((\register_file_inst|registers[1][17]~q\)))) # (!\instruction_memory_inst|RD\(18) & (!\instruction_memory_inst|RD\(24) & 
-- ((\register_file_inst|registers[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[1][17]~q\,
	datad => \register_file_inst|registers[0][17]~q\,
	combout => \register_file_inst|Mux14~0_combout\);

-- Location: LCCOMB_X80_Y3_N2
\register_file_inst|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux14~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux14~0_combout\ & ((\register_file_inst|registers[9][17]~q\))) # (!\register_file_inst|Mux14~0_combout\ & (\register_file_inst|registers[8][17]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][17]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[9][17]~q\,
	datad => \register_file_inst|Mux14~0_combout\,
	combout => \register_file_inst|Mux14~1_combout\);

-- Location: LCCOMB_X80_Y3_N24
\register_file_inst|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux14~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux14~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux14~1_combout\,
	combout => \register_file_inst|Mux14~2_combout\);

-- Location: FF_X81_Y7_N3
\register_file_inst|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][17]~q\);

-- Location: LCCOMB_X80_Y5_N30
\register_file_inst|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux46~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][17]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][17]~q\,
	datab => \register_file_inst|registers[1][17]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux46~2_combout\);

-- Location: FF_X80_Y5_N13
\register_file_inst|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][17]~q\);

-- Location: LCCOMB_X80_Y5_N24
\register_file_inst|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux46~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux46~2_combout\ & (\register_file_inst|registers[5][17]~q\)) # (!\register_file_inst|Mux46~2_combout\ & ((\register_file_inst|registers[4][17]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][17]~q\,
	datac => \register_file_inst|Mux46~2_combout\,
	datad => \register_file_inst|registers[4][17]~q\,
	combout => \register_file_inst|Mux46~3_combout\);

-- Location: FF_X82_Y5_N29
\register_file_inst|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][17]~q\);

-- Location: FF_X83_Y5_N21
\register_file_inst|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][17]~q\);

-- Location: LCCOMB_X83_Y5_N26
\register_file_inst|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux46~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][17]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][17]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][17]~q\,
	datac => \register_file_inst|registers[8][17]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux46~0_combout\);

-- Location: LCCOMB_X82_Y5_N26
\register_file_inst|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux46~1_combout\ = (\register_file_inst|Mux46~0_combout\ & ((\register_file_inst|registers[13][17]~q\) # ((!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux46~0_combout\ & (((\register_file_inst|registers[9][17]~q\ & 
-- \instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][17]~q\,
	datab => \register_file_inst|Mux46~0_combout\,
	datac => \register_file_inst|registers[9][17]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux46~1_combout\);

-- Location: LCCOMB_X82_Y5_N12
\register_file_inst|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux46~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux46~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|Mux46~3_combout\,
	datac => \register_file_inst|Mux46~1_combout\,
	datad => \instruction_memory_inst|RD\(19),
	combout => \register_file_inst|Mux46~4_combout\);

-- Location: LCCOMB_X77_Y5_N28
\ALU_inst|Add0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~150_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux46~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux46~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \ALU_inst|Add0~150_combout\);

-- Location: LCCOMB_X76_Y7_N20
\ALU_inst|Add0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~106_combout\ = ((\register_file_inst|Mux14~2_combout\ $ (\ALU_inst|Add0~150_combout\ $ (!\ALU_inst|Add0~105\)))) # (GND)
-- \ALU_inst|Add0~107\ = CARRY((\register_file_inst|Mux14~2_combout\ & ((\ALU_inst|Add0~150_combout\) # (!\ALU_inst|Add0~105\))) # (!\register_file_inst|Mux14~2_combout\ & (\ALU_inst|Add0~150_combout\ & !\ALU_inst|Add0~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux14~2_combout\,
	datab => \ALU_inst|Add0~150_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~105\,
	combout => \ALU_inst|Add0~106_combout\,
	cout => \ALU_inst|Add0~107\);

-- Location: LCCOMB_X86_Y7_N8
\data_memory_inst|memory[30][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[30][17]~feeder_combout\);

-- Location: FF_X86_Y7_N9
\data_memory_inst|memory[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][17]~q\);

-- Location: FF_X84_Y7_N11
\data_memory_inst|memory[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][17]~q\);

-- Location: LCCOMB_X86_Y7_N22
\data_memory_inst|memory[26][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[26][17]~feeder_combout\);

-- Location: FF_X86_Y7_N23
\data_memory_inst|memory[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][17]~q\);

-- Location: FF_X84_Y7_N1
\data_memory_inst|memory[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][17]~q\);

-- Location: LCCOMB_X84_Y7_N0
\data_memory_inst|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][17]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][17]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[18][17]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux46~0_combout\);

-- Location: LCCOMB_X84_Y7_N10
\data_memory_inst|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux46~0_combout\ & (\data_memory_inst|memory[30][17]~q\)) # (!\data_memory_inst|Mux46~0_combout\ & ((\data_memory_inst|memory[22][17]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[30][17]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[22][17]~q\,
	datad => \data_memory_inst|Mux46~0_combout\,
	combout => \data_memory_inst|Mux46~1_combout\);

-- Location: LCCOMB_X82_Y9_N30
\data_memory_inst|memory[20][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[20][17]~feeder_combout\);

-- Location: FF_X82_Y9_N31
\data_memory_inst|memory[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][17]~q\);

-- Location: FF_X82_Y7_N11
\data_memory_inst|memory[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][17]~q\);

-- Location: LCCOMB_X87_Y9_N8
\data_memory_inst|memory[24][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[24][17]~feeder_combout\);

-- Location: FF_X87_Y9_N9
\data_memory_inst|memory[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][17]~q\);

-- Location: FF_X82_Y7_N25
\data_memory_inst|memory[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][17]~q\);

-- Location: LCCOMB_X82_Y7_N24
\data_memory_inst|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][17]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][17]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][17]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux46~4_combout\);

-- Location: LCCOMB_X82_Y7_N10
\data_memory_inst|Mux46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux46~4_combout\ & ((\data_memory_inst|memory[28][17]~q\))) # (!\data_memory_inst|Mux46~4_combout\ & (\data_memory_inst|memory[20][17]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][17]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][17]~q\,
	datad => \data_memory_inst|Mux46~4_combout\,
	combout => \data_memory_inst|Mux46~5_combout\);

-- Location: LCCOMB_X82_Y10_N0
\data_memory_inst|memory[25][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[25][17]~feeder_combout\);

-- Location: FF_X82_Y10_N1
\data_memory_inst|memory[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][17]~q\);

-- Location: FF_X77_Y11_N21
\data_memory_inst|memory[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][17]~q\);

-- Location: LCCOMB_X80_Y11_N26
\data_memory_inst|memory[21][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[21][17]~feeder_combout\);

-- Location: FF_X80_Y11_N27
\data_memory_inst|memory[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][17]~q\);

-- Location: FF_X77_Y11_N11
\data_memory_inst|memory[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][17]~q\);

-- Location: LCCOMB_X77_Y11_N10
\data_memory_inst|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][17]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][17]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][17]~q\,
	datac => \data_memory_inst|memory[17][17]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux46~2_combout\);

-- Location: LCCOMB_X77_Y11_N20
\data_memory_inst|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux46~2_combout\ & ((\data_memory_inst|memory[29][17]~q\))) # (!\data_memory_inst|Mux46~2_combout\ & (\data_memory_inst|memory[25][17]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][17]~q\,
	datac => \data_memory_inst|memory[29][17]~q\,
	datad => \data_memory_inst|Mux46~2_combout\,
	combout => \data_memory_inst|Mux46~3_combout\);

-- Location: LCCOMB_X81_Y7_N4
\data_memory_inst|Mux46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~6_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\) # ((\data_memory_inst|Mux46~3_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux46~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux46~5_combout\,
	datad => \data_memory_inst|Mux46~3_combout\,
	combout => \data_memory_inst|Mux46~6_combout\);

-- Location: LCCOMB_X80_Y13_N30
\data_memory_inst|memory[23][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[23][17]~feeder_combout\);

-- Location: FF_X80_Y13_N31
\data_memory_inst|memory[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][17]~q\);

-- Location: FF_X80_Y10_N27
\data_memory_inst|memory[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][17]~q\);

-- Location: LCCOMB_X80_Y10_N26
\data_memory_inst|Mux46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][17]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][17]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][17]~q\,
	datac => \data_memory_inst|memory[19][17]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux46~7_combout\);

-- Location: LCCOMB_X81_Y10_N22
\data_memory_inst|memory[27][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[27][17]~feeder_combout\);

-- Location: FF_X81_Y10_N23
\data_memory_inst|memory[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][17]~q\);

-- Location: FF_X80_Y10_N17
\data_memory_inst|memory[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][17]~q\);

-- Location: LCCOMB_X80_Y10_N16
\data_memory_inst|Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~8_combout\ = (\data_memory_inst|Mux46~7_combout\ & (((\data_memory_inst|memory[31][17]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux46~7_combout\ & (\data_memory_inst|memory[27][17]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux46~7_combout\,
	datab => \data_memory_inst|memory[27][17]~q\,
	datac => \data_memory_inst|memory[31][17]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux46~8_combout\);

-- Location: LCCOMB_X81_Y7_N22
\data_memory_inst|Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux46~6_combout\ & ((\data_memory_inst|Mux46~8_combout\))) # (!\data_memory_inst|Mux46~6_combout\ & (\data_memory_inst|Mux46~1_combout\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux46~1_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux46~6_combout\,
	datad => \data_memory_inst|Mux46~8_combout\,
	combout => \data_memory_inst|Mux46~9_combout\);

-- Location: LCCOMB_X82_Y5_N20
\data_memory_inst|memory[15][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[15][17]~feeder_combout\);

-- Location: FF_X82_Y5_N21
\data_memory_inst|memory[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][17]~q\);

-- Location: FF_X74_Y6_N1
\data_memory_inst|memory[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][17]~q\);

-- Location: LCCOMB_X73_Y9_N12
\data_memory_inst|memory[14][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[14][17]~feeder_combout\);

-- Location: FF_X73_Y9_N13
\data_memory_inst|memory[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][17]~q\);

-- Location: FF_X74_Y6_N3
\data_memory_inst|memory[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][17]~q\);

-- Location: LCCOMB_X74_Y6_N2
\data_memory_inst|Mux46~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][17]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][17]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][17]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux46~17_combout\);

-- Location: LCCOMB_X74_Y6_N0
\data_memory_inst|Mux46~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux46~17_combout\ & (\data_memory_inst|memory[15][17]~q\)) # (!\data_memory_inst|Mux46~17_combout\ & ((\data_memory_inst|memory[13][17]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][17]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[13][17]~q\,
	datad => \data_memory_inst|Mux46~17_combout\,
	combout => \data_memory_inst|Mux46~18_combout\);

-- Location: LCCOMB_X81_Y12_N0
\data_memory_inst|memory[11][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[11][17]~feeder_combout\);

-- Location: FF_X81_Y12_N1
\data_memory_inst|memory[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][17]~q\);

-- Location: FF_X81_Y9_N19
\data_memory_inst|memory[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][17]~q\);

-- Location: LCCOMB_X82_Y12_N18
\data_memory_inst|memory[9][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[9][17]~feeder_combout\);

-- Location: FF_X82_Y12_N19
\data_memory_inst|memory[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][17]~q\);

-- Location: FF_X81_Y12_N27
\data_memory_inst|memory[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][17]~q\);

-- Location: LCCOMB_X81_Y12_N26
\data_memory_inst|Mux46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][17]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][17]~q\,
	datac => \data_memory_inst|memory[8][17]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux46~10_combout\);

-- Location: LCCOMB_X81_Y9_N18
\data_memory_inst|Mux46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux46~10_combout\ & (\data_memory_inst|memory[11][17]~q\)) # (!\data_memory_inst|Mux46~10_combout\ & ((\data_memory_inst|memory[10][17]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][17]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[10][17]~q\,
	datad => \data_memory_inst|Mux46~10_combout\,
	combout => \data_memory_inst|Mux46~11_combout\);

-- Location: LCCOMB_X74_Y11_N2
\data_memory_inst|memory[5][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[5][17]~feeder_combout\);

-- Location: FF_X74_Y11_N3
\data_memory_inst|memory[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][17]~q\);

-- Location: FF_X85_Y7_N7
\data_memory_inst|memory[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][17]~q\);

-- Location: LCCOMB_X87_Y7_N26
\data_memory_inst|memory[6][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[6][17]~feeder_combout\);

-- Location: FF_X87_Y7_N27
\data_memory_inst|memory[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][17]~q\);

-- Location: FF_X85_Y7_N29
\data_memory_inst|memory[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][17]~q\);

-- Location: LCCOMB_X85_Y7_N28
\data_memory_inst|Mux46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][17]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][17]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][17]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux46~12_combout\);

-- Location: LCCOMB_X85_Y7_N6
\data_memory_inst|Mux46~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux46~12_combout\ & ((\data_memory_inst|memory[7][17]~q\))) # (!\data_memory_inst|Mux46~12_combout\ & (\data_memory_inst|memory[5][17]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][17]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[7][17]~q\,
	datad => \data_memory_inst|Mux46~12_combout\,
	combout => \data_memory_inst|Mux46~13_combout\);

-- Location: LCCOMB_X87_Y9_N26
\data_memory_inst|memory[2][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[2][17]~feeder_combout\);

-- Location: FF_X87_Y9_N27
\data_memory_inst|memory[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][17]~q\);

-- Location: FF_X83_Y9_N11
\data_memory_inst|memory[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][17]~q\);

-- Location: LCCOMB_X86_Y9_N20
\data_memory_inst|memory[1][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][17]~feeder_combout\ = \register_file_inst|Mux46~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux46~4_combout\,
	combout => \data_memory_inst|memory[1][17]~feeder_combout\);

-- Location: FF_X86_Y9_N21
\data_memory_inst|memory[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][17]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][17]~q\);

-- Location: FF_X83_Y9_N21
\data_memory_inst|memory[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux46~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][17]~q\);

-- Location: LCCOMB_X83_Y9_N20
\data_memory_inst|Mux46~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~14_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[1][17]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[0][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][17]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][17]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux46~14_combout\);

-- Location: LCCOMB_X83_Y9_N10
\data_memory_inst|Mux46~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux46~14_combout\ & ((\data_memory_inst|memory[3][17]~q\))) # (!\data_memory_inst|Mux46~14_combout\ & (\data_memory_inst|memory[2][17]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][17]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][17]~q\,
	datad => \data_memory_inst|Mux46~14_combout\,
	combout => \data_memory_inst|Mux46~15_combout\);

-- Location: LCCOMB_X81_Y7_N12
\data_memory_inst|Mux46~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux46~13_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (!\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux46~13_combout\,
	datad => \data_memory_inst|Mux46~15_combout\,
	combout => \data_memory_inst|Mux46~16_combout\);

-- Location: LCCOMB_X81_Y7_N18
\data_memory_inst|Mux46~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux46~16_combout\ & (\data_memory_inst|Mux46~18_combout\)) # (!\data_memory_inst|Mux46~16_combout\ & ((\data_memory_inst|Mux46~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux46~18_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux46~11_combout\,
	datad => \data_memory_inst|Mux46~16_combout\,
	combout => \data_memory_inst|Mux46~19_combout\);

-- Location: LCCOMB_X81_Y7_N28
\data_memory_inst|Mux46~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux46~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux46~9_combout\)) # (!\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux46~19_combout\))))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux46~9_combout\,
	datad => \data_memory_inst|Mux46~19_combout\,
	combout => \data_memory_inst|Mux46~20_combout\);

-- Location: LCCOMB_X81_Y7_N2
\MUX_MemtoReg_inst|MemtoReg_out[17]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux46~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~106_combout\,
	datad => \data_memory_inst|Mux46~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\);

-- Location: FF_X80_Y3_N3
\register_file_inst|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[17]~21_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][17]~q\);

-- Location: LCCOMB_X83_Y5_N20
\register_file_inst|Mux78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux78~2_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\) # ((\register_file_inst|registers[12][17]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][17]~q\,
	datad => \register_file_inst|registers[8][17]~q\,
	combout => \register_file_inst|Mux78~2_combout\);

-- Location: LCCOMB_X82_Y5_N28
\register_file_inst|Mux78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux78~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux78~2_combout\ & ((\register_file_inst|registers[13][17]~q\))) # (!\register_file_inst|Mux78~2_combout\ & 
-- (\register_file_inst|registers[9][17]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux78~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[9][17]~q\,
	datac => \register_file_inst|registers[13][17]~q\,
	datad => \register_file_inst|Mux78~2_combout\,
	combout => \register_file_inst|Mux78~3_combout\);

-- Location: LCCOMB_X80_Y5_N6
\register_file_inst|Mux78~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux78~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[1][17]~q\) # ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (((\register_file_inst|registers[0][17]~q\ & !\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[1][17]~q\,
	datac => \register_file_inst|registers[0][17]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux78~4_combout\);

-- Location: LCCOMB_X80_Y5_N12
\register_file_inst|Mux78~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux78~5_combout\ = (\register_file_inst|Mux78~4_combout\ & ((\register_file_inst|registers[5][17]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux78~4_combout\ & 
-- (((\register_file_inst|registers[4][17]~q\ & \MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux78~4_combout\,
	datab => \register_file_inst|registers[5][17]~q\,
	datac => \register_file_inst|registers[4][17]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux78~5_combout\);

-- Location: LCCOMB_X82_Y5_N16
\register_file_inst|Mux78~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux78~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux78~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux78~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux78~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux78~3_combout\,
	datac => \register_file_inst|Mux78~5_combout\,
	datad => \instruction_memory_inst|RD\(11),
	combout => \register_file_inst|Mux78~6_combout\);

-- Location: LCCOMB_X81_Y4_N28
\register_file_inst|registers[8][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[8][18]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	combout => \register_file_inst|registers[8][18]~feeder_combout\);

-- Location: FF_X81_Y4_N29
\register_file_inst|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[8][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][18]~q\);

-- Location: FF_X80_Y4_N15
\register_file_inst|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][18]~q\);

-- Location: FF_X80_Y4_N25
\register_file_inst|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][18]~q\);

-- Location: FF_X75_Y5_N25
\register_file_inst|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][18]~q\);

-- Location: LCCOMB_X80_Y4_N10
\register_file_inst|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux13~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][18]~q\) # ((\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[0][18]~q\ & 
-- !\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][18]~q\,
	datac => \register_file_inst|registers[0][18]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux13~0_combout\);

-- Location: LCCOMB_X80_Y4_N14
\register_file_inst|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux13~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux13~0_combout\ & ((\register_file_inst|registers[9][18]~q\))) # (!\register_file_inst|Mux13~0_combout\ & (\register_file_inst|registers[8][18]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[8][18]~q\,
	datac => \register_file_inst|registers[9][18]~q\,
	datad => \register_file_inst|Mux13~0_combout\,
	combout => \register_file_inst|Mux13~1_combout\);

-- Location: LCCOMB_X80_Y4_N16
\register_file_inst|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux13~2_combout\ = (\register_file_inst|Mux13~1_combout\ & !\instruction_memory_inst|RD\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux13~1_combout\,
	datad => \instruction_memory_inst|RD\(22),
	combout => \register_file_inst|Mux13~2_combout\);

-- Location: FF_X81_Y4_N23
\register_file_inst|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][18]~q\);

-- Location: LCCOMB_X81_Y4_N26
\register_file_inst|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux45~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][18]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][18]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][18]~q\,
	datab => \register_file_inst|registers[8][18]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux45~0_combout\);

-- Location: LCCOMB_X77_Y5_N22
\register_file_inst|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux45~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux45~0_combout\ & ((\register_file_inst|registers[13][18]~q\))) # (!\register_file_inst|Mux45~0_combout\ & (\register_file_inst|registers[9][18]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][18]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[13][18]~q\,
	datad => \register_file_inst|Mux45~0_combout\,
	combout => \register_file_inst|Mux45~1_combout\);

-- Location: FF_X81_Y7_N17
\register_file_inst|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][18]~q\);

-- Location: LCCOMB_X75_Y5_N24
\register_file_inst|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux45~2_combout\ = (\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18)) # ((\register_file_inst|registers[1][18]~q\)))) # (!\instruction_memory_inst|RD\(0) & (!\instruction_memory_inst|RD\(18) & 
-- (\register_file_inst|registers[0][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[0][18]~q\,
	datad => \register_file_inst|registers[1][18]~q\,
	combout => \register_file_inst|Mux45~2_combout\);

-- Location: FF_X75_Y5_N23
\register_file_inst|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][18]~q\);

-- Location: LCCOMB_X75_Y5_N22
\register_file_inst|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux45~3_combout\ = (\register_file_inst|Mux45~2_combout\ & ((\register_file_inst|registers[5][18]~q\) # ((!\instruction_memory_inst|RD\(18))))) # (!\register_file_inst|Mux45~2_combout\ & (((\register_file_inst|registers[4][18]~q\ & 
-- \instruction_memory_inst|RD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][18]~q\,
	datab => \register_file_inst|Mux45~2_combout\,
	datac => \register_file_inst|registers[4][18]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux45~3_combout\);

-- Location: LCCOMB_X77_Y5_N16
\register_file_inst|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux45~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux45~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux45~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux45~1_combout\,
	datad => \register_file_inst|Mux45~3_combout\,
	combout => \register_file_inst|Mux45~4_combout\);

-- Location: LCCOMB_X77_Y5_N6
\ALU_inst|Add0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~151_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux45~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux45~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \ALU_inst|Add0~151_combout\);

-- Location: LCCOMB_X76_Y7_N22
\ALU_inst|Add0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~108_combout\ = (\register_file_inst|Mux13~2_combout\ & ((\ALU_inst|Add0~151_combout\ & (\ALU_inst|Add0~107\ & VCC)) # (!\ALU_inst|Add0~151_combout\ & (!\ALU_inst|Add0~107\)))) # (!\register_file_inst|Mux13~2_combout\ & 
-- ((\ALU_inst|Add0~151_combout\ & (!\ALU_inst|Add0~107\)) # (!\ALU_inst|Add0~151_combout\ & ((\ALU_inst|Add0~107\) # (GND)))))
-- \ALU_inst|Add0~109\ = CARRY((\register_file_inst|Mux13~2_combout\ & (!\ALU_inst|Add0~151_combout\ & !\ALU_inst|Add0~107\)) # (!\register_file_inst|Mux13~2_combout\ & ((!\ALU_inst|Add0~107\) # (!\ALU_inst|Add0~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux13~2_combout\,
	datab => \ALU_inst|Add0~151_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~107\,
	combout => \ALU_inst|Add0~108_combout\,
	cout => \ALU_inst|Add0~109\);

-- Location: LCCOMB_X85_Y7_N12
\data_memory_inst|memory[7][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[7][18]~feeder_combout\);

-- Location: FF_X85_Y7_N13
\data_memory_inst|memory[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][18]~q\);

-- Location: FF_X87_Y7_N13
\data_memory_inst|memory[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][18]~q\);

-- Location: LCCOMB_X87_Y10_N22
\data_memory_inst|memory[5][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[5][18]~feeder_combout\);

-- Location: FF_X87_Y10_N23
\data_memory_inst|memory[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][18]~q\);

-- Location: FF_X87_Y7_N19
\data_memory_inst|memory[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][18]~q\);

-- Location: LCCOMB_X87_Y7_N18
\data_memory_inst|Mux45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[5][18]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[4][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[5][18]~q\,
	datac => \data_memory_inst|memory[4][18]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux45~10_combout\);

-- Location: LCCOMB_X87_Y7_N12
\data_memory_inst|Mux45~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux45~10_combout\ & (\data_memory_inst|memory[7][18]~q\)) # (!\data_memory_inst|Mux45~10_combout\ & ((\data_memory_inst|memory[6][18]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[7][18]~q\,
	datac => \data_memory_inst|memory[6][18]~q\,
	datad => \data_memory_inst|Mux45~10_combout\,
	combout => \data_memory_inst|Mux45~11_combout\);

-- Location: LCCOMB_X73_Y9_N10
\data_memory_inst|memory[14][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[14][18]~feeder_combout\);

-- Location: FF_X73_Y9_N11
\data_memory_inst|memory[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][18]~q\);

-- Location: FF_X77_Y5_N17
\data_memory_inst|memory[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][18]~q\);

-- Location: LCCOMB_X74_Y6_N12
\data_memory_inst|memory[13][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[13][18]~feeder_combout\);

-- Location: FF_X74_Y6_N13
\data_memory_inst|memory[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][18]~q\);

-- Location: FF_X74_Y6_N23
\data_memory_inst|memory[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][18]~q\);

-- Location: LCCOMB_X74_Y6_N22
\data_memory_inst|Mux45~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~17_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[13][18]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[12][18]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[13][18]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][18]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux45~17_combout\);

-- Location: LCCOMB_X74_Y6_N4
\data_memory_inst|Mux45~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~18_combout\ = (\data_memory_inst|Mux45~17_combout\ & (((\data_memory_inst|memory[15][18]~q\) # (!\ALU_inst|Add0~70_combout\)))) # (!\data_memory_inst|Mux45~17_combout\ & (\data_memory_inst|memory[14][18]~q\ & 
-- ((\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][18]~q\,
	datab => \data_memory_inst|memory[15][18]~q\,
	datac => \data_memory_inst|Mux45~17_combout\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux45~18_combout\);

-- Location: LCCOMB_X86_Y9_N26
\data_memory_inst|memory[1][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[1][18]~feeder_combout\);

-- Location: FF_X86_Y9_N27
\data_memory_inst|memory[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][18]~q\);

-- Location: FF_X85_Y9_N11
\data_memory_inst|memory[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][18]~q\);

-- Location: LCCOMB_X87_Y9_N6
\data_memory_inst|memory[2][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[2][18]~feeder_combout\);

-- Location: FF_X87_Y9_N7
\data_memory_inst|memory[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][18]~q\);

-- Location: FF_X85_Y9_N25
\data_memory_inst|memory[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][18]~q\);

-- Location: LCCOMB_X85_Y9_N24
\data_memory_inst|Mux45~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[2][18]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][18]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][18]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux45~14_combout\);

-- Location: LCCOMB_X85_Y9_N10
\data_memory_inst|Mux45~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux45~14_combout\ & ((\data_memory_inst|memory[3][18]~q\))) # (!\data_memory_inst|Mux45~14_combout\ & (\data_memory_inst|memory[1][18]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][18]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[3][18]~q\,
	datad => \data_memory_inst|Mux45~14_combout\,
	combout => \data_memory_inst|Mux45~15_combout\);

-- Location: LCCOMB_X77_Y13_N8
\data_memory_inst|memory[9][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[9][18]~feeder_combout\);

-- Location: FF_X77_Y13_N9
\data_memory_inst|memory[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][18]~q\);

-- Location: FF_X77_Y13_N7
\data_memory_inst|memory[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][18]~q\);

-- Location: LCCOMB_X76_Y13_N20
\data_memory_inst|memory[10][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[10][18]~feeder_combout\);

-- Location: FF_X76_Y13_N21
\data_memory_inst|memory[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][18]~q\);

-- Location: FF_X76_Y13_N15
\data_memory_inst|memory[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][18]~q\);

-- Location: LCCOMB_X76_Y13_N14
\data_memory_inst|Mux45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][18]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[10][18]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[8][18]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux45~12_combout\);

-- Location: LCCOMB_X77_Y13_N6
\data_memory_inst|Mux45~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux45~12_combout\ & ((\data_memory_inst|memory[11][18]~q\))) # (!\data_memory_inst|Mux45~12_combout\ & (\data_memory_inst|memory[9][18]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][18]~q\,
	datac => \data_memory_inst|memory[11][18]~q\,
	datad => \data_memory_inst|Mux45~12_combout\,
	combout => \data_memory_inst|Mux45~13_combout\);

-- Location: LCCOMB_X81_Y7_N10
\data_memory_inst|Mux45~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~16_combout\ = (\ALU_inst|Add0~69_combout\ & (\ALU_inst|Add0~74_combout\)) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux45~13_combout\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux45~15_combout\,
	datad => \data_memory_inst|Mux45~13_combout\,
	combout => \data_memory_inst|Mux45~16_combout\);

-- Location: LCCOMB_X81_Y7_N8
\data_memory_inst|Mux45~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux45~16_combout\ & ((\data_memory_inst|Mux45~18_combout\))) # (!\data_memory_inst|Mux45~16_combout\ & (\data_memory_inst|Mux45~11_combout\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux45~11_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux45~18_combout\,
	datad => \data_memory_inst|Mux45~16_combout\,
	combout => \data_memory_inst|Mux45~19_combout\);

-- Location: LCCOMB_X79_Y13_N30
\data_memory_inst|memory[29][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[29][18]~feeder_combout\);

-- Location: FF_X79_Y13_N31
\data_memory_inst|memory[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][18]~q\);

-- Location: FF_X80_Y11_N5
\data_memory_inst|memory[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][18]~q\);

-- Location: FF_X80_Y11_N19
\data_memory_inst|memory[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][18]~q\);

-- Location: LCCOMB_X79_Y11_N20
\data_memory_inst|memory[25][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[25][18]~feeder_combout\);

-- Location: FF_X79_Y11_N21
\data_memory_inst|memory[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][18]~q\);

-- Location: LCCOMB_X80_Y11_N18
\data_memory_inst|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~0_combout\ = (\ALU_inst|Add0~69_combout\ & (\ALU_inst|Add0~74_combout\)) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[25][18]~q\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|memory[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[17][18]~q\,
	datad => \data_memory_inst|memory[25][18]~q\,
	combout => \data_memory_inst|Mux45~0_combout\);

-- Location: LCCOMB_X80_Y11_N4
\data_memory_inst|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux45~0_combout\ & (\data_memory_inst|memory[29][18]~q\)) # (!\data_memory_inst|Mux45~0_combout\ & ((\data_memory_inst|memory[21][18]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][18]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][18]~q\,
	datad => \data_memory_inst|Mux45~0_combout\,
	combout => \data_memory_inst|Mux45~1_combout\);

-- Location: LCCOMB_X83_Y7_N12
\data_memory_inst|memory[26][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[26][18]~feeder_combout\);

-- Location: FF_X83_Y7_N13
\data_memory_inst|memory[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][18]~q\);

-- Location: LCCOMB_X83_Y7_N6
\data_memory_inst|memory[30][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[30][18]~feeder_combout\);

-- Location: FF_X83_Y7_N7
\data_memory_inst|memory[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][18]~q\);

-- Location: LCCOMB_X84_Y7_N2
\data_memory_inst|memory[22][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[22][18]~feeder_combout\);

-- Location: FF_X84_Y7_N3
\data_memory_inst|memory[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][18]~q\);

-- Location: FF_X84_Y7_N5
\data_memory_inst|memory[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][18]~q\);

-- Location: LCCOMB_X84_Y7_N4
\data_memory_inst|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][18]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][18]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][18]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[18][18]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux45~2_combout\);

-- Location: LCCOMB_X84_Y7_N18
\data_memory_inst|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~3_combout\ = (\data_memory_inst|Mux45~2_combout\ & (((\data_memory_inst|memory[30][18]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux45~2_combout\ & (\data_memory_inst|memory[26][18]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][18]~q\,
	datab => \data_memory_inst|memory[30][18]~q\,
	datac => \data_memory_inst|Mux45~2_combout\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux45~3_combout\);

-- Location: LCCOMB_X87_Y9_N12
\data_memory_inst|memory[24][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[24][18]~feeder_combout\);

-- Location: FF_X87_Y9_N13
\data_memory_inst|memory[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][18]~q\);

-- Location: FF_X82_Y7_N19
\data_memory_inst|memory[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][18]~q\);

-- Location: LCCOMB_X85_Y5_N4
\data_memory_inst|memory[20][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[20][18]~feeder_combout\);

-- Location: FF_X85_Y5_N5
\data_memory_inst|memory[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][18]~q\);

-- Location: FF_X82_Y7_N29
\data_memory_inst|memory[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][18]~q\);

-- Location: LCCOMB_X82_Y7_N28
\data_memory_inst|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][18]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][18]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][18]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][18]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux45~4_combout\);

-- Location: LCCOMB_X82_Y7_N18
\data_memory_inst|Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux45~4_combout\ & ((\data_memory_inst|memory[28][18]~q\))) # (!\data_memory_inst|Mux45~4_combout\ & (\data_memory_inst|memory[24][18]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][18]~q\,
	datac => \data_memory_inst|memory[28][18]~q\,
	datad => \data_memory_inst|Mux45~4_combout\,
	combout => \data_memory_inst|Mux45~5_combout\);

-- Location: LCCOMB_X81_Y7_N26
\data_memory_inst|Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~6_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\)) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux45~3_combout\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|Mux45~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux45~3_combout\,
	datad => \data_memory_inst|Mux45~5_combout\,
	combout => \data_memory_inst|Mux45~6_combout\);

-- Location: LCCOMB_X85_Y11_N2
\data_memory_inst|memory[23][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[23][18]~feeder_combout\);

-- Location: FF_X85_Y11_N3
\data_memory_inst|memory[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][18]~q\);

-- Location: FF_X81_Y11_N27
\data_memory_inst|memory[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][18]~q\);

-- Location: LCCOMB_X82_Y11_N2
\data_memory_inst|memory[27][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][18]~feeder_combout\ = \register_file_inst|Mux45~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux45~4_combout\,
	combout => \data_memory_inst|memory[27][18]~feeder_combout\);

-- Location: FF_X82_Y11_N3
\data_memory_inst|memory[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][18]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][18]~q\);

-- Location: FF_X81_Y11_N25
\data_memory_inst|memory[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux45~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][18]~q\);

-- Location: LCCOMB_X81_Y11_N24
\data_memory_inst|Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][18]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][18]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][18]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux45~7_combout\);

-- Location: LCCOMB_X81_Y11_N26
\data_memory_inst|Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux45~7_combout\ & ((\data_memory_inst|memory[31][18]~q\))) # (!\data_memory_inst|Mux45~7_combout\ & (\data_memory_inst|memory[23][18]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][18]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[31][18]~q\,
	datad => \data_memory_inst|Mux45~7_combout\,
	combout => \data_memory_inst|Mux45~8_combout\);

-- Location: LCCOMB_X81_Y7_N0
\data_memory_inst|Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux45~6_combout\ & ((\data_memory_inst|Mux45~8_combout\))) # (!\data_memory_inst|Mux45~6_combout\ & (\data_memory_inst|Mux45~1_combout\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux45~1_combout\,
	datac => \data_memory_inst|Mux45~6_combout\,
	datad => \data_memory_inst|Mux45~8_combout\,
	combout => \data_memory_inst|Mux45~9_combout\);

-- Location: LCCOMB_X81_Y7_N6
\data_memory_inst|Mux45~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux45~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux45~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux45~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux45~19_combout\,
	datad => \data_memory_inst|Mux45~9_combout\,
	combout => \data_memory_inst|Mux45~20_combout\);

-- Location: LCCOMB_X81_Y7_N16
\MUX_MemtoReg_inst|MemtoReg_out[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux45~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~108_combout\,
	datad => \data_memory_inst|Mux45~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\);

-- Location: FF_X77_Y5_N23
\register_file_inst|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[18]~22_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][18]~q\);

-- Location: LCCOMB_X81_Y4_N22
\register_file_inst|Mux77~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux77~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (\register_file_inst|registers[12][18]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[12][18]~q\,
	datad => \register_file_inst|registers[8][18]~q\,
	combout => \register_file_inst|Mux77~2_combout\);

-- Location: LCCOMB_X81_Y4_N18
\register_file_inst|Mux77~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux77~3_combout\ = (\register_file_inst|Mux77~2_combout\ & ((\register_file_inst|registers[13][18]~q\) # ((!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux77~2_combout\ & 
-- (((\register_file_inst|registers[9][18]~q\ & \MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][18]~q\,
	datab => \register_file_inst|Mux77~2_combout\,
	datac => \register_file_inst|registers[9][18]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux77~3_combout\);

-- Location: LCCOMB_X80_Y4_N24
\register_file_inst|Mux77~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux77~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|registers[1][18]~q\) # (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[0][18]~q\ & ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][18]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[1][18]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux77~4_combout\);

-- Location: LCCOMB_X81_Y4_N8
\register_file_inst|Mux77~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux77~5_combout\ = (\register_file_inst|Mux77~4_combout\ & (((\register_file_inst|registers[5][18]~q\) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux77~4_combout\ & 
-- (\register_file_inst|registers[4][18]~q\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][18]~q\,
	datab => \register_file_inst|Mux77~4_combout\,
	datac => \register_file_inst|registers[5][18]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux77~5_combout\);

-- Location: LCCOMB_X81_Y4_N30
\register_file_inst|Mux77~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux77~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux77~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux77~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux77~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux77~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux77~5_combout\,
	combout => \register_file_inst|Mux77~6_combout\);

-- Location: FF_X74_Y7_N29
\register_file_inst|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][19]~q\);

-- Location: FF_X75_Y7_N19
\register_file_inst|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][19]~q\);

-- Location: FF_X75_Y5_N13
\register_file_inst|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][19]~q\);

-- Location: LCCOMB_X75_Y7_N30
\register_file_inst|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux12~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][19]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[1][19]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[0][19]~q\,
	combout => \register_file_inst|Mux12~0_combout\);

-- Location: FF_X73_Y7_N25
\register_file_inst|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][19]~q\);

-- Location: LCCOMB_X74_Y7_N22
\register_file_inst|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux12~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux12~0_combout\ & (\register_file_inst|registers[9][19]~q\)) # (!\register_file_inst|Mux12~0_combout\ & ((\register_file_inst|registers[8][19]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[9][19]~q\,
	datac => \register_file_inst|Mux12~0_combout\,
	datad => \register_file_inst|registers[8][19]~q\,
	combout => \register_file_inst|Mux12~1_combout\);

-- Location: LCCOMB_X73_Y7_N14
\register_file_inst|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux12~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux12~1_combout\,
	combout => \register_file_inst|Mux12~2_combout\);

-- Location: LCCOMB_X75_Y5_N12
\register_file_inst|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux44~2_combout\ = (\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18)) # ((\register_file_inst|registers[1][19]~q\)))) # (!\instruction_memory_inst|RD\(0) & (!\instruction_memory_inst|RD\(18) & 
-- (\register_file_inst|registers[0][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[0][19]~q\,
	datad => \register_file_inst|registers[1][19]~q\,
	combout => \register_file_inst|Mux44~2_combout\);

-- Location: FF_X75_Y5_N31
\register_file_inst|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][19]~q\);

-- Location: LCCOMB_X74_Y7_N10
\register_file_inst|registers[5][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[5][19]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	combout => \register_file_inst|registers[5][19]~feeder_combout\);

-- Location: FF_X74_Y7_N11
\register_file_inst|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[5][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][19]~q\);

-- Location: LCCOMB_X75_Y5_N30
\register_file_inst|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux44~3_combout\ = (\register_file_inst|Mux44~2_combout\ & (((\register_file_inst|registers[5][19]~q\)) # (!\instruction_memory_inst|RD\(18)))) # (!\register_file_inst|Mux44~2_combout\ & (\instruction_memory_inst|RD\(18) & 
-- (\register_file_inst|registers[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux44~2_combout\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[4][19]~q\,
	datad => \register_file_inst|registers[5][19]~q\,
	combout => \register_file_inst|Mux44~3_combout\);

-- Location: FF_X75_Y6_N3
\register_file_inst|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][19]~q\);

-- Location: LCCOMB_X74_Y7_N4
\register_file_inst|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux44~0_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[12][19]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[12][19]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[8][19]~q\,
	combout => \register_file_inst|Mux44~0_combout\);

-- Location: LCCOMB_X75_Y6_N2
\register_file_inst|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux44~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux44~0_combout\ & ((\register_file_inst|registers[13][19]~q\))) # (!\register_file_inst|Mux44~0_combout\ & (\register_file_inst|registers[9][19]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[9][19]~q\,
	datac => \register_file_inst|registers[13][19]~q\,
	datad => \register_file_inst|Mux44~0_combout\,
	combout => \register_file_inst|Mux44~1_combout\);

-- Location: LCCOMB_X75_Y6_N22
\register_file_inst|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux44~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux44~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux44~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux44~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux44~1_combout\,
	combout => \register_file_inst|Mux44~4_combout\);

-- Location: LCCOMB_X75_Y7_N28
\ALU_inst|Add0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~152_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28)))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux44~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \ALU_inst|Add0~152_combout\);

-- Location: LCCOMB_X76_Y7_N24
\ALU_inst|Add0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~110_combout\ = ((\register_file_inst|Mux12~2_combout\ $ (\ALU_inst|Add0~152_combout\ $ (!\ALU_inst|Add0~109\)))) # (GND)
-- \ALU_inst|Add0~111\ = CARRY((\register_file_inst|Mux12~2_combout\ & ((\ALU_inst|Add0~152_combout\) # (!\ALU_inst|Add0~109\))) # (!\register_file_inst|Mux12~2_combout\ & (\ALU_inst|Add0~152_combout\ & !\ALU_inst|Add0~109\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux12~2_combout\,
	datab => \ALU_inst|Add0~152_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~109\,
	combout => \ALU_inst|Add0~110_combout\,
	cout => \ALU_inst|Add0~111\);

-- Location: LCCOMB_X76_Y12_N8
\data_memory_inst|memory[11][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[11][19]~feeder_combout\);

-- Location: FF_X76_Y12_N9
\data_memory_inst|memory[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][19]~q\);

-- Location: LCCOMB_X80_Y7_N14
\data_memory_inst|memory[9][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[9][19]~feeder_combout\);

-- Location: FF_X80_Y7_N15
\data_memory_inst|memory[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][19]~q\);

-- Location: FF_X76_Y13_N3
\data_memory_inst|memory[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][19]~q\);

-- Location: LCCOMB_X76_Y13_N2
\data_memory_inst|Mux44~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][19]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][19]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[8][19]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux44~10_combout\);

-- Location: FF_X76_Y13_N17
\data_memory_inst|memory[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][19]~q\);

-- Location: LCCOMB_X76_Y13_N16
\data_memory_inst|Mux44~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~11_combout\ = (\data_memory_inst|Mux44~10_combout\ & ((\data_memory_inst|memory[11][19]~q\) # ((!\ALU_inst|Add0~70_combout\)))) # (!\data_memory_inst|Mux44~10_combout\ & (((\data_memory_inst|memory[10][19]~q\ & 
-- \ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][19]~q\,
	datab => \data_memory_inst|Mux44~10_combout\,
	datac => \data_memory_inst|memory[10][19]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux44~11_combout\);

-- Location: FF_X75_Y6_N23
\data_memory_inst|memory[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][19]~q\);

-- Location: FF_X74_Y6_N11
\data_memory_inst|memory[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][19]~q\);

-- Location: LCCOMB_X72_Y6_N24
\data_memory_inst|memory[14][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[14][19]~feeder_combout\);

-- Location: FF_X72_Y6_N25
\data_memory_inst|memory[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][19]~q\);

-- Location: FF_X74_Y6_N25
\data_memory_inst|memory[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][19]~q\);

-- Location: LCCOMB_X74_Y6_N24
\data_memory_inst|Mux44~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][19]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][19]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][19]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux44~17_combout\);

-- Location: LCCOMB_X74_Y6_N10
\data_memory_inst|Mux44~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux44~17_combout\ & (\data_memory_inst|memory[15][19]~q\)) # (!\data_memory_inst|Mux44~17_combout\ & ((\data_memory_inst|memory[13][19]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][19]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[13][19]~q\,
	datad => \data_memory_inst|Mux44~17_combout\,
	combout => \data_memory_inst|Mux44~18_combout\);

-- Location: LCCOMB_X85_Y11_N28
\data_memory_inst|memory[5][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[5][19]~feeder_combout\);

-- Location: FF_X85_Y11_N29
\data_memory_inst|memory[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][19]~q\);

-- Location: FF_X85_Y7_N9
\data_memory_inst|memory[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][19]~q\);

-- Location: LCCOMB_X85_Y6_N4
\data_memory_inst|memory[6][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[6][19]~feeder_combout\);

-- Location: FF_X85_Y6_N5
\data_memory_inst|memory[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][19]~q\);

-- Location: FF_X85_Y7_N11
\data_memory_inst|memory[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][19]~q\);

-- Location: LCCOMB_X85_Y7_N10
\data_memory_inst|Mux44~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][19]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[6][19]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][19]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux44~12_combout\);

-- Location: LCCOMB_X85_Y7_N8
\data_memory_inst|Mux44~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux44~12_combout\ & ((\data_memory_inst|memory[7][19]~q\))) # (!\data_memory_inst|Mux44~12_combout\ & (\data_memory_inst|memory[5][19]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][19]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[7][19]~q\,
	datad => \data_memory_inst|Mux44~12_combout\,
	combout => \data_memory_inst|Mux44~13_combout\);

-- Location: LCCOMB_X84_Y12_N30
\data_memory_inst|memory[2][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[2][19]~feeder_combout\);

-- Location: FF_X84_Y12_N31
\data_memory_inst|memory[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][19]~q\);

-- Location: FF_X85_Y9_N27
\data_memory_inst|memory[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][19]~q\);

-- Location: LCCOMB_X86_Y9_N24
\data_memory_inst|memory[1][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[1][19]~feeder_combout\);

-- Location: FF_X86_Y9_N25
\data_memory_inst|memory[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][19]~q\);

-- Location: FF_X85_Y9_N1
\data_memory_inst|memory[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][19]~q\);

-- Location: LCCOMB_X85_Y9_N0
\data_memory_inst|Mux44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~14_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][19]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[0][19]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][19]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][19]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux44~14_combout\);

-- Location: LCCOMB_X85_Y9_N26
\data_memory_inst|Mux44~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux44~14_combout\ & ((\data_memory_inst|memory[3][19]~q\))) # (!\data_memory_inst|Mux44~14_combout\ & (\data_memory_inst|memory[2][19]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[2][19]~q\,
	datac => \data_memory_inst|memory[3][19]~q\,
	datad => \data_memory_inst|Mux44~14_combout\,
	combout => \data_memory_inst|Mux44~15_combout\);

-- Location: LCCOMB_X74_Y7_N18
\data_memory_inst|Mux44~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~69_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux44~13_combout\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|Mux44~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux44~13_combout\,
	datad => \data_memory_inst|Mux44~15_combout\,
	combout => \data_memory_inst|Mux44~16_combout\);

-- Location: LCCOMB_X74_Y7_N8
\data_memory_inst|Mux44~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux44~16_combout\ & ((\data_memory_inst|Mux44~18_combout\))) # (!\data_memory_inst|Mux44~16_combout\ & (\data_memory_inst|Mux44~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux44~11_combout\,
	datac => \data_memory_inst|Mux44~18_combout\,
	datad => \data_memory_inst|Mux44~16_combout\,
	combout => \data_memory_inst|Mux44~19_combout\);

-- Location: LCCOMB_X82_Y10_N22
\data_memory_inst|memory[27][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[27][19]~feeder_combout\);

-- Location: FF_X82_Y10_N23
\data_memory_inst|memory[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][19]~q\);

-- Location: FF_X79_Y10_N5
\data_memory_inst|memory[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][19]~q\);

-- Location: LCCOMB_X81_Y13_N12
\data_memory_inst|memory[23][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[23][19]~feeder_combout\);

-- Location: FF_X81_Y13_N13
\data_memory_inst|memory[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][19]~q\);

-- Location: FF_X79_Y10_N11
\data_memory_inst|memory[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][19]~q\);

-- Location: LCCOMB_X79_Y10_N10
\data_memory_inst|Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][19]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][19]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][19]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][19]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux44~7_combout\);

-- Location: LCCOMB_X79_Y10_N4
\data_memory_inst|Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux44~7_combout\ & ((\data_memory_inst|memory[31][19]~q\))) # (!\data_memory_inst|Mux44~7_combout\ & (\data_memory_inst|memory[27][19]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[27][19]~q\,
	datac => \data_memory_inst|memory[31][19]~q\,
	datad => \data_memory_inst|Mux44~7_combout\,
	combout => \data_memory_inst|Mux44~8_combout\);

-- Location: LCCOMB_X85_Y8_N14
\data_memory_inst|memory[30][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[30][19]~feeder_combout\);

-- Location: FF_X85_Y8_N15
\data_memory_inst|memory[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][19]~q\);

-- Location: FF_X86_Y8_N31
\data_memory_inst|memory[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][19]~q\);

-- Location: LCCOMB_X87_Y8_N14
\data_memory_inst|memory[26][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[26][19]~feeder_combout\);

-- Location: FF_X87_Y8_N15
\data_memory_inst|memory[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][19]~q\);

-- Location: FF_X86_Y8_N25
\data_memory_inst|memory[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][19]~q\);

-- Location: LCCOMB_X86_Y8_N24
\data_memory_inst|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][19]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[26][19]~q\,
	datac => \data_memory_inst|memory[18][19]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux44~0_combout\);

-- Location: LCCOMB_X86_Y8_N30
\data_memory_inst|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux44~0_combout\ & (\data_memory_inst|memory[30][19]~q\)) # (!\data_memory_inst|Mux44~0_combout\ & ((\data_memory_inst|memory[22][19]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[30][19]~q\,
	datac => \data_memory_inst|memory[22][19]~q\,
	datad => \data_memory_inst|Mux44~0_combout\,
	combout => \data_memory_inst|Mux44~1_combout\);

-- Location: LCCOMB_X76_Y11_N2
\data_memory_inst|memory[25][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[25][19]~feeder_combout\);

-- Location: FF_X76_Y11_N3
\data_memory_inst|memory[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][19]~q\);

-- Location: LCCOMB_X80_Y11_N12
\data_memory_inst|memory[21][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[21][19]~feeder_combout\);

-- Location: FF_X80_Y11_N13
\data_memory_inst|memory[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][19]~q\);

-- Location: FF_X77_Y11_N3
\data_memory_inst|memory[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][19]~q\);

-- Location: LCCOMB_X77_Y11_N2
\data_memory_inst|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][19]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][19]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][19]~q\,
	datac => \data_memory_inst|memory[17][19]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux44~2_combout\);

-- Location: FF_X77_Y11_N5
\data_memory_inst|memory[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][19]~q\);

-- Location: LCCOMB_X77_Y11_N4
\data_memory_inst|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~3_combout\ = (\data_memory_inst|Mux44~2_combout\ & (((\data_memory_inst|memory[29][19]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux44~2_combout\ & (\data_memory_inst|memory[25][19]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][19]~q\,
	datab => \data_memory_inst|Mux44~2_combout\,
	datac => \data_memory_inst|memory[29][19]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux44~3_combout\);

-- Location: LCCOMB_X82_Y9_N0
\data_memory_inst|memory[20][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[20][19]~feeder_combout\);

-- Location: FF_X82_Y9_N1
\data_memory_inst|memory[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][19]~q\);

-- Location: FF_X82_Y7_N15
\data_memory_inst|memory[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][19]~q\);

-- Location: LCCOMB_X82_Y8_N6
\data_memory_inst|memory[24][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][19]~feeder_combout\ = \register_file_inst|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux44~4_combout\,
	combout => \data_memory_inst|memory[24][19]~feeder_combout\);

-- Location: FF_X82_Y8_N7
\data_memory_inst|memory[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][19]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][19]~q\);

-- Location: FF_X82_Y7_N1
\data_memory_inst|memory[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux44~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][19]~q\);

-- Location: LCCOMB_X82_Y7_N0
\data_memory_inst|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][19]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][19]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][19]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux44~4_combout\);

-- Location: LCCOMB_X82_Y7_N14
\data_memory_inst|Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux44~4_combout\ & ((\data_memory_inst|memory[28][19]~q\))) # (!\data_memory_inst|Mux44~4_combout\ & (\data_memory_inst|memory[20][19]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][19]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][19]~q\,
	datad => \data_memory_inst|Mux44~4_combout\,
	combout => \data_memory_inst|Mux44~5_combout\);

-- Location: LCCOMB_X74_Y7_N2
\data_memory_inst|Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~6_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux44~3_combout\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|Mux44~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux44~3_combout\,
	datad => \data_memory_inst|Mux44~5_combout\,
	combout => \data_memory_inst|Mux44~6_combout\);

-- Location: LCCOMB_X74_Y7_N20
\data_memory_inst|Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux44~6_combout\ & (\data_memory_inst|Mux44~8_combout\)) # (!\data_memory_inst|Mux44~6_combout\ & ((\data_memory_inst|Mux44~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux44~8_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux44~1_combout\,
	datad => \data_memory_inst|Mux44~6_combout\,
	combout => \data_memory_inst|Mux44~9_combout\);

-- Location: LCCOMB_X74_Y7_N6
\data_memory_inst|Mux44~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux44~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux44~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux44~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux44~19_combout\,
	datad => \data_memory_inst|Mux44~9_combout\,
	combout => \data_memory_inst|Mux44~20_combout\);

-- Location: LCCOMB_X74_Y7_N12
\MUX_MemtoReg_inst|MemtoReg_out[19]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux44~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~110_combout\,
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux44~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\);

-- Location: FF_X73_Y7_N19
\register_file_inst|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[19]~23_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][19]~q\);

-- Location: LCCOMB_X73_Y7_N18
\register_file_inst|Mux76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux76~2_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\) # ((\register_file_inst|registers[12][19]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][19]~q\,
	datad => \register_file_inst|registers[8][19]~q\,
	combout => \register_file_inst|Mux76~2_combout\);

-- Location: LCCOMB_X74_Y7_N28
\register_file_inst|Mux76~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux76~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux76~2_combout\ & ((\register_file_inst|registers[13][19]~q\))) # (!\register_file_inst|Mux76~2_combout\ & 
-- (\register_file_inst|registers[9][19]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|Mux76~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|Mux76~2_combout\,
	datac => \register_file_inst|registers[9][19]~q\,
	datad => \register_file_inst|registers[13][19]~q\,
	combout => \register_file_inst|Mux76~3_combout\);

-- Location: LCCOMB_X75_Y7_N18
\register_file_inst|Mux76~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux76~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][19]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][19]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[1][19]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux76~4_combout\);

-- Location: LCCOMB_X74_Y7_N24
\register_file_inst|Mux76~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux76~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux76~4_combout\ & (\register_file_inst|registers[5][19]~q\)) # (!\register_file_inst|Mux76~4_combout\ & 
-- ((\register_file_inst|registers[4][19]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux76~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][19]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][19]~q\,
	datad => \register_file_inst|Mux76~4_combout\,
	combout => \register_file_inst|Mux76~5_combout\);

-- Location: LCCOMB_X74_Y7_N30
\register_file_inst|Mux76~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux76~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux76~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux76~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux76~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(11),
	datac => \register_file_inst|Mux76~3_combout\,
	datad => \register_file_inst|Mux76~5_combout\,
	combout => \register_file_inst|Mux76~6_combout\);

-- Location: FF_X80_Y5_N23
\register_file_inst|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][20]~q\);

-- Location: FF_X80_Y4_N5
\register_file_inst|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][20]~q\);

-- Location: LCCOMB_X80_Y4_N4
\register_file_inst|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux11~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][20]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][20]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][20]~q\,
	datac => \register_file_inst|registers[1][20]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux11~0_combout\);

-- Location: FF_X80_Y4_N23
\register_file_inst|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][20]~q\);

-- Location: FF_X81_Y4_N13
\register_file_inst|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][20]~q\);

-- Location: LCCOMB_X80_Y4_N22
\register_file_inst|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux11~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux11~0_combout\ & (\register_file_inst|registers[9][20]~q\)) # (!\register_file_inst|Mux11~0_combout\ & ((\register_file_inst|registers[8][20]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|Mux11~0_combout\,
	datac => \register_file_inst|registers[9][20]~q\,
	datad => \register_file_inst|registers[8][20]~q\,
	combout => \register_file_inst|Mux11~1_combout\);

-- Location: LCCOMB_X80_Y4_N6
\register_file_inst|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux11~2_combout\ = (\register_file_inst|Mux11~1_combout\ & !\instruction_memory_inst|RD\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux11~1_combout\,
	datad => \instruction_memory_inst|RD\(22),
	combout => \register_file_inst|Mux11~2_combout\);

-- Location: LCCOMB_X80_Y5_N22
\register_file_inst|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux43~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[1][20]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[0][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][20]~q\,
	datac => \register_file_inst|registers[0][20]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux43~2_combout\);

-- Location: FF_X81_Y5_N1
\register_file_inst|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][20]~q\);

-- Location: FF_X80_Y5_N5
\register_file_inst|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][20]~q\);

-- Location: LCCOMB_X80_Y5_N4
\register_file_inst|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux43~3_combout\ = (\register_file_inst|Mux43~2_combout\ & ((\register_file_inst|registers[5][20]~q\) # ((!\instruction_memory_inst|RD\(18))))) # (!\register_file_inst|Mux43~2_combout\ & (((\register_file_inst|registers[4][20]~q\ & 
-- \instruction_memory_inst|RD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux43~2_combout\,
	datab => \register_file_inst|registers[5][20]~q\,
	datac => \register_file_inst|registers[4][20]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux43~3_combout\);

-- Location: FF_X79_Y6_N31
\register_file_inst|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][20]~q\);

-- Location: LCCOMB_X81_Y4_N24
\register_file_inst|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux43~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[12][20]~q\) # (\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][20]~q\ & 
-- ((!\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][20]~q\,
	datab => \register_file_inst|registers[12][20]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux43~0_combout\);

-- Location: LCCOMB_X79_Y6_N30
\register_file_inst|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux43~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux43~0_combout\ & ((\register_file_inst|registers[13][20]~q\))) # (!\register_file_inst|Mux43~0_combout\ & (\register_file_inst|registers[9][20]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[9][20]~q\,
	datac => \register_file_inst|registers[13][20]~q\,
	datad => \register_file_inst|Mux43~0_combout\,
	combout => \register_file_inst|Mux43~1_combout\);

-- Location: LCCOMB_X79_Y6_N24
\register_file_inst|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux43~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux43~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux43~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|Mux43~3_combout\,
	datac => \register_file_inst|Mux43~1_combout\,
	datad => \instruction_memory_inst|RD\(19),
	combout => \register_file_inst|Mux43~4_combout\);

-- Location: LCCOMB_X79_Y6_N4
\ALU_inst|Add0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~153_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux43~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux43~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux43~4_combout\,
	combout => \ALU_inst|Add0~153_combout\);

-- Location: LCCOMB_X76_Y7_N26
\ALU_inst|Add0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~112_combout\ = (\register_file_inst|Mux11~2_combout\ & ((\ALU_inst|Add0~153_combout\ & (\ALU_inst|Add0~111\ & VCC)) # (!\ALU_inst|Add0~153_combout\ & (!\ALU_inst|Add0~111\)))) # (!\register_file_inst|Mux11~2_combout\ & 
-- ((\ALU_inst|Add0~153_combout\ & (!\ALU_inst|Add0~111\)) # (!\ALU_inst|Add0~153_combout\ & ((\ALU_inst|Add0~111\) # (GND)))))
-- \ALU_inst|Add0~113\ = CARRY((\register_file_inst|Mux11~2_combout\ & (!\ALU_inst|Add0~153_combout\ & !\ALU_inst|Add0~111\)) # (!\register_file_inst|Mux11~2_combout\ & ((!\ALU_inst|Add0~111\) # (!\ALU_inst|Add0~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux11~2_combout\,
	datab => \ALU_inst|Add0~153_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~111\,
	combout => \ALU_inst|Add0~112_combout\,
	cout => \ALU_inst|Add0~113\);

-- Location: LCCOMB_X80_Y13_N8
\data_memory_inst|memory[23][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[23][20]~feeder_combout\);

-- Location: FF_X80_Y13_N9
\data_memory_inst|memory[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][20]~q\);

-- Location: FF_X80_Y10_N29
\data_memory_inst|memory[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][20]~q\);

-- Location: LCCOMB_X81_Y10_N20
\data_memory_inst|memory[27][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[27][20]~feeder_combout\);

-- Location: FF_X81_Y10_N21
\data_memory_inst|memory[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][20]~q\);

-- Location: FF_X80_Y10_N3
\data_memory_inst|memory[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][20]~q\);

-- Location: LCCOMB_X80_Y10_N2
\data_memory_inst|Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][20]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[27][20]~q\,
	datac => \data_memory_inst|memory[19][20]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux43~7_combout\);

-- Location: LCCOMB_X80_Y10_N28
\data_memory_inst|Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux43~7_combout\ & ((\data_memory_inst|memory[31][20]~q\))) # (!\data_memory_inst|Mux43~7_combout\ & (\data_memory_inst|memory[23][20]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][20]~q\,
	datac => \data_memory_inst|memory[31][20]~q\,
	datad => \data_memory_inst|Mux43~7_combout\,
	combout => \data_memory_inst|Mux43~8_combout\);

-- Location: LCCOMB_X79_Y11_N28
\data_memory_inst|memory[29][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[29][20]~feeder_combout\);

-- Location: FF_X79_Y11_N29
\data_memory_inst|memory[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][20]~q\);

-- Location: FF_X80_Y11_N7
\data_memory_inst|memory[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][20]~q\);

-- Location: FF_X80_Y11_N21
\data_memory_inst|memory[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][20]~q\);

-- Location: LCCOMB_X79_Y11_N18
\data_memory_inst|memory[25][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[25][20]~feeder_combout\);

-- Location: FF_X79_Y11_N19
\data_memory_inst|memory[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][20]~q\);

-- Location: LCCOMB_X80_Y11_N20
\data_memory_inst|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~0_combout\ = (\ALU_inst|Add0~69_combout\ & (\ALU_inst|Add0~74_combout\)) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[25][20]~q\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|memory[17][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[17][20]~q\,
	datad => \data_memory_inst|memory[25][20]~q\,
	combout => \data_memory_inst|Mux43~0_combout\);

-- Location: LCCOMB_X80_Y11_N6
\data_memory_inst|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux43~0_combout\ & (\data_memory_inst|memory[29][20]~q\)) # (!\data_memory_inst|Mux43~0_combout\ & ((\data_memory_inst|memory[21][20]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][20]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][20]~q\,
	datad => \data_memory_inst|Mux43~0_combout\,
	combout => \data_memory_inst|Mux43~1_combout\);

-- Location: LCCOMB_X84_Y5_N16
\data_memory_inst|memory[24][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[24][20]~feeder_combout\);

-- Location: FF_X84_Y5_N17
\data_memory_inst|memory[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][20]~q\);

-- Location: FF_X81_Y5_N23
\data_memory_inst|memory[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][20]~q\);

-- Location: LCCOMB_X85_Y5_N18
\data_memory_inst|memory[20][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[20][20]~feeder_combout\);

-- Location: FF_X85_Y5_N19
\data_memory_inst|memory[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][20]~q\);

-- Location: FF_X84_Y5_N23
\data_memory_inst|memory[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][20]~q\);

-- Location: LCCOMB_X84_Y5_N22
\data_memory_inst|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][20]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][20]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[20][20]~q\,
	datac => \data_memory_inst|memory[16][20]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux43~4_combout\);

-- Location: LCCOMB_X81_Y5_N22
\data_memory_inst|Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux43~4_combout\ & ((\data_memory_inst|memory[28][20]~q\))) # (!\data_memory_inst|Mux43~4_combout\ & (\data_memory_inst|memory[24][20]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][20]~q\,
	datac => \data_memory_inst|memory[28][20]~q\,
	datad => \data_memory_inst|Mux43~4_combout\,
	combout => \data_memory_inst|Mux43~5_combout\);

-- Location: LCCOMB_X86_Y7_N18
\data_memory_inst|memory[26][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[26][20]~feeder_combout\);

-- Location: FF_X86_Y7_N19
\data_memory_inst|memory[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][20]~q\);

-- Location: FF_X85_Y8_N27
\data_memory_inst|memory[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][20]~q\);

-- Location: LCCOMB_X86_Y8_N26
\data_memory_inst|memory[22][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[22][20]~feeder_combout\);

-- Location: FF_X86_Y8_N27
\data_memory_inst|memory[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][20]~q\);

-- Location: FF_X85_Y8_N25
\data_memory_inst|memory[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][20]~q\);

-- Location: LCCOMB_X85_Y8_N24
\data_memory_inst|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][20]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][20]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][20]~q\,
	datac => \data_memory_inst|memory[18][20]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux43~2_combout\);

-- Location: LCCOMB_X85_Y8_N26
\data_memory_inst|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux43~2_combout\ & ((\data_memory_inst|memory[30][20]~q\))) # (!\data_memory_inst|Mux43~2_combout\ & (\data_memory_inst|memory[26][20]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[26][20]~q\,
	datac => \data_memory_inst|memory[30][20]~q\,
	datad => \data_memory_inst|Mux43~2_combout\,
	combout => \data_memory_inst|Mux43~3_combout\);

-- Location: LCCOMB_X81_Y5_N16
\data_memory_inst|Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~6_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\) # ((\data_memory_inst|Mux43~3_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & (\data_memory_inst|Mux43~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux43~5_combout\,
	datad => \data_memory_inst|Mux43~3_combout\,
	combout => \data_memory_inst|Mux43~6_combout\);

-- Location: LCCOMB_X81_Y5_N14
\data_memory_inst|Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux43~6_combout\ & (\data_memory_inst|Mux43~8_combout\)) # (!\data_memory_inst|Mux43~6_combout\ & ((\data_memory_inst|Mux43~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux43~8_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux43~1_combout\,
	datad => \data_memory_inst|Mux43~6_combout\,
	combout => \data_memory_inst|Mux43~9_combout\);

-- Location: LCCOMB_X85_Y10_N28
\data_memory_inst|memory[7][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[7][20]~feeder_combout\);

-- Location: FF_X85_Y10_N29
\data_memory_inst|memory[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][20]~q\);

-- Location: FF_X85_Y5_N17
\data_memory_inst|memory[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][20]~q\);

-- Location: LCCOMB_X85_Y11_N14
\data_memory_inst|memory[5][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[5][20]~feeder_combout\);

-- Location: FF_X85_Y11_N15
\data_memory_inst|memory[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][20]~q\);

-- Location: FF_X85_Y7_N15
\data_memory_inst|memory[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][20]~q\);

-- Location: LCCOMB_X85_Y7_N14
\data_memory_inst|Mux43~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][20]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][20]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][20]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][20]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux43~10_combout\);

-- Location: LCCOMB_X85_Y5_N16
\data_memory_inst|Mux43~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux43~10_combout\ & (\data_memory_inst|memory[7][20]~q\)) # (!\data_memory_inst|Mux43~10_combout\ & ((\data_memory_inst|memory[6][20]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[7][20]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[6][20]~q\,
	datad => \data_memory_inst|Mux43~10_combout\,
	combout => \data_memory_inst|Mux43~11_combout\);

-- Location: LCCOMB_X77_Y13_N16
\data_memory_inst|memory[9][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[9][20]~feeder_combout\);

-- Location: FF_X77_Y13_N17
\data_memory_inst|memory[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][20]~q\);

-- Location: FF_X77_Y13_N11
\data_memory_inst|memory[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][20]~q\);

-- Location: LCCOMB_X76_Y13_N4
\data_memory_inst|memory[10][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[10][20]~feeder_combout\);

-- Location: FF_X76_Y13_N5
\data_memory_inst|memory[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][20]~q\);

-- Location: FF_X76_Y13_N23
\data_memory_inst|memory[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][20]~q\);

-- Location: LCCOMB_X76_Y13_N22
\data_memory_inst|Mux43~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][20]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[10][20]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[8][20]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux43~12_combout\);

-- Location: LCCOMB_X77_Y13_N10
\data_memory_inst|Mux43~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux43~12_combout\ & ((\data_memory_inst|memory[11][20]~q\))) # (!\data_memory_inst|Mux43~12_combout\ & (\data_memory_inst|memory[9][20]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][20]~q\,
	datac => \data_memory_inst|memory[11][20]~q\,
	datad => \data_memory_inst|Mux43~12_combout\,
	combout => \data_memory_inst|Mux43~13_combout\);

-- Location: LCCOMB_X86_Y9_N30
\data_memory_inst|memory[1][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[1][20]~feeder_combout\);

-- Location: FF_X86_Y9_N31
\data_memory_inst|memory[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][20]~q\);

-- Location: LCCOMB_X84_Y12_N12
\data_memory_inst|memory[2][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[2][20]~feeder_combout\);

-- Location: FF_X84_Y12_N13
\data_memory_inst|memory[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][20]~q\);

-- Location: FF_X85_Y9_N5
\data_memory_inst|memory[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][20]~q\);

-- Location: LCCOMB_X85_Y9_N4
\data_memory_inst|Mux43~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[2][20]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[0][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][20]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][20]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux43~14_combout\);

-- Location: FF_X85_Y9_N7
\data_memory_inst|memory[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][20]~q\);

-- Location: LCCOMB_X85_Y9_N6
\data_memory_inst|Mux43~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~15_combout\ = (\data_memory_inst|Mux43~14_combout\ & (((\data_memory_inst|memory[3][20]~q\) # (!\ALU_inst|Add0~75_combout\)))) # (!\data_memory_inst|Mux43~14_combout\ & (\data_memory_inst|memory[1][20]~q\ & 
-- ((\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][20]~q\,
	datab => \data_memory_inst|Mux43~14_combout\,
	datac => \data_memory_inst|memory[3][20]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux43~15_combout\);

-- Location: LCCOMB_X81_Y5_N4
\data_memory_inst|Mux43~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~16_combout\ = (\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\) # ((\data_memory_inst|Mux43~13_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (!\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux43~13_combout\,
	datad => \data_memory_inst|Mux43~15_combout\,
	combout => \data_memory_inst|Mux43~16_combout\);

-- Location: FF_X79_Y6_N25
\data_memory_inst|memory[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][20]~q\);

-- Location: FF_X85_Y6_N11
\data_memory_inst|memory[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][20]~q\);

-- Location: LCCOMB_X74_Y6_N6
\data_memory_inst|memory[13][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][20]~feeder_combout\ = \register_file_inst|Mux43~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux43~4_combout\,
	combout => \data_memory_inst|memory[13][20]~feeder_combout\);

-- Location: FF_X74_Y6_N7
\data_memory_inst|memory[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][20]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][20]~q\);

-- Location: FF_X74_Y6_N29
\data_memory_inst|memory[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux43~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][20]~q\);

-- Location: LCCOMB_X74_Y6_N28
\data_memory_inst|Mux43~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~17_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[13][20]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[12][20]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[13][20]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][20]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux43~17_combout\);

-- Location: LCCOMB_X85_Y6_N10
\data_memory_inst|Mux43~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux43~17_combout\ & (\data_memory_inst|memory[15][20]~q\)) # (!\data_memory_inst|Mux43~17_combout\ & ((\data_memory_inst|memory[14][20]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][20]~q\,
	datac => \data_memory_inst|memory[14][20]~q\,
	datad => \data_memory_inst|Mux43~17_combout\,
	combout => \data_memory_inst|Mux43~18_combout\);

-- Location: LCCOMB_X81_Y5_N10
\data_memory_inst|Mux43~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux43~16_combout\ & ((\data_memory_inst|Mux43~18_combout\))) # (!\data_memory_inst|Mux43~16_combout\ & (\data_memory_inst|Mux43~11_combout\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux43~11_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux43~16_combout\,
	datad => \data_memory_inst|Mux43~18_combout\,
	combout => \data_memory_inst|Mux43~19_combout\);

-- Location: LCCOMB_X81_Y5_N20
\data_memory_inst|Mux43~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux43~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux43~9_combout\)) # (!\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux43~19_combout\))))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux43~9_combout\,
	datad => \data_memory_inst|Mux43~19_combout\,
	combout => \data_memory_inst|Mux43~20_combout\);

-- Location: LCCOMB_X81_Y5_N0
\MUX_MemtoReg_inst|MemtoReg_out[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux43~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~112_combout\,
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux43~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\);

-- Location: FF_X81_Y4_N15
\register_file_inst|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[20]~24_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][20]~q\);

-- Location: LCCOMB_X81_Y4_N14
\register_file_inst|Mux75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux75~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (\register_file_inst|registers[12][20]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[12][20]~q\,
	datad => \register_file_inst|registers[8][20]~q\,
	combout => \register_file_inst|Mux75~2_combout\);

-- Location: LCCOMB_X81_Y4_N4
\register_file_inst|Mux75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux75~3_combout\ = (\register_file_inst|Mux75~2_combout\ & (((\register_file_inst|registers[13][20]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux75~2_combout\ & 
-- (\register_file_inst|registers[9][20]~q\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux75~2_combout\,
	datab => \register_file_inst|registers[9][20]~q\,
	datac => \register_file_inst|registers[13][20]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux75~3_combout\);

-- Location: LCCOMB_X81_Y4_N10
\register_file_inst|Mux75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux75~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # ((\register_file_inst|registers[1][20]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[1][20]~q\,
	datad => \register_file_inst|registers[0][20]~q\,
	combout => \register_file_inst|Mux75~4_combout\);

-- Location: LCCOMB_X81_Y4_N20
\register_file_inst|Mux75~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux75~5_combout\ = (\register_file_inst|Mux75~4_combout\ & (((\register_file_inst|registers[5][20]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))) # (!\register_file_inst|Mux75~4_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux75~4_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[5][20]~q\,
	datad => \register_file_inst|registers[4][20]~q\,
	combout => \register_file_inst|Mux75~5_combout\);

-- Location: LCCOMB_X81_Y4_N16
\register_file_inst|Mux75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux75~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux75~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux75~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux75~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(11),
	datac => \register_file_inst|Mux75~3_combout\,
	datad => \register_file_inst|Mux75~5_combout\,
	combout => \register_file_inst|Mux75~6_combout\);

-- Location: FF_X75_Y7_N9
\register_file_inst|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][21]~q\);

-- Location: FF_X76_Y9_N13
\register_file_inst|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][21]~q\);

-- Location: FF_X76_Y5_N5
\register_file_inst|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][21]~q\);

-- Location: LCCOMB_X76_Y5_N4
\register_file_inst|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux42~0_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[12][21]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[8][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][21]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[8][21]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux42~0_combout\);

-- Location: FF_X76_Y5_N11
\register_file_inst|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][21]~q\);

-- Location: LCCOMB_X76_Y5_N10
\register_file_inst|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux42~1_combout\ = (\register_file_inst|Mux42~0_combout\ & (((\register_file_inst|registers[13][21]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux42~0_combout\ & (\register_file_inst|registers[9][21]~q\ & 
-- ((\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][21]~q\,
	datab => \register_file_inst|Mux42~0_combout\,
	datac => \register_file_inst|registers[13][21]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux42~1_combout\);

-- Location: FF_X76_Y9_N27
\register_file_inst|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][21]~q\);

-- Location: FF_X75_Y5_N9
\register_file_inst|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][21]~q\);

-- Location: FF_X75_Y7_N3
\register_file_inst|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][21]~q\);

-- Location: LCCOMB_X75_Y5_N8
\register_file_inst|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux42~2_combout\ = (\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18)) # ((\register_file_inst|registers[1][21]~q\)))) # (!\instruction_memory_inst|RD\(0) & (!\instruction_memory_inst|RD\(18) & 
-- (\register_file_inst|registers[0][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[0][21]~q\,
	datad => \register_file_inst|registers[1][21]~q\,
	combout => \register_file_inst|Mux42~2_combout\);

-- Location: LCCOMB_X75_Y5_N10
\register_file_inst|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux42~3_combout\ = (\register_file_inst|Mux42~2_combout\ & ((\register_file_inst|registers[5][21]~q\) # ((!\instruction_memory_inst|RD\(18))))) # (!\register_file_inst|Mux42~2_combout\ & (((\register_file_inst|registers[4][21]~q\ & 
-- \instruction_memory_inst|RD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][21]~q\,
	datab => \register_file_inst|Mux42~2_combout\,
	datac => \register_file_inst|registers[4][21]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux42~3_combout\);

-- Location: LCCOMB_X75_Y5_N4
\register_file_inst|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux42~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux42~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux42~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux42~1_combout\,
	datad => \register_file_inst|Mux42~3_combout\,
	combout => \register_file_inst|Mux42~4_combout\);

-- Location: LCCOMB_X75_Y7_N26
\ALU_inst|Add0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~154_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28)))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux42~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \ALU_inst|Add0~154_combout\);

-- Location: LCCOMB_X75_Y7_N2
\register_file_inst|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux10~0_combout\ = (\instruction_memory_inst|RD\(24) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[1][21]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[1][21]~q\,
	datad => \register_file_inst|registers[0][21]~q\,
	combout => \register_file_inst|Mux10~0_combout\);

-- Location: LCCOMB_X75_Y7_N8
\register_file_inst|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux10~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux10~0_combout\ & (\register_file_inst|registers[9][21]~q\)) # (!\register_file_inst|Mux10~0_combout\ & ((\register_file_inst|registers[8][21]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|Mux10~0_combout\,
	datac => \register_file_inst|registers[9][21]~q\,
	datad => \register_file_inst|registers[8][21]~q\,
	combout => \register_file_inst|Mux10~1_combout\);

-- Location: LCCOMB_X73_Y7_N26
\register_file_inst|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux10~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(22),
	datab => \register_file_inst|Mux10~1_combout\,
	combout => \register_file_inst|Mux10~2_combout\);

-- Location: LCCOMB_X76_Y7_N28
\ALU_inst|Add0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~114_combout\ = ((\ALU_inst|Add0~154_combout\ $ (\register_file_inst|Mux10~2_combout\ $ (!\ALU_inst|Add0~113\)))) # (GND)
-- \ALU_inst|Add0~115\ = CARRY((\ALU_inst|Add0~154_combout\ & ((\register_file_inst|Mux10~2_combout\) # (!\ALU_inst|Add0~113\))) # (!\ALU_inst|Add0~154_combout\ & (\register_file_inst|Mux10~2_combout\ & !\ALU_inst|Add0~113\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~154_combout\,
	datab => \register_file_inst|Mux10~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~113\,
	combout => \ALU_inst|Add0~114_combout\,
	cout => \ALU_inst|Add0~115\);

-- Location: LCCOMB_X80_Y13_N6
\data_memory_inst|memory[9][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[9][21]~feeder_combout\);

-- Location: FF_X80_Y13_N7
\data_memory_inst|memory[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][21]~q\);

-- Location: FF_X76_Y13_N27
\data_memory_inst|memory[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][21]~q\);

-- Location: LCCOMB_X76_Y13_N26
\data_memory_inst|Mux42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[9][21]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[8][21]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][21]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[8][21]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux42~10_combout\);

-- Location: LCCOMB_X77_Y13_N24
\data_memory_inst|memory[11][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[11][21]~feeder_combout\);

-- Location: FF_X77_Y13_N25
\data_memory_inst|memory[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][21]~q\);

-- Location: FF_X76_Y13_N29
\data_memory_inst|memory[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][21]~q\);

-- Location: LCCOMB_X76_Y13_N28
\data_memory_inst|Mux42~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~11_combout\ = (\data_memory_inst|Mux42~10_combout\ & ((\data_memory_inst|memory[11][21]~q\) # ((!\ALU_inst|Add0~70_combout\)))) # (!\data_memory_inst|Mux42~10_combout\ & (((\data_memory_inst|memory[10][21]~q\ & 
-- \ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux42~10_combout\,
	datab => \data_memory_inst|memory[11][21]~q\,
	datac => \data_memory_inst|memory[10][21]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux42~11_combout\);

-- Location: LCCOMB_X73_Y6_N14
\data_memory_inst|memory[15][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[15][21]~feeder_combout\);

-- Location: FF_X73_Y6_N15
\data_memory_inst|memory[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][21]~q\);

-- Location: FF_X74_Y6_N19
\data_memory_inst|memory[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][21]~q\);

-- Location: LCCOMB_X73_Y9_N0
\data_memory_inst|memory[14][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[14][21]~feeder_combout\);

-- Location: FF_X73_Y9_N1
\data_memory_inst|memory[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][21]~q\);

-- Location: FF_X74_Y6_N21
\data_memory_inst|memory[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][21]~q\);

-- Location: LCCOMB_X74_Y6_N20
\data_memory_inst|Mux42~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][21]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][21]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][21]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux42~17_combout\);

-- Location: LCCOMB_X74_Y6_N18
\data_memory_inst|Mux42~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux42~17_combout\ & (\data_memory_inst|memory[15][21]~q\)) # (!\data_memory_inst|Mux42~17_combout\ & ((\data_memory_inst|memory[13][21]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux42~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][21]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[13][21]~q\,
	datad => \data_memory_inst|Mux42~17_combout\,
	combout => \data_memory_inst|Mux42~18_combout\);

-- Location: LCCOMB_X87_Y9_N16
\data_memory_inst|memory[2][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[2][21]~feeder_combout\);

-- Location: FF_X87_Y9_N17
\data_memory_inst|memory[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][21]~q\);

-- Location: FF_X85_Y9_N23
\data_memory_inst|memory[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][21]~q\);

-- Location: LCCOMB_X86_Y9_N16
\data_memory_inst|memory[1][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[1][21]~feeder_combout\);

-- Location: FF_X86_Y9_N17
\data_memory_inst|memory[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][21]~q\);

-- Location: FF_X85_Y9_N13
\data_memory_inst|memory[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][21]~q\);

-- Location: LCCOMB_X85_Y9_N12
\data_memory_inst|Mux42~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~14_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][21]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[0][21]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][21]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][21]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux42~14_combout\);

-- Location: LCCOMB_X85_Y9_N22
\data_memory_inst|Mux42~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux42~14_combout\ & ((\data_memory_inst|memory[3][21]~q\))) # (!\data_memory_inst|Mux42~14_combout\ & (\data_memory_inst|memory[2][21]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[2][21]~q\,
	datac => \data_memory_inst|memory[3][21]~q\,
	datad => \data_memory_inst|Mux42~14_combout\,
	combout => \data_memory_inst|Mux42~15_combout\);

-- Location: LCCOMB_X85_Y11_N4
\data_memory_inst|memory[5][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[5][21]~feeder_combout\);

-- Location: FF_X85_Y11_N5
\data_memory_inst|memory[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][21]~q\);

-- Location: FF_X85_Y7_N27
\data_memory_inst|memory[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][21]~q\);

-- Location: LCCOMB_X79_Y9_N18
\data_memory_inst|memory[6][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[6][21]~feeder_combout\);

-- Location: FF_X79_Y9_N19
\data_memory_inst|memory[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][21]~q\);

-- Location: FF_X85_Y7_N25
\data_memory_inst|memory[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][21]~q\);

-- Location: LCCOMB_X85_Y7_N24
\data_memory_inst|Mux42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][21]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][21]~q\,
	datac => \data_memory_inst|memory[4][21]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux42~12_combout\);

-- Location: LCCOMB_X85_Y7_N26
\data_memory_inst|Mux42~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux42~12_combout\ & ((\data_memory_inst|memory[7][21]~q\))) # (!\data_memory_inst|Mux42~12_combout\ & (\data_memory_inst|memory[5][21]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][21]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[7][21]~q\,
	datad => \data_memory_inst|Mux42~12_combout\,
	combout => \data_memory_inst|Mux42~13_combout\);

-- Location: LCCOMB_X76_Y9_N6
\data_memory_inst|Mux42~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux42~13_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (!\ALU_inst|Add0~74_combout\ & (\data_memory_inst|Mux42~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux42~15_combout\,
	datad => \data_memory_inst|Mux42~13_combout\,
	combout => \data_memory_inst|Mux42~16_combout\);

-- Location: LCCOMB_X76_Y9_N4
\data_memory_inst|Mux42~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux42~16_combout\ & ((\data_memory_inst|Mux42~18_combout\))) # (!\data_memory_inst|Mux42~16_combout\ & (\data_memory_inst|Mux42~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux42~11_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux42~18_combout\,
	datad => \data_memory_inst|Mux42~16_combout\,
	combout => \data_memory_inst|Mux42~19_combout\);

-- Location: LCCOMB_X85_Y8_N8
\data_memory_inst|memory[30][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[30][21]~feeder_combout\);

-- Location: FF_X85_Y8_N9
\data_memory_inst|memory[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][21]~q\);

-- Location: FF_X86_Y8_N1
\data_memory_inst|memory[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][21]~q\);

-- Location: LCCOMB_X86_Y7_N20
\data_memory_inst|memory[26][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[26][21]~feeder_combout\);

-- Location: FF_X86_Y7_N21
\data_memory_inst|memory[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][21]~q\);

-- Location: FF_X86_Y8_N11
\data_memory_inst|memory[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][21]~q\);

-- Location: LCCOMB_X86_Y8_N10
\data_memory_inst|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][21]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[26][21]~q\,
	datac => \data_memory_inst|memory[18][21]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux42~0_combout\);

-- Location: LCCOMB_X86_Y8_N0
\data_memory_inst|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux42~0_combout\ & (\data_memory_inst|memory[30][21]~q\)) # (!\data_memory_inst|Mux42~0_combout\ & ((\data_memory_inst|memory[22][21]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[30][21]~q\,
	datac => \data_memory_inst|memory[22][21]~q\,
	datad => \data_memory_inst|Mux42~0_combout\,
	combout => \data_memory_inst|Mux42~1_combout\);

-- Location: LCCOMB_X82_Y10_N20
\data_memory_inst|memory[27][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[27][21]~feeder_combout\);

-- Location: FF_X82_Y10_N21
\data_memory_inst|memory[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][21]~q\);

-- Location: FF_X83_Y10_N3
\data_memory_inst|memory[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][21]~q\);

-- Location: LCCOMB_X82_Y13_N16
\data_memory_inst|memory[23][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[23][21]~feeder_combout\);

-- Location: FF_X82_Y13_N17
\data_memory_inst|memory[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][21]~q\);

-- Location: FF_X83_Y10_N1
\data_memory_inst|memory[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][21]~q\);

-- Location: LCCOMB_X83_Y10_N0
\data_memory_inst|Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][21]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][21]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][21]~q\,
	datac => \data_memory_inst|memory[19][21]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux42~7_combout\);

-- Location: LCCOMB_X83_Y10_N2
\data_memory_inst|Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux42~7_combout\ & ((\data_memory_inst|memory[31][21]~q\))) # (!\data_memory_inst|Mux42~7_combout\ & (\data_memory_inst|memory[27][21]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[27][21]~q\,
	datac => \data_memory_inst|memory[31][21]~q\,
	datad => \data_memory_inst|Mux42~7_combout\,
	combout => \data_memory_inst|Mux42~8_combout\);

-- Location: LCCOMB_X79_Y11_N2
\data_memory_inst|memory[25][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[25][21]~feeder_combout\);

-- Location: FF_X79_Y11_N3
\data_memory_inst|memory[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][21]~q\);

-- Location: FF_X77_Y11_N25
\data_memory_inst|memory[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][21]~q\);

-- Location: LCCOMB_X72_Y11_N26
\data_memory_inst|memory[21][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[21][21]~feeder_combout\);

-- Location: FF_X72_Y11_N27
\data_memory_inst|memory[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][21]~q\);

-- Location: FF_X77_Y11_N19
\data_memory_inst|memory[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][21]~q\);

-- Location: LCCOMB_X77_Y11_N18
\data_memory_inst|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][21]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][21]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][21]~q\,
	datac => \data_memory_inst|memory[17][21]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux42~2_combout\);

-- Location: LCCOMB_X77_Y11_N24
\data_memory_inst|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux42~2_combout\ & ((\data_memory_inst|memory[29][21]~q\))) # (!\data_memory_inst|Mux42~2_combout\ & (\data_memory_inst|memory[25][21]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][21]~q\,
	datac => \data_memory_inst|memory[29][21]~q\,
	datad => \data_memory_inst|Mux42~2_combout\,
	combout => \data_memory_inst|Mux42~3_combout\);

-- Location: LCCOMB_X82_Y9_N18
\data_memory_inst|memory[20][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[20][21]~feeder_combout\);

-- Location: FF_X82_Y9_N19
\data_memory_inst|memory[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][21]~q\);

-- Location: FF_X82_Y9_N21
\data_memory_inst|memory[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][21]~q\);

-- Location: LCCOMB_X82_Y8_N28
\data_memory_inst|memory[24][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][21]~feeder_combout\ = \register_file_inst|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux42~4_combout\,
	combout => \data_memory_inst|memory[24][21]~feeder_combout\);

-- Location: FF_X82_Y8_N29
\data_memory_inst|memory[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][21]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][21]~q\);

-- Location: FF_X82_Y8_N11
\data_memory_inst|memory[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux42~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][21]~q\);

-- Location: LCCOMB_X82_Y8_N10
\data_memory_inst|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][21]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][21]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][21]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux42~4_combout\);

-- Location: LCCOMB_X82_Y9_N20
\data_memory_inst|Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux42~4_combout\ & ((\data_memory_inst|memory[28][21]~q\))) # (!\data_memory_inst|Mux42~4_combout\ & (\data_memory_inst|memory[20][21]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[20][21]~q\,
	datac => \data_memory_inst|memory[28][21]~q\,
	datad => \data_memory_inst|Mux42~4_combout\,
	combout => \data_memory_inst|Mux42~5_combout\);

-- Location: LCCOMB_X76_Y9_N2
\data_memory_inst|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~6_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\) # ((\data_memory_inst|Mux42~3_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux42~3_combout\,
	datad => \data_memory_inst|Mux42~5_combout\,
	combout => \data_memory_inst|Mux42~6_combout\);

-- Location: LCCOMB_X76_Y9_N16
\data_memory_inst|Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux42~6_combout\ & ((\data_memory_inst|Mux42~8_combout\))) # (!\data_memory_inst|Mux42~6_combout\ & (\data_memory_inst|Mux42~1_combout\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux42~1_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux42~8_combout\,
	datad => \data_memory_inst|Mux42~6_combout\,
	combout => \data_memory_inst|Mux42~9_combout\);

-- Location: LCCOMB_X76_Y9_N18
\data_memory_inst|Mux42~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux42~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux42~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux42~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux42~19_combout\,
	datad => \data_memory_inst|Mux42~9_combout\,
	combout => \data_memory_inst|Mux42~20_combout\);

-- Location: LCCOMB_X76_Y9_N30
\MUX_MemtoReg_inst|MemtoReg_out[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux42~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~114_combout\,
	datad => \data_memory_inst|Mux42~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\);

-- Location: FF_X75_Y5_N11
\register_file_inst|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[21]~25_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][21]~q\);

-- Location: LCCOMB_X76_Y9_N28
\register_file_inst|Mux74~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux74~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # ((\register_file_inst|registers[1][21]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[0][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[0][21]~q\,
	datad => \register_file_inst|registers[1][21]~q\,
	combout => \register_file_inst|Mux74~4_combout\);

-- Location: LCCOMB_X76_Y9_N26
\register_file_inst|Mux74~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux74~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux74~4_combout\ & ((\register_file_inst|registers[5][21]~q\))) # (!\register_file_inst|Mux74~4_combout\ & 
-- (\register_file_inst|registers[4][21]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux74~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][21]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[5][21]~q\,
	datad => \register_file_inst|Mux74~4_combout\,
	combout => \register_file_inst|Mux74~5_combout\);

-- Location: LCCOMB_X76_Y9_N12
\register_file_inst|Mux74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux74~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (\register_file_inst|registers[12][21]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[8][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[12][21]~q\,
	datad => \register_file_inst|registers[8][21]~q\,
	combout => \register_file_inst|Mux74~2_combout\);

-- Location: LCCOMB_X76_Y9_N22
\register_file_inst|Mux74~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux74~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux74~2_combout\ & ((\register_file_inst|registers[13][21]~q\))) # (!\register_file_inst|Mux74~2_combout\ & 
-- (\register_file_inst|registers[9][21]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux74~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[9][21]~q\,
	datac => \register_file_inst|registers[13][21]~q\,
	datad => \register_file_inst|Mux74~2_combout\,
	combout => \register_file_inst|Mux74~3_combout\);

-- Location: LCCOMB_X76_Y9_N20
\register_file_inst|Mux74~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux74~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux74~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux74~3_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux74~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux74~5_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux74~3_combout\,
	datad => \instruction_memory_inst|RD\(11),
	combout => \register_file_inst|Mux74~6_combout\);

-- Location: FF_X83_Y5_N31
\register_file_inst|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][22]~q\);

-- Location: LCCOMB_X80_Y5_N16
\register_file_inst|registers[0][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[0][22]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	combout => \register_file_inst|registers[0][22]~feeder_combout\);

-- Location: FF_X80_Y5_N17
\register_file_inst|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[0][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][22]~q\);

-- Location: FF_X80_Y4_N13
\register_file_inst|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][22]~q\);

-- Location: LCCOMB_X80_Y4_N12
\register_file_inst|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux9~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][22]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][22]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][22]~q\,
	datac => \register_file_inst|registers[1][22]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux9~0_combout\);

-- Location: LCCOMB_X80_Y4_N18
\register_file_inst|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux9~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux9~0_combout\ & ((\register_file_inst|registers[9][22]~q\))) # (!\register_file_inst|Mux9~0_combout\ & (\register_file_inst|registers[8][22]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[8][22]~q\,
	datac => \register_file_inst|registers[9][22]~q\,
	datad => \register_file_inst|Mux9~0_combout\,
	combout => \register_file_inst|Mux9~1_combout\);

-- Location: LCCOMB_X80_Y4_N0
\register_file_inst|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux9~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux9~1_combout\,
	combout => \register_file_inst|Mux9~2_combout\);

-- Location: FF_X77_Y5_N5
\register_file_inst|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][22]~q\);

-- Location: FF_X83_Y5_N9
\register_file_inst|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][22]~q\);

-- Location: LCCOMB_X83_Y5_N30
\register_file_inst|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux41~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][22]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][22]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][22]~q\,
	datac => \register_file_inst|registers[8][22]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux41~0_combout\);

-- Location: LCCOMB_X77_Y5_N8
\register_file_inst|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux41~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux41~0_combout\ & ((\register_file_inst|registers[13][22]~q\))) # (!\register_file_inst|Mux41~0_combout\ & (\register_file_inst|registers[9][22]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][22]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[13][22]~q\,
	datad => \register_file_inst|Mux41~0_combout\,
	combout => \register_file_inst|Mux41~1_combout\);

-- Location: LCCOMB_X77_Y4_N22
\register_file_inst|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux41~2_combout\ = (\instruction_memory_inst|RD\(18) & (\instruction_memory_inst|RD\(0))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[1][22]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[1][22]~q\,
	datad => \register_file_inst|registers[0][22]~q\,
	combout => \register_file_inst|Mux41~2_combout\);

-- Location: FF_X81_Y5_N27
\register_file_inst|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][22]~q\);

-- Location: FF_X77_Y4_N17
\register_file_inst|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][22]~q\);

-- Location: LCCOMB_X77_Y4_N0
\register_file_inst|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux41~3_combout\ = (\register_file_inst|Mux41~2_combout\ & ((\register_file_inst|registers[5][22]~q\) # ((!\instruction_memory_inst|RD\(18))))) # (!\register_file_inst|Mux41~2_combout\ & (((\instruction_memory_inst|RD\(18) & 
-- \register_file_inst|registers[4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux41~2_combout\,
	datab => \register_file_inst|registers[5][22]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \register_file_inst|registers[4][22]~q\,
	combout => \register_file_inst|Mux41~3_combout\);

-- Location: LCCOMB_X77_Y5_N14
\register_file_inst|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux41~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux41~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux41~1_combout\,
	datad => \register_file_inst|Mux41~3_combout\,
	combout => \register_file_inst|Mux41~4_combout\);

-- Location: LCCOMB_X76_Y5_N14
\ALU_inst|Add0~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~155_combout\ = (\instruction_memory_inst|RD\(19) & (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux41~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux41~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(28),
	datac => \register_file_inst|Mux41~4_combout\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \ALU_inst|Add0~155_combout\);

-- Location: LCCOMB_X76_Y7_N30
\ALU_inst|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~116_combout\ = (\register_file_inst|Mux9~2_combout\ & ((\ALU_inst|Add0~155_combout\ & (\ALU_inst|Add0~115\ & VCC)) # (!\ALU_inst|Add0~155_combout\ & (!\ALU_inst|Add0~115\)))) # (!\register_file_inst|Mux9~2_combout\ & 
-- ((\ALU_inst|Add0~155_combout\ & (!\ALU_inst|Add0~115\)) # (!\ALU_inst|Add0~155_combout\ & ((\ALU_inst|Add0~115\) # (GND)))))
-- \ALU_inst|Add0~117\ = CARRY((\register_file_inst|Mux9~2_combout\ & (!\ALU_inst|Add0~155_combout\ & !\ALU_inst|Add0~115\)) # (!\register_file_inst|Mux9~2_combout\ & ((!\ALU_inst|Add0~115\) # (!\ALU_inst|Add0~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux9~2_combout\,
	datab => \ALU_inst|Add0~155_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~115\,
	combout => \ALU_inst|Add0~116_combout\,
	cout => \ALU_inst|Add0~117\);

-- Location: LCCOMB_X87_Y10_N4
\data_memory_inst|memory[23][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[23][22]~feeder_combout\);

-- Location: FF_X87_Y10_N5
\data_memory_inst|memory[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][22]~q\);

-- Location: FF_X83_Y10_N31
\data_memory_inst|memory[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][22]~q\);

-- Location: LCCOMB_X82_Y10_N14
\data_memory_inst|memory[27][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[27][22]~feeder_combout\);

-- Location: FF_X82_Y10_N15
\data_memory_inst|memory[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][22]~q\);

-- Location: FF_X83_Y10_N21
\data_memory_inst|memory[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][22]~q\);

-- Location: LCCOMB_X83_Y10_N20
\data_memory_inst|Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][22]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[27][22]~q\,
	datac => \data_memory_inst|memory[19][22]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux41~7_combout\);

-- Location: LCCOMB_X83_Y10_N30
\data_memory_inst|Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux41~7_combout\ & ((\data_memory_inst|memory[31][22]~q\))) # (!\data_memory_inst|Mux41~7_combout\ & (\data_memory_inst|memory[23][22]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][22]~q\,
	datac => \data_memory_inst|memory[31][22]~q\,
	datad => \data_memory_inst|Mux41~7_combout\,
	combout => \data_memory_inst|Mux41~8_combout\);

-- Location: LCCOMB_X79_Y11_N14
\data_memory_inst|memory[29][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[29][22]~feeder_combout\);

-- Location: FF_X79_Y11_N15
\data_memory_inst|memory[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][22]~q\);

-- Location: FF_X80_Y11_N23
\data_memory_inst|memory[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][22]~q\);

-- Location: FF_X80_Y11_N1
\data_memory_inst|memory[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][22]~q\);

-- Location: LCCOMB_X79_Y11_N8
\data_memory_inst|memory[25][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[25][22]~feeder_combout\);

-- Location: FF_X79_Y11_N9
\data_memory_inst|memory[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][22]~q\);

-- Location: LCCOMB_X80_Y11_N0
\data_memory_inst|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~0_combout\ = (\ALU_inst|Add0~69_combout\ & (\ALU_inst|Add0~74_combout\)) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[25][22]~q\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|memory[17][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[17][22]~q\,
	datad => \data_memory_inst|memory[25][22]~q\,
	combout => \data_memory_inst|Mux41~0_combout\);

-- Location: LCCOMB_X80_Y11_N22
\data_memory_inst|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux41~0_combout\ & (\data_memory_inst|memory[29][22]~q\)) # (!\data_memory_inst|Mux41~0_combout\ & ((\data_memory_inst|memory[21][22]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][22]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][22]~q\,
	datad => \data_memory_inst|Mux41~0_combout\,
	combout => \data_memory_inst|Mux41~1_combout\);

-- Location: LCCOMB_X86_Y7_N30
\data_memory_inst|memory[26][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[26][22]~feeder_combout\);

-- Location: FF_X86_Y7_N31
\data_memory_inst|memory[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][22]~q\);

-- Location: FF_X85_Y8_N5
\data_memory_inst|memory[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][22]~q\);

-- Location: LCCOMB_X84_Y8_N22
\data_memory_inst|memory[22][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[22][22]~feeder_combout\);

-- Location: FF_X84_Y8_N23
\data_memory_inst|memory[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][22]~q\);

-- Location: FF_X85_Y8_N11
\data_memory_inst|memory[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][22]~q\);

-- Location: LCCOMB_X85_Y8_N10
\data_memory_inst|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][22]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][22]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][22]~q\,
	datac => \data_memory_inst|memory[18][22]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux41~2_combout\);

-- Location: LCCOMB_X85_Y8_N4
\data_memory_inst|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux41~2_combout\ & ((\data_memory_inst|memory[30][22]~q\))) # (!\data_memory_inst|Mux41~2_combout\ & (\data_memory_inst|memory[26][22]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][22]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[30][22]~q\,
	datad => \data_memory_inst|Mux41~2_combout\,
	combout => \data_memory_inst|Mux41~3_combout\);

-- Location: LCCOMB_X84_Y5_N20
\data_memory_inst|memory[24][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[24][22]~feeder_combout\);

-- Location: FF_X84_Y5_N21
\data_memory_inst|memory[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][22]~q\);

-- Location: FF_X81_Y5_N19
\data_memory_inst|memory[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][22]~q\);

-- Location: LCCOMB_X85_Y5_N26
\data_memory_inst|memory[20][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[20][22]~feeder_combout\);

-- Location: FF_X85_Y5_N27
\data_memory_inst|memory[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][22]~q\);

-- Location: FF_X84_Y5_N11
\data_memory_inst|memory[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][22]~q\);

-- Location: LCCOMB_X84_Y5_N10
\data_memory_inst|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][22]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][22]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[20][22]~q\,
	datac => \data_memory_inst|memory[16][22]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux41~4_combout\);

-- Location: LCCOMB_X81_Y5_N18
\data_memory_inst|Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux41~4_combout\ & ((\data_memory_inst|memory[28][22]~q\))) # (!\data_memory_inst|Mux41~4_combout\ & (\data_memory_inst|memory[24][22]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][22]~q\,
	datac => \data_memory_inst|memory[28][22]~q\,
	datad => \data_memory_inst|Mux41~4_combout\,
	combout => \data_memory_inst|Mux41~5_combout\);

-- Location: LCCOMB_X81_Y5_N28
\data_memory_inst|Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~6_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux41~3_combout\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((!\ALU_inst|Add0~75_combout\ & \data_memory_inst|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|Mux41~3_combout\,
	datac => \ALU_inst|Add0~75_combout\,
	datad => \data_memory_inst|Mux41~5_combout\,
	combout => \data_memory_inst|Mux41~6_combout\);

-- Location: LCCOMB_X81_Y5_N30
\data_memory_inst|Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux41~6_combout\ & (\data_memory_inst|Mux41~8_combout\)) # (!\data_memory_inst|Mux41~6_combout\ & ((\data_memory_inst|Mux41~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux41~8_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux41~1_combout\,
	datad => \data_memory_inst|Mux41~6_combout\,
	combout => \data_memory_inst|Mux41~9_combout\);

-- Location: FF_X77_Y5_N15
\data_memory_inst|memory[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][22]~q\);

-- Location: FF_X74_Y5_N9
\data_memory_inst|memory[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][22]~q\);

-- Location: LCCOMB_X74_Y6_N30
\data_memory_inst|memory[13][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[13][22]~feeder_combout\);

-- Location: FF_X74_Y6_N31
\data_memory_inst|memory[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][22]~q\);

-- Location: FF_X74_Y5_N19
\data_memory_inst|memory[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][22]~q\);

-- Location: LCCOMB_X74_Y5_N18
\data_memory_inst|Mux41~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[13][22]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[12][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[13][22]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[12][22]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux41~17_combout\);

-- Location: LCCOMB_X74_Y5_N8
\data_memory_inst|Mux41~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux41~17_combout\ & (\data_memory_inst|memory[15][22]~q\)) # (!\data_memory_inst|Mux41~17_combout\ & ((\data_memory_inst|memory[14][22]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][22]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[14][22]~q\,
	datad => \data_memory_inst|Mux41~17_combout\,
	combout => \data_memory_inst|Mux41~18_combout\);

-- Location: LCCOMB_X85_Y7_N22
\data_memory_inst|memory[7][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[7][22]~feeder_combout\);

-- Location: FF_X85_Y7_N23
\data_memory_inst|memory[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][22]~q\);

-- Location: FF_X85_Y5_N13
\data_memory_inst|memory[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][22]~q\);

-- Location: LCCOMB_X85_Y11_N18
\data_memory_inst|memory[5][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[5][22]~feeder_combout\);

-- Location: FF_X85_Y11_N19
\data_memory_inst|memory[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][22]~q\);

-- Location: FF_X85_Y7_N5
\data_memory_inst|memory[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][22]~q\);

-- Location: LCCOMB_X85_Y7_N4
\data_memory_inst|Mux41~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][22]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][22]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][22]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[4][22]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux41~10_combout\);

-- Location: LCCOMB_X85_Y5_N12
\data_memory_inst|Mux41~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux41~10_combout\ & (\data_memory_inst|memory[7][22]~q\)) # (!\data_memory_inst|Mux41~10_combout\ & ((\data_memory_inst|memory[6][22]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[7][22]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[6][22]~q\,
	datad => \data_memory_inst|Mux41~10_combout\,
	combout => \data_memory_inst|Mux41~11_combout\);

-- Location: LCCOMB_X86_Y9_N2
\data_memory_inst|memory[1][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[1][22]~feeder_combout\);

-- Location: FF_X86_Y9_N3
\data_memory_inst|memory[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][22]~q\);

-- Location: LCCOMB_X87_Y9_N10
\data_memory_inst|memory[2][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[2][22]~feeder_combout\);

-- Location: FF_X87_Y9_N11
\data_memory_inst|memory[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][22]~q\);

-- Location: FF_X85_Y9_N9
\data_memory_inst|memory[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][22]~q\);

-- Location: LCCOMB_X85_Y9_N8
\data_memory_inst|Mux41~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~14_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[2][22]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[0][22]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[2][22]~q\,
	datac => \data_memory_inst|memory[0][22]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux41~14_combout\);

-- Location: FF_X85_Y9_N31
\data_memory_inst|memory[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][22]~q\);

-- Location: LCCOMB_X85_Y9_N30
\data_memory_inst|Mux41~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~15_combout\ = (\data_memory_inst|Mux41~14_combout\ & (((\data_memory_inst|memory[3][22]~q\) # (!\ALU_inst|Add0~75_combout\)))) # (!\data_memory_inst|Mux41~14_combout\ & (\data_memory_inst|memory[1][22]~q\ & 
-- ((\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][22]~q\,
	datab => \data_memory_inst|Mux41~14_combout\,
	datac => \data_memory_inst|memory[3][22]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux41~15_combout\);

-- Location: LCCOMB_X77_Y13_N14
\data_memory_inst|memory[9][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[9][22]~feeder_combout\);

-- Location: FF_X77_Y13_N15
\data_memory_inst|memory[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][22]~q\);

-- Location: FF_X77_Y13_N13
\data_memory_inst|memory[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][22]~q\);

-- Location: LCCOMB_X76_Y13_N24
\data_memory_inst|memory[10][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][22]~feeder_combout\ = \register_file_inst|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux41~4_combout\,
	combout => \data_memory_inst|memory[10][22]~feeder_combout\);

-- Location: FF_X76_Y13_N25
\data_memory_inst|memory[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][22]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][22]~q\);

-- Location: FF_X76_Y13_N19
\data_memory_inst|memory[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux41~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][22]~q\);

-- Location: LCCOMB_X76_Y13_N18
\data_memory_inst|Mux41~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][22]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[10][22]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[8][22]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux41~12_combout\);

-- Location: LCCOMB_X77_Y13_N12
\data_memory_inst|Mux41~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux41~12_combout\ & ((\data_memory_inst|memory[11][22]~q\))) # (!\data_memory_inst|Mux41~12_combout\ & (\data_memory_inst|memory[9][22]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][22]~q\,
	datac => \data_memory_inst|memory[11][22]~q\,
	datad => \data_memory_inst|Mux41~12_combout\,
	combout => \data_memory_inst|Mux41~13_combout\);

-- Location: LCCOMB_X84_Y5_N12
\data_memory_inst|Mux41~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~16_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux41~13_combout\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux41~15_combout\,
	datac => \ALU_inst|Add0~74_combout\,
	datad => \data_memory_inst|Mux41~13_combout\,
	combout => \data_memory_inst|Mux41~16_combout\);

-- Location: LCCOMB_X81_Y5_N24
\data_memory_inst|Mux41~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux41~16_combout\ & (\data_memory_inst|Mux41~18_combout\)) # (!\data_memory_inst|Mux41~16_combout\ & ((\data_memory_inst|Mux41~11_combout\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux41~18_combout\,
	datac => \data_memory_inst|Mux41~11_combout\,
	datad => \data_memory_inst|Mux41~16_combout\,
	combout => \data_memory_inst|Mux41~19_combout\);

-- Location: LCCOMB_X81_Y5_N2
\data_memory_inst|Mux41~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux41~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux41~9_combout\)) # (!\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux41~19_combout\))))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux41~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux41~9_combout\,
	datad => \data_memory_inst|Mux41~19_combout\,
	combout => \data_memory_inst|Mux41~20_combout\);

-- Location: LCCOMB_X81_Y5_N26
\MUX_MemtoReg_inst|MemtoReg_out[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux41~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~116_combout\,
	datac => \instruction_memory_inst|RD\(1),
	datad => \data_memory_inst|Mux41~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\);

-- Location: FF_X80_Y4_N19
\register_file_inst|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[22]~26_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][22]~q\);

-- Location: LCCOMB_X83_Y5_N8
\register_file_inst|Mux73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux73~2_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\) # ((\register_file_inst|registers[12][22]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][22]~q\,
	datad => \register_file_inst|registers[8][22]~q\,
	combout => \register_file_inst|Mux73~2_combout\);

-- Location: LCCOMB_X77_Y5_N4
\register_file_inst|Mux73~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux73~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux73~2_combout\ & ((\register_file_inst|registers[13][22]~q\))) # (!\register_file_inst|Mux73~2_combout\ & 
-- (\register_file_inst|registers[9][22]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux73~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][22]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[13][22]~q\,
	datad => \register_file_inst|Mux73~2_combout\,
	combout => \register_file_inst|Mux73~3_combout\);

-- Location: LCCOMB_X77_Y4_N18
\register_file_inst|Mux73~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux73~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[1][22]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][22]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \register_file_inst|registers[0][22]~q\,
	combout => \register_file_inst|Mux73~4_combout\);

-- Location: LCCOMB_X77_Y4_N16
\register_file_inst|Mux73~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux73~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux73~4_combout\ & (\register_file_inst|registers[5][22]~q\)) # (!\register_file_inst|Mux73~4_combout\ & 
-- ((\register_file_inst|registers[4][22]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux73~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[5][22]~q\,
	datac => \register_file_inst|registers[4][22]~q\,
	datad => \register_file_inst|Mux73~4_combout\,
	combout => \register_file_inst|Mux73~5_combout\);

-- Location: LCCOMB_X77_Y4_N28
\register_file_inst|Mux73~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux73~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux73~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux73~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux73~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux73~3_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux73~5_combout\,
	combout => \register_file_inst|Mux73~6_combout\);

-- Location: FF_X79_Y5_N25
\register_file_inst|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][23]~q\);

-- Location: FF_X77_Y6_N25
\register_file_inst|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][23]~q\);

-- Location: FF_X76_Y5_N25
\register_file_inst|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][23]~q\);

-- Location: LCCOMB_X76_Y5_N24
\register_file_inst|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux40~0_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[12][23]~q\)) # 
-- (!\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][23]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[8][23]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux40~0_combout\);

-- Location: LCCOMB_X77_Y5_N30
\register_file_inst|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux40~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux40~0_combout\ & ((\register_file_inst|registers[13][23]~q\))) # (!\register_file_inst|Mux40~0_combout\ & (\register_file_inst|registers[9][23]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[9][23]~q\,
	datac => \register_file_inst|registers[13][23]~q\,
	datad => \register_file_inst|Mux40~0_combout\,
	combout => \register_file_inst|Mux40~1_combout\);

-- Location: FF_X81_Y5_N13
\register_file_inst|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][23]~q\);

-- Location: FF_X80_Y5_N15
\register_file_inst|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][23]~q\);

-- Location: FF_X80_Y5_N21
\register_file_inst|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][23]~q\);

-- Location: FF_X79_Y5_N27
\register_file_inst|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][23]~q\);

-- Location: LCCOMB_X80_Y5_N2
\register_file_inst|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux40~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][23]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][23]~q\,
	datac => \register_file_inst|registers[1][23]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux40~2_combout\);

-- Location: LCCOMB_X80_Y5_N14
\register_file_inst|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux40~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux40~2_combout\ & (\register_file_inst|registers[5][23]~q\)) # (!\register_file_inst|Mux40~2_combout\ & ((\register_file_inst|registers[4][23]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][23]~q\,
	datac => \register_file_inst|registers[4][23]~q\,
	datad => \register_file_inst|Mux40~2_combout\,
	combout => \register_file_inst|Mux40~3_combout\);

-- Location: LCCOMB_X77_Y5_N0
\register_file_inst|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux40~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux40~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux40~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux40~1_combout\,
	datad => \register_file_inst|Mux40~3_combout\,
	combout => \register_file_inst|Mux40~4_combout\);

-- Location: LCCOMB_X75_Y6_N12
\ALU_inst|Add0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~156_combout\ = (\register_file_inst|Mux40~4_combout\ & (\instruction_memory_inst|RD\(0) $ (((\instruction_memory_inst|RD\(28) & !\instruction_memory_inst|RD\(19)))))) # (!\register_file_inst|Mux40~4_combout\ & 
-- (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux40~4_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(0),
	datad => \instruction_memory_inst|RD\(19),
	combout => \ALU_inst|Add0~156_combout\);

-- Location: LCCOMB_X79_Y5_N26
\register_file_inst|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux8~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][23]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][23]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[1][23]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux8~0_combout\);

-- Location: LCCOMB_X79_Y5_N28
\register_file_inst|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux8~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux8~0_combout\ & ((\register_file_inst|registers[9][23]~q\))) # (!\register_file_inst|Mux8~0_combout\ & (\register_file_inst|registers[8][23]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[8][23]~q\,
	datac => \register_file_inst|Mux8~0_combout\,
	datad => \register_file_inst|registers[9][23]~q\,
	combout => \register_file_inst|Mux8~1_combout\);

-- Location: LCCOMB_X79_Y5_N10
\register_file_inst|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux8~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux8~1_combout\,
	combout => \register_file_inst|Mux8~2_combout\);

-- Location: LCCOMB_X76_Y6_N0
\ALU_inst|Add0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~118_combout\ = ((\ALU_inst|Add0~156_combout\ $ (\register_file_inst|Mux8~2_combout\ $ (!\ALU_inst|Add0~117\)))) # (GND)
-- \ALU_inst|Add0~119\ = CARRY((\ALU_inst|Add0~156_combout\ & ((\register_file_inst|Mux8~2_combout\) # (!\ALU_inst|Add0~117\))) # (!\ALU_inst|Add0~156_combout\ & (\register_file_inst|Mux8~2_combout\ & !\ALU_inst|Add0~117\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~156_combout\,
	datab => \register_file_inst|Mux8~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~117\,
	combout => \ALU_inst|Add0~118_combout\,
	cout => \ALU_inst|Add0~119\);

-- Location: LCCOMB_X72_Y6_N22
\data_memory_inst|memory[14][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[14][23]~feeder_combout\);

-- Location: FF_X72_Y6_N23
\data_memory_inst|memory[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][23]~q\);

-- Location: FF_X74_Y6_N27
\data_memory_inst|memory[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][23]~q\);

-- Location: LCCOMB_X74_Y6_N26
\data_memory_inst|Mux40~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][23]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][23]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][23]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux40~17_combout\);

-- Location: FF_X74_Y6_N9
\data_memory_inst|memory[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][23]~q\);

-- Location: FF_X77_Y5_N1
\data_memory_inst|memory[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][23]~q\);

-- Location: LCCOMB_X74_Y6_N8
\data_memory_inst|Mux40~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~18_combout\ = (\data_memory_inst|Mux40~17_combout\ & (((\data_memory_inst|memory[15][23]~q\)) # (!\ALU_inst|Add0~75_combout\))) # (!\data_memory_inst|Mux40~17_combout\ & (\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|memory[13][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux40~17_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[13][23]~q\,
	datad => \data_memory_inst|memory[15][23]~q\,
	combout => \data_memory_inst|Mux40~18_combout\);

-- Location: LCCOMB_X87_Y10_N20
\data_memory_inst|memory[5][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[5][23]~feeder_combout\);

-- Location: FF_X87_Y10_N21
\data_memory_inst|memory[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][23]~q\);

-- Location: FF_X85_Y7_N19
\data_memory_inst|memory[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][23]~q\);

-- Location: LCCOMB_X87_Y7_N28
\data_memory_inst|memory[6][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[6][23]~feeder_combout\);

-- Location: FF_X87_Y7_N29
\data_memory_inst|memory[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][23]~q\);

-- Location: FF_X85_Y7_N17
\data_memory_inst|memory[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][23]~q\);

-- Location: LCCOMB_X85_Y7_N16
\data_memory_inst|Mux40~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~12_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[6][23]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[4][23]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[6][23]~q\,
	datac => \data_memory_inst|memory[4][23]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux40~12_combout\);

-- Location: LCCOMB_X85_Y7_N18
\data_memory_inst|Mux40~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux40~12_combout\ & ((\data_memory_inst|memory[7][23]~q\))) # (!\data_memory_inst|Mux40~12_combout\ & (\data_memory_inst|memory[5][23]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][23]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[7][23]~q\,
	datad => \data_memory_inst|Mux40~12_combout\,
	combout => \data_memory_inst|Mux40~13_combout\);

-- Location: LCCOMB_X87_Y9_N24
\data_memory_inst|memory[2][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[2][23]~feeder_combout\);

-- Location: FF_X87_Y9_N25
\data_memory_inst|memory[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][23]~q\);

-- Location: FF_X85_Y9_N3
\data_memory_inst|memory[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][23]~q\);

-- Location: LCCOMB_X86_Y9_N28
\data_memory_inst|memory[1][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[1][23]~feeder_combout\);

-- Location: FF_X86_Y9_N29
\data_memory_inst|memory[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][23]~q\);

-- Location: FF_X85_Y9_N29
\data_memory_inst|memory[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][23]~q\);

-- Location: LCCOMB_X85_Y9_N28
\data_memory_inst|Mux40~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~14_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[1][23]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[1][23]~q\,
	datac => \data_memory_inst|memory[0][23]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux40~14_combout\);

-- Location: LCCOMB_X85_Y9_N2
\data_memory_inst|Mux40~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux40~14_combout\ & ((\data_memory_inst|memory[3][23]~q\))) # (!\data_memory_inst|Mux40~14_combout\ & (\data_memory_inst|memory[2][23]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[2][23]~q\,
	datac => \data_memory_inst|memory[3][23]~q\,
	datad => \data_memory_inst|Mux40~14_combout\,
	combout => \data_memory_inst|Mux40~15_combout\);

-- Location: LCCOMB_X84_Y5_N14
\data_memory_inst|Mux40~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux40~13_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (!\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux40~13_combout\,
	datad => \data_memory_inst|Mux40~15_combout\,
	combout => \data_memory_inst|Mux40~16_combout\);

-- Location: LCCOMB_X76_Y12_N0
\data_memory_inst|memory[11][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[11][23]~feeder_combout\);

-- Location: FF_X76_Y12_N1
\data_memory_inst|memory[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][23]~q\);

-- Location: FF_X76_Y13_N9
\data_memory_inst|memory[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][23]~q\);

-- Location: LCCOMB_X76_Y12_N10
\data_memory_inst|memory[9][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[9][23]~feeder_combout\);

-- Location: FF_X76_Y12_N11
\data_memory_inst|memory[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][23]~q\);

-- Location: FF_X76_Y13_N11
\data_memory_inst|memory[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][23]~q\);

-- Location: LCCOMB_X76_Y13_N10
\data_memory_inst|Mux40~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][23]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][23]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[8][23]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux40~10_combout\);

-- Location: LCCOMB_X76_Y13_N8
\data_memory_inst|Mux40~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux40~10_combout\ & (\data_memory_inst|memory[11][23]~q\)) # (!\data_memory_inst|Mux40~10_combout\ & ((\data_memory_inst|memory[10][23]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][23]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[10][23]~q\,
	datad => \data_memory_inst|Mux40~10_combout\,
	combout => \data_memory_inst|Mux40~11_combout\);

-- Location: LCCOMB_X81_Y5_N8
\data_memory_inst|Mux40~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux40~16_combout\ & (\data_memory_inst|Mux40~18_combout\)) # (!\data_memory_inst|Mux40~16_combout\ & ((\data_memory_inst|Mux40~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux40~18_combout\,
	datac => \data_memory_inst|Mux40~16_combout\,
	datad => \data_memory_inst|Mux40~11_combout\,
	combout => \data_memory_inst|Mux40~19_combout\);

-- Location: LCCOMB_X82_Y10_N18
\data_memory_inst|memory[27][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[27][23]~feeder_combout\);

-- Location: FF_X82_Y10_N19
\data_memory_inst|memory[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][23]~q\);

-- Location: FF_X83_Y10_N19
\data_memory_inst|memory[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][23]~q\);

-- Location: LCCOMB_X87_Y10_N14
\data_memory_inst|memory[23][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[23][23]~feeder_combout\);

-- Location: FF_X87_Y10_N15
\data_memory_inst|memory[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][23]~q\);

-- Location: FF_X83_Y10_N13
\data_memory_inst|memory[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][23]~q\);

-- Location: LCCOMB_X83_Y10_N12
\data_memory_inst|Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][23]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][23]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][23]~q\,
	datac => \data_memory_inst|memory[19][23]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux40~7_combout\);

-- Location: LCCOMB_X83_Y10_N18
\data_memory_inst|Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux40~7_combout\ & ((\data_memory_inst|memory[31][23]~q\))) # (!\data_memory_inst|Mux40~7_combout\ & (\data_memory_inst|memory[27][23]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[27][23]~q\,
	datac => \data_memory_inst|memory[31][23]~q\,
	datad => \data_memory_inst|Mux40~7_combout\,
	combout => \data_memory_inst|Mux40~8_combout\);

-- Location: LCCOMB_X82_Y9_N22
\data_memory_inst|memory[20][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[20][23]~feeder_combout\);

-- Location: FF_X82_Y9_N23
\data_memory_inst|memory[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][23]~q\);

-- Location: FF_X82_Y9_N9
\data_memory_inst|memory[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][23]~q\);

-- Location: LCCOMB_X82_Y8_N16
\data_memory_inst|memory[24][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[24][23]~feeder_combout\);

-- Location: FF_X82_Y8_N17
\data_memory_inst|memory[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][23]~q\);

-- Location: FF_X82_Y8_N15
\data_memory_inst|memory[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][23]~q\);

-- Location: LCCOMB_X82_Y8_N14
\data_memory_inst|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][23]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][23]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][23]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux40~4_combout\);

-- Location: LCCOMB_X82_Y9_N8
\data_memory_inst|Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux40~4_combout\ & ((\data_memory_inst|memory[28][23]~q\))) # (!\data_memory_inst|Mux40~4_combout\ & (\data_memory_inst|memory[20][23]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][23]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][23]~q\,
	datad => \data_memory_inst|Mux40~4_combout\,
	combout => \data_memory_inst|Mux40~5_combout\);

-- Location: LCCOMB_X82_Y10_N12
\data_memory_inst|memory[25][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[25][23]~feeder_combout\);

-- Location: FF_X82_Y10_N13
\data_memory_inst|memory[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][23]~q\);

-- Location: FF_X77_Y11_N9
\data_memory_inst|memory[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][23]~q\);

-- Location: LCCOMB_X80_Y11_N30
\data_memory_inst|memory[21][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[21][23]~feeder_combout\);

-- Location: FF_X80_Y11_N31
\data_memory_inst|memory[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][23]~q\);

-- Location: FF_X77_Y11_N7
\data_memory_inst|memory[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][23]~q\);

-- Location: LCCOMB_X77_Y11_N6
\data_memory_inst|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][23]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][23]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][23]~q\,
	datac => \data_memory_inst|memory[17][23]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux40~2_combout\);

-- Location: LCCOMB_X77_Y11_N8
\data_memory_inst|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux40~2_combout\ & ((\data_memory_inst|memory[29][23]~q\))) # (!\data_memory_inst|Mux40~2_combout\ & (\data_memory_inst|memory[25][23]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][23]~q\,
	datac => \data_memory_inst|memory[29][23]~q\,
	datad => \data_memory_inst|Mux40~2_combout\,
	combout => \data_memory_inst|Mux40~3_combout\);

-- Location: LCCOMB_X82_Y9_N14
\data_memory_inst|Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~6_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux40~3_combout\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux40~5_combout\,
	datad => \data_memory_inst|Mux40~3_combout\,
	combout => \data_memory_inst|Mux40~6_combout\);

-- Location: LCCOMB_X85_Y8_N18
\data_memory_inst|memory[30][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[30][23]~feeder_combout\);

-- Location: FF_X85_Y8_N19
\data_memory_inst|memory[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][23]~q\);

-- Location: FF_X86_Y8_N21
\data_memory_inst|memory[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][23]~q\);

-- Location: LCCOMB_X86_Y7_N12
\data_memory_inst|memory[26][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][23]~feeder_combout\ = \register_file_inst|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux40~4_combout\,
	combout => \data_memory_inst|memory[26][23]~feeder_combout\);

-- Location: FF_X86_Y7_N13
\data_memory_inst|memory[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][23]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][23]~q\);

-- Location: FF_X86_Y8_N7
\data_memory_inst|memory[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux40~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][23]~q\);

-- Location: LCCOMB_X86_Y8_N6
\data_memory_inst|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][23]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[26][23]~q\,
	datac => \data_memory_inst|memory[18][23]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux40~0_combout\);

-- Location: LCCOMB_X86_Y8_N20
\data_memory_inst|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux40~0_combout\ & (\data_memory_inst|memory[30][23]~q\)) # (!\data_memory_inst|Mux40~0_combout\ & ((\data_memory_inst|memory[22][23]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[30][23]~q\,
	datac => \data_memory_inst|memory[22][23]~q\,
	datad => \data_memory_inst|Mux40~0_combout\,
	combout => \data_memory_inst|Mux40~1_combout\);

-- Location: LCCOMB_X82_Y9_N28
\data_memory_inst|Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux40~6_combout\ & (\data_memory_inst|Mux40~8_combout\)) # (!\data_memory_inst|Mux40~6_combout\ & ((\data_memory_inst|Mux40~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux40~8_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux40~6_combout\,
	datad => \data_memory_inst|Mux40~1_combout\,
	combout => \data_memory_inst|Mux40~9_combout\);

-- Location: LCCOMB_X81_Y5_N6
\data_memory_inst|Mux40~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux40~20_combout\ = (\instruction_memory_inst|RD\(28) & ((\ALU_inst|Add0~77_combout\ & ((\data_memory_inst|Mux40~9_combout\))) # (!\ALU_inst|Add0~77_combout\ & (\data_memory_inst|Mux40~19_combout\)))) # (!\instruction_memory_inst|RD\(28) 
-- & (((\data_memory_inst|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \ALU_inst|Add0~77_combout\,
	datac => \data_memory_inst|Mux40~19_combout\,
	datad => \data_memory_inst|Mux40~9_combout\,
	combout => \data_memory_inst|Mux40~20_combout\);

-- Location: LCCOMB_X81_Y5_N12
\MUX_MemtoReg_inst|MemtoReg_out[23]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux40~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~118_combout\,
	datad => \data_memory_inst|Mux40~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\);

-- Location: FF_X77_Y5_N31
\register_file_inst|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[23]~27_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][23]~q\);

-- Location: LCCOMB_X77_Y6_N24
\register_file_inst|Mux72~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux72~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][23]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][23]~q\,
	datac => \register_file_inst|registers[12][23]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux72~2_combout\);

-- Location: LCCOMB_X79_Y5_N24
\register_file_inst|Mux72~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux72~3_combout\ = (\register_file_inst|Mux72~2_combout\ & ((\register_file_inst|registers[13][23]~q\) # ((!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux72~2_combout\ & 
-- (((\register_file_inst|registers[9][23]~q\ & \MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][23]~q\,
	datab => \register_file_inst|Mux72~2_combout\,
	datac => \register_file_inst|registers[9][23]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux72~3_combout\);

-- Location: LCCOMB_X80_Y5_N20
\register_file_inst|Mux72~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux72~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (\register_file_inst|registers[1][23]~q\)) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][23]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[0][23]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux72~4_combout\);

-- Location: LCCOMB_X75_Y5_N18
\register_file_inst|Mux72~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux72~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux72~4_combout\ & ((\register_file_inst|registers[5][23]~q\))) # (!\register_file_inst|Mux72~4_combout\ & 
-- (\register_file_inst|registers[4][23]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux72~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[4][23]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[5][23]~q\,
	datad => \register_file_inst|Mux72~4_combout\,
	combout => \register_file_inst|Mux72~5_combout\);

-- Location: LCCOMB_X79_Y5_N20
\register_file_inst|Mux72~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux72~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux72~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux72~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux72~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux72~3_combout\,
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux72~5_combout\,
	combout => \register_file_inst|Mux72~6_combout\);

-- Location: FF_X80_Y6_N19
\register_file_inst|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][24]~q\);

-- Location: FF_X77_Y4_N15
\register_file_inst|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][24]~q\);

-- Location: LCCOMB_X80_Y6_N4
\register_file_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux7~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][24]~q\) # ((\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[0][24]~q\ & 
-- !\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][24]~q\,
	datac => \register_file_inst|registers[0][24]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux7~0_combout\);

-- Location: FF_X80_Y6_N9
\register_file_inst|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][24]~q\);

-- Location: FF_X83_Y5_N23
\register_file_inst|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][24]~q\);

-- Location: LCCOMB_X80_Y6_N26
\register_file_inst|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux7~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux7~0_combout\ & (\register_file_inst|registers[9][24]~q\)) # (!\register_file_inst|Mux7~0_combout\ & ((\register_file_inst|registers[8][24]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|Mux7~0_combout\,
	datac => \register_file_inst|registers[9][24]~q\,
	datad => \register_file_inst|registers[8][24]~q\,
	combout => \register_file_inst|Mux7~1_combout\);

-- Location: LCCOMB_X76_Y6_N30
\register_file_inst|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux7~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux7~1_combout\,
	combout => \register_file_inst|Mux7~2_combout\);

-- Location: FF_X83_Y5_N13
\register_file_inst|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][24]~q\);

-- Location: LCCOMB_X83_Y5_N22
\register_file_inst|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux39~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][24]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][24]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][24]~q\,
	datac => \register_file_inst|registers[8][24]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux39~0_combout\);

-- Location: LCCOMB_X82_Y5_N14
\register_file_inst|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux39~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux39~0_combout\ & ((\register_file_inst|registers[13][24]~q\))) # (!\register_file_inst|Mux39~0_combout\ & (\register_file_inst|registers[9][24]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][24]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[13][24]~q\,
	datad => \register_file_inst|Mux39~0_combout\,
	combout => \register_file_inst|Mux39~1_combout\);

-- Location: FF_X77_Y4_N5
\register_file_inst|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][24]~q\);

-- Location: LCCOMB_X77_Y4_N30
\register_file_inst|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux39~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[1][24]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[1][24]~q\,
	datab => \register_file_inst|registers[0][24]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux39~2_combout\);

-- Location: FF_X84_Y6_N13
\register_file_inst|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][24]~q\);

-- Location: LCCOMB_X77_Y4_N8
\register_file_inst|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux39~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux39~2_combout\ & ((\register_file_inst|registers[5][24]~q\))) # (!\register_file_inst|Mux39~2_combout\ & (\register_file_inst|registers[4][24]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[4][24]~q\,
	datac => \register_file_inst|Mux39~2_combout\,
	datad => \register_file_inst|registers[5][24]~q\,
	combout => \register_file_inst|Mux39~3_combout\);

-- Location: LCCOMB_X82_Y5_N10
\register_file_inst|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux39~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux39~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux39~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux39~1_combout\,
	datad => \register_file_inst|Mux39~3_combout\,
	combout => \register_file_inst|Mux39~4_combout\);

-- Location: LCCOMB_X75_Y6_N18
\ALU_inst|Add0~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~157_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28)))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux39~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(28),
	datac => \register_file_inst|Mux39~4_combout\,
	datad => \instruction_memory_inst|RD\(19),
	combout => \ALU_inst|Add0~157_combout\);

-- Location: LCCOMB_X76_Y6_N2
\ALU_inst|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~120_combout\ = (\register_file_inst|Mux7~2_combout\ & ((\ALU_inst|Add0~157_combout\ & (\ALU_inst|Add0~119\ & VCC)) # (!\ALU_inst|Add0~157_combout\ & (!\ALU_inst|Add0~119\)))) # (!\register_file_inst|Mux7~2_combout\ & 
-- ((\ALU_inst|Add0~157_combout\ & (!\ALU_inst|Add0~119\)) # (!\ALU_inst|Add0~157_combout\ & ((\ALU_inst|Add0~119\) # (GND)))))
-- \ALU_inst|Add0~121\ = CARRY((\register_file_inst|Mux7~2_combout\ & (!\ALU_inst|Add0~157_combout\ & !\ALU_inst|Add0~119\)) # (!\register_file_inst|Mux7~2_combout\ & ((!\ALU_inst|Add0~119\) # (!\ALU_inst|Add0~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux7~2_combout\,
	datab => \ALU_inst|Add0~157_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~119\,
	combout => \ALU_inst|Add0~120_combout\,
	cout => \ALU_inst|Add0~121\);

-- Location: LCCOMB_X87_Y10_N10
\data_memory_inst|memory[23][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[23][24]~feeder_combout\);

-- Location: FF_X87_Y10_N11
\data_memory_inst|memory[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][24]~q\);

-- Location: FF_X83_Y10_N11
\data_memory_inst|memory[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][24]~q\);

-- Location: LCCOMB_X82_Y10_N10
\data_memory_inst|memory[27][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[27][24]~feeder_combout\);

-- Location: FF_X82_Y10_N11
\data_memory_inst|memory[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][24]~q\);

-- Location: FF_X83_Y10_N17
\data_memory_inst|memory[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][24]~q\);

-- Location: LCCOMB_X83_Y10_N16
\data_memory_inst|Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][24]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[27][24]~q\,
	datac => \data_memory_inst|memory[19][24]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux39~7_combout\);

-- Location: LCCOMB_X83_Y10_N10
\data_memory_inst|Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux39~7_combout\ & ((\data_memory_inst|memory[31][24]~q\))) # (!\data_memory_inst|Mux39~7_combout\ & (\data_memory_inst|memory[23][24]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][24]~q\,
	datac => \data_memory_inst|memory[31][24]~q\,
	datad => \data_memory_inst|Mux39~7_combout\,
	combout => \data_memory_inst|Mux39~8_combout\);

-- Location: LCCOMB_X77_Y11_N26
\data_memory_inst|memory[29][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[29][24]~feeder_combout\);

-- Location: FF_X77_Y11_N27
\data_memory_inst|memory[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][24]~q\);

-- Location: FF_X80_Y11_N25
\data_memory_inst|memory[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][24]~q\);

-- Location: LCCOMB_X82_Y10_N4
\data_memory_inst|memory[25][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[25][24]~feeder_combout\);

-- Location: FF_X82_Y10_N5
\data_memory_inst|memory[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][24]~q\);

-- Location: FF_X80_Y11_N11
\data_memory_inst|memory[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][24]~q\);

-- Location: LCCOMB_X80_Y11_N10
\data_memory_inst|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~0_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[25][24]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|memory[17][24]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][24]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[17][24]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux39~0_combout\);

-- Location: LCCOMB_X80_Y11_N24
\data_memory_inst|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux39~0_combout\ & (\data_memory_inst|memory[29][24]~q\)) # (!\data_memory_inst|Mux39~0_combout\ & ((\data_memory_inst|memory[21][24]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][24]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][24]~q\,
	datad => \data_memory_inst|Mux39~0_combout\,
	combout => \data_memory_inst|Mux39~1_combout\);

-- Location: LCCOMB_X84_Y5_N8
\data_memory_inst|memory[24][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[24][24]~feeder_combout\);

-- Location: FF_X84_Y5_N9
\data_memory_inst|memory[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][24]~q\);

-- Location: FF_X84_Y6_N31
\data_memory_inst|memory[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][24]~q\);

-- Location: LCCOMB_X85_Y5_N10
\data_memory_inst|memory[20][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[20][24]~feeder_combout\);

-- Location: FF_X85_Y5_N11
\data_memory_inst|memory[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][24]~q\);

-- Location: FF_X84_Y5_N27
\data_memory_inst|memory[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][24]~q\);

-- Location: LCCOMB_X84_Y5_N26
\data_memory_inst|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][24]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][24]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[20][24]~q\,
	datac => \data_memory_inst|memory[16][24]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux39~4_combout\);

-- Location: LCCOMB_X84_Y6_N30
\data_memory_inst|Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux39~4_combout\ & ((\data_memory_inst|memory[28][24]~q\))) # (!\data_memory_inst|Mux39~4_combout\ & (\data_memory_inst|memory[24][24]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[24][24]~q\,
	datac => \data_memory_inst|memory[28][24]~q\,
	datad => \data_memory_inst|Mux39~4_combout\,
	combout => \data_memory_inst|Mux39~5_combout\);

-- Location: LCCOMB_X86_Y7_N2
\data_memory_inst|memory[26][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[26][24]~feeder_combout\);

-- Location: FF_X86_Y7_N3
\data_memory_inst|memory[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][24]~q\);

-- Location: FF_X85_Y8_N31
\data_memory_inst|memory[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][24]~q\);

-- Location: LCCOMB_X86_Y8_N16
\data_memory_inst|memory[22][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[22][24]~feeder_combout\);

-- Location: FF_X86_Y8_N17
\data_memory_inst|memory[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][24]~q\);

-- Location: FF_X85_Y8_N1
\data_memory_inst|memory[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][24]~q\);

-- Location: LCCOMB_X85_Y8_N0
\data_memory_inst|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][24]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][24]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][24]~q\,
	datac => \data_memory_inst|memory[18][24]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux39~2_combout\);

-- Location: LCCOMB_X85_Y8_N30
\data_memory_inst|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux39~2_combout\ & ((\data_memory_inst|memory[30][24]~q\))) # (!\data_memory_inst|Mux39~2_combout\ & (\data_memory_inst|memory[26][24]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][24]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[30][24]~q\,
	datad => \data_memory_inst|Mux39~2_combout\,
	combout => \data_memory_inst|Mux39~3_combout\);

-- Location: LCCOMB_X84_Y6_N20
\data_memory_inst|Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~6_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\)) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux39~3_combout\))) # (!\ALU_inst|Add0~70_combout\ & 
-- (\data_memory_inst|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux39~5_combout\,
	datad => \data_memory_inst|Mux39~3_combout\,
	combout => \data_memory_inst|Mux39~6_combout\);

-- Location: LCCOMB_X84_Y6_N14
\data_memory_inst|Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux39~6_combout\ & (\data_memory_inst|Mux39~8_combout\)) # (!\data_memory_inst|Mux39~6_combout\ & ((\data_memory_inst|Mux39~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux39~8_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux39~1_combout\,
	datad => \data_memory_inst|Mux39~6_combout\,
	combout => \data_memory_inst|Mux39~9_combout\);

-- Location: FF_X82_Y5_N11
\data_memory_inst|memory[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][24]~q\);

-- Location: FF_X85_Y6_N7
\data_memory_inst|memory[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][24]~q\);

-- Location: LCCOMB_X74_Y6_N16
\data_memory_inst|memory[13][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[13][24]~feeder_combout\);

-- Location: FF_X74_Y6_N17
\data_memory_inst|memory[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][24]~q\);

-- Location: FF_X74_Y6_N15
\data_memory_inst|memory[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][24]~q\);

-- Location: LCCOMB_X74_Y6_N14
\data_memory_inst|Mux39~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~17_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[13][24]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[12][24]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[13][24]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][24]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux39~17_combout\);

-- Location: LCCOMB_X85_Y6_N6
\data_memory_inst|Mux39~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux39~17_combout\ & (\data_memory_inst|memory[15][24]~q\)) # (!\data_memory_inst|Mux39~17_combout\ & ((\data_memory_inst|memory[14][24]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][24]~q\,
	datac => \data_memory_inst|memory[14][24]~q\,
	datad => \data_memory_inst|Mux39~17_combout\,
	combout => \data_memory_inst|Mux39~18_combout\);

-- Location: LCCOMB_X86_Y10_N10
\data_memory_inst|memory[7][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[7][24]~feeder_combout\);

-- Location: FF_X86_Y10_N11
\data_memory_inst|memory[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][24]~q\);

-- Location: FF_X85_Y6_N13
\data_memory_inst|memory[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][24]~q\);

-- Location: LCCOMB_X87_Y10_N12
\data_memory_inst|memory[5][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[5][24]~feeder_combout\);

-- Location: FF_X87_Y10_N13
\data_memory_inst|memory[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][24]~q\);

-- Location: FF_X86_Y10_N29
\data_memory_inst|memory[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][24]~q\);

-- Location: LCCOMB_X86_Y10_N28
\data_memory_inst|Mux39~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][24]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][24]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][24]~q\,
	datac => \data_memory_inst|memory[4][24]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux39~10_combout\);

-- Location: LCCOMB_X85_Y6_N12
\data_memory_inst|Mux39~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux39~10_combout\ & (\data_memory_inst|memory[7][24]~q\)) # (!\data_memory_inst|Mux39~10_combout\ & ((\data_memory_inst|memory[6][24]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[7][24]~q\,
	datac => \data_memory_inst|memory[6][24]~q\,
	datad => \data_memory_inst|Mux39~10_combout\,
	combout => \data_memory_inst|Mux39~11_combout\);

-- Location: LCCOMB_X86_Y9_N6
\data_memory_inst|memory[1][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[1][24]~feeder_combout\);

-- Location: FF_X86_Y9_N7
\data_memory_inst|memory[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][24]~q\);

-- Location: FF_X85_Y9_N15
\data_memory_inst|memory[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][24]~q\);

-- Location: LCCOMB_X84_Y12_N14
\data_memory_inst|memory[2][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[2][24]~feeder_combout\);

-- Location: FF_X84_Y12_N15
\data_memory_inst|memory[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][24]~q\);

-- Location: FF_X85_Y9_N17
\data_memory_inst|memory[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][24]~q\);

-- Location: LCCOMB_X85_Y9_N16
\data_memory_inst|Mux39~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[2][24]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][24]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][24]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux39~14_combout\);

-- Location: LCCOMB_X85_Y9_N14
\data_memory_inst|Mux39~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux39~14_combout\ & ((\data_memory_inst|memory[3][24]~q\))) # (!\data_memory_inst|Mux39~14_combout\ & (\data_memory_inst|memory[1][24]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][24]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[3][24]~q\,
	datad => \data_memory_inst|Mux39~14_combout\,
	combout => \data_memory_inst|Mux39~15_combout\);

-- Location: LCCOMB_X77_Y13_N2
\data_memory_inst|memory[9][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[9][24]~feeder_combout\);

-- Location: FF_X77_Y13_N3
\data_memory_inst|memory[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][24]~q\);

-- Location: FF_X77_Y13_N29
\data_memory_inst|memory[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][24]~q\);

-- Location: LCCOMB_X76_Y13_N0
\data_memory_inst|memory[10][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][24]~feeder_combout\ = \register_file_inst|Mux39~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux39~4_combout\,
	combout => \data_memory_inst|memory[10][24]~feeder_combout\);

-- Location: FF_X76_Y13_N1
\data_memory_inst|memory[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][24]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][24]~q\);

-- Location: FF_X76_Y13_N31
\data_memory_inst|memory[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux39~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][24]~q\);

-- Location: LCCOMB_X76_Y13_N30
\data_memory_inst|Mux39~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][24]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[10][24]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[8][24]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux39~12_combout\);

-- Location: LCCOMB_X77_Y13_N28
\data_memory_inst|Mux39~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux39~12_combout\ & ((\data_memory_inst|memory[11][24]~q\))) # (!\data_memory_inst|Mux39~12_combout\ & (\data_memory_inst|memory[9][24]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][24]~q\,
	datac => \data_memory_inst|memory[11][24]~q\,
	datad => \data_memory_inst|Mux39~12_combout\,
	combout => \data_memory_inst|Mux39~13_combout\);

-- Location: LCCOMB_X84_Y6_N28
\data_memory_inst|Mux39~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~16_combout\ = (\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\) # ((\data_memory_inst|Mux39~13_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux39~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux39~15_combout\,
	datad => \data_memory_inst|Mux39~13_combout\,
	combout => \data_memory_inst|Mux39~16_combout\);

-- Location: LCCOMB_X84_Y6_N18
\data_memory_inst|Mux39~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux39~16_combout\ & (\data_memory_inst|Mux39~18_combout\)) # (!\data_memory_inst|Mux39~16_combout\ & ((\data_memory_inst|Mux39~11_combout\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux39~18_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux39~11_combout\,
	datad => \data_memory_inst|Mux39~16_combout\,
	combout => \data_memory_inst|Mux39~19_combout\);

-- Location: LCCOMB_X84_Y6_N0
\data_memory_inst|Mux39~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux39~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux39~9_combout\)) # (!\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux39~19_combout\))))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux39~9_combout\,
	datad => \data_memory_inst|Mux39~19_combout\,
	combout => \data_memory_inst|Mux39~20_combout\);

-- Location: LCCOMB_X84_Y6_N12
\MUX_MemtoReg_inst|MemtoReg_out[24]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux39~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~120_combout\,
	datad => \data_memory_inst|Mux39~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\);

-- Location: FF_X82_Y5_N15
\register_file_inst|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[24]~28_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][24]~q\);

-- Location: LCCOMB_X83_Y5_N12
\register_file_inst|Mux71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux71~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][24]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][24]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][24]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux71~2_combout\);

-- Location: LCCOMB_X83_Y5_N0
\register_file_inst|Mux71~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux71~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux71~2_combout\ & (\register_file_inst|registers[13][24]~q\)) # (!\register_file_inst|Mux71~2_combout\ & 
-- ((\register_file_inst|registers[9][24]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux71~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][24]~q\,
	datab => \register_file_inst|registers[9][24]~q\,
	datac => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datad => \register_file_inst|Mux71~2_combout\,
	combout => \register_file_inst|Mux71~3_combout\);

-- Location: LCCOMB_X77_Y4_N14
\register_file_inst|Mux71~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux71~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # ((\register_file_inst|registers[1][24]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[0][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[0][24]~q\,
	datad => \register_file_inst|registers[1][24]~q\,
	combout => \register_file_inst|Mux71~4_combout\);

-- Location: LCCOMB_X77_Y4_N4
\register_file_inst|Mux71~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux71~5_combout\ = (\register_file_inst|Mux71~4_combout\ & (((\register_file_inst|registers[5][24]~q\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\))) # (!\register_file_inst|Mux71~4_combout\ & 
-- (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux71~4_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[4][24]~q\,
	datad => \register_file_inst|registers[5][24]~q\,
	combout => \register_file_inst|Mux71~5_combout\);

-- Location: LCCOMB_X77_Y4_N26
\register_file_inst|Mux71~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux71~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux71~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux71~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux71~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux71~3_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux71~5_combout\,
	combout => \register_file_inst|Mux71~6_combout\);

-- Location: LCCOMB_X83_Y4_N22
\register_file_inst|registers[0][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[0][25]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	combout => \register_file_inst|registers[0][25]~feeder_combout\);

-- Location: FF_X83_Y4_N23
\register_file_inst|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[0][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][25]~q\);

-- Location: FF_X79_Y5_N23
\register_file_inst|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][25]~q\);

-- Location: LCCOMB_X79_Y5_N4
\register_file_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux6~0_combout\ = (\instruction_memory_inst|RD\(24) & (((\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(24) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[1][25]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][25]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|registers[1][25]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux6~0_combout\);

-- Location: FF_X79_Y5_N9
\register_file_inst|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][25]~q\);

-- Location: LCCOMB_X79_Y5_N14
\register_file_inst|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux6~1_combout\ = (\register_file_inst|Mux6~0_combout\ & (((\register_file_inst|registers[9][25]~q\) # (!\instruction_memory_inst|RD\(24))))) # (!\register_file_inst|Mux6~0_combout\ & (\register_file_inst|registers[8][25]~q\ & 
-- (\instruction_memory_inst|RD\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][25]~q\,
	datab => \register_file_inst|Mux6~0_combout\,
	datac => \instruction_memory_inst|RD\(24),
	datad => \register_file_inst|registers[9][25]~q\,
	combout => \register_file_inst|Mux6~1_combout\);

-- Location: LCCOMB_X79_Y5_N0
\register_file_inst|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux6~2_combout\ = (\register_file_inst|Mux6~1_combout\ & !\instruction_memory_inst|RD\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \register_file_inst|Mux6~1_combout\,
	datac => \instruction_memory_inst|RD\(22),
	combout => \register_file_inst|Mux6~2_combout\);

-- Location: LCCOMB_X83_Y4_N8
\register_file_inst|registers[4][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[4][25]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	combout => \register_file_inst|registers[4][25]~feeder_combout\);

-- Location: FF_X83_Y4_N9
\register_file_inst|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[4][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][25]~q\);

-- Location: FF_X84_Y6_N11
\register_file_inst|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][25]~q\);

-- Location: LCCOMB_X83_Y4_N28
\register_file_inst|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux38~2_combout\ = (\instruction_memory_inst|RD\(0) & (((\register_file_inst|registers[1][25]~q\) # (\instruction_memory_inst|RD\(18))))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][25]~q\ & 
-- ((!\instruction_memory_inst|RD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][25]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[1][25]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux38~2_combout\);

-- Location: LCCOMB_X83_Y4_N26
\register_file_inst|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux38~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux38~2_combout\ & ((\register_file_inst|registers[5][25]~q\))) # (!\register_file_inst|Mux38~2_combout\ & (\register_file_inst|registers[4][25]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[4][25]~q\,
	datac => \register_file_inst|registers[5][25]~q\,
	datad => \register_file_inst|Mux38~2_combout\,
	combout => \register_file_inst|Mux38~3_combout\);

-- Location: FF_X79_Y6_N21
\register_file_inst|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][25]~q\);

-- Location: FF_X83_Y5_N7
\register_file_inst|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][25]~q\);

-- Location: LCCOMB_X83_Y5_N28
\register_file_inst|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux38~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][25]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][25]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][25]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][25]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux38~0_combout\);

-- Location: LCCOMB_X79_Y6_N20
\register_file_inst|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux38~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux38~0_combout\ & ((\register_file_inst|registers[13][25]~q\))) # (!\register_file_inst|Mux38~0_combout\ & (\register_file_inst|registers[9][25]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][25]~q\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[13][25]~q\,
	datad => \register_file_inst|Mux38~0_combout\,
	combout => \register_file_inst|Mux38~1_combout\);

-- Location: LCCOMB_X79_Y6_N18
\register_file_inst|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux38~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux38~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux38~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux38~3_combout\,
	datad => \register_file_inst|Mux38~1_combout\,
	combout => \register_file_inst|Mux38~4_combout\);

-- Location: LCCOMB_X79_Y6_N26
\ALU_inst|Add0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~158_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux38~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux38~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \ALU_inst|Add0~158_combout\);

-- Location: LCCOMB_X76_Y6_N4
\ALU_inst|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~122_combout\ = ((\register_file_inst|Mux6~2_combout\ $ (\ALU_inst|Add0~158_combout\ $ (!\ALU_inst|Add0~121\)))) # (GND)
-- \ALU_inst|Add0~123\ = CARRY((\register_file_inst|Mux6~2_combout\ & ((\ALU_inst|Add0~158_combout\) # (!\ALU_inst|Add0~121\))) # (!\register_file_inst|Mux6~2_combout\ & (\ALU_inst|Add0~158_combout\ & !\ALU_inst|Add0~121\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux6~2_combout\,
	datab => \ALU_inst|Add0~158_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~121\,
	combout => \ALU_inst|Add0~122_combout\,
	cout => \ALU_inst|Add0~123\);

-- Location: FF_X79_Y6_N19
\data_memory_inst|memory[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][25]~q\);

-- Location: FF_X87_Y6_N5
\data_memory_inst|memory[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][25]~q\);

-- Location: FF_X87_Y6_N7
\data_memory_inst|memory[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][25]~q\);

-- Location: LCCOMB_X86_Y6_N24
\data_memory_inst|memory[14][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[14][25]~feeder_combout\);

-- Location: FF_X86_Y6_N25
\data_memory_inst|memory[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][25]~q\);

-- Location: LCCOMB_X87_Y6_N6
\data_memory_inst|Mux38~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~17_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\) # ((\data_memory_inst|memory[14][25]~q\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[12][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][25]~q\,
	datad => \data_memory_inst|memory[14][25]~q\,
	combout => \data_memory_inst|Mux38~17_combout\);

-- Location: LCCOMB_X87_Y6_N4
\data_memory_inst|Mux38~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux38~17_combout\ & (\data_memory_inst|memory[15][25]~q\)) # (!\data_memory_inst|Mux38~17_combout\ & ((\data_memory_inst|memory[13][25]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[15][25]~q\,
	datac => \data_memory_inst|memory[13][25]~q\,
	datad => \data_memory_inst|Mux38~17_combout\,
	combout => \data_memory_inst|Mux38~18_combout\);

-- Location: LCCOMB_X77_Y13_N30
\data_memory_inst|memory[11][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[11][25]~feeder_combout\);

-- Location: FF_X77_Y13_N31
\data_memory_inst|memory[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][25]~q\);

-- Location: FF_X77_Y12_N9
\data_memory_inst|memory[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][25]~q\);

-- Location: LCCOMB_X82_Y12_N24
\data_memory_inst|memory[9][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[9][25]~feeder_combout\);

-- Location: FF_X82_Y12_N25
\data_memory_inst|memory[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][25]~q\);

-- Location: FF_X77_Y12_N11
\data_memory_inst|memory[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][25]~q\);

-- Location: LCCOMB_X77_Y12_N10
\data_memory_inst|Mux38~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][25]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[9][25]~q\,
	datac => \data_memory_inst|memory[8][25]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux38~10_combout\);

-- Location: LCCOMB_X77_Y12_N8
\data_memory_inst|Mux38~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux38~10_combout\ & (\data_memory_inst|memory[11][25]~q\)) # (!\data_memory_inst|Mux38~10_combout\ & ((\data_memory_inst|memory[10][25]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][25]~q\,
	datac => \data_memory_inst|memory[10][25]~q\,
	datad => \data_memory_inst|Mux38~10_combout\,
	combout => \data_memory_inst|Mux38~11_combout\);

-- Location: LCCOMB_X86_Y6_N10
\data_memory_inst|memory[6][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[6][25]~feeder_combout\);

-- Location: FF_X86_Y6_N11
\data_memory_inst|memory[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][25]~q\);

-- Location: FF_X85_Y10_N31
\data_memory_inst|memory[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][25]~q\);

-- Location: LCCOMB_X85_Y10_N30
\data_memory_inst|Mux38~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][25]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][25]~q\,
	datac => \data_memory_inst|memory[4][25]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux38~12_combout\);

-- Location: LCCOMB_X85_Y11_N8
\data_memory_inst|memory[5][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[5][25]~feeder_combout\);

-- Location: FF_X85_Y11_N9
\data_memory_inst|memory[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][25]~q\);

-- Location: FF_X85_Y10_N1
\data_memory_inst|memory[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][25]~q\);

-- Location: LCCOMB_X85_Y10_N0
\data_memory_inst|Mux38~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~13_combout\ = (\data_memory_inst|Mux38~12_combout\ & (((\data_memory_inst|memory[7][25]~q\) # (!\ALU_inst|Add0~75_combout\)))) # (!\data_memory_inst|Mux38~12_combout\ & (\data_memory_inst|memory[5][25]~q\ & 
-- ((\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux38~12_combout\,
	datab => \data_memory_inst|memory[5][25]~q\,
	datac => \data_memory_inst|memory[7][25]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux38~13_combout\);

-- Location: LCCOMB_X87_Y9_N30
\data_memory_inst|memory[2][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[2][25]~feeder_combout\);

-- Location: FF_X87_Y9_N31
\data_memory_inst|memory[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][25]~q\);

-- Location: FF_X85_Y9_N19
\data_memory_inst|memory[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][25]~q\);

-- Location: LCCOMB_X86_Y9_N4
\data_memory_inst|memory[1][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[1][25]~feeder_combout\);

-- Location: FF_X86_Y9_N5
\data_memory_inst|memory[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][25]~q\);

-- Location: FF_X85_Y9_N21
\data_memory_inst|memory[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][25]~q\);

-- Location: LCCOMB_X85_Y9_N20
\data_memory_inst|Mux38~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~14_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][25]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[0][25]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][25]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[0][25]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux38~14_combout\);

-- Location: LCCOMB_X85_Y9_N18
\data_memory_inst|Mux38~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux38~14_combout\ & ((\data_memory_inst|memory[3][25]~q\))) # (!\data_memory_inst|Mux38~14_combout\ & (\data_memory_inst|memory[2][25]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[2][25]~q\,
	datac => \data_memory_inst|memory[3][25]~q\,
	datad => \data_memory_inst|Mux38~14_combout\,
	combout => \data_memory_inst|Mux38~15_combout\);

-- Location: LCCOMB_X84_Y6_N16
\data_memory_inst|Mux38~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux38~13_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (!\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux38~13_combout\,
	datad => \data_memory_inst|Mux38~15_combout\,
	combout => \data_memory_inst|Mux38~16_combout\);

-- Location: LCCOMB_X84_Y6_N26
\data_memory_inst|Mux38~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux38~16_combout\ & (\data_memory_inst|Mux38~18_combout\)) # (!\data_memory_inst|Mux38~16_combout\ & ((\data_memory_inst|Mux38~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux38~18_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux38~11_combout\,
	datad => \data_memory_inst|Mux38~16_combout\,
	combout => \data_memory_inst|Mux38~19_combout\);

-- Location: LCCOMB_X82_Y10_N8
\data_memory_inst|memory[27][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[27][25]~feeder_combout\);

-- Location: FF_X82_Y10_N9
\data_memory_inst|memory[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][25]~q\);

-- Location: LCCOMB_X82_Y13_N6
\data_memory_inst|memory[23][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[23][25]~feeder_combout\);

-- Location: FF_X82_Y13_N7
\data_memory_inst|memory[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][25]~q\);

-- Location: FF_X83_Y10_N25
\data_memory_inst|memory[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][25]~q\);

-- Location: LCCOMB_X83_Y10_N24
\data_memory_inst|Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][25]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][25]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][25]~q\,
	datac => \data_memory_inst|memory[19][25]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux38~7_combout\);

-- Location: FF_X83_Y10_N7
\data_memory_inst|memory[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][25]~q\);

-- Location: LCCOMB_X83_Y10_N6
\data_memory_inst|Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~8_combout\ = (\data_memory_inst|Mux38~7_combout\ & (((\data_memory_inst|memory[31][25]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux38~7_combout\ & (\data_memory_inst|memory[27][25]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][25]~q\,
	datab => \data_memory_inst|Mux38~7_combout\,
	datac => \data_memory_inst|memory[31][25]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux38~8_combout\);

-- Location: LCCOMB_X85_Y5_N20
\data_memory_inst|memory[20][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[20][25]~feeder_combout\);

-- Location: FF_X85_Y5_N21
\data_memory_inst|memory[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][25]~q\);

-- Location: FF_X84_Y6_N23
\data_memory_inst|memory[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][25]~q\);

-- Location: LCCOMB_X84_Y5_N24
\data_memory_inst|memory[24][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[24][25]~feeder_combout\);

-- Location: FF_X84_Y5_N25
\data_memory_inst|memory[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][25]~q\);

-- Location: FF_X84_Y5_N19
\data_memory_inst|memory[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][25]~q\);

-- Location: LCCOMB_X84_Y5_N18
\data_memory_inst|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][25]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[24][25]~q\,
	datac => \data_memory_inst|memory[16][25]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux38~4_combout\);

-- Location: LCCOMB_X84_Y6_N22
\data_memory_inst|Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux38~4_combout\ & ((\data_memory_inst|memory[28][25]~q\))) # (!\data_memory_inst|Mux38~4_combout\ & (\data_memory_inst|memory[20][25]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][25]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][25]~q\,
	datad => \data_memory_inst|Mux38~4_combout\,
	combout => \data_memory_inst|Mux38~5_combout\);

-- Location: LCCOMB_X84_Y11_N4
\data_memory_inst|memory[25][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[25][25]~feeder_combout\);

-- Location: FF_X84_Y11_N5
\data_memory_inst|memory[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][25]~q\);

-- Location: FF_X83_Y11_N27
\data_memory_inst|memory[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][25]~q\);

-- Location: LCCOMB_X84_Y11_N22
\data_memory_inst|memory[21][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[21][25]~feeder_combout\);

-- Location: FF_X84_Y11_N23
\data_memory_inst|memory[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][25]~q\);

-- Location: FF_X83_Y11_N17
\data_memory_inst|memory[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][25]~q\);

-- Location: LCCOMB_X83_Y11_N16
\data_memory_inst|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][25]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][25]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][25]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][25]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux38~2_combout\);

-- Location: LCCOMB_X83_Y11_N26
\data_memory_inst|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux38~2_combout\ & ((\data_memory_inst|memory[29][25]~q\))) # (!\data_memory_inst|Mux38~2_combout\ & (\data_memory_inst|memory[25][25]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][25]~q\,
	datac => \data_memory_inst|memory[29][25]~q\,
	datad => \data_memory_inst|Mux38~2_combout\,
	combout => \data_memory_inst|Mux38~3_combout\);

-- Location: LCCOMB_X84_Y6_N4
\data_memory_inst|Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~6_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\) # ((\data_memory_inst|Mux38~3_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux38~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux38~5_combout\,
	datad => \data_memory_inst|Mux38~3_combout\,
	combout => \data_memory_inst|Mux38~6_combout\);

-- Location: LCCOMB_X85_Y8_N20
\data_memory_inst|memory[30][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[30][25]~feeder_combout\);

-- Location: FF_X85_Y8_N21
\data_memory_inst|memory[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][25]~q\);

-- Location: FF_X86_Y8_N15
\data_memory_inst|memory[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][25]~q\);

-- Location: LCCOMB_X87_Y8_N16
\data_memory_inst|memory[26][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][25]~feeder_combout\ = \register_file_inst|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux38~4_combout\,
	combout => \data_memory_inst|memory[26][25]~feeder_combout\);

-- Location: FF_X87_Y8_N17
\data_memory_inst|memory[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][25]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][25]~q\);

-- Location: FF_X86_Y8_N13
\data_memory_inst|memory[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux38~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][25]~q\);

-- Location: LCCOMB_X86_Y8_N12
\data_memory_inst|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][25]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[26][25]~q\,
	datac => \data_memory_inst|memory[18][25]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux38~0_combout\);

-- Location: LCCOMB_X86_Y8_N14
\data_memory_inst|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux38~0_combout\ & (\data_memory_inst|memory[30][25]~q\)) # (!\data_memory_inst|Mux38~0_combout\ & ((\data_memory_inst|memory[22][25]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[30][25]~q\,
	datac => \data_memory_inst|memory[22][25]~q\,
	datad => \data_memory_inst|Mux38~0_combout\,
	combout => \data_memory_inst|Mux38~1_combout\);

-- Location: LCCOMB_X84_Y6_N6
\data_memory_inst|Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux38~6_combout\ & (\data_memory_inst|Mux38~8_combout\)) # (!\data_memory_inst|Mux38~6_combout\ & ((\data_memory_inst|Mux38~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux38~8_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux38~6_combout\,
	datad => \data_memory_inst|Mux38~1_combout\,
	combout => \data_memory_inst|Mux38~9_combout\);

-- Location: LCCOMB_X84_Y6_N24
\data_memory_inst|Mux38~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux38~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux38~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux38~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux38~19_combout\,
	datad => \data_memory_inst|Mux38~9_combout\,
	combout => \data_memory_inst|Mux38~20_combout\);

-- Location: LCCOMB_X84_Y6_N10
\MUX_MemtoReg_inst|MemtoReg_out[25]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux38~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~122_combout\,
	datad => \data_memory_inst|Mux38~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\);

-- Location: FF_X83_Y5_N29
\register_file_inst|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[25]~29_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][25]~q\);

-- Location: LCCOMB_X83_Y5_N6
\register_file_inst|Mux70~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux70~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][25]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][25]~q\,
	datac => \register_file_inst|registers[12][25]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux70~2_combout\);

-- Location: LCCOMB_X79_Y5_N8
\register_file_inst|Mux70~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux70~3_combout\ = (\register_file_inst|Mux70~2_combout\ & ((\register_file_inst|registers[13][25]~q\) # ((!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux70~2_combout\ & 
-- (((\register_file_inst|registers[9][25]~q\ & \MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux70~2_combout\,
	datab => \register_file_inst|registers[13][25]~q\,
	datac => \register_file_inst|registers[9][25]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux70~3_combout\);

-- Location: LCCOMB_X79_Y5_N22
\register_file_inst|Mux70~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux70~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # ((\register_file_inst|registers[1][25]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[1][25]~q\,
	datad => \register_file_inst|registers[0][25]~q\,
	combout => \register_file_inst|Mux70~4_combout\);

-- Location: LCCOMB_X79_Y5_N16
\register_file_inst|Mux70~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux70~5_combout\ = (\register_file_inst|Mux70~4_combout\ & ((\register_file_inst|registers[5][25]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux70~4_combout\ & 
-- (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & \register_file_inst|registers[4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux70~4_combout\,
	datab => \register_file_inst|registers[5][25]~q\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[4][25]~q\,
	combout => \register_file_inst|Mux70~5_combout\);

-- Location: LCCOMB_X79_Y5_N2
\register_file_inst|Mux70~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux70~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux70~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux70~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux70~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux70~3_combout\,
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux70~5_combout\,
	combout => \register_file_inst|Mux70~6_combout\);

-- Location: FF_X79_Y6_N23
\register_file_inst|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][26]~q\);

-- Location: FF_X77_Y6_N27
\register_file_inst|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][26]~q\);

-- Location: FF_X77_Y6_N1
\register_file_inst|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][26]~q\);

-- Location: LCCOMB_X77_Y6_N0
\register_file_inst|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux37~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][26]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][26]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[12][26]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][26]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux37~0_combout\);

-- Location: LCCOMB_X79_Y6_N22
\register_file_inst|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux37~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux37~0_combout\ & ((\register_file_inst|registers[13][26]~q\))) # (!\register_file_inst|Mux37~0_combout\ & (\register_file_inst|registers[9][26]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[9][26]~q\,
	datac => \register_file_inst|registers[13][26]~q\,
	datad => \register_file_inst|Mux37~0_combout\,
	combout => \register_file_inst|Mux37~1_combout\);

-- Location: FF_X84_Y6_N9
\register_file_inst|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][26]~q\);

-- Location: FF_X82_Y6_N13
\register_file_inst|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][26]~q\);

-- Location: FF_X80_Y6_N11
\register_file_inst|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][26]~q\);

-- Location: FF_X82_Y6_N19
\register_file_inst|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][26]~q\);

-- Location: LCCOMB_X82_Y6_N18
\register_file_inst|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux37~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[1][26]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][26]~q\,
	datac => \register_file_inst|registers[0][26]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux37~2_combout\);

-- Location: LCCOMB_X82_Y6_N12
\register_file_inst|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux37~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux37~2_combout\ & (\register_file_inst|registers[5][26]~q\)) # (!\register_file_inst|Mux37~2_combout\ & ((\register_file_inst|registers[4][26]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][26]~q\,
	datac => \register_file_inst|registers[4][26]~q\,
	datad => \register_file_inst|Mux37~2_combout\,
	combout => \register_file_inst|Mux37~3_combout\);

-- Location: LCCOMB_X79_Y6_N28
\register_file_inst|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux37~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux37~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux37~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux37~1_combout\,
	datad => \register_file_inst|Mux37~3_combout\,
	combout => \register_file_inst|Mux37~4_combout\);

-- Location: LCCOMB_X79_Y6_N16
\ALU_inst|Add0~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~159_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux37~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux37~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux37~4_combout\,
	combout => \ALU_inst|Add0~159_combout\);

-- Location: LCCOMB_X80_Y6_N20
\register_file_inst|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux5~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][26]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][26]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][26]~q\,
	datab => \register_file_inst|registers[1][26]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y6_N0
\register_file_inst|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux5~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux5~0_combout\ & ((\register_file_inst|registers[9][26]~q\))) # (!\register_file_inst|Mux5~0_combout\ & (\register_file_inst|registers[8][26]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[8][26]~q\,
	datac => \register_file_inst|registers[9][26]~q\,
	datad => \register_file_inst|Mux5~0_combout\,
	combout => \register_file_inst|Mux5~1_combout\);

-- Location: LCCOMB_X80_Y6_N8
\register_file_inst|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux5~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux5~1_combout\,
	combout => \register_file_inst|Mux5~2_combout\);

-- Location: LCCOMB_X76_Y6_N6
\ALU_inst|Add0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~124_combout\ = (\ALU_inst|Add0~159_combout\ & ((\register_file_inst|Mux5~2_combout\ & (\ALU_inst|Add0~123\ & VCC)) # (!\register_file_inst|Mux5~2_combout\ & (!\ALU_inst|Add0~123\)))) # (!\ALU_inst|Add0~159_combout\ & 
-- ((\register_file_inst|Mux5~2_combout\ & (!\ALU_inst|Add0~123\)) # (!\register_file_inst|Mux5~2_combout\ & ((\ALU_inst|Add0~123\) # (GND)))))
-- \ALU_inst|Add0~125\ = CARRY((\ALU_inst|Add0~159_combout\ & (!\register_file_inst|Mux5~2_combout\ & !\ALU_inst|Add0~123\)) # (!\ALU_inst|Add0~159_combout\ & ((!\ALU_inst|Add0~123\) # (!\register_file_inst|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~159_combout\,
	datab => \register_file_inst|Mux5~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~123\,
	combout => \ALU_inst|Add0~124_combout\,
	cout => \ALU_inst|Add0~125\);

-- Location: LCCOMB_X83_Y10_N14
\data_memory_inst|memory[31][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[31][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[31][26]~feeder_combout\);

-- Location: FF_X83_Y10_N15
\data_memory_inst|memory[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[31][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][26]~q\);

-- Location: LCCOMB_X81_Y13_N30
\data_memory_inst|memory[23][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[23][26]~feeder_combout\);

-- Location: FF_X81_Y13_N31
\data_memory_inst|memory[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][26]~q\);

-- Location: LCCOMB_X82_Y10_N6
\data_memory_inst|memory[27][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[27][26]~feeder_combout\);

-- Location: FF_X82_Y10_N7
\data_memory_inst|memory[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][26]~q\);

-- Location: LCCOMB_X83_Y10_N4
\data_memory_inst|memory[19][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[19][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[19][26]~feeder_combout\);

-- Location: FF_X83_Y10_N5
\data_memory_inst|memory[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[19][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][26]~q\);

-- Location: LCCOMB_X84_Y10_N22
\data_memory_inst|Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][26]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][26]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][26]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux37~7_combout\);

-- Location: LCCOMB_X84_Y10_N8
\data_memory_inst|Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~8_combout\ = (\data_memory_inst|Mux37~7_combout\ & ((\data_memory_inst|memory[31][26]~q\) # ((!\ALU_inst|Add0~69_combout\)))) # (!\data_memory_inst|Mux37~7_combout\ & (((\data_memory_inst|memory[23][26]~q\ & 
-- \ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[31][26]~q\,
	datab => \data_memory_inst|memory[23][26]~q\,
	datac => \data_memory_inst|Mux37~7_combout\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux37~8_combout\);

-- Location: LCCOMB_X84_Y11_N24
\data_memory_inst|memory[21][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[21][26]~feeder_combout\);

-- Location: FF_X84_Y11_N25
\data_memory_inst|memory[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][26]~q\);

-- Location: FF_X83_Y11_N7
\data_memory_inst|memory[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][26]~q\);

-- Location: LCCOMB_X84_Y11_N2
\data_memory_inst|memory[25][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[25][26]~feeder_combout\);

-- Location: FF_X84_Y11_N3
\data_memory_inst|memory[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][26]~q\);

-- Location: FF_X83_Y11_N1
\data_memory_inst|memory[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][26]~q\);

-- Location: LCCOMB_X83_Y11_N0
\data_memory_inst|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[25][26]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[17][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[25][26]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][26]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux37~0_combout\);

-- Location: LCCOMB_X83_Y11_N6
\data_memory_inst|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux37~0_combout\ & ((\data_memory_inst|memory[29][26]~q\))) # (!\data_memory_inst|Mux37~0_combout\ & (\data_memory_inst|memory[21][26]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][26]~q\,
	datac => \data_memory_inst|memory[29][26]~q\,
	datad => \data_memory_inst|Mux37~0_combout\,
	combout => \data_memory_inst|Mux37~1_combout\);

-- Location: LCCOMB_X82_Y8_N24
\data_memory_inst|memory[24][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[24][26]~feeder_combout\);

-- Location: FF_X82_Y8_N25
\data_memory_inst|memory[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][26]~q\);

-- Location: FF_X83_Y8_N5
\data_memory_inst|memory[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][26]~q\);

-- Location: LCCOMB_X87_Y8_N12
\data_memory_inst|memory[20][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[20][26]~feeder_combout\);

-- Location: FF_X87_Y8_N13
\data_memory_inst|memory[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][26]~q\);

-- Location: FF_X82_Y8_N3
\data_memory_inst|memory[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][26]~q\);

-- Location: LCCOMB_X82_Y8_N2
\data_memory_inst|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][26]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][26]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][26]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][26]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux37~4_combout\);

-- Location: LCCOMB_X83_Y8_N4
\data_memory_inst|Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux37~4_combout\ & ((\data_memory_inst|memory[28][26]~q\))) # (!\data_memory_inst|Mux37~4_combout\ & (\data_memory_inst|memory[24][26]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][26]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[28][26]~q\,
	datad => \data_memory_inst|Mux37~4_combout\,
	combout => \data_memory_inst|Mux37~5_combout\);

-- Location: LCCOMB_X87_Y8_N30
\data_memory_inst|memory[26][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[26][26]~feeder_combout\);

-- Location: FF_X87_Y8_N31
\data_memory_inst|memory[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][26]~q\);

-- Location: FF_X85_Y8_N13
\data_memory_inst|memory[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][26]~q\);

-- Location: LCCOMB_X86_Y8_N22
\data_memory_inst|memory[22][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[22][26]~feeder_combout\);

-- Location: FF_X86_Y8_N23
\data_memory_inst|memory[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][26]~q\);

-- Location: FF_X85_Y8_N3
\data_memory_inst|memory[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][26]~q\);

-- Location: LCCOMB_X85_Y8_N2
\data_memory_inst|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][26]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][26]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][26]~q\,
	datac => \data_memory_inst|memory[18][26]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux37~2_combout\);

-- Location: LCCOMB_X85_Y8_N12
\data_memory_inst|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux37~2_combout\ & ((\data_memory_inst|memory[30][26]~q\))) # (!\data_memory_inst|Mux37~2_combout\ & (\data_memory_inst|memory[26][26]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][26]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[30][26]~q\,
	datad => \data_memory_inst|Mux37~2_combout\,
	combout => \data_memory_inst|Mux37~3_combout\);

-- Location: LCCOMB_X84_Y10_N16
\data_memory_inst|Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~6_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\)) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux37~3_combout\))) # (!\ALU_inst|Add0~70_combout\ & 
-- (\data_memory_inst|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux37~5_combout\,
	datad => \data_memory_inst|Mux37~3_combout\,
	combout => \data_memory_inst|Mux37~6_combout\);

-- Location: LCCOMB_X84_Y10_N2
\data_memory_inst|Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux37~6_combout\ & (\data_memory_inst|Mux37~8_combout\)) # (!\data_memory_inst|Mux37~6_combout\ & ((\data_memory_inst|Mux37~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux37~8_combout\,
	datac => \data_memory_inst|Mux37~1_combout\,
	datad => \data_memory_inst|Mux37~6_combout\,
	combout => \data_memory_inst|Mux37~9_combout\);

-- Location: FF_X79_Y6_N29
\data_memory_inst|memory[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][26]~q\);

-- Location: FF_X85_Y6_N31
\data_memory_inst|memory[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][26]~q\);

-- Location: LCCOMB_X87_Y6_N24
\data_memory_inst|memory[13][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[13][26]~feeder_combout\);

-- Location: FF_X87_Y6_N25
\data_memory_inst|memory[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][26]~q\);

-- Location: FF_X87_Y6_N15
\data_memory_inst|memory[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][26]~q\);

-- Location: LCCOMB_X87_Y6_N14
\data_memory_inst|Mux37~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[13][26]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[13][26]~q\,
	datac => \data_memory_inst|memory[12][26]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux37~17_combout\);

-- Location: LCCOMB_X85_Y6_N30
\data_memory_inst|Mux37~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux37~17_combout\ & (\data_memory_inst|memory[15][26]~q\)) # (!\data_memory_inst|Mux37~17_combout\ & ((\data_memory_inst|memory[14][26]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][26]~q\,
	datac => \data_memory_inst|memory[14][26]~q\,
	datad => \data_memory_inst|Mux37~17_combout\,
	combout => \data_memory_inst|Mux37~18_combout\);

-- Location: LCCOMB_X85_Y10_N12
\data_memory_inst|memory[7][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[7][26]~feeder_combout\);

-- Location: FF_X85_Y10_N13
\data_memory_inst|memory[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][26]~q\);

-- Location: FF_X85_Y6_N25
\data_memory_inst|memory[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][26]~q\);

-- Location: LCCOMB_X84_Y13_N24
\data_memory_inst|memory[5][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[5][26]~feeder_combout\);

-- Location: FF_X84_Y13_N25
\data_memory_inst|memory[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][26]~q\);

-- Location: FF_X85_Y10_N27
\data_memory_inst|memory[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][26]~q\);

-- Location: LCCOMB_X85_Y10_N26
\data_memory_inst|Mux37~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][26]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][26]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][26]~q\,
	datac => \data_memory_inst|memory[4][26]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux37~10_combout\);

-- Location: LCCOMB_X85_Y6_N24
\data_memory_inst|Mux37~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux37~10_combout\ & (\data_memory_inst|memory[7][26]~q\)) # (!\data_memory_inst|Mux37~10_combout\ & ((\data_memory_inst|memory[6][26]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[7][26]~q\,
	datac => \data_memory_inst|memory[6][26]~q\,
	datad => \data_memory_inst|Mux37~10_combout\,
	combout => \data_memory_inst|Mux37~11_combout\);

-- Location: LCCOMB_X84_Y13_N26
\data_memory_inst|memory[1][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[1][26]~feeder_combout\);

-- Location: FF_X84_Y13_N27
\data_memory_inst|memory[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][26]~q\);

-- Location: FF_X84_Y10_N31
\data_memory_inst|memory[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][26]~q\);

-- Location: LCCOMB_X84_Y12_N4
\data_memory_inst|memory[2][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[2][26]~feeder_combout\);

-- Location: FF_X84_Y12_N5
\data_memory_inst|memory[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][26]~q\);

-- Location: FF_X84_Y10_N25
\data_memory_inst|memory[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][26]~q\);

-- Location: LCCOMB_X84_Y10_N24
\data_memory_inst|Mux37~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[2][26]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[2][26]~q\,
	datac => \data_memory_inst|memory[0][26]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux37~14_combout\);

-- Location: LCCOMB_X84_Y10_N30
\data_memory_inst|Mux37~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux37~14_combout\ & ((\data_memory_inst|memory[3][26]~q\))) # (!\data_memory_inst|Mux37~14_combout\ & (\data_memory_inst|memory[1][26]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][26]~q\,
	datac => \data_memory_inst|memory[3][26]~q\,
	datad => \data_memory_inst|Mux37~14_combout\,
	combout => \data_memory_inst|Mux37~15_combout\);

-- Location: LCCOMB_X77_Y13_N4
\data_memory_inst|memory[9][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[9][26]~feeder_combout\);

-- Location: FF_X77_Y13_N5
\data_memory_inst|memory[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][26]~q\);

-- Location: FF_X77_Y13_N27
\data_memory_inst|memory[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][26]~q\);

-- Location: LCCOMB_X77_Y12_N0
\data_memory_inst|memory[10][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][26]~feeder_combout\ = \register_file_inst|Mux37~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux37~4_combout\,
	combout => \data_memory_inst|memory[10][26]~feeder_combout\);

-- Location: FF_X77_Y12_N1
\data_memory_inst|memory[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][26]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][26]~q\);

-- Location: FF_X77_Y12_N27
\data_memory_inst|memory[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux37~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][26]~q\);

-- Location: LCCOMB_X77_Y12_N26
\data_memory_inst|Mux37~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][26]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[10][26]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[8][26]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux37~12_combout\);

-- Location: LCCOMB_X77_Y13_N26
\data_memory_inst|Mux37~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux37~12_combout\ & ((\data_memory_inst|memory[11][26]~q\))) # (!\data_memory_inst|Mux37~12_combout\ & (\data_memory_inst|memory[9][26]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][26]~q\,
	datac => \data_memory_inst|memory[11][26]~q\,
	datad => \data_memory_inst|Mux37~12_combout\,
	combout => \data_memory_inst|Mux37~13_combout\);

-- Location: LCCOMB_X84_Y5_N28
\data_memory_inst|Mux37~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~16_combout\ = (\ALU_inst|Add0~69_combout\ & (\ALU_inst|Add0~74_combout\)) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux37~13_combout\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux37~15_combout\,
	datad => \data_memory_inst|Mux37~13_combout\,
	combout => \data_memory_inst|Mux37~16_combout\);

-- Location: LCCOMB_X84_Y5_N2
\data_memory_inst|Mux37~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux37~16_combout\ & (\data_memory_inst|Mux37~18_combout\)) # (!\data_memory_inst|Mux37~16_combout\ & ((\data_memory_inst|Mux37~11_combout\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux37~18_combout\,
	datac => \data_memory_inst|Mux37~11_combout\,
	datad => \data_memory_inst|Mux37~16_combout\,
	combout => \data_memory_inst|Mux37~19_combout\);

-- Location: LCCOMB_X84_Y6_N2
\data_memory_inst|Mux37~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux37~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux37~9_combout\)) # (!\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux37~19_combout\))))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux37~9_combout\,
	datad => \data_memory_inst|Mux37~19_combout\,
	combout => \data_memory_inst|Mux37~20_combout\);

-- Location: LCCOMB_X84_Y6_N8
\MUX_MemtoReg_inst|MemtoReg_out[26]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux37~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~124_combout\,
	datad => \data_memory_inst|Mux37~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\);

-- Location: FF_X80_Y6_N1
\register_file_inst|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[26]~30_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][26]~q\);

-- Location: LCCOMB_X77_Y6_N26
\register_file_inst|Mux69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux69~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][26]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][26]~q\,
	datac => \register_file_inst|registers[12][26]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux69~2_combout\);

-- Location: LCCOMB_X81_Y3_N8
\register_file_inst|Mux69~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux69~3_combout\ = (\register_file_inst|Mux69~2_combout\ & (((\register_file_inst|registers[13][26]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux69~2_combout\ & 
-- (\register_file_inst|registers[9][26]~q\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][26]~q\,
	datab => \register_file_inst|registers[13][26]~q\,
	datac => \register_file_inst|Mux69~2_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux69~3_combout\);

-- Location: LCCOMB_X81_Y3_N30
\register_file_inst|Mux69~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux69~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][26]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][26]~q\,
	datab => \register_file_inst|registers[1][26]~q\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux69~4_combout\);

-- Location: LCCOMB_X81_Y3_N16
\register_file_inst|Mux69~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux69~5_combout\ = (\register_file_inst|Mux69~4_combout\ & (((\register_file_inst|registers[5][26]~q\) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux69~4_combout\ & 
-- (\register_file_inst|registers[4][26]~q\ & (\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux69~4_combout\,
	datab => \register_file_inst|registers[4][26]~q\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[5][26]~q\,
	combout => \register_file_inst|Mux69~5_combout\);

-- Location: LCCOMB_X81_Y3_N10
\register_file_inst|Mux69~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux69~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux69~5_combout\))) # (!\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux69~3_combout\)))) # 
-- (!\instruction_memory_inst|RD\(19) & (((\register_file_inst|Mux69~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux69~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux69~5_combout\,
	combout => \register_file_inst|Mux69~6_combout\);

-- Location: FF_X83_Y5_N15
\register_file_inst|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][27]~q\);

-- Location: FF_X83_Y5_N5
\register_file_inst|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][27]~q\);

-- Location: LCCOMB_X83_Y5_N4
\register_file_inst|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux36~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][27]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][27]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][27]~q\,
	datac => \register_file_inst|registers[8][27]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux36~0_combout\);

-- Location: FF_X80_Y3_N19
\register_file_inst|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][27]~q\);

-- Location: FF_X82_Y5_N5
\register_file_inst|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][27]~q\);

-- Location: LCCOMB_X82_Y5_N4
\register_file_inst|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux36~1_combout\ = (\register_file_inst|Mux36~0_combout\ & (((\register_file_inst|registers[13][27]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux36~0_combout\ & (\register_file_inst|registers[9][27]~q\ & 
-- ((\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux36~0_combout\,
	datab => \register_file_inst|registers[9][27]~q\,
	datac => \register_file_inst|registers[13][27]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux36~1_combout\);

-- Location: FF_X82_Y6_N29
\register_file_inst|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][27]~q\);

-- Location: FF_X82_Y6_N7
\register_file_inst|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][27]~q\);

-- Location: FF_X80_Y3_N9
\register_file_inst|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][27]~q\);

-- Location: LCCOMB_X82_Y6_N6
\register_file_inst|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux36~2_combout\ = (\instruction_memory_inst|RD\(18) & (\instruction_memory_inst|RD\(0))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][27]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[0][27]~q\,
	datad => \register_file_inst|registers[1][27]~q\,
	combout => \register_file_inst|Mux36~2_combout\);

-- Location: LCCOMB_X82_Y6_N28
\register_file_inst|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux36~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux36~2_combout\ & (\register_file_inst|registers[5][27]~q\)) # (!\register_file_inst|Mux36~2_combout\ & ((\register_file_inst|registers[4][27]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][27]~q\,
	datac => \register_file_inst|registers[4][27]~q\,
	datad => \register_file_inst|Mux36~2_combout\,
	combout => \register_file_inst|Mux36~3_combout\);

-- Location: LCCOMB_X82_Y5_N8
\register_file_inst|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux36~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux36~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux36~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux36~1_combout\,
	datad => \register_file_inst|Mux36~3_combout\,
	combout => \register_file_inst|Mux36~4_combout\);

-- Location: LCCOMB_X81_Y6_N20
\ALU_inst|Add0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~160_combout\ = (\instruction_memory_inst|RD\(19) & (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux36~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux36~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \ALU_inst|Add0~160_combout\);

-- Location: LCCOMB_X80_Y3_N14
\register_file_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux4~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][27]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][27]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][27]~q\,
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[1][27]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux4~0_combout\);

-- Location: LCCOMB_X80_Y3_N4
\register_file_inst|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux4~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux4~0_combout\ & ((\register_file_inst|registers[9][27]~q\))) # (!\register_file_inst|Mux4~0_combout\ & (\register_file_inst|registers[8][27]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][27]~q\,
	datab => \instruction_memory_inst|RD\(24),
	datac => \register_file_inst|Mux4~0_combout\,
	datad => \register_file_inst|registers[9][27]~q\,
	combout => \register_file_inst|Mux4~1_combout\);

-- Location: LCCOMB_X80_Y3_N6
\register_file_inst|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux4~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(22),
	datab => \register_file_inst|Mux4~1_combout\,
	combout => \register_file_inst|Mux4~2_combout\);

-- Location: LCCOMB_X76_Y6_N8
\ALU_inst|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~126_combout\ = ((\ALU_inst|Add0~160_combout\ $ (\register_file_inst|Mux4~2_combout\ $ (!\ALU_inst|Add0~125\)))) # (GND)
-- \ALU_inst|Add0~127\ = CARRY((\ALU_inst|Add0~160_combout\ & ((\register_file_inst|Mux4~2_combout\) # (!\ALU_inst|Add0~125\))) # (!\ALU_inst|Add0~160_combout\ & (\register_file_inst|Mux4~2_combout\ & !\ALU_inst|Add0~125\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~160_combout\,
	datab => \register_file_inst|Mux4~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~125\,
	combout => \ALU_inst|Add0~126_combout\,
	cout => \ALU_inst|Add0~127\);

-- Location: LCCOMB_X76_Y12_N24
\data_memory_inst|memory[11][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[11][27]~feeder_combout\);

-- Location: FF_X76_Y12_N25
\data_memory_inst|memory[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][27]~q\);

-- Location: FF_X75_Y12_N5
\data_memory_inst|memory[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][27]~q\);

-- Location: LCCOMB_X76_Y12_N18
\data_memory_inst|memory[9][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[9][27]~feeder_combout\);

-- Location: FF_X76_Y12_N19
\data_memory_inst|memory[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][27]~q\);

-- Location: FF_X75_Y12_N7
\data_memory_inst|memory[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][27]~q\);

-- Location: LCCOMB_X75_Y12_N6
\data_memory_inst|Mux36~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][27]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][27]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[8][27]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux36~10_combout\);

-- Location: LCCOMB_X75_Y12_N4
\data_memory_inst|Mux36~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux36~10_combout\ & (\data_memory_inst|memory[11][27]~q\)) # (!\data_memory_inst|Mux36~10_combout\ & ((\data_memory_inst|memory[10][27]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][27]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[10][27]~q\,
	datad => \data_memory_inst|Mux36~10_combout\,
	combout => \data_memory_inst|Mux36~11_combout\);

-- Location: LCCOMB_X87_Y10_N0
\data_memory_inst|memory[5][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[5][27]~feeder_combout\);

-- Location: FF_X87_Y10_N1
\data_memory_inst|memory[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][27]~q\);

-- Location: FF_X86_Y10_N27
\data_memory_inst|memory[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][27]~q\);

-- Location: LCCOMB_X86_Y6_N26
\data_memory_inst|memory[6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[6][27]~feeder_combout\);

-- Location: FF_X86_Y6_N27
\data_memory_inst|memory[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][27]~q\);

-- Location: FF_X86_Y10_N21
\data_memory_inst|memory[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][27]~q\);

-- Location: LCCOMB_X86_Y10_N20
\data_memory_inst|Mux36~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][27]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][27]~q\,
	datac => \data_memory_inst|memory[4][27]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux36~12_combout\);

-- Location: LCCOMB_X86_Y10_N26
\data_memory_inst|Mux36~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux36~12_combout\ & ((\data_memory_inst|memory[7][27]~q\))) # (!\data_memory_inst|Mux36~12_combout\ & (\data_memory_inst|memory[5][27]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][27]~q\,
	datac => \data_memory_inst|memory[7][27]~q\,
	datad => \data_memory_inst|Mux36~12_combout\,
	combout => \data_memory_inst|Mux36~13_combout\);

-- Location: LCCOMB_X81_Y10_N14
\data_memory_inst|memory[2][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[2][27]~feeder_combout\);

-- Location: FF_X81_Y10_N15
\data_memory_inst|memory[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][27]~q\);

-- Location: FF_X84_Y10_N27
\data_memory_inst|memory[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][27]~q\);

-- Location: LCCOMB_X84_Y13_N20
\data_memory_inst|memory[1][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[1][27]~feeder_combout\);

-- Location: FF_X84_Y13_N21
\data_memory_inst|memory[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][27]~q\);

-- Location: FF_X84_Y10_N13
\data_memory_inst|memory[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][27]~q\);

-- Location: LCCOMB_X84_Y10_N12
\data_memory_inst|Mux36~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~14_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[1][27]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[0][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[1][27]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][27]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux36~14_combout\);

-- Location: LCCOMB_X84_Y10_N26
\data_memory_inst|Mux36~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux36~14_combout\ & ((\data_memory_inst|memory[3][27]~q\))) # (!\data_memory_inst|Mux36~14_combout\ & (\data_memory_inst|memory[2][27]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][27]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][27]~q\,
	datad => \data_memory_inst|Mux36~14_combout\,
	combout => \data_memory_inst|Mux36~15_combout\);

-- Location: LCCOMB_X83_Y6_N22
\data_memory_inst|Mux36~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~16_combout\ = (\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\) # ((\data_memory_inst|Mux36~13_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (!\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux36~13_combout\,
	datad => \data_memory_inst|Mux36~15_combout\,
	combout => \data_memory_inst|Mux36~16_combout\);

-- Location: FF_X82_Y5_N9
\data_memory_inst|memory[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][27]~q\);

-- Location: FF_X87_Y6_N17
\data_memory_inst|memory[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][27]~q\);

-- Location: FF_X87_Y6_N11
\data_memory_inst|memory[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][27]~q\);

-- Location: LCCOMB_X86_Y6_N28
\data_memory_inst|memory[14][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[14][27]~feeder_combout\);

-- Location: FF_X86_Y6_N29
\data_memory_inst|memory[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][27]~q\);

-- Location: LCCOMB_X87_Y6_N10
\data_memory_inst|Mux36~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~17_combout\ = (\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\) # ((\data_memory_inst|memory[14][27]~q\)))) # (!\ALU_inst|Add0~70_combout\ & (!\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[12][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][27]~q\,
	datad => \data_memory_inst|memory[14][27]~q\,
	combout => \data_memory_inst|Mux36~17_combout\);

-- Location: LCCOMB_X87_Y6_N16
\data_memory_inst|Mux36~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux36~17_combout\ & (\data_memory_inst|memory[15][27]~q\)) # (!\data_memory_inst|Mux36~17_combout\ & ((\data_memory_inst|memory[13][27]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[15][27]~q\,
	datac => \data_memory_inst|memory[13][27]~q\,
	datad => \data_memory_inst|Mux36~17_combout\,
	combout => \data_memory_inst|Mux36~18_combout\);

-- Location: LCCOMB_X83_Y6_N4
\data_memory_inst|Mux36~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux36~16_combout\ & ((\data_memory_inst|Mux36~18_combout\))) # (!\data_memory_inst|Mux36~16_combout\ & (\data_memory_inst|Mux36~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux36~11_combout\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|Mux36~16_combout\,
	datad => \data_memory_inst|Mux36~18_combout\,
	combout => \data_memory_inst|Mux36~19_combout\);

-- Location: LCCOMB_X82_Y10_N16
\data_memory_inst|memory[27][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[27][27]~feeder_combout\);

-- Location: FF_X82_Y10_N17
\data_memory_inst|memory[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][27]~q\);

-- Location: LCCOMB_X87_Y10_N18
\data_memory_inst|memory[23][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[23][27]~feeder_combout\);

-- Location: FF_X87_Y10_N19
\data_memory_inst|memory[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][27]~q\);

-- Location: FF_X83_Y10_N9
\data_memory_inst|memory[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][27]~q\);

-- Location: LCCOMB_X83_Y10_N8
\data_memory_inst|Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][27]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][27]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][27]~q\,
	datac => \data_memory_inst|memory[19][27]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux36~7_combout\);

-- Location: FF_X83_Y10_N27
\data_memory_inst|memory[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][27]~q\);

-- Location: LCCOMB_X83_Y10_N26
\data_memory_inst|Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~8_combout\ = (\data_memory_inst|Mux36~7_combout\ & (((\data_memory_inst|memory[31][27]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux36~7_combout\ & (\data_memory_inst|memory[27][27]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][27]~q\,
	datab => \data_memory_inst|Mux36~7_combout\,
	datac => \data_memory_inst|memory[31][27]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux36~8_combout\);

-- Location: LCCOMB_X87_Y8_N24
\data_memory_inst|memory[20][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[20][27]~feeder_combout\);

-- Location: FF_X87_Y8_N25
\data_memory_inst|memory[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][27]~q\);

-- Location: FF_X83_Y8_N31
\data_memory_inst|memory[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][27]~q\);

-- Location: LCCOMB_X82_Y8_N0
\data_memory_inst|memory[24][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[24][27]~feeder_combout\);

-- Location: FF_X82_Y8_N1
\data_memory_inst|memory[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][27]~q\);

-- Location: FF_X82_Y8_N31
\data_memory_inst|memory[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][27]~q\);

-- Location: LCCOMB_X82_Y8_N30
\data_memory_inst|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][27]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][27]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][27]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux36~4_combout\);

-- Location: LCCOMB_X83_Y8_N30
\data_memory_inst|Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux36~4_combout\ & ((\data_memory_inst|memory[28][27]~q\))) # (!\data_memory_inst|Mux36~4_combout\ & (\data_memory_inst|memory[20][27]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][27]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][27]~q\,
	datad => \data_memory_inst|Mux36~4_combout\,
	combout => \data_memory_inst|Mux36~5_combout\);

-- Location: LCCOMB_X84_Y11_N8
\data_memory_inst|memory[25][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[25][27]~feeder_combout\);

-- Location: FF_X84_Y11_N9
\data_memory_inst|memory[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][27]~q\);

-- Location: FF_X83_Y11_N23
\data_memory_inst|memory[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][27]~q\);

-- Location: LCCOMB_X84_Y11_N26
\data_memory_inst|memory[21][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[21][27]~feeder_combout\);

-- Location: FF_X84_Y11_N27
\data_memory_inst|memory[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][27]~q\);

-- Location: FF_X83_Y11_N25
\data_memory_inst|memory[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][27]~q\);

-- Location: LCCOMB_X83_Y11_N24
\data_memory_inst|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][27]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][27]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][27]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][27]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux36~2_combout\);

-- Location: LCCOMB_X83_Y11_N22
\data_memory_inst|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux36~2_combout\ & ((\data_memory_inst|memory[29][27]~q\))) # (!\data_memory_inst|Mux36~2_combout\ & (\data_memory_inst|memory[25][27]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][27]~q\,
	datac => \data_memory_inst|memory[29][27]~q\,
	datad => \data_memory_inst|Mux36~2_combout\,
	combout => \data_memory_inst|Mux36~3_combout\);

-- Location: LCCOMB_X83_Y6_N30
\data_memory_inst|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~6_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\) # ((\data_memory_inst|Mux36~3_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux36~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux36~5_combout\,
	datad => \data_memory_inst|Mux36~3_combout\,
	combout => \data_memory_inst|Mux36~6_combout\);

-- Location: LCCOMB_X85_Y8_N22
\data_memory_inst|memory[30][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[30][27]~feeder_combout\);

-- Location: FF_X85_Y8_N23
\data_memory_inst|memory[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][27]~q\);

-- Location: FF_X86_Y8_N9
\data_memory_inst|memory[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][27]~q\);

-- Location: LCCOMB_X87_Y8_N18
\data_memory_inst|memory[26][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][27]~feeder_combout\ = \register_file_inst|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux36~4_combout\,
	combout => \data_memory_inst|memory[26][27]~feeder_combout\);

-- Location: FF_X87_Y8_N19
\data_memory_inst|memory[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][27]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][27]~q\);

-- Location: FF_X86_Y8_N19
\data_memory_inst|memory[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux36~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][27]~q\);

-- Location: LCCOMB_X86_Y8_N18
\data_memory_inst|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][27]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[26][27]~q\,
	datac => \data_memory_inst|memory[18][27]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux36~0_combout\);

-- Location: LCCOMB_X86_Y8_N8
\data_memory_inst|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux36~0_combout\ & (\data_memory_inst|memory[30][27]~q\)) # (!\data_memory_inst|Mux36~0_combout\ & ((\data_memory_inst|memory[22][27]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[30][27]~q\,
	datac => \data_memory_inst|memory[22][27]~q\,
	datad => \data_memory_inst|Mux36~0_combout\,
	combout => \data_memory_inst|Mux36~1_combout\);

-- Location: LCCOMB_X83_Y6_N28
\data_memory_inst|Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux36~6_combout\ & (\data_memory_inst|Mux36~8_combout\)) # (!\data_memory_inst|Mux36~6_combout\ & ((\data_memory_inst|Mux36~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux36~8_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux36~6_combout\,
	datad => \data_memory_inst|Mux36~1_combout\,
	combout => \data_memory_inst|Mux36~9_combout\);

-- Location: LCCOMB_X83_Y6_N18
\data_memory_inst|Mux36~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux36~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux36~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux36~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux36~19_combout\,
	datad => \data_memory_inst|Mux36~9_combout\,
	combout => \data_memory_inst|Mux36~20_combout\);

-- Location: LCCOMB_X83_Y6_N20
\MUX_MemtoReg_inst|MemtoReg_out[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux36~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~126_combout\,
	datad => \data_memory_inst|Mux36~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\);

-- Location: FF_X83_Y6_N21
\register_file_inst|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[27]~31_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][27]~q\);

-- Location: LCCOMB_X80_Y3_N8
\register_file_inst|Mux68~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux68~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\) # ((\register_file_inst|registers[1][27]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|registers[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datac => \register_file_inst|registers[1][27]~q\,
	datad => \register_file_inst|registers[0][27]~q\,
	combout => \register_file_inst|Mux68~4_combout\);

-- Location: LCCOMB_X81_Y3_N2
\register_file_inst|Mux68~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux68~5_combout\ = (\register_file_inst|Mux68~4_combout\ & ((\register_file_inst|registers[5][27]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux68~4_combout\ & 
-- (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & \register_file_inst|registers[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][27]~q\,
	datab => \register_file_inst|Mux68~4_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[4][27]~q\,
	combout => \register_file_inst|Mux68~5_combout\);

-- Location: LCCOMB_X83_Y5_N14
\register_file_inst|Mux68~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux68~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][27]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][27]~q\,
	datac => \register_file_inst|registers[12][27]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux68~2_combout\);

-- Location: LCCOMB_X80_Y3_N18
\register_file_inst|Mux68~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux68~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux68~2_combout\ & (\register_file_inst|registers[13][27]~q\)) # (!\register_file_inst|Mux68~2_combout\ & 
-- ((\register_file_inst|registers[9][27]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux68~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[13][27]~q\,
	datac => \register_file_inst|registers[9][27]~q\,
	datad => \register_file_inst|Mux68~2_combout\,
	combout => \register_file_inst|Mux68~3_combout\);

-- Location: LCCOMB_X80_Y3_N22
\register_file_inst|Mux68~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux68~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux68~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux68~3_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux68~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux68~5_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux68~3_combout\,
	datad => \instruction_memory_inst|RD\(11),
	combout => \register_file_inst|Mux68~6_combout\);

-- Location: FF_X83_Y5_N19
\register_file_inst|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][28]~q\);

-- Location: FF_X83_Y5_N25
\register_file_inst|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][28]~q\);

-- Location: LCCOMB_X83_Y5_N24
\register_file_inst|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux35~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][28]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][28]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][28]~q\,
	datac => \register_file_inst|registers[8][28]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux35~0_combout\);

-- Location: FF_X79_Y6_N1
\register_file_inst|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][28]~q\);

-- Location: LCCOMB_X79_Y6_N0
\register_file_inst|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux35~1_combout\ = (\register_file_inst|Mux35~0_combout\ & (((\register_file_inst|registers[13][28]~q\)) # (!\instruction_memory_inst|RD\(0)))) # (!\register_file_inst|Mux35~0_combout\ & (\instruction_memory_inst|RD\(0) & 
-- ((\register_file_inst|registers[9][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux35~0_combout\,
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[13][28]~q\,
	datad => \register_file_inst|registers[9][28]~q\,
	combout => \register_file_inst|Mux35~1_combout\);

-- Location: FF_X83_Y6_N27
\register_file_inst|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][28]~q\);

-- Location: FF_X82_Y6_N9
\register_file_inst|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][28]~q\);

-- Location: FF_X80_Y6_N23
\register_file_inst|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][28]~q\);

-- Location: FF_X82_Y6_N15
\register_file_inst|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][28]~q\);

-- Location: LCCOMB_X82_Y6_N2
\register_file_inst|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux35~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[1][28]~q\)) # 
-- (!\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[0][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[1][28]~q\,
	datac => \register_file_inst|registers[0][28]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux35~2_combout\);

-- Location: LCCOMB_X82_Y6_N16
\register_file_inst|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux35~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux35~2_combout\ & (\register_file_inst|registers[5][28]~q\)) # (!\register_file_inst|Mux35~2_combout\ & ((\register_file_inst|registers[4][28]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][28]~q\,
	datac => \register_file_inst|registers[4][28]~q\,
	datad => \register_file_inst|Mux35~2_combout\,
	combout => \register_file_inst|Mux35~3_combout\);

-- Location: LCCOMB_X79_Y6_N2
\register_file_inst|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux35~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux35~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux35~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux35~1_combout\,
	datad => \register_file_inst|Mux35~3_combout\,
	combout => \register_file_inst|Mux35~4_combout\);

-- Location: LCCOMB_X79_Y6_N10
\ALU_inst|Add0~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~161_combout\ = (\instruction_memory_inst|RD\(19) & (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux35~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux35~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(28),
	datac => \instruction_memory_inst|RD\(0),
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \ALU_inst|Add0~161_combout\);

-- Location: LCCOMB_X80_Y6_N14
\register_file_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux3~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][28]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][28]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][28]~q\,
	datac => \register_file_inst|registers[1][28]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux3~0_combout\);

-- Location: LCCOMB_X80_Y6_N24
\register_file_inst|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux3~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux3~0_combout\ & (\register_file_inst|registers[9][28]~q\)) # (!\register_file_inst|Mux3~0_combout\ & ((\register_file_inst|registers[8][28]~q\))))) # 
-- (!\instruction_memory_inst|RD\(24) & (\register_file_inst|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|Mux3~0_combout\,
	datac => \register_file_inst|registers[9][28]~q\,
	datad => \register_file_inst|registers[8][28]~q\,
	combout => \register_file_inst|Mux3~1_combout\);

-- Location: LCCOMB_X80_Y6_N18
\register_file_inst|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux3~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux3~1_combout\,
	combout => \register_file_inst|Mux3~2_combout\);

-- Location: LCCOMB_X76_Y6_N10
\ALU_inst|Add0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~128_combout\ = (\ALU_inst|Add0~161_combout\ & ((\register_file_inst|Mux3~2_combout\ & (\ALU_inst|Add0~127\ & VCC)) # (!\register_file_inst|Mux3~2_combout\ & (!\ALU_inst|Add0~127\)))) # (!\ALU_inst|Add0~161_combout\ & 
-- ((\register_file_inst|Mux3~2_combout\ & (!\ALU_inst|Add0~127\)) # (!\register_file_inst|Mux3~2_combout\ & ((\ALU_inst|Add0~127\) # (GND)))))
-- \ALU_inst|Add0~129\ = CARRY((\ALU_inst|Add0~161_combout\ & (!\register_file_inst|Mux3~2_combout\ & !\ALU_inst|Add0~127\)) # (!\ALU_inst|Add0~161_combout\ & ((!\ALU_inst|Add0~127\) # (!\register_file_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~161_combout\,
	datab => \register_file_inst|Mux3~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~127\,
	combout => \ALU_inst|Add0~128_combout\,
	cout => \ALU_inst|Add0~129\);

-- Location: LCCOMB_X86_Y10_N6
\data_memory_inst|memory[7][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[7][28]~feeder_combout\);

-- Location: FF_X86_Y10_N7
\data_memory_inst|memory[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][28]~q\);

-- Location: FF_X86_Y6_N23
\data_memory_inst|memory[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][28]~q\);

-- Location: LCCOMB_X87_Y10_N8
\data_memory_inst|memory[5][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[5][28]~feeder_combout\);

-- Location: FF_X87_Y10_N9
\data_memory_inst|memory[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][28]~q\);

-- Location: LCCOMB_X86_Y10_N24
\data_memory_inst|memory[4][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[4][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[4][28]~feeder_combout\);

-- Location: FF_X86_Y10_N25
\data_memory_inst|memory[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[4][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][28]~q\);

-- Location: LCCOMB_X86_Y6_N20
\data_memory_inst|Mux35~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[5][28]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[4][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][28]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[4][28]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux35~10_combout\);

-- Location: LCCOMB_X86_Y6_N22
\data_memory_inst|Mux35~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux35~10_combout\ & (\data_memory_inst|memory[7][28]~q\)) # (!\data_memory_inst|Mux35~10_combout\ & ((\data_memory_inst|memory[6][28]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux35~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[7][28]~q\,
	datac => \data_memory_inst|memory[6][28]~q\,
	datad => \data_memory_inst|Mux35~10_combout\,
	combout => \data_memory_inst|Mux35~11_combout\);

-- Location: LCCOMB_X86_Y6_N14
\data_memory_inst|memory[14][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[14][28]~feeder_combout\);

-- Location: FF_X86_Y6_N15
\data_memory_inst|memory[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][28]~q\);

-- Location: FF_X79_Y6_N3
\data_memory_inst|memory[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][28]~q\);

-- Location: FF_X87_Y6_N3
\data_memory_inst|memory[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][28]~q\);

-- Location: LCCOMB_X87_Y6_N20
\data_memory_inst|memory[13][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[13][28]~feeder_combout\);

-- Location: FF_X87_Y6_N21
\data_memory_inst|memory[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][28]~q\);

-- Location: LCCOMB_X87_Y6_N2
\data_memory_inst|Mux35~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~17_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[13][28]~q\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|memory[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][28]~q\,
	datad => \data_memory_inst|memory[13][28]~q\,
	combout => \data_memory_inst|Mux35~17_combout\);

-- Location: LCCOMB_X87_Y6_N12
\data_memory_inst|Mux35~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux35~17_combout\ & ((\data_memory_inst|memory[15][28]~q\))) # (!\data_memory_inst|Mux35~17_combout\ & (\data_memory_inst|memory[14][28]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][28]~q\,
	datab => \data_memory_inst|memory[15][28]~q\,
	datac => \ALU_inst|Add0~70_combout\,
	datad => \data_memory_inst|Mux35~17_combout\,
	combout => \data_memory_inst|Mux35~18_combout\);

-- Location: LCCOMB_X84_Y13_N22
\data_memory_inst|memory[1][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[1][28]~feeder_combout\);

-- Location: FF_X84_Y13_N23
\data_memory_inst|memory[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][28]~q\);

-- Location: FF_X84_Y10_N19
\data_memory_inst|memory[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][28]~q\);

-- Location: LCCOMB_X81_Y10_N10
\data_memory_inst|memory[2][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[2][28]~feeder_combout\);

-- Location: FF_X81_Y10_N11
\data_memory_inst|memory[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][28]~q\);

-- Location: FF_X84_Y10_N29
\data_memory_inst|memory[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][28]~q\);

-- Location: LCCOMB_X84_Y10_N28
\data_memory_inst|Mux35~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~14_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[2][28]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[0][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[2][28]~q\,
	datac => \data_memory_inst|memory[0][28]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux35~14_combout\);

-- Location: LCCOMB_X84_Y10_N18
\data_memory_inst|Mux35~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux35~14_combout\ & ((\data_memory_inst|memory[3][28]~q\))) # (!\data_memory_inst|Mux35~14_combout\ & (\data_memory_inst|memory[1][28]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][28]~q\,
	datac => \data_memory_inst|memory[3][28]~q\,
	datad => \data_memory_inst|Mux35~14_combout\,
	combout => \data_memory_inst|Mux35~15_combout\);

-- Location: LCCOMB_X82_Y12_N10
\data_memory_inst|memory[9][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[9][28]~feeder_combout\);

-- Location: FF_X82_Y12_N11
\data_memory_inst|memory[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][28]~q\);

-- Location: FF_X82_Y12_N1
\data_memory_inst|memory[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][28]~q\);

-- Location: LCCOMB_X75_Y12_N12
\data_memory_inst|memory[10][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[10][28]~feeder_combout\);

-- Location: FF_X75_Y12_N13
\data_memory_inst|memory[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][28]~q\);

-- Location: FF_X75_Y12_N11
\data_memory_inst|memory[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][28]~q\);

-- Location: LCCOMB_X75_Y12_N10
\data_memory_inst|Mux35~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~12_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[10][28]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[8][28]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[10][28]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[8][28]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux35~12_combout\);

-- Location: LCCOMB_X82_Y12_N0
\data_memory_inst|Mux35~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux35~12_combout\ & ((\data_memory_inst|memory[11][28]~q\))) # (!\data_memory_inst|Mux35~12_combout\ & (\data_memory_inst|memory[9][28]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][28]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[11][28]~q\,
	datad => \data_memory_inst|Mux35~12_combout\,
	combout => \data_memory_inst|Mux35~13_combout\);

-- Location: LCCOMB_X83_Y6_N2
\data_memory_inst|Mux35~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~16_combout\ = (\ALU_inst|Add0~74_combout\ & (((\ALU_inst|Add0~69_combout\) # (\data_memory_inst|Mux35~13_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (\data_memory_inst|Mux35~15_combout\ & (!\ALU_inst|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux35~15_combout\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \data_memory_inst|Mux35~13_combout\,
	combout => \data_memory_inst|Mux35~16_combout\);

-- Location: LCCOMB_X83_Y6_N8
\data_memory_inst|Mux35~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux35~16_combout\ & ((\data_memory_inst|Mux35~18_combout\))) # (!\data_memory_inst|Mux35~16_combout\ & (\data_memory_inst|Mux35~11_combout\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux35~11_combout\,
	datac => \data_memory_inst|Mux35~18_combout\,
	datad => \data_memory_inst|Mux35~16_combout\,
	combout => \data_memory_inst|Mux35~19_combout\);

-- Location: LCCOMB_X87_Y10_N26
\data_memory_inst|memory[23][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[23][28]~feeder_combout\);

-- Location: FF_X87_Y10_N27
\data_memory_inst|memory[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][28]~q\);

-- Location: FF_X83_Y10_N23
\data_memory_inst|memory[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][28]~q\);

-- Location: LCCOMB_X81_Y10_N24
\data_memory_inst|memory[27][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[27][28]~feeder_combout\);

-- Location: FF_X81_Y10_N25
\data_memory_inst|memory[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][28]~q\);

-- Location: FF_X83_Y10_N29
\data_memory_inst|memory[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][28]~q\);

-- Location: LCCOMB_X83_Y10_N28
\data_memory_inst|Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~7_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[27][28]~q\) # ((\ALU_inst|Add0~69_combout\)))) # (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|memory[19][28]~q\ & !\ALU_inst|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[27][28]~q\,
	datac => \data_memory_inst|memory[19][28]~q\,
	datad => \ALU_inst|Add0~69_combout\,
	combout => \data_memory_inst|Mux35~7_combout\);

-- Location: LCCOMB_X83_Y10_N22
\data_memory_inst|Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux35~7_combout\ & ((\data_memory_inst|memory[31][28]~q\))) # (!\data_memory_inst|Mux35~7_combout\ & (\data_memory_inst|memory[23][28]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][28]~q\,
	datac => \data_memory_inst|memory[31][28]~q\,
	datad => \data_memory_inst|Mux35~7_combout\,
	combout => \data_memory_inst|Mux35~8_combout\);

-- Location: LCCOMB_X83_Y7_N8
\data_memory_inst|memory[26][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[26][28]~feeder_combout\);

-- Location: FF_X83_Y7_N9
\data_memory_inst|memory[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][28]~q\);

-- Location: FF_X83_Y7_N31
\data_memory_inst|memory[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][28]~q\);

-- Location: LCCOMB_X84_Y7_N28
\data_memory_inst|memory[22][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[22][28]~feeder_combout\);

-- Location: FF_X84_Y7_N29
\data_memory_inst|memory[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][28]~q\);

-- Location: FF_X84_Y7_N23
\data_memory_inst|memory[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][28]~q\);

-- Location: LCCOMB_X84_Y7_N22
\data_memory_inst|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][28]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][28]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[22][28]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[18][28]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux35~2_combout\);

-- Location: LCCOMB_X83_Y7_N30
\data_memory_inst|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux35~2_combout\ & ((\data_memory_inst|memory[30][28]~q\))) # (!\data_memory_inst|Mux35~2_combout\ & (\data_memory_inst|memory[26][28]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[26][28]~q\,
	datac => \data_memory_inst|memory[30][28]~q\,
	datad => \data_memory_inst|Mux35~2_combout\,
	combout => \data_memory_inst|Mux35~3_combout\);

-- Location: LCCOMB_X82_Y8_N8
\data_memory_inst|memory[16][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[16][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[16][28]~feeder_combout\);

-- Location: FF_X82_Y8_N9
\data_memory_inst|memory[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[16][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][28]~q\);

-- Location: LCCOMB_X85_Y5_N22
\data_memory_inst|memory[20][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[20][28]~feeder_combout\);

-- Location: FF_X85_Y5_N23
\data_memory_inst|memory[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][28]~q\);

-- Location: LCCOMB_X83_Y8_N8
\data_memory_inst|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[20][28]~q\) # (\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (\data_memory_inst|memory[16][28]~q\ & ((!\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[16][28]~q\,
	datab => \data_memory_inst|memory[20][28]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux35~4_combout\);

-- Location: LCCOMB_X84_Y5_N4
\data_memory_inst|memory[24][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[24][28]~feeder_combout\);

-- Location: FF_X84_Y5_N5
\data_memory_inst|memory[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][28]~q\);

-- Location: FF_X83_Y6_N25
\data_memory_inst|memory[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][28]~q\);

-- Location: LCCOMB_X83_Y6_N24
\data_memory_inst|Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~5_combout\ = (\data_memory_inst|Mux35~4_combout\ & (((\data_memory_inst|memory[28][28]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux35~4_combout\ & (\data_memory_inst|memory[24][28]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux35~4_combout\,
	datab => \data_memory_inst|memory[24][28]~q\,
	datac => \data_memory_inst|memory[28][28]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux35~5_combout\);

-- Location: LCCOMB_X83_Y6_N14
\data_memory_inst|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~6_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\)) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux35~3_combout\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|Mux35~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux35~3_combout\,
	datad => \data_memory_inst|Mux35~5_combout\,
	combout => \data_memory_inst|Mux35~6_combout\);

-- Location: LCCOMB_X77_Y11_N22
\data_memory_inst|memory[29][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[29][28]~feeder_combout\);

-- Location: FF_X77_Y11_N23
\data_memory_inst|memory[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][28]~q\);

-- Location: FF_X84_Y11_N29
\data_memory_inst|memory[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][28]~q\);

-- Location: LCCOMB_X84_Y11_N14
\data_memory_inst|memory[25][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][28]~feeder_combout\ = \register_file_inst|Mux35~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux35~4_combout\,
	combout => \data_memory_inst|memory[25][28]~feeder_combout\);

-- Location: FF_X84_Y11_N15
\data_memory_inst|memory[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][28]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][28]~q\);

-- Location: FF_X77_Y11_N17
\data_memory_inst|memory[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux35~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][28]~q\);

-- Location: LCCOMB_X77_Y11_N16
\data_memory_inst|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[25][28]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[17][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[25][28]~q\,
	datac => \data_memory_inst|memory[17][28]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux35~0_combout\);

-- Location: LCCOMB_X84_Y11_N28
\data_memory_inst|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux35~0_combout\ & (\data_memory_inst|memory[29][28]~q\)) # (!\data_memory_inst|Mux35~0_combout\ & ((\data_memory_inst|memory[21][28]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][28]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][28]~q\,
	datad => \data_memory_inst|Mux35~0_combout\,
	combout => \data_memory_inst|Mux35~1_combout\);

-- Location: LCCOMB_X83_Y6_N12
\data_memory_inst|Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux35~6_combout\ & (\data_memory_inst|Mux35~8_combout\)) # (!\data_memory_inst|Mux35~6_combout\ & ((\data_memory_inst|Mux35~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux35~8_combout\,
	datac => \data_memory_inst|Mux35~6_combout\,
	datad => \data_memory_inst|Mux35~1_combout\,
	combout => \data_memory_inst|Mux35~9_combout\);

-- Location: LCCOMB_X83_Y6_N10
\data_memory_inst|Mux35~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux35~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux35~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux35~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux35~19_combout\,
	datad => \data_memory_inst|Mux35~9_combout\,
	combout => \data_memory_inst|Mux35~20_combout\);

-- Location: LCCOMB_X83_Y6_N26
\MUX_MemtoReg_inst|MemtoReg_out[28]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux35~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~128_combout\,
	datad => \data_memory_inst|Mux35~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\);

-- Location: FF_X80_Y6_N25
\register_file_inst|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[28]~32_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][28]~q\);

-- Location: LCCOMB_X83_Y5_N18
\register_file_inst|Mux67~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux67~2_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\) # ((\register_file_inst|registers[12][28]~q\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[8][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][28]~q\,
	datad => \register_file_inst|registers[8][28]~q\,
	combout => \register_file_inst|Mux67~2_combout\);

-- Location: LCCOMB_X83_Y5_N10
\register_file_inst|Mux67~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux67~3_combout\ = (\register_file_inst|Mux67~2_combout\ & (((\register_file_inst|registers[13][28]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux67~2_combout\ & 
-- (\register_file_inst|registers[9][28]~q\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][28]~q\,
	datab => \register_file_inst|registers[13][28]~q\,
	datac => \register_file_inst|Mux67~2_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux67~3_combout\);

-- Location: LCCOMB_X82_Y6_N14
\register_file_inst|Mux67~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux67~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][28]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[0][28]~q\,
	datad => \register_file_inst|registers[1][28]~q\,
	combout => \register_file_inst|Mux67~4_combout\);

-- Location: LCCOMB_X82_Y6_N8
\register_file_inst|Mux67~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux67~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux67~4_combout\ & (\register_file_inst|registers[5][28]~q\)) # (!\register_file_inst|Mux67~4_combout\ & 
-- ((\register_file_inst|registers[4][28]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\register_file_inst|Mux67~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[5][28]~q\,
	datac => \register_file_inst|registers[4][28]~q\,
	datad => \register_file_inst|Mux67~4_combout\,
	combout => \register_file_inst|Mux67~5_combout\);

-- Location: LCCOMB_X82_Y5_N30
\register_file_inst|Mux67~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux67~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux67~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux67~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux67~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux67~3_combout\,
	datac => \register_file_inst|Mux67~5_combout\,
	datad => \instruction_memory_inst|RD\(19),
	combout => \register_file_inst|Mux67~6_combout\);

-- Location: FF_X81_Y6_N19
\register_file_inst|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][29]~q\);

-- Location: FF_X82_Y6_N25
\register_file_inst|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][29]~q\);

-- Location: FF_X82_Y6_N11
\register_file_inst|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][29]~q\);

-- Location: LCCOMB_X82_Y6_N10
\register_file_inst|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux34~2_combout\ = (\instruction_memory_inst|RD\(18) & (\instruction_memory_inst|RD\(0))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][29]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[0][29]~q\,
	datad => \register_file_inst|registers[1][29]~q\,
	combout => \register_file_inst|Mux34~2_combout\);

-- Location: LCCOMB_X82_Y6_N24
\register_file_inst|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux34~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux34~2_combout\ & (\register_file_inst|registers[5][29]~q\)) # (!\register_file_inst|Mux34~2_combout\ & ((\register_file_inst|registers[4][29]~q\))))) # 
-- (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[5][29]~q\,
	datac => \register_file_inst|registers[4][29]~q\,
	datad => \register_file_inst|Mux34~2_combout\,
	combout => \register_file_inst|Mux34~3_combout\);

-- Location: FF_X80_Y6_N29
\register_file_inst|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][29]~q\);

-- Location: FF_X82_Y5_N19
\register_file_inst|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][29]~q\);

-- Location: FF_X74_Y8_N15
\register_file_inst|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][29]~q\);

-- Location: FF_X81_Y6_N15
\register_file_inst|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][29]~q\);

-- Location: LCCOMB_X74_Y8_N14
\register_file_inst|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux34~0_combout\ = (\instruction_memory_inst|RD\(0) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][29]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][29]~q\,
	datad => \register_file_inst|registers[12][29]~q\,
	combout => \register_file_inst|Mux34~0_combout\);

-- Location: LCCOMB_X82_Y5_N2
\register_file_inst|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux34~1_combout\ = (\register_file_inst|Mux34~0_combout\ & (((\register_file_inst|registers[13][29]~q\) # (!\instruction_memory_inst|RD\(0))))) # (!\register_file_inst|Mux34~0_combout\ & (\register_file_inst|registers[9][29]~q\ & 
-- ((\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][29]~q\,
	datab => \register_file_inst|registers[13][29]~q\,
	datac => \register_file_inst|Mux34~0_combout\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux34~1_combout\);

-- Location: LCCOMB_X82_Y5_N22
\register_file_inst|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux34~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux34~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux34~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux34~3_combout\,
	datad => \register_file_inst|Mux34~1_combout\,
	combout => \register_file_inst|Mux34~4_combout\);

-- Location: LCCOMB_X73_Y6_N10
\ALU_inst|Add0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~162_combout\ = (\instruction_memory_inst|RD\(0) & (((\instruction_memory_inst|RD\(19))) # (!\instruction_memory_inst|RD\(28)))) # (!\instruction_memory_inst|RD\(0) & (\register_file_inst|Mux34~4_combout\ $ 
-- (((\instruction_memory_inst|RD\(19)) # (!\instruction_memory_inst|RD\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(28),
	datac => \register_file_inst|Mux34~4_combout\,
	datad => \instruction_memory_inst|RD\(19),
	combout => \ALU_inst|Add0~162_combout\);

-- Location: LCCOMB_X80_Y6_N30
\register_file_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux2~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][29]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][29]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][29]~q\,
	datac => \register_file_inst|registers[1][29]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux2~0_combout\);

-- Location: LCCOMB_X80_Y6_N28
\register_file_inst|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux2~1_combout\ = (\register_file_inst|Mux2~0_combout\ & (((\register_file_inst|registers[9][29]~q\) # (!\instruction_memory_inst|RD\(24))))) # (!\register_file_inst|Mux2~0_combout\ & (\register_file_inst|registers[8][29]~q\ & 
-- ((\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux2~0_combout\,
	datab => \register_file_inst|registers[8][29]~q\,
	datac => \register_file_inst|registers[9][29]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux2~1_combout\);

-- Location: LCCOMB_X80_Y6_N10
\register_file_inst|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux2~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux2~1_combout\,
	combout => \register_file_inst|Mux2~2_combout\);

-- Location: LCCOMB_X76_Y6_N12
\ALU_inst|Add0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~130_combout\ = ((\ALU_inst|Add0~162_combout\ $ (\register_file_inst|Mux2~2_combout\ $ (!\ALU_inst|Add0~129\)))) # (GND)
-- \ALU_inst|Add0~131\ = CARRY((\ALU_inst|Add0~162_combout\ & ((\register_file_inst|Mux2~2_combout\) # (!\ALU_inst|Add0~129\))) # (!\ALU_inst|Add0~162_combout\ & (\register_file_inst|Mux2~2_combout\ & !\ALU_inst|Add0~129\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~162_combout\,
	datab => \register_file_inst|Mux2~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~129\,
	combout => \ALU_inst|Add0~130_combout\,
	cout => \ALU_inst|Add0~131\);

-- Location: LCCOMB_X82_Y11_N4
\data_memory_inst|memory[27][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[27][29]~feeder_combout\);

-- Location: FF_X82_Y11_N5
\data_memory_inst|memory[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][29]~q\);

-- Location: FF_X81_Y11_N23
\data_memory_inst|memory[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][29]~q\);

-- Location: LCCOMB_X85_Y11_N10
\data_memory_inst|memory[23][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[23][29]~feeder_combout\);

-- Location: FF_X85_Y11_N11
\data_memory_inst|memory[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][29]~q\);

-- Location: FF_X81_Y11_N1
\data_memory_inst|memory[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][29]~q\);

-- Location: LCCOMB_X81_Y11_N0
\data_memory_inst|Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][29]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][29]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][29]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][29]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux34~7_combout\);

-- Location: LCCOMB_X81_Y11_N22
\data_memory_inst|Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~8_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux34~7_combout\ & ((\data_memory_inst|memory[31][29]~q\))) # (!\data_memory_inst|Mux34~7_combout\ & (\data_memory_inst|memory[27][29]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][29]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[31][29]~q\,
	datad => \data_memory_inst|Mux34~7_combout\,
	combout => \data_memory_inst|Mux34~8_combout\);

-- Location: LCCOMB_X86_Y7_N10
\data_memory_inst|memory[30][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[30][29]~feeder_combout\);

-- Location: FF_X86_Y7_N11
\data_memory_inst|memory[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][29]~q\);

-- Location: FF_X86_Y8_N5
\data_memory_inst|memory[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][29]~q\);

-- Location: LCCOMB_X86_Y7_N0
\data_memory_inst|memory[26][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[26][29]~feeder_combout\);

-- Location: FF_X86_Y7_N1
\data_memory_inst|memory[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][29]~q\);

-- Location: FF_X86_Y8_N3
\data_memory_inst|memory[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][29]~q\);

-- Location: LCCOMB_X86_Y8_N2
\data_memory_inst|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][29]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[26][29]~q\,
	datac => \data_memory_inst|memory[18][29]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux34~0_combout\);

-- Location: LCCOMB_X86_Y8_N4
\data_memory_inst|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux34~0_combout\ & (\data_memory_inst|memory[30][29]~q\)) # (!\data_memory_inst|Mux34~0_combout\ & ((\data_memory_inst|memory[22][29]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[30][29]~q\,
	datac => \data_memory_inst|memory[22][29]~q\,
	datad => \data_memory_inst|Mux34~0_combout\,
	combout => \data_memory_inst|Mux34~1_combout\);

-- Location: LCCOMB_X85_Y5_N24
\data_memory_inst|memory[20][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[20][29]~feeder_combout\);

-- Location: FF_X85_Y5_N25
\data_memory_inst|memory[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][29]~q\);

-- Location: FF_X82_Y7_N27
\data_memory_inst|memory[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][29]~q\);

-- Location: LCCOMB_X87_Y9_N0
\data_memory_inst|memory[24][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[24][29]~feeder_combout\);

-- Location: FF_X87_Y9_N1
\data_memory_inst|memory[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][29]~q\);

-- Location: FF_X82_Y7_N21
\data_memory_inst|memory[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][29]~q\);

-- Location: LCCOMB_X82_Y7_N20
\data_memory_inst|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][29]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][29]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][29]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux34~4_combout\);

-- Location: LCCOMB_X82_Y7_N26
\data_memory_inst|Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux34~4_combout\ & ((\data_memory_inst|memory[28][29]~q\))) # (!\data_memory_inst|Mux34~4_combout\ & (\data_memory_inst|memory[20][29]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][29]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[28][29]~q\,
	datad => \data_memory_inst|Mux34~4_combout\,
	combout => \data_memory_inst|Mux34~5_combout\);

-- Location: LCCOMB_X84_Y11_N12
\data_memory_inst|memory[25][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[25][29]~feeder_combout\);

-- Location: FF_X84_Y11_N13
\data_memory_inst|memory[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][29]~q\);

-- Location: FF_X83_Y11_N19
\data_memory_inst|memory[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][29]~q\);

-- Location: LCCOMB_X84_Y11_N30
\data_memory_inst|memory[21][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[21][29]~feeder_combout\);

-- Location: FF_X84_Y11_N31
\data_memory_inst|memory[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][29]~q\);

-- Location: FF_X83_Y11_N21
\data_memory_inst|memory[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][29]~q\);

-- Location: LCCOMB_X83_Y11_N20
\data_memory_inst|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][29]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][29]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[21][29]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[17][29]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux34~2_combout\);

-- Location: LCCOMB_X83_Y11_N18
\data_memory_inst|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux34~2_combout\ & ((\data_memory_inst|memory[29][29]~q\))) # (!\data_memory_inst|Mux34~2_combout\ & (\data_memory_inst|memory[25][29]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][29]~q\,
	datac => \data_memory_inst|memory[29][29]~q\,
	datad => \data_memory_inst|Mux34~2_combout\,
	combout => \data_memory_inst|Mux34~3_combout\);

-- Location: LCCOMB_X82_Y7_N12
\data_memory_inst|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~6_combout\ = (\ALU_inst|Add0~70_combout\ & (\ALU_inst|Add0~75_combout\)) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux34~3_combout\))) # (!\ALU_inst|Add0~75_combout\ & 
-- (\data_memory_inst|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|Mux34~5_combout\,
	datad => \data_memory_inst|Mux34~3_combout\,
	combout => \data_memory_inst|Mux34~6_combout\);

-- Location: LCCOMB_X82_Y7_N30
\data_memory_inst|Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux34~6_combout\ & (\data_memory_inst|Mux34~8_combout\)) # (!\data_memory_inst|Mux34~6_combout\ & ((\data_memory_inst|Mux34~1_combout\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux34~8_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux34~1_combout\,
	datad => \data_memory_inst|Mux34~6_combout\,
	combout => \data_memory_inst|Mux34~9_combout\);

-- Location: FF_X82_Y5_N23
\data_memory_inst|memory[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][29]~q\);

-- Location: FF_X72_Y10_N13
\data_memory_inst|memory[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][29]~q\);

-- Location: LCCOMB_X73_Y9_N2
\data_memory_inst|memory[14][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[14][29]~feeder_combout\);

-- Location: FF_X73_Y9_N3
\data_memory_inst|memory[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][29]~q\);

-- Location: FF_X72_Y10_N7
\data_memory_inst|memory[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][29]~q\);

-- Location: LCCOMB_X72_Y10_N6
\data_memory_inst|Mux34~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~17_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[14][29]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[12][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[14][29]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[12][29]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux34~17_combout\);

-- Location: LCCOMB_X72_Y10_N12
\data_memory_inst|Mux34~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux34~17_combout\ & (\data_memory_inst|memory[15][29]~q\)) # (!\data_memory_inst|Mux34~17_combout\ & ((\data_memory_inst|memory[13][29]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[15][29]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[13][29]~q\,
	datad => \data_memory_inst|Mux34~17_combout\,
	combout => \data_memory_inst|Mux34~18_combout\);

-- Location: LCCOMB_X76_Y12_N14
\data_memory_inst|memory[11][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[11][29]~feeder_combout\);

-- Location: FF_X76_Y12_N15
\data_memory_inst|memory[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][29]~q\);

-- Location: FF_X75_Y12_N21
\data_memory_inst|memory[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][29]~q\);

-- Location: LCCOMB_X82_Y12_N26
\data_memory_inst|memory[9][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[9][29]~feeder_combout\);

-- Location: FF_X82_Y12_N27
\data_memory_inst|memory[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][29]~q\);

-- Location: FF_X75_Y12_N3
\data_memory_inst|memory[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][29]~q\);

-- Location: LCCOMB_X75_Y12_N2
\data_memory_inst|Mux34~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][29]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][29]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[8][29]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux34~10_combout\);

-- Location: LCCOMB_X75_Y12_N20
\data_memory_inst|Mux34~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux34~10_combout\ & (\data_memory_inst|memory[11][29]~q\)) # (!\data_memory_inst|Mux34~10_combout\ & ((\data_memory_inst|memory[10][29]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[11][29]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[10][29]~q\,
	datad => \data_memory_inst|Mux34~10_combout\,
	combout => \data_memory_inst|Mux34~11_combout\);

-- Location: LCCOMB_X84_Y13_N16
\data_memory_inst|memory[5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[5][29]~feeder_combout\);

-- Location: FF_X84_Y13_N17
\data_memory_inst|memory[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][29]~q\);

-- Location: FF_X85_Y10_N17
\data_memory_inst|memory[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][29]~q\);

-- Location: LCCOMB_X86_Y6_N16
\data_memory_inst|memory[6][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[6][29]~feeder_combout\);

-- Location: FF_X86_Y6_N17
\data_memory_inst|memory[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][29]~q\);

-- Location: FF_X85_Y10_N7
\data_memory_inst|memory[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][29]~q\);

-- Location: LCCOMB_X85_Y10_N6
\data_memory_inst|Mux34~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][29]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][29]~q\,
	datac => \data_memory_inst|memory[4][29]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux34~12_combout\);

-- Location: LCCOMB_X85_Y10_N16
\data_memory_inst|Mux34~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux34~12_combout\ & ((\data_memory_inst|memory[7][29]~q\))) # (!\data_memory_inst|Mux34~12_combout\ & (\data_memory_inst|memory[5][29]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][29]~q\,
	datac => \data_memory_inst|memory[7][29]~q\,
	datad => \data_memory_inst|Mux34~12_combout\,
	combout => \data_memory_inst|Mux34~13_combout\);

-- Location: LCCOMB_X81_Y10_N8
\data_memory_inst|memory[2][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[2][29]~feeder_combout\);

-- Location: FF_X81_Y10_N9
\data_memory_inst|memory[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][29]~q\);

-- Location: FF_X84_Y10_N11
\data_memory_inst|memory[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][29]~q\);

-- Location: LCCOMB_X84_Y13_N10
\data_memory_inst|memory[1][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][29]~feeder_combout\ = \register_file_inst|Mux34~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux34~4_combout\,
	combout => \data_memory_inst|memory[1][29]~feeder_combout\);

-- Location: FF_X84_Y13_N11
\data_memory_inst|memory[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][29]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][29]~q\);

-- Location: FF_X84_Y10_N21
\data_memory_inst|memory[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux34~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][29]~q\);

-- Location: LCCOMB_X84_Y10_N20
\data_memory_inst|Mux34~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~14_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][29]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[0][29]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][29]~q\,
	datac => \data_memory_inst|memory[0][29]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux34~14_combout\);

-- Location: LCCOMB_X84_Y10_N10
\data_memory_inst|Mux34~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux34~14_combout\ & ((\data_memory_inst|memory[3][29]~q\))) # (!\data_memory_inst|Mux34~14_combout\ & (\data_memory_inst|memory[2][29]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][29]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][29]~q\,
	datad => \data_memory_inst|Mux34~14_combout\,
	combout => \data_memory_inst|Mux34~15_combout\);

-- Location: LCCOMB_X81_Y6_N6
\data_memory_inst|Mux34~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~69_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux34~13_combout\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|Mux34~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux34~13_combout\,
	datad => \data_memory_inst|Mux34~15_combout\,
	combout => \data_memory_inst|Mux34~16_combout\);

-- Location: LCCOMB_X81_Y6_N0
\data_memory_inst|Mux34~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux34~16_combout\ & (\data_memory_inst|Mux34~18_combout\)) # (!\data_memory_inst|Mux34~16_combout\ & ((\data_memory_inst|Mux34~11_combout\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux34~18_combout\,
	datac => \data_memory_inst|Mux34~11_combout\,
	datad => \data_memory_inst|Mux34~16_combout\,
	combout => \data_memory_inst|Mux34~19_combout\);

-- Location: LCCOMB_X81_Y6_N2
\data_memory_inst|Mux34~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux34~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux34~9_combout\)) # (!\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux34~19_combout\))))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux34~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux34~9_combout\,
	datad => \data_memory_inst|Mux34~19_combout\,
	combout => \data_memory_inst|Mux34~20_combout\);

-- Location: LCCOMB_X81_Y6_N26
\MUX_MemtoReg_inst|MemtoReg_out[29]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux34~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \instruction_memory_inst|RD\(28),
	datac => \ALU_inst|Add0~130_combout\,
	datad => \data_memory_inst|Mux34~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\);

-- Location: FF_X80_Y6_N31
\register_file_inst|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[29]~33_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][29]~q\);

-- Location: LCCOMB_X81_Y6_N4
\register_file_inst|Mux66~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux66~4_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|registers[1][29]~q\) # ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- (((\register_file_inst|registers[0][29]~q\ & !\MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[1][29]~q\,
	datac => \register_file_inst|registers[0][29]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux66~4_combout\);

-- Location: LCCOMB_X81_Y6_N18
\register_file_inst|Mux66~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux66~5_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\register_file_inst|Mux66~4_combout\ & (\register_file_inst|registers[5][29]~q\)) # (!\register_file_inst|Mux66~4_combout\ & 
-- ((\register_file_inst|registers[4][29]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|Mux66~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|Mux66~4_combout\,
	datac => \register_file_inst|registers[5][29]~q\,
	datad => \register_file_inst|registers[4][29]~q\,
	combout => \register_file_inst|Mux66~5_combout\);

-- Location: LCCOMB_X81_Y6_N14
\register_file_inst|Mux66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux66~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][29]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][29]~q\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[12][29]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux66~2_combout\);

-- Location: LCCOMB_X82_Y5_N18
\register_file_inst|Mux66~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux66~3_combout\ = (\register_file_inst|Mux66~2_combout\ & (((\register_file_inst|registers[13][29]~q\) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux66~2_combout\ & 
-- (\register_file_inst|registers[9][29]~q\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[9][29]~q\,
	datab => \register_file_inst|Mux66~2_combout\,
	datac => \register_file_inst|registers[13][29]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux66~3_combout\);

-- Location: LCCOMB_X81_Y3_N12
\register_file_inst|Mux66~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux66~6_combout\ = (\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux66~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux66~3_combout\))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux66~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \register_file_inst|Mux66~5_combout\,
	datac => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux66~3_combout\,
	combout => \register_file_inst|Mux66~6_combout\);

-- Location: FF_X80_Y6_N13
\register_file_inst|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][30]~q\);

-- Location: FF_X82_Y5_N25
\register_file_inst|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][30]~q\);

-- Location: FF_X83_Y5_N3
\register_file_inst|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][30]~q\);

-- Location: FF_X83_Y5_N17
\register_file_inst|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][30]~q\);

-- Location: LCCOMB_X83_Y5_N2
\register_file_inst|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux33~0_combout\ = (\instruction_memory_inst|RD\(0) & (\instruction_memory_inst|RD\(18))) # (!\instruction_memory_inst|RD\(0) & ((\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][30]~q\))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \instruction_memory_inst|RD\(18),
	datac => \register_file_inst|registers[8][30]~q\,
	datad => \register_file_inst|registers[12][30]~q\,
	combout => \register_file_inst|Mux33~0_combout\);

-- Location: LCCOMB_X82_Y5_N24
\register_file_inst|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux33~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux33~0_combout\ & ((\register_file_inst|registers[13][30]~q\))) # (!\register_file_inst|Mux33~0_combout\ & (\register_file_inst|registers[9][30]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[9][30]~q\,
	datac => \register_file_inst|registers[13][30]~q\,
	datad => \register_file_inst|Mux33~0_combout\,
	combout => \register_file_inst|Mux33~1_combout\);

-- Location: FF_X82_Y6_N27
\register_file_inst|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][30]~q\);

-- Location: FF_X80_Y6_N7
\register_file_inst|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][30]~q\);

-- Location: LCCOMB_X82_Y6_N30
\register_file_inst|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux33~2_combout\ = (\instruction_memory_inst|RD\(18) & (((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][30]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[0][30]~q\,
	datab => \register_file_inst|registers[1][30]~q\,
	datac => \instruction_memory_inst|RD\(18),
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux33~2_combout\);

-- Location: FF_X82_Y6_N5
\register_file_inst|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][30]~q\);

-- Location: LCCOMB_X82_Y6_N4
\register_file_inst|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux33~3_combout\ = (\register_file_inst|Mux33~2_combout\ & ((\register_file_inst|registers[5][30]~q\) # ((!\instruction_memory_inst|RD\(18))))) # (!\register_file_inst|Mux33~2_combout\ & (((\register_file_inst|registers[4][30]~q\ & 
-- \instruction_memory_inst|RD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][30]~q\,
	datab => \register_file_inst|Mux33~2_combout\,
	datac => \register_file_inst|registers[4][30]~q\,
	datad => \instruction_memory_inst|RD\(18),
	combout => \register_file_inst|Mux33~3_combout\);

-- Location: LCCOMB_X82_Y5_N0
\register_file_inst|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux33~4_combout\ = (\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux33~1_combout\)) # (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux33~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \register_file_inst|Mux33~1_combout\,
	datad => \register_file_inst|Mux33~3_combout\,
	combout => \register_file_inst|Mux33~4_combout\);

-- Location: LCCOMB_X81_Y6_N22
\ALU_inst|Add0~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~163_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux33~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux33~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|Mux33~4_combout\,
	datad => \instruction_memory_inst|RD\(28),
	combout => \ALU_inst|Add0~163_combout\);

-- Location: LCCOMB_X80_Y6_N6
\register_file_inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux1~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][30]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][30]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][30]~q\,
	datac => \register_file_inst|registers[1][30]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux1~0_combout\);

-- Location: LCCOMB_X80_Y6_N12
\register_file_inst|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux1~1_combout\ = (\instruction_memory_inst|RD\(24) & ((\register_file_inst|Mux1~0_combout\ & ((\register_file_inst|registers[9][30]~q\))) # (!\register_file_inst|Mux1~0_combout\ & (\register_file_inst|registers[8][30]~q\)))) # 
-- (!\instruction_memory_inst|RD\(24) & (((\register_file_inst|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(24),
	datab => \register_file_inst|registers[8][30]~q\,
	datac => \register_file_inst|registers[9][30]~q\,
	datad => \register_file_inst|Mux1~0_combout\,
	combout => \register_file_inst|Mux1~1_combout\);

-- Location: LCCOMB_X80_Y6_N22
\register_file_inst|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux1~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux1~1_combout\,
	combout => \register_file_inst|Mux1~2_combout\);

-- Location: LCCOMB_X76_Y6_N14
\ALU_inst|Add0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~132_combout\ = (\ALU_inst|Add0~163_combout\ & ((\register_file_inst|Mux1~2_combout\ & (\ALU_inst|Add0~131\ & VCC)) # (!\register_file_inst|Mux1~2_combout\ & (!\ALU_inst|Add0~131\)))) # (!\ALU_inst|Add0~163_combout\ & 
-- ((\register_file_inst|Mux1~2_combout\ & (!\ALU_inst|Add0~131\)) # (!\register_file_inst|Mux1~2_combout\ & ((\ALU_inst|Add0~131\) # (GND)))))
-- \ALU_inst|Add0~133\ = CARRY((\ALU_inst|Add0~163_combout\ & (!\register_file_inst|Mux1~2_combout\ & !\ALU_inst|Add0~131\)) # (!\ALU_inst|Add0~163_combout\ & ((!\ALU_inst|Add0~131\) # (!\register_file_inst|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~163_combout\,
	datab => \register_file_inst|Mux1~2_combout\,
	datad => VCC,
	cin => \ALU_inst|Add0~131\,
	combout => \ALU_inst|Add0~132_combout\,
	cout => \ALU_inst|Add0~133\);

-- Location: LCCOMB_X86_Y10_N18
\data_memory_inst|memory[7][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[7][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[7][30]~feeder_combout\);

-- Location: FF_X86_Y10_N19
\data_memory_inst|memory[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[7][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][30]~q\);

-- Location: FF_X85_Y6_N9
\data_memory_inst|memory[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][30]~q\);

-- Location: LCCOMB_X87_Y10_N2
\data_memory_inst|memory[5][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[5][30]~feeder_combout\);

-- Location: FF_X87_Y10_N3
\data_memory_inst|memory[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][30]~q\);

-- Location: FF_X86_Y10_N17
\data_memory_inst|memory[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][30]~q\);

-- Location: LCCOMB_X86_Y10_N16
\data_memory_inst|Mux33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~10_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[5][30]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[4][30]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[5][30]~q\,
	datac => \data_memory_inst|memory[4][30]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux33~10_combout\);

-- Location: LCCOMB_X85_Y6_N8
\data_memory_inst|Mux33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux33~10_combout\ & (\data_memory_inst|memory[7][30]~q\)) # (!\data_memory_inst|Mux33~10_combout\ & ((\data_memory_inst|memory[6][30]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[7][30]~q\,
	datac => \data_memory_inst|memory[6][30]~q\,
	datad => \data_memory_inst|Mux33~10_combout\,
	combout => \data_memory_inst|Mux33~11_combout\);

-- Location: LCCOMB_X86_Y9_N14
\data_memory_inst|memory[1][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[1][30]~feeder_combout\);

-- Location: FF_X86_Y9_N15
\data_memory_inst|memory[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][30]~q\);

-- Location: FF_X83_Y9_N15
\data_memory_inst|memory[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][30]~q\);

-- Location: LCCOMB_X87_Y9_N22
\data_memory_inst|memory[2][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[2][30]~feeder_combout\);

-- Location: FF_X87_Y9_N23
\data_memory_inst|memory[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][30]~q\);

-- Location: FF_X83_Y9_N13
\data_memory_inst|memory[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][30]~q\);

-- Location: LCCOMB_X83_Y9_N12
\data_memory_inst|Mux33~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~14_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[2][30]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[0][30]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][30]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[0][30]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux33~14_combout\);

-- Location: LCCOMB_X83_Y9_N14
\data_memory_inst|Mux33~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~15_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux33~14_combout\ & ((\data_memory_inst|memory[3][30]~q\))) # (!\data_memory_inst|Mux33~14_combout\ & (\data_memory_inst|memory[1][30]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][30]~q\,
	datac => \data_memory_inst|memory[3][30]~q\,
	datad => \data_memory_inst|Mux33~14_combout\,
	combout => \data_memory_inst|Mux33~15_combout\);

-- Location: LCCOMB_X82_Y12_N28
\data_memory_inst|memory[9][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[9][30]~feeder_combout\);

-- Location: FF_X82_Y12_N29
\data_memory_inst|memory[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][30]~q\);

-- Location: FF_X81_Y12_N17
\data_memory_inst|memory[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][30]~q\);

-- Location: LCCOMB_X82_Y13_N22
\data_memory_inst|memory[10][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[10][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[10][30]~feeder_combout\);

-- Location: FF_X82_Y13_N23
\data_memory_inst|memory[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[10][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][30]~q\);

-- Location: FF_X81_Y12_N7
\data_memory_inst|memory[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][30]~q\);

-- Location: LCCOMB_X81_Y12_N6
\data_memory_inst|Mux33~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[10][30]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[10][30]~q\,
	datac => \data_memory_inst|memory[8][30]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux33~12_combout\);

-- Location: LCCOMB_X81_Y12_N16
\data_memory_inst|Mux33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux33~12_combout\ & ((\data_memory_inst|memory[11][30]~q\))) # (!\data_memory_inst|Mux33~12_combout\ & (\data_memory_inst|memory[9][30]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[9][30]~q\,
	datac => \data_memory_inst|memory[11][30]~q\,
	datad => \data_memory_inst|Mux33~12_combout\,
	combout => \data_memory_inst|Mux33~13_combout\);

-- Location: LCCOMB_X84_Y5_N30
\data_memory_inst|Mux33~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~16_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux33~13_combout\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|Mux33~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux33~15_combout\,
	datac => \ALU_inst|Add0~74_combout\,
	datad => \data_memory_inst|Mux33~13_combout\,
	combout => \data_memory_inst|Mux33~16_combout\);

-- Location: FF_X82_Y5_N1
\data_memory_inst|memory[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][30]~q\);

-- Location: FF_X85_Y6_N27
\data_memory_inst|memory[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][30]~q\);

-- Location: LCCOMB_X87_Y6_N30
\data_memory_inst|memory[13][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[13][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[13][30]~feeder_combout\);

-- Location: FF_X87_Y6_N31
\data_memory_inst|memory[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[13][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][30]~q\);

-- Location: FF_X87_Y6_N9
\data_memory_inst|memory[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][30]~q\);

-- Location: LCCOMB_X87_Y6_N8
\data_memory_inst|Mux33~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~17_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[13][30]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[12][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[13][30]~q\,
	datac => \data_memory_inst|memory[12][30]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux33~17_combout\);

-- Location: LCCOMB_X85_Y6_N26
\data_memory_inst|Mux33~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~18_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux33~17_combout\ & (\data_memory_inst|memory[15][30]~q\)) # (!\data_memory_inst|Mux33~17_combout\ & ((\data_memory_inst|memory[14][30]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[15][30]~q\,
	datac => \data_memory_inst|memory[14][30]~q\,
	datad => \data_memory_inst|Mux33~17_combout\,
	combout => \data_memory_inst|Mux33~18_combout\);

-- Location: LCCOMB_X84_Y5_N0
\data_memory_inst|Mux33~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~19_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux33~16_combout\ & ((\data_memory_inst|Mux33~18_combout\))) # (!\data_memory_inst|Mux33~16_combout\ & (\data_memory_inst|Mux33~11_combout\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|Mux33~11_combout\,
	datac => \data_memory_inst|Mux33~16_combout\,
	datad => \data_memory_inst|Mux33~18_combout\,
	combout => \data_memory_inst|Mux33~19_combout\);

-- Location: LCCOMB_X82_Y13_N0
\data_memory_inst|memory[23][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[23][30]~feeder_combout\);

-- Location: FF_X82_Y13_N1
\data_memory_inst|memory[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][30]~q\);

-- Location: FF_X81_Y11_N31
\data_memory_inst|memory[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][30]~q\);

-- Location: LCCOMB_X82_Y11_N6
\data_memory_inst|memory[27][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[27][30]~feeder_combout\);

-- Location: FF_X82_Y11_N7
\data_memory_inst|memory[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][30]~q\);

-- Location: FF_X81_Y11_N29
\data_memory_inst|memory[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][30]~q\);

-- Location: LCCOMB_X81_Y11_N28
\data_memory_inst|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~7_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[27][30]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[19][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[27][30]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[19][30]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux33~7_combout\);

-- Location: LCCOMB_X81_Y11_N30
\data_memory_inst|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~8_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux33~7_combout\ & ((\data_memory_inst|memory[31][30]~q\))) # (!\data_memory_inst|Mux33~7_combout\ & (\data_memory_inst|memory[23][30]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[23][30]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[31][30]~q\,
	datad => \data_memory_inst|Mux33~7_combout\,
	combout => \data_memory_inst|Mux33~8_combout\);

-- Location: LCCOMB_X83_Y11_N14
\data_memory_inst|memory[29][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[29][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[29][30]~feeder_combout\);

-- Location: FF_X83_Y11_N15
\data_memory_inst|memory[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[29][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][30]~q\);

-- Location: FF_X84_Y11_N21
\data_memory_inst|memory[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][30]~q\);

-- Location: LCCOMB_X83_Y11_N8
\data_memory_inst|memory[17][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[17][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[17][30]~feeder_combout\);

-- Location: FF_X83_Y11_N9
\data_memory_inst|memory[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[17][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][30]~q\);

-- Location: FF_X84_Y11_N7
\data_memory_inst|memory[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][30]~q\);

-- Location: LCCOMB_X84_Y11_N6
\data_memory_inst|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|memory[25][30]~q\))) # (!\ALU_inst|Add0~74_combout\ & 
-- (\data_memory_inst|memory[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[17][30]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[25][30]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux33~0_combout\);

-- Location: LCCOMB_X84_Y11_N20
\data_memory_inst|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux33~0_combout\ & (\data_memory_inst|memory[29][30]~q\)) # (!\data_memory_inst|Mux33~0_combout\ & ((\data_memory_inst|memory[21][30]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[29][30]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[21][30]~q\,
	datad => \data_memory_inst|Mux33~0_combout\,
	combout => \data_memory_inst|Mux33~1_combout\);

-- Location: LCCOMB_X87_Y8_N26
\data_memory_inst|memory[26][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[26][30]~feeder_combout\);

-- Location: FF_X87_Y8_N27
\data_memory_inst|memory[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][30]~q\);

-- Location: FF_X83_Y8_N27
\data_memory_inst|memory[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][30]~q\);

-- Location: LCCOMB_X84_Y8_N24
\data_memory_inst|memory[22][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[22][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[22][30]~feeder_combout\);

-- Location: FF_X84_Y8_N25
\data_memory_inst|memory[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[22][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][30]~q\);

-- Location: FF_X84_Y8_N7
\data_memory_inst|memory[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][30]~q\);

-- Location: LCCOMB_X84_Y8_N6
\data_memory_inst|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[22][30]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[18][30]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[22][30]~q\,
	datac => \data_memory_inst|memory[18][30]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux33~2_combout\);

-- Location: LCCOMB_X83_Y8_N26
\data_memory_inst|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux33~2_combout\ & ((\data_memory_inst|memory[30][30]~q\))) # (!\data_memory_inst|Mux33~2_combout\ & (\data_memory_inst|memory[26][30]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[26][30]~q\,
	datab => \ALU_inst|Add0~74_combout\,
	datac => \data_memory_inst|memory[30][30]~q\,
	datad => \data_memory_inst|Mux33~2_combout\,
	combout => \data_memory_inst|Mux33~3_combout\);

-- Location: LCCOMB_X87_Y8_N8
\data_memory_inst|memory[20][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[20][30]~feeder_combout\);

-- Location: FF_X87_Y8_N9
\data_memory_inst|memory[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][30]~q\);

-- Location: LCCOMB_X82_Y8_N20
\data_memory_inst|memory[16][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[16][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[16][30]~feeder_combout\);

-- Location: FF_X82_Y8_N21
\data_memory_inst|memory[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[16][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][30]~q\);

-- Location: LCCOMB_X83_Y8_N20
\data_memory_inst|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~4_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[20][30]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[16][30]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[20][30]~q\,
	datab => \data_memory_inst|memory[16][30]~q\,
	datac => \ALU_inst|Add0~69_combout\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux33~4_combout\);

-- Location: FF_X83_Y8_N7
\data_memory_inst|memory[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux33~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][30]~q\);

-- Location: LCCOMB_X82_Y8_N22
\data_memory_inst|memory[24][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][30]~feeder_combout\ = \register_file_inst|Mux33~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux33~4_combout\,
	combout => \data_memory_inst|memory[24][30]~feeder_combout\);

-- Location: FF_X82_Y8_N23
\data_memory_inst|memory[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][30]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][30]~q\);

-- Location: LCCOMB_X83_Y8_N6
\data_memory_inst|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~5_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux33~4_combout\ & (\data_memory_inst|memory[28][30]~q\)) # (!\data_memory_inst|Mux33~4_combout\ & ((\data_memory_inst|memory[24][30]~q\))))) # 
-- (!\ALU_inst|Add0~74_combout\ & (\data_memory_inst|Mux33~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux33~4_combout\,
	datac => \data_memory_inst|memory[28][30]~q\,
	datad => \data_memory_inst|memory[24][30]~q\,
	combout => \data_memory_inst|Mux33~5_combout\);

-- Location: LCCOMB_X83_Y8_N28
\data_memory_inst|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~6_combout\ = (\ALU_inst|Add0~75_combout\ & (\ALU_inst|Add0~70_combout\)) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|Mux33~3_combout\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|Mux33~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux33~3_combout\,
	datad => \data_memory_inst|Mux33~5_combout\,
	combout => \data_memory_inst|Mux33~6_combout\);

-- Location: LCCOMB_X83_Y6_N16
\data_memory_inst|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~9_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux33~6_combout\ & (\data_memory_inst|Mux33~8_combout\)) # (!\data_memory_inst|Mux33~6_combout\ & ((\data_memory_inst|Mux33~1_combout\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|Mux33~8_combout\,
	datac => \data_memory_inst|Mux33~1_combout\,
	datad => \data_memory_inst|Mux33~6_combout\,
	combout => \data_memory_inst|Mux33~9_combout\);

-- Location: LCCOMB_X83_Y6_N6
\data_memory_inst|Mux33~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux33~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux33~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux33~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux33~19_combout\,
	datad => \data_memory_inst|Mux33~9_combout\,
	combout => \data_memory_inst|Mux33~20_combout\);

-- Location: LCCOMB_X83_Y6_N0
\MUX_MemtoReg_inst|MemtoReg_out[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux33~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\instruction_memory_inst|RD\(28) & (\ALU_inst|Add0~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(28),
	datab => \instruction_memory_inst|RD\(1),
	datac => \ALU_inst|Add0~132_combout\,
	datad => \data_memory_inst|Mux33~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\);

-- Location: FF_X83_Y6_N1
\register_file_inst|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[30]~34_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][30]~q\);

-- Location: LCCOMB_X82_Y6_N26
\register_file_inst|Mux65~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux65~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\MUX_RegDst_inst|RegDst_out[0]~0_combout\)) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][30]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datac => \register_file_inst|registers[0][30]~q\,
	datad => \register_file_inst|registers[1][30]~q\,
	combout => \register_file_inst|Mux65~4_combout\);

-- Location: LCCOMB_X82_Y6_N20
\register_file_inst|Mux65~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux65~5_combout\ = (\register_file_inst|Mux65~4_combout\ & ((\register_file_inst|registers[5][30]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux65~4_combout\ & 
-- (((\register_file_inst|registers[4][30]~q\ & \MUX_RegDst_inst|RegDst_out[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][30]~q\,
	datab => \register_file_inst|registers[4][30]~q\,
	datac => \register_file_inst|Mux65~4_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux65~5_combout\);

-- Location: LCCOMB_X83_Y5_N16
\register_file_inst|Mux65~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux65~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][30]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][30]~q\,
	datac => \register_file_inst|registers[12][30]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux65~2_combout\);

-- Location: LCCOMB_X82_Y5_N6
\register_file_inst|Mux65~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux65~3_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\register_file_inst|Mux65~2_combout\ & (\register_file_inst|registers[13][30]~q\)) # (!\register_file_inst|Mux65~2_combout\ & 
-- ((\register_file_inst|registers[9][30]~q\))))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\register_file_inst|Mux65~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[13][30]~q\,
	datac => \register_file_inst|registers[9][30]~q\,
	datad => \register_file_inst|Mux65~2_combout\,
	combout => \register_file_inst|Mux65~3_combout\);

-- Location: LCCOMB_X81_Y4_N6
\register_file_inst|Mux65~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux65~6_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(11) & (\register_file_inst|Mux65~5_combout\)) # (!\instruction_memory_inst|RD\(11) & ((\register_file_inst|Mux65~3_combout\))))) # 
-- (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux65~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux65~5_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datac => \instruction_memory_inst|RD\(11),
	datad => \register_file_inst|Mux65~3_combout\,
	combout => \register_file_inst|Mux65~6_combout\);

-- Location: LCCOMB_X77_Y6_N4
\register_file_inst|registers[8][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|registers[8][31]~feeder_combout\ = \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	combout => \register_file_inst|registers[8][31]~feeder_combout\);

-- Location: FF_X77_Y6_N5
\register_file_inst|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \register_file_inst|registers[8][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[8][31]~q\);

-- Location: FF_X82_Y6_N1
\register_file_inst|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[0][31]~q\);

-- Location: FF_X80_Y6_N3
\register_file_inst|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[1][31]~q\);

-- Location: LCCOMB_X80_Y6_N2
\register_file_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux0~0_combout\ = (\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[1][31]~q\) # (\instruction_memory_inst|RD\(24))))) # (!\instruction_memory_inst|RD\(18) & (\register_file_inst|registers[0][31]~q\ & 
-- ((!\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[0][31]~q\,
	datac => \register_file_inst|registers[1][31]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux0~0_combout\);

-- Location: FF_X80_Y6_N17
\register_file_inst|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[9][31]~q\);

-- Location: LCCOMB_X80_Y6_N16
\register_file_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux0~1_combout\ = (\register_file_inst|Mux0~0_combout\ & (((\register_file_inst|registers[9][31]~q\) # (!\instruction_memory_inst|RD\(24))))) # (!\register_file_inst|Mux0~0_combout\ & (\register_file_inst|registers[8][31]~q\ & 
-- ((\instruction_memory_inst|RD\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[8][31]~q\,
	datab => \register_file_inst|Mux0~0_combout\,
	datac => \register_file_inst|registers[9][31]~q\,
	datad => \instruction_memory_inst|RD\(24),
	combout => \register_file_inst|Mux0~1_combout\);

-- Location: LCCOMB_X79_Y6_N14
\register_file_inst|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux0~2_combout\ = (!\instruction_memory_inst|RD\(22) & \register_file_inst|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(22),
	datad => \register_file_inst|Mux0~1_combout\,
	combout => \register_file_inst|Mux0~2_combout\);

-- Location: LCCOMB_X82_Y6_N0
\register_file_inst|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux32~2_combout\ = (\instruction_memory_inst|RD\(18) & (\instruction_memory_inst|RD\(0))) # (!\instruction_memory_inst|RD\(18) & ((\instruction_memory_inst|RD\(0) & ((\register_file_inst|registers[1][31]~q\))) # 
-- (!\instruction_memory_inst|RD\(0) & (\register_file_inst|registers[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \instruction_memory_inst|RD\(0),
	datac => \register_file_inst|registers[0][31]~q\,
	datad => \register_file_inst|registers[1][31]~q\,
	combout => \register_file_inst|Mux32~2_combout\);

-- Location: FF_X82_Y6_N23
\register_file_inst|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[4][31]~q\);

-- Location: FF_X76_Y6_N27
\register_file_inst|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	clrn => \rst~input_o\,
	ena => \register_file_inst|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[5][31]~q\);

-- Location: LCCOMB_X82_Y6_N22
\register_file_inst|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux32~3_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|Mux32~2_combout\ & ((\register_file_inst|registers[5][31]~q\))) # (!\register_file_inst|Mux32~2_combout\ & (\register_file_inst|registers[4][31]~q\)))) # 
-- (!\instruction_memory_inst|RD\(18) & (\register_file_inst|Mux32~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|Mux32~2_combout\,
	datac => \register_file_inst|registers[4][31]~q\,
	datad => \register_file_inst|registers[5][31]~q\,
	combout => \register_file_inst|Mux32~3_combout\);

-- Location: FF_X77_Y6_N3
\register_file_inst|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[12][31]~q\);

-- Location: LCCOMB_X77_Y6_N6
\register_file_inst|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux32~0_combout\ = (\instruction_memory_inst|RD\(18) & ((\register_file_inst|registers[12][31]~q\) # ((\instruction_memory_inst|RD\(0))))) # (!\instruction_memory_inst|RD\(18) & (((\register_file_inst|registers[8][31]~q\ & 
-- !\instruction_memory_inst|RD\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(18),
	datab => \register_file_inst|registers[12][31]~q\,
	datac => \register_file_inst|registers[8][31]~q\,
	datad => \instruction_memory_inst|RD\(0),
	combout => \register_file_inst|Mux32~0_combout\);

-- Location: LCCOMB_X75_Y6_N28
\register_file_inst|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux32~1_combout\ = (\instruction_memory_inst|RD\(0) & ((\register_file_inst|Mux32~0_combout\ & ((\register_file_inst|registers[13][31]~q\))) # (!\register_file_inst|Mux32~0_combout\ & (\register_file_inst|registers[9][31]~q\)))) # 
-- (!\instruction_memory_inst|RD\(0) & (((\register_file_inst|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(0),
	datab => \register_file_inst|registers[9][31]~q\,
	datac => \register_file_inst|registers[13][31]~q\,
	datad => \register_file_inst|Mux32~0_combout\,
	combout => \register_file_inst|Mux32~1_combout\);

-- Location: LCCOMB_X75_Y6_N4
\register_file_inst|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux32~4_combout\ = (\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux32~1_combout\))) # (!\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux32~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux32~3_combout\,
	datab => \instruction_memory_inst|RD\(19),
	datad => \register_file_inst|Mux32~1_combout\,
	combout => \register_file_inst|Mux32~4_combout\);

-- Location: LCCOMB_X73_Y6_N24
\ALU_inst|Add0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~164_combout\ = (\instruction_memory_inst|RD\(19) & ((\instruction_memory_inst|RD\(0)) # ((!\register_file_inst|Mux32~4_combout\)))) # (!\instruction_memory_inst|RD\(19) & (\instruction_memory_inst|RD\(28) $ 
-- (((\instruction_memory_inst|RD\(0)) # (!\register_file_inst|Mux32~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(19),
	datab => \instruction_memory_inst|RD\(0),
	datac => \instruction_memory_inst|RD\(28),
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \ALU_inst|Add0~164_combout\);

-- Location: LCCOMB_X76_Y6_N16
\ALU_inst|Add0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_inst|Add0~134_combout\ = \register_file_inst|Mux0~2_combout\ $ (\ALU_inst|Add0~133\ $ (!\ALU_inst|Add0~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux0~2_combout\,
	datad => \ALU_inst|Add0~164_combout\,
	cin => \ALU_inst|Add0~133\,
	combout => \ALU_inst|Add0~134_combout\);

-- Location: LCCOMB_X82_Y12_N12
\data_memory_inst|memory[11][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[11][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[11][31]~feeder_combout\);

-- Location: FF_X82_Y12_N13
\data_memory_inst|memory[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[11][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[11][31]~q\);

-- Location: FF_X75_Y12_N1
\data_memory_inst|memory[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[10][31]~q\);

-- Location: LCCOMB_X82_Y12_N14
\data_memory_inst|memory[9][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[9][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[9][31]~feeder_combout\);

-- Location: FF_X82_Y12_N15
\data_memory_inst|memory[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[9][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[9][31]~q\);

-- Location: FF_X75_Y12_N19
\data_memory_inst|memory[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[8][31]~q\);

-- Location: LCCOMB_X75_Y12_N18
\data_memory_inst|Mux32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~10_combout\ = (\ALU_inst|Add0~70_combout\ & (((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & ((\ALU_inst|Add0~75_combout\ & (\data_memory_inst|memory[9][31]~q\)) # (!\ALU_inst|Add0~75_combout\ & 
-- ((\data_memory_inst|memory[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[9][31]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[8][31]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux32~10_combout\);

-- Location: LCCOMB_X75_Y12_N0
\data_memory_inst|Mux32~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~11_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux32~10_combout\ & (\data_memory_inst|memory[11][31]~q\)) # (!\data_memory_inst|Mux32~10_combout\ & ((\data_memory_inst|memory[10][31]~q\))))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[11][31]~q\,
	datac => \data_memory_inst|memory[10][31]~q\,
	datad => \data_memory_inst|Mux32~10_combout\,
	combout => \data_memory_inst|Mux32~11_combout\);

-- Location: LCCOMB_X73_Y6_N4
\data_memory_inst|memory[15][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[15][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[15][31]~feeder_combout\);

-- Location: FF_X73_Y6_N5
\data_memory_inst|memory[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[15][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[15][31]~q\);

-- Location: FF_X77_Y9_N23
\data_memory_inst|memory[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[13][31]~q\);

-- Location: LCCOMB_X85_Y6_N14
\data_memory_inst|memory[14][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[14][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[14][31]~feeder_combout\);

-- Location: FF_X85_Y6_N15
\data_memory_inst|memory[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[14][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[14][31]~q\);

-- Location: FF_X77_Y9_N29
\data_memory_inst|memory[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[12][31]~q\);

-- Location: LCCOMB_X77_Y9_N28
\data_memory_inst|Mux32~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~17_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|memory[14][31]~q\) # ((\ALU_inst|Add0~75_combout\)))) # (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|memory[12][31]~q\ & !\ALU_inst|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~70_combout\,
	datab => \data_memory_inst|memory[14][31]~q\,
	datac => \data_memory_inst|memory[12][31]~q\,
	datad => \ALU_inst|Add0~75_combout\,
	combout => \data_memory_inst|Mux32~17_combout\);

-- Location: LCCOMB_X77_Y9_N22
\data_memory_inst|Mux32~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~18_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux32~17_combout\ & (\data_memory_inst|memory[15][31]~q\)) # (!\data_memory_inst|Mux32~17_combout\ & ((\data_memory_inst|memory[13][31]~q\))))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[15][31]~q\,
	datac => \data_memory_inst|memory[13][31]~q\,
	datad => \data_memory_inst|Mux32~17_combout\,
	combout => \data_memory_inst|Mux32~18_combout\);

-- Location: LCCOMB_X85_Y11_N0
\data_memory_inst|memory[5][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[5][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[5][31]~feeder_combout\);

-- Location: FF_X85_Y11_N1
\data_memory_inst|memory[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[5][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[5][31]~q\);

-- Location: FF_X85_Y7_N31
\data_memory_inst|memory[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[7][31]~q\);

-- Location: LCCOMB_X85_Y6_N0
\data_memory_inst|memory[6][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[6][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[6][31]~feeder_combout\);

-- Location: FF_X85_Y6_N1
\data_memory_inst|memory[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[6][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[6][31]~q\);

-- Location: FF_X85_Y7_N1
\data_memory_inst|memory[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[4][31]~q\);

-- Location: LCCOMB_X85_Y7_N0
\data_memory_inst|Mux32~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~12_combout\ = (\ALU_inst|Add0~75_combout\ & (((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\ & (\data_memory_inst|memory[6][31]~q\)) # (!\ALU_inst|Add0~70_combout\ & 
-- ((\data_memory_inst|memory[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[6][31]~q\,
	datac => \data_memory_inst|memory[4][31]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux32~12_combout\);

-- Location: LCCOMB_X85_Y7_N30
\data_memory_inst|Mux32~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~13_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|Mux32~12_combout\ & ((\data_memory_inst|memory[7][31]~q\))) # (!\data_memory_inst|Mux32~12_combout\ & (\data_memory_inst|memory[5][31]~q\)))) # 
-- (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[5][31]~q\,
	datab => \ALU_inst|Add0~75_combout\,
	datac => \data_memory_inst|memory[7][31]~q\,
	datad => \data_memory_inst|Mux32~12_combout\,
	combout => \data_memory_inst|Mux32~13_combout\);

-- Location: LCCOMB_X84_Y12_N8
\data_memory_inst|memory[2][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[2][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[2][31]~feeder_combout\);

-- Location: FF_X84_Y12_N9
\data_memory_inst|memory[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[2][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[2][31]~q\);

-- Location: FF_X84_Y10_N7
\data_memory_inst|memory[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[3][31]~q\);

-- Location: LCCOMB_X84_Y9_N0
\data_memory_inst|memory[1][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[1][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[1][31]~feeder_combout\);

-- Location: FF_X84_Y9_N1
\data_memory_inst|memory[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[1][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[1][31]~q\);

-- Location: FF_X84_Y10_N1
\data_memory_inst|memory[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[0][31]~q\);

-- Location: LCCOMB_X84_Y10_N0
\data_memory_inst|Mux32~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~14_combout\ = (\ALU_inst|Add0~75_combout\ & ((\data_memory_inst|memory[1][31]~q\) # ((\ALU_inst|Add0~70_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (((\data_memory_inst|memory[0][31]~q\ & !\ALU_inst|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \data_memory_inst|memory[1][31]~q\,
	datac => \data_memory_inst|memory[0][31]~q\,
	datad => \ALU_inst|Add0~70_combout\,
	combout => \data_memory_inst|Mux32~14_combout\);

-- Location: LCCOMB_X84_Y10_N6
\data_memory_inst|Mux32~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~15_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux32~14_combout\ & ((\data_memory_inst|memory[3][31]~q\))) # (!\data_memory_inst|Mux32~14_combout\ & (\data_memory_inst|memory[2][31]~q\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[2][31]~q\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|memory[3][31]~q\,
	datad => \data_memory_inst|Mux32~14_combout\,
	combout => \data_memory_inst|Mux32~15_combout\);

-- Location: LCCOMB_X76_Y6_N28
\data_memory_inst|Mux32~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~16_combout\ = (\ALU_inst|Add0~74_combout\ & (\ALU_inst|Add0~69_combout\)) # (!\ALU_inst|Add0~74_combout\ & ((\ALU_inst|Add0~69_combout\ & (\data_memory_inst|Mux32~13_combout\)) # (!\ALU_inst|Add0~69_combout\ & 
-- ((\data_memory_inst|Mux32~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|Mux32~13_combout\,
	datad => \data_memory_inst|Mux32~15_combout\,
	combout => \data_memory_inst|Mux32~16_combout\);

-- Location: LCCOMB_X76_Y6_N22
\data_memory_inst|Mux32~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~19_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux32~16_combout\ & ((\data_memory_inst|Mux32~18_combout\))) # (!\data_memory_inst|Mux32~16_combout\ & (\data_memory_inst|Mux32~11_combout\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|Mux32~11_combout\,
	datac => \data_memory_inst|Mux32~18_combout\,
	datad => \data_memory_inst|Mux32~16_combout\,
	combout => \data_memory_inst|Mux32~19_combout\);

-- Location: LCCOMB_X83_Y8_N22
\data_memory_inst|memory[30][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[30][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[30][31]~feeder_combout\);

-- Location: FF_X83_Y8_N23
\data_memory_inst|memory[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[30][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[30][31]~q\);

-- Location: FF_X84_Y8_N9
\data_memory_inst|memory[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[22][31]~q\);

-- Location: LCCOMB_X87_Y8_N2
\data_memory_inst|memory[26][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[26][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[26][31]~feeder_combout\);

-- Location: FF_X87_Y8_N3
\data_memory_inst|memory[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[26][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[26][31]~q\);

-- Location: FF_X84_Y8_N11
\data_memory_inst|memory[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[18][31]~q\);

-- Location: LCCOMB_X84_Y8_N10
\data_memory_inst|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~0_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[26][31]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[18][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[26][31]~q\,
	datac => \data_memory_inst|memory[18][31]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux32~0_combout\);

-- Location: LCCOMB_X84_Y8_N8
\data_memory_inst|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~1_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux32~0_combout\ & (\data_memory_inst|memory[30][31]~q\)) # (!\data_memory_inst|Mux32~0_combout\ & ((\data_memory_inst|memory[22][31]~q\))))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[30][31]~q\,
	datac => \data_memory_inst|memory[22][31]~q\,
	datad => \data_memory_inst|Mux32~0_combout\,
	combout => \data_memory_inst|Mux32~1_combout\);

-- Location: LCCOMB_X80_Y13_N24
\data_memory_inst|memory[23][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[23][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[23][31]~feeder_combout\);

-- Location: FF_X80_Y13_N25
\data_memory_inst|memory[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[23][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[23][31]~q\);

-- Location: FF_X80_Y10_N23
\data_memory_inst|memory[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[19][31]~q\);

-- Location: LCCOMB_X80_Y10_N22
\data_memory_inst|Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~7_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[23][31]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[19][31]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[23][31]~q\,
	datac => \data_memory_inst|memory[19][31]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux32~7_combout\);

-- Location: LCCOMB_X81_Y10_N18
\data_memory_inst|memory[27][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[27][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[27][31]~feeder_combout\);

-- Location: FF_X81_Y10_N19
\data_memory_inst|memory[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[27][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[27][31]~q\);

-- Location: FF_X80_Y10_N9
\data_memory_inst|memory[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[31][31]~q\);

-- Location: LCCOMB_X80_Y10_N8
\data_memory_inst|Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~8_combout\ = (\data_memory_inst|Mux32~7_combout\ & (((\data_memory_inst|memory[31][31]~q\) # (!\ALU_inst|Add0~74_combout\)))) # (!\data_memory_inst|Mux32~7_combout\ & (\data_memory_inst|memory[27][31]~q\ & 
-- ((\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux32~7_combout\,
	datab => \data_memory_inst|memory[27][31]~q\,
	datac => \data_memory_inst|memory[31][31]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux32~8_combout\);

-- Location: LCCOMB_X84_Y11_N16
\data_memory_inst|memory[25][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[25][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[25][31]~feeder_combout\);

-- Location: FF_X84_Y11_N17
\data_memory_inst|memory[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[25][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[25][31]~q\);

-- Location: FF_X83_Y11_N31
\data_memory_inst|memory[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[29][31]~q\);

-- Location: LCCOMB_X84_Y11_N18
\data_memory_inst|memory[21][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[21][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[21][31]~feeder_combout\);

-- Location: FF_X84_Y11_N19
\data_memory_inst|memory[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[21][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[21][31]~q\);

-- Location: FF_X83_Y11_N13
\data_memory_inst|memory[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[17][31]~q\);

-- Location: LCCOMB_X83_Y11_N12
\data_memory_inst|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~2_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|memory[21][31]~q\) # ((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|memory[17][31]~q\ & !\ALU_inst|Add0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[21][31]~q\,
	datac => \data_memory_inst|memory[17][31]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux32~2_combout\);

-- Location: LCCOMB_X83_Y11_N30
\data_memory_inst|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~3_combout\ = (\ALU_inst|Add0~74_combout\ & ((\data_memory_inst|Mux32~2_combout\ & ((\data_memory_inst|memory[29][31]~q\))) # (!\data_memory_inst|Mux32~2_combout\ & (\data_memory_inst|memory[25][31]~q\)))) # 
-- (!\ALU_inst|Add0~74_combout\ & (((\data_memory_inst|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~74_combout\,
	datab => \data_memory_inst|memory[25][31]~q\,
	datac => \data_memory_inst|memory[29][31]~q\,
	datad => \data_memory_inst|Mux32~2_combout\,
	combout => \data_memory_inst|Mux32~3_combout\);

-- Location: LCCOMB_X84_Y12_N22
\data_memory_inst|memory[20][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[20][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[20][31]~feeder_combout\);

-- Location: FF_X84_Y12_N23
\data_memory_inst|memory[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[20][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[20][31]~q\);

-- Location: FF_X81_Y8_N27
\data_memory_inst|memory[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[28][31]~q\);

-- Location: LCCOMB_X82_Y8_N18
\data_memory_inst|memory[24][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|memory[24][31]~feeder_combout\ = \register_file_inst|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \register_file_inst|Mux32~4_combout\,
	combout => \data_memory_inst|memory[24][31]~feeder_combout\);

-- Location: FF_X82_Y8_N19
\data_memory_inst|memory[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \data_memory_inst|memory[24][31]~feeder_combout\,
	clrn => \rst~input_o\,
	ena => \data_memory_inst|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[24][31]~q\);

-- Location: FF_X81_Y8_N17
\data_memory_inst|memory[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \register_file_inst|Mux32~4_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \data_memory_inst|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_memory_inst|memory[16][31]~q\);

-- Location: LCCOMB_X81_Y8_N16
\data_memory_inst|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~4_combout\ = (\ALU_inst|Add0~69_combout\ & (((\ALU_inst|Add0~74_combout\)))) # (!\ALU_inst|Add0~69_combout\ & ((\ALU_inst|Add0~74_combout\ & (\data_memory_inst|memory[24][31]~q\)) # (!\ALU_inst|Add0~74_combout\ & 
-- ((\data_memory_inst|memory[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|memory[24][31]~q\,
	datab => \ALU_inst|Add0~69_combout\,
	datac => \data_memory_inst|memory[16][31]~q\,
	datad => \ALU_inst|Add0~74_combout\,
	combout => \data_memory_inst|Mux32~4_combout\);

-- Location: LCCOMB_X81_Y8_N26
\data_memory_inst|Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~5_combout\ = (\ALU_inst|Add0~69_combout\ & ((\data_memory_inst|Mux32~4_combout\ & ((\data_memory_inst|memory[28][31]~q\))) # (!\data_memory_inst|Mux32~4_combout\ & (\data_memory_inst|memory[20][31]~q\)))) # 
-- (!\ALU_inst|Add0~69_combout\ & (((\data_memory_inst|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~69_combout\,
	datab => \data_memory_inst|memory[20][31]~q\,
	datac => \data_memory_inst|memory[28][31]~q\,
	datad => \data_memory_inst|Mux32~4_combout\,
	combout => \data_memory_inst|Mux32~5_combout\);

-- Location: LCCOMB_X76_Y6_N24
\data_memory_inst|Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~6_combout\ = (\ALU_inst|Add0~75_combout\ & ((\ALU_inst|Add0~70_combout\) # ((\data_memory_inst|Mux32~3_combout\)))) # (!\ALU_inst|Add0~75_combout\ & (!\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~75_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux32~3_combout\,
	datad => \data_memory_inst|Mux32~5_combout\,
	combout => \data_memory_inst|Mux32~6_combout\);

-- Location: LCCOMB_X76_Y6_N18
\data_memory_inst|Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~9_combout\ = (\ALU_inst|Add0~70_combout\ & ((\data_memory_inst|Mux32~6_combout\ & ((\data_memory_inst|Mux32~8_combout\))) # (!\data_memory_inst|Mux32~6_combout\ & (\data_memory_inst|Mux32~1_combout\)))) # 
-- (!\ALU_inst|Add0~70_combout\ & (((\data_memory_inst|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_memory_inst|Mux32~1_combout\,
	datab => \ALU_inst|Add0~70_combout\,
	datac => \data_memory_inst|Mux32~8_combout\,
	datad => \data_memory_inst|Mux32~6_combout\,
	combout => \data_memory_inst|Mux32~9_combout\);

-- Location: LCCOMB_X76_Y6_N20
\data_memory_inst|Mux32~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_memory_inst|Mux32~20_combout\ = (\ALU_inst|Add0~77_combout\ & ((\instruction_memory_inst|RD\(28) & ((\data_memory_inst|Mux32~9_combout\))) # (!\instruction_memory_inst|RD\(28) & (\data_memory_inst|Mux32~19_combout\)))) # (!\ALU_inst|Add0~77_combout\ 
-- & (((\data_memory_inst|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_inst|Add0~77_combout\,
	datab => \instruction_memory_inst|RD\(28),
	datac => \data_memory_inst|Mux32~19_combout\,
	datad => \data_memory_inst|Mux32~9_combout\,
	combout => \data_memory_inst|Mux32~20_combout\);

-- Location: LCCOMB_X76_Y6_N26
\MUX_MemtoReg_inst|MemtoReg_out[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\ = (\instruction_memory_inst|RD\(1) & (((\data_memory_inst|Mux32~20_combout\)))) # (!\instruction_memory_inst|RD\(1) & (\ALU_inst|Add0~134_combout\ & (\instruction_memory_inst|RD\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(1),
	datab => \ALU_inst|Add0~134_combout\,
	datac => \instruction_memory_inst|RD\(28),
	datad => \data_memory_inst|Mux32~20_combout\,
	combout => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\);

-- Location: FF_X75_Y6_N29
\register_file_inst|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MUX_MemtoReg_inst|MemtoReg_out[31]~35_combout\,
	clrn => \rst~input_o\,
	sload => VCC,
	ena => \register_file_inst|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_file_inst|registers[13][31]~q\);

-- Location: LCCOMB_X77_Y6_N2
\register_file_inst|Mux64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux64~2_combout\ = (\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & ((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & 
-- ((\register_file_inst|registers[12][31]~q\))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (\register_file_inst|registers[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	datab => \register_file_inst|registers[8][31]~q\,
	datac => \register_file_inst|registers[12][31]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	combout => \register_file_inst|Mux64~2_combout\);

-- Location: LCCOMB_X81_Y3_N4
\register_file_inst|Mux64~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux64~3_combout\ = (\register_file_inst|Mux64~2_combout\ & ((\register_file_inst|registers[13][31]~q\) # ((!\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\register_file_inst|Mux64~2_combout\ & 
-- (((\register_file_inst|registers[9][31]~q\ & \MUX_RegDst_inst|RegDst_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[13][31]~q\,
	datab => \register_file_inst|registers[9][31]~q\,
	datac => \register_file_inst|Mux64~2_combout\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux64~3_combout\);

-- Location: LCCOMB_X81_Y3_N14
\register_file_inst|Mux64~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux64~4_combout\ = (\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & (((\MUX_RegDst_inst|RegDst_out[0]~0_combout\)))) # (!\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & ((\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & 
-- ((\register_file_inst|registers[1][31]~q\))) # (!\MUX_RegDst_inst|RegDst_out[0]~0_combout\ & (\register_file_inst|registers[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datab => \register_file_inst|registers[0][31]~q\,
	datac => \register_file_inst|registers[1][31]~q\,
	datad => \MUX_RegDst_inst|RegDst_out[0]~0_combout\,
	combout => \register_file_inst|Mux64~4_combout\);

-- Location: LCCOMB_X81_Y3_N20
\register_file_inst|Mux64~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux64~5_combout\ = (\register_file_inst|Mux64~4_combout\ & ((\register_file_inst|registers[5][31]~q\) # ((!\MUX_RegDst_inst|RegDst_out[2]~1_combout\)))) # (!\register_file_inst|Mux64~4_combout\ & 
-- (((\MUX_RegDst_inst|RegDst_out[2]~1_combout\ & \register_file_inst|registers[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|registers[5][31]~q\,
	datab => \register_file_inst|Mux64~4_combout\,
	datac => \MUX_RegDst_inst|RegDst_out[2]~1_combout\,
	datad => \register_file_inst|registers[4][31]~q\,
	combout => \register_file_inst|Mux64~5_combout\);

-- Location: LCCOMB_X81_Y3_N6
\register_file_inst|Mux64~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_file_inst|Mux64~6_combout\ = (\instruction_memory_inst|RD\(11) & (((\register_file_inst|Mux64~5_combout\)))) # (!\instruction_memory_inst|RD\(11) & ((\instruction_memory_inst|RD\(19) & (\register_file_inst|Mux64~3_combout\)) # 
-- (!\instruction_memory_inst|RD\(19) & ((\register_file_inst|Mux64~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_memory_inst|RD\(11),
	datab => \instruction_memory_inst|RD\(19),
	datac => \register_file_inst|Mux64~3_combout\,
	datad => \register_file_inst|Mux64~5_combout\,
	combout => \register_file_inst|Mux64~6_combout\);

-- Location: LCCOMB_X72_Y9_N0
\SevenSeg0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|WideOr6~0_combout\ = (\instruction_A[1]~input_o\ & (\instruction_A[0]~input_o\ & \instruction_A[2]~input_o\)) # (!\instruction_A[1]~input_o\ & ((!\instruction_A[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|WideOr6~0_combout\);

-- Location: LCCOMB_X72_Y9_N14
\SevenSeg0|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|WideOr5~0_combout\ = (\instruction_A[0]~input_o\ & ((\instruction_A[1]~input_o\) # (!\instruction_A[2]~input_o\))) # (!\instruction_A[0]~input_o\ & (\instruction_A[1]~input_o\ & !\instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|WideOr5~0_combout\);

-- Location: LCCOMB_X72_Y9_N16
\SevenSeg0|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|WideOr4~0_combout\ = (\instruction_A[0]~input_o\) # ((!\instruction_A[1]~input_o\ & \instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|WideOr4~0_combout\);

-- Location: LCCOMB_X72_Y9_N2
\SevenSeg0|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|WideOr3~0_combout\ = (\instruction_A[0]~input_o\ & (\instruction_A[1]~input_o\ $ (!\instruction_A[2]~input_o\))) # (!\instruction_A[0]~input_o\ & (!\instruction_A[1]~input_o\ & \instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|WideOr3~0_combout\);

-- Location: LCCOMB_X72_Y9_N28
\SevenSeg0|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|Decoder0~0_combout\ = (!\instruction_A[0]~input_o\ & (\instruction_A[1]~input_o\ & !\instruction_A[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|Decoder0~0_combout\);

-- Location: LCCOMB_X72_Y9_N26
\SevenSeg0|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|WideOr1~0_combout\ = (\instruction_A[0]~input_o\ $ (!\instruction_A[1]~input_o\)) # (!\instruction_A[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|WideOr1~0_combout\);

-- Location: LCCOMB_X72_Y9_N20
\SevenSeg0|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg0|WideOr0~0_combout\ = (!\instruction_A[1]~input_o\ & (\instruction_A[0]~input_o\ $ (\instruction_A[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_A[0]~input_o\,
	datac => \instruction_A[1]~input_o\,
	datad => \instruction_A[2]~input_o\,
	combout => \SevenSeg0|WideOr0~0_combout\);

-- Location: LCCOMB_X79_Y8_N24
\SevenSeg2|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg2|WideOr6~0_combout\ = (\register_file_inst|Mux95~6_combout\ & ((\register_file_inst|Mux92~6_combout\) # (\register_file_inst|Mux93~6_combout\ $ (\register_file_inst|Mux94~6_combout\)))) # (!\register_file_inst|Mux95~6_combout\ & 
-- ((\register_file_inst|Mux94~6_combout\) # (\register_file_inst|Mux93~6_combout\ $ (\register_file_inst|Mux92~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~6_combout\,
	datab => \register_file_inst|Mux93~6_combout\,
	datac => \register_file_inst|Mux92~6_combout\,
	datad => \register_file_inst|Mux94~6_combout\,
	combout => \SevenSeg2|WideOr6~0_combout\);

-- Location: LCCOMB_X79_Y8_N26
\SevenSeg2|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg2|WideOr5~0_combout\ = (\register_file_inst|Mux95~6_combout\ & (\register_file_inst|Mux92~6_combout\ $ (((\register_file_inst|Mux94~6_combout\) # (!\register_file_inst|Mux93~6_combout\))))) # (!\register_file_inst|Mux95~6_combout\ & 
-- (!\register_file_inst|Mux93~6_combout\ & (!\register_file_inst|Mux92~6_combout\ & \register_file_inst|Mux94~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~6_combout\,
	datab => \register_file_inst|Mux93~6_combout\,
	datac => \register_file_inst|Mux92~6_combout\,
	datad => \register_file_inst|Mux94~6_combout\,
	combout => \SevenSeg2|WideOr5~0_combout\);

-- Location: LCCOMB_X79_Y8_N16
\SevenSeg2|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg2|WideOr4~0_combout\ = (\register_file_inst|Mux94~6_combout\ & (\register_file_inst|Mux95~6_combout\ & ((!\register_file_inst|Mux92~6_combout\)))) # (!\register_file_inst|Mux94~6_combout\ & ((\register_file_inst|Mux93~6_combout\ & 
-- ((!\register_file_inst|Mux92~6_combout\))) # (!\register_file_inst|Mux93~6_combout\ & (\register_file_inst|Mux95~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~6_combout\,
	datab => \register_file_inst|Mux93~6_combout\,
	datac => \register_file_inst|Mux92~6_combout\,
	datad => \register_file_inst|Mux94~6_combout\,
	combout => \SevenSeg2|WideOr4~0_combout\);

-- Location: LCCOMB_X79_Y8_N18
\SevenSeg2|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg2|WideOr3~0_combout\ = (\register_file_inst|Mux94~6_combout\ & ((\register_file_inst|Mux95~6_combout\ & (\register_file_inst|Mux93~6_combout\)) # (!\register_file_inst|Mux95~6_combout\ & (!\register_file_inst|Mux93~6_combout\ & 
-- \register_file_inst|Mux92~6_combout\)))) # (!\register_file_inst|Mux94~6_combout\ & (!\register_file_inst|Mux92~6_combout\ & (\register_file_inst|Mux95~6_combout\ $ (\register_file_inst|Mux93~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~6_combout\,
	datab => \register_file_inst|Mux93~6_combout\,
	datac => \register_file_inst|Mux92~6_combout\,
	datad => \register_file_inst|Mux94~6_combout\,
	combout => \SevenSeg2|WideOr3~0_combout\);

-- Location: LCCOMB_X79_Y8_N0
\SevenSeg2|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg2|WideOr2~0_combout\ = (\register_file_inst|Mux93~6_combout\ & (\register_file_inst|Mux92~6_combout\ & ((\register_file_inst|Mux94~6_combout\) # (!\register_file_inst|Mux95~6_combout\)))) # (!\register_file_inst|Mux93~6_combout\ & 
-- (!\register_file_inst|Mux95~6_combout\ & (!\register_file_inst|Mux92~6_combout\ & \register_file_inst|Mux94~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~6_combout\,
	datab => \register_file_inst|Mux93~6_combout\,
	datac => \register_file_inst|Mux92~6_combout\,
	datad => \register_file_inst|Mux94~6_combout\,
	combout => \SevenSeg2|WideOr2~0_combout\);

-- Location: LCCOMB_X79_Y8_N6
\SevenSeg2|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg2|WideOr1~0_combout\ = (\register_file_inst|Mux92~6_combout\ & ((\register_file_inst|Mux95~6_combout\ & ((\register_file_inst|Mux94~6_combout\))) # (!\register_file_inst|Mux95~6_combout\ & (\register_file_inst|Mux93~6_combout\)))) # 
-- (!\register_file_inst|Mux92~6_combout\ & (\register_file_inst|Mux93~6_combout\ & (\register_file_inst|Mux95~6_combout\ $ (\register_file_inst|Mux94~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~6_combout\,
	datab => \register_file_inst|Mux93~6_combout\,
	datac => \register_file_inst|Mux92~6_combout\,
	datad => \register_file_inst|Mux94~6_combout\,
	combout => \SevenSeg2|WideOr1~0_combout\);

-- Location: LCCOMB_X79_Y8_N12
\SevenSeg2|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg2|WideOr0~0_combout\ = (\register_file_inst|Mux93~6_combout\ & (!\register_file_inst|Mux94~6_combout\ & (\register_file_inst|Mux95~6_combout\ $ (!\register_file_inst|Mux92~6_combout\)))) # (!\register_file_inst|Mux93~6_combout\ & 
-- (\register_file_inst|Mux95~6_combout\ & (\register_file_inst|Mux92~6_combout\ $ (!\register_file_inst|Mux94~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux95~6_combout\,
	datab => \register_file_inst|Mux93~6_combout\,
	datac => \register_file_inst|Mux92~6_combout\,
	datad => \register_file_inst|Mux94~6_combout\,
	combout => \SevenSeg2|WideOr0~0_combout\);

-- Location: LCCOMB_X72_Y7_N20
\SevenSeg1|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg1|WideOr6~0_combout\ = (\register_file_inst|Mux90~6_combout\ & ((\register_file_inst|Mux87~6_combout\) # (\register_file_inst|Mux89~6_combout\ $ (\register_file_inst|Mux88~6_combout\)))) # (!\register_file_inst|Mux90~6_combout\ & 
-- ((\register_file_inst|Mux89~6_combout\) # (\register_file_inst|Mux87~6_combout\ $ (\register_file_inst|Mux88~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~6_combout\,
	datab => \register_file_inst|Mux89~6_combout\,
	datac => \register_file_inst|Mux90~6_combout\,
	datad => \register_file_inst|Mux88~6_combout\,
	combout => \SevenSeg1|WideOr6~0_combout\);

-- Location: LCCOMB_X72_Y7_N2
\SevenSeg1|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg1|WideOr5~0_combout\ = (\register_file_inst|Mux89~6_combout\ & (!\register_file_inst|Mux87~6_combout\ & ((\register_file_inst|Mux90~6_combout\) # (!\register_file_inst|Mux88~6_combout\)))) # (!\register_file_inst|Mux89~6_combout\ & 
-- (\register_file_inst|Mux90~6_combout\ & (\register_file_inst|Mux87~6_combout\ $ (!\register_file_inst|Mux88~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~6_combout\,
	datab => \register_file_inst|Mux89~6_combout\,
	datac => \register_file_inst|Mux90~6_combout\,
	datad => \register_file_inst|Mux88~6_combout\,
	combout => \SevenSeg1|WideOr5~0_combout\);

-- Location: LCCOMB_X72_Y7_N12
\SevenSeg1|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg1|WideOr4~0_combout\ = (\register_file_inst|Mux89~6_combout\ & (!\register_file_inst|Mux87~6_combout\ & (\register_file_inst|Mux90~6_combout\))) # (!\register_file_inst|Mux89~6_combout\ & ((\register_file_inst|Mux88~6_combout\ & 
-- (!\register_file_inst|Mux87~6_combout\)) # (!\register_file_inst|Mux88~6_combout\ & ((\register_file_inst|Mux90~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~6_combout\,
	datab => \register_file_inst|Mux89~6_combout\,
	datac => \register_file_inst|Mux90~6_combout\,
	datad => \register_file_inst|Mux88~6_combout\,
	combout => \SevenSeg1|WideOr4~0_combout\);

-- Location: LCCOMB_X72_Y7_N30
\SevenSeg1|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg1|WideOr3~0_combout\ = (\register_file_inst|Mux89~6_combout\ & ((\register_file_inst|Mux90~6_combout\ & ((\register_file_inst|Mux88~6_combout\))) # (!\register_file_inst|Mux90~6_combout\ & (\register_file_inst|Mux87~6_combout\ & 
-- !\register_file_inst|Mux88~6_combout\)))) # (!\register_file_inst|Mux89~6_combout\ & (!\register_file_inst|Mux87~6_combout\ & (\register_file_inst|Mux90~6_combout\ $ (\register_file_inst|Mux88~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~6_combout\,
	datab => \register_file_inst|Mux89~6_combout\,
	datac => \register_file_inst|Mux90~6_combout\,
	datad => \register_file_inst|Mux88~6_combout\,
	combout => \SevenSeg1|WideOr3~0_combout\);

-- Location: LCCOMB_X72_Y7_N0
\SevenSeg1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg1|WideOr2~0_combout\ = (\register_file_inst|Mux87~6_combout\ & (\register_file_inst|Mux88~6_combout\ & ((\register_file_inst|Mux89~6_combout\) # (!\register_file_inst|Mux90~6_combout\)))) # (!\register_file_inst|Mux87~6_combout\ & 
-- (\register_file_inst|Mux89~6_combout\ & (!\register_file_inst|Mux90~6_combout\ & !\register_file_inst|Mux88~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~6_combout\,
	datab => \register_file_inst|Mux89~6_combout\,
	datac => \register_file_inst|Mux90~6_combout\,
	datad => \register_file_inst|Mux88~6_combout\,
	combout => \SevenSeg1|WideOr2~0_combout\);

-- Location: LCCOMB_X72_Y7_N10
\SevenSeg1|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg1|WideOr1~0_combout\ = (\register_file_inst|Mux87~6_combout\ & ((\register_file_inst|Mux90~6_combout\ & (\register_file_inst|Mux89~6_combout\)) # (!\register_file_inst|Mux90~6_combout\ & ((\register_file_inst|Mux88~6_combout\))))) # 
-- (!\register_file_inst|Mux87~6_combout\ & (\register_file_inst|Mux88~6_combout\ & (\register_file_inst|Mux89~6_combout\ $ (\register_file_inst|Mux90~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~6_combout\,
	datab => \register_file_inst|Mux89~6_combout\,
	datac => \register_file_inst|Mux90~6_combout\,
	datad => \register_file_inst|Mux88~6_combout\,
	combout => \SevenSeg1|WideOr1~0_combout\);

-- Location: LCCOMB_X72_Y7_N4
\SevenSeg1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SevenSeg1|WideOr0~0_combout\ = (\register_file_inst|Mux87~6_combout\ & (\register_file_inst|Mux90~6_combout\ & (\register_file_inst|Mux89~6_combout\ $ (\register_file_inst|Mux88~6_combout\)))) # (!\register_file_inst|Mux87~6_combout\ & 
-- (!\register_file_inst|Mux89~6_combout\ & (\register_file_inst|Mux90~6_combout\ $ (\register_file_inst|Mux88~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_file_inst|Mux87~6_combout\,
	datab => \register_file_inst|Mux89~6_combout\,
	datac => \register_file_inst|Mux90~6_combout\,
	datad => \register_file_inst|Mux88~6_combout\,
	combout => \SevenSeg1|WideOr0~0_combout\);

ww_probe_register_file(0) <= \probe_register_file[0]~output_o\;

ww_probe_register_file(1) <= \probe_register_file[1]~output_o\;

ww_probe_register_file(2) <= \probe_register_file[2]~output_o\;

ww_probe_register_file(3) <= \probe_register_file[3]~output_o\;

ww_probe_register_file(4) <= \probe_register_file[4]~output_o\;

ww_probe_register_file(5) <= \probe_register_file[5]~output_o\;

ww_probe_register_file(6) <= \probe_register_file[6]~output_o\;

ww_probe_register_file(7) <= \probe_register_file[7]~output_o\;

ww_probe_register_file(8) <= \probe_register_file[8]~output_o\;

ww_probe_register_file(9) <= \probe_register_file[9]~output_o\;

ww_probe_register_file(10) <= \probe_register_file[10]~output_o\;

ww_probe_register_file(11) <= \probe_register_file[11]~output_o\;

ww_probe_register_file(12) <= \probe_register_file[12]~output_o\;

ww_probe_register_file(13) <= \probe_register_file[13]~output_o\;

ww_probe_register_file(14) <= \probe_register_file[14]~output_o\;

ww_probe_register_file(15) <= \probe_register_file[15]~output_o\;

ww_probe_register_file(16) <= \probe_register_file[16]~output_o\;

ww_probe_register_file(17) <= \probe_register_file[17]~output_o\;

ww_probe_register_file(18) <= \probe_register_file[18]~output_o\;

ww_probe_register_file(19) <= \probe_register_file[19]~output_o\;

ww_probe_register_file(20) <= \probe_register_file[20]~output_o\;

ww_probe_register_file(21) <= \probe_register_file[21]~output_o\;

ww_probe_register_file(22) <= \probe_register_file[22]~output_o\;

ww_probe_register_file(23) <= \probe_register_file[23]~output_o\;

ww_probe_register_file(24) <= \probe_register_file[24]~output_o\;

ww_probe_register_file(25) <= \probe_register_file[25]~output_o\;

ww_probe_register_file(26) <= \probe_register_file[26]~output_o\;

ww_probe_register_file(27) <= \probe_register_file[27]~output_o\;

ww_probe_register_file(28) <= \probe_register_file[28]~output_o\;

ww_probe_register_file(29) <= \probe_register_file[29]~output_o\;

ww_probe_register_file(30) <= \probe_register_file[30]~output_o\;

ww_probe_register_file(31) <= \probe_register_file[31]~output_o\;

ww_probe_data_memory(0) <= \probe_data_memory[0]~output_o\;

ww_probe_data_memory(1) <= \probe_data_memory[1]~output_o\;

ww_probe_data_memory(2) <= \probe_data_memory[2]~output_o\;

ww_probe_data_memory(3) <= \probe_data_memory[3]~output_o\;

ww_probe_data_memory(4) <= \probe_data_memory[4]~output_o\;

ww_probe_data_memory(5) <= \probe_data_memory[5]~output_o\;

ww_probe_data_memory(6) <= \probe_data_memory[6]~output_o\;

ww_probe_data_memory(7) <= \probe_data_memory[7]~output_o\;

ww_probe_data_memory(8) <= \probe_data_memory[8]~output_o\;

ww_probe_data_memory(9) <= \probe_data_memory[9]~output_o\;

ww_probe_data_memory(10) <= \probe_data_memory[10]~output_o\;

ww_probe_data_memory(11) <= \probe_data_memory[11]~output_o\;

ww_probe_data_memory(12) <= \probe_data_memory[12]~output_o\;

ww_probe_data_memory(13) <= \probe_data_memory[13]~output_o\;

ww_probe_data_memory(14) <= \probe_data_memory[14]~output_o\;

ww_probe_data_memory(15) <= \probe_data_memory[15]~output_o\;

ww_probe_data_memory(16) <= \probe_data_memory[16]~output_o\;

ww_probe_data_memory(17) <= \probe_data_memory[17]~output_o\;

ww_probe_data_memory(18) <= \probe_data_memory[18]~output_o\;

ww_probe_data_memory(19) <= \probe_data_memory[19]~output_o\;

ww_probe_data_memory(20) <= \probe_data_memory[20]~output_o\;

ww_probe_data_memory(21) <= \probe_data_memory[21]~output_o\;

ww_probe_data_memory(22) <= \probe_data_memory[22]~output_o\;

ww_probe_data_memory(23) <= \probe_data_memory[23]~output_o\;

ww_probe_data_memory(24) <= \probe_data_memory[24]~output_o\;

ww_probe_data_memory(25) <= \probe_data_memory[25]~output_o\;

ww_probe_data_memory(26) <= \probe_data_memory[26]~output_o\;

ww_probe_data_memory(27) <= \probe_data_memory[27]~output_o\;

ww_probe_data_memory(28) <= \probe_data_memory[28]~output_o\;

ww_probe_data_memory(29) <= \probe_data_memory[29]~output_o\;

ww_probe_data_memory(30) <= \probe_data_memory[30]~output_o\;

ww_probe_data_memory(31) <= \probe_data_memory[31]~output_o\;

ww_display0(0) <= \display0[0]~output_o\;

ww_display0(1) <= \display0[1]~output_o\;

ww_display0(2) <= \display0[2]~output_o\;

ww_display0(3) <= \display0[3]~output_o\;

ww_display0(4) <= \display0[4]~output_o\;

ww_display0(5) <= \display0[5]~output_o\;

ww_display0(6) <= \display0[6]~output_o\;

ww_display1(0) <= \display1[0]~output_o\;

ww_display1(1) <= \display1[1]~output_o\;

ww_display1(2) <= \display1[2]~output_o\;

ww_display1(3) <= \display1[3]~output_o\;

ww_display1(4) <= \display1[4]~output_o\;

ww_display1(5) <= \display1[5]~output_o\;

ww_display1(6) <= \display1[6]~output_o\;

ww_display2(0) <= \display2[0]~output_o\;

ww_display2(1) <= \display2[1]~output_o\;

ww_display2(2) <= \display2[2]~output_o\;

ww_display2(3) <= \display2[3]~output_o\;

ww_display2(4) <= \display2[4]~output_o\;

ww_display2(5) <= \display2[5]~output_o\;

ww_display2(6) <= \display2[6]~output_o\;
END structure;


