-- contador 6 bits (0 a 63)

		LIBRARY IEEE;
		USE IEEE.std_logic_1164.all;

		entity reg_1bit is 
		port(
			j,k: in std_logic;
			clock: in std_logic;
			clear: in std_logic;
			load: in std_logic;
			hold: in std_logic;
			q_out: out std_logic;
			q_not: out std_logic			
      );
		end reg_1bit;
		
		architecture arch_reg_1bit of reg_1bit is 
		
			signal q_temp: std_logic ;	
			
		begin 
		
				processo01: PROCESS(clock, hold, clear)
		BEGIN
		IF clear = '1' THEN
				q_temp <= '0';
			ELSIF hold='0'THEN
					q_temp <= q_temp;
				ELSIF clock'EVENT and clock='1' THEN
				IF load = '1' and j='0' and k='0' THEN
						q_temp <= q_temp;
					ELSIF load = '1' and j='0' and k='1' THEN
						q_temp <= '0';
						ELSIF load = '1' and	j='1' and k='0' THEN
							q_temp <= '1';
							ELSIF load = '1' and j='1' and k='1' THEN
								q_temp <= not q_temp;
									else
								q_temp<= q_temp;
				END IF;
		END IF;
		END PROCESS;
		
		q_out <= q_temp;
		q_not <= not q_temp;
		
		end arch_reg_1bit;