Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Aug 10 15:16:49 2025
| Host         : soulbird-Yoga-C940 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   297 |
|    Minimum number of control sets                        |   297 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1002 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   297 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    26 |
| >= 14 to < 16      |     6 |
| >= 16              |   129 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             603 |          226 |
| No           | No                    | Yes                    |              45 |           15 |
| No           | Yes                   | No                     |             708 |          272 |
| Yes          | No                    | No                     |            2560 |          669 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2858 |          837 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                     | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                       |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                          |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]_0                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i     |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                         |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                             |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                   | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                               | top_i/qubit/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                    | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                     | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                               | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                  |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                       | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                       | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/control_s_axi_U/waddr                                                                                                                                                                                                                               |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                           |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                          | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                  | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                     |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                               | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                           | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                               | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                    | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                              |                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                |                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                       | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                         |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4                                                                                                        |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              7 |         1.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                         | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |         1.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                         | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                        | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                        | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                       |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                    | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                  |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                        | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                               |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |              9 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                6 |              9 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                       | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                            |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                4 |             11 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            |                                                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                  |                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                 |                                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             12 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                       | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                        | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                  |                                                                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                  | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                 |                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                7 |             12 |         1.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                        | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                      |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                        |                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                        | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                6 |             13 |         2.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                        | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             13 |         1.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             13 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                             |                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                         |                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                   |                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                6 |             16 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                6 |             16 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             17 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             17 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                7 |             18 |         2.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                         |                5 |             18 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                   |                                                                                                                                                                                                                                        |                9 |             21 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                         |                5 |             22 |         4.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             23 |         4.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |               10 |             24 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                8 |             24 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                     |                                                                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                            |                                                                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |               10 |             25 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                7 |             26 |         3.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                        | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                7 |             26 |         3.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                            | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             26 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                               | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |               10 |             26 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                  |                                                                                                                                                                                                                                        |                4 |             29 |         7.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                        |                5 |             29 |         5.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                      |                8 |             31 |         3.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                7 |             31 |         4.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |               17 |             32 |         1.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                         | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                 |                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                 |                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               12 |             33 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                      |                5 |             33 |         6.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               12 |             34 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                           |                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |               14 |             35 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                        |               10 |             35 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                 |               13 |             35 |         2.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                     |                8 |             36 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/qubit/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |               18 |             37 |         2.06 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                          |                7 |             41 |         5.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                        |                6 |             41 |         6.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                        |               12 |             42 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                        |               11 |             42 |         3.82 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                        |                6 |             42 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               15 |             42 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                       |               13 |             42 |         3.23 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                        |                7 |             42 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                        |                6 |             42 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                        |                9 |             43 |         4.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                        |                9 |             43 |         4.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                       |                7 |             44 |         6.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                           | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                    |                7 |             45 |         6.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                        |               13 |             47 |         3.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                         |                                                                                                                                                                                                                                        |               10 |             47 |         4.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                        |               12 |             48 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                        |               10 |             48 |         4.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                  |                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                        |               11 |             49 |         4.45 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                        |                8 |             49 |         6.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                        |                8 |             49 |         6.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                        |                8 |             49 |         6.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                  |               17 |             52 |         3.06 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |               24 |             55 |         2.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                        |               17 |             55 |         3.24 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                        |               13 |             58 |         4.46 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                   | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                      |               16 |             59 |         3.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                | top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                          |               16 |             59 |         3.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0[0]                                                                                                                | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               15 |             60 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                  | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               19 |             60 |         3.16 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                                        |               23 |             60 |         2.61 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                                        |               22 |             63 |         2.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               32 |             63 |         1.97 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                        |               14 |             64 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/regslice_both_in_stream_V_data_V_U/ap_condition_162                                                                                                                                                                                                 |                                                                                                                                                                                                                                        |               25 |             64 |         2.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                |                                                                                                                                                                                                                                        |               22 |             64 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                        |               22 |             64 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                        |               15 |             64 |         4.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_A[63]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                        |               23 |             64 |         2.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                        |               17 |             64 |         3.76 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/regslice_both_out_stream_V_data_V_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/regslice_both_out_stream_V_data_V_U/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |               17 |             64 |         3.76 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/qubit/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_B[63]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                        |               21 |             64 |         3.05 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                              |               20 |             65 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               15 |             65 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                           | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                             |               20 |             66 |         3.30 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                        |               23 |             67 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                        |               14 |             67 |         4.79 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                        |               14 |             67 |         4.79 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             70 |         4.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                 |               15 |             73 |         4.87 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                         | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               26 |             73 |         2.81 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                        |               13 |             73 |         5.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                        |               15 |             73 |         4.87 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               17 |             73 |         4.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               15 |             73 |         4.87 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                        |               14 |             73 |         5.21 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                               | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                         |               25 |             73 |         2.92 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                        |               17 |             73 |         4.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               16 |             75 |         4.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                          |               17 |             76 |         4.47 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               16 |             78 |         4.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               18 |             78 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                 | top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               24 |             78 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             79 |         5.27 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               16 |             82 |         5.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               17 |             85 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                        |               14 |            106 |         7.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                        |               14 |            108 |         7.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                        |               14 |            112 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                        |              228 |            605 |         2.65 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


