
../repos/coreutils/src/cksum:     file format elf32-littlearm


Disassembly of section .init:

00010fa8 <.init>:
   10fa8:	push	{r3, lr}
   10fac:	bl	127e4 <__assert_fail@plt+0x14f8>
   10fb0:	pop	{r3, pc}

Disassembly of section .plt:

00010fb4 <fdopen@plt-0x14>:
   10fb4:	push	{lr}		; (str lr, [sp, #-4]!)
   10fb8:	ldr	lr, [pc, #4]	; 10fc4 <fdopen@plt-0x4>
   10fbc:	add	lr, pc, lr
   10fc0:	ldr	pc, [lr, #8]!
   10fc4:	andeq	r8, r3, ip, lsr r0

00010fc8 <fdopen@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #56, 20	; 0x38000
   10fd0:	ldr	pc, [ip, #60]!	; 0x3c

00010fd4 <calloc@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #56, 20	; 0x38000
   10fdc:	ldr	pc, [ip, #52]!	; 0x34

00010fe0 <fputs_unlocked@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #56, 20	; 0x38000
   10fe8:	ldr	pc, [ip, #44]!	; 0x2c

00010fec <raise@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #56, 20	; 0x38000
   10ff4:	ldr	pc, [ip, #36]!	; 0x24

00010ff8 <__getdelim@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #56, 20	; 0x38000
   11000:	ldr	pc, [ip, #28]!

00011004 <strcmp@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #56, 20	; 0x38000
   1100c:	ldr	pc, [ip, #20]!

00011010 <posix_fadvise64@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #56, 20	; 0x38000
   11018:	ldr	pc, [ip, #12]!

0001101c <fflush@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #56, 20	; 0x38000
   11024:	ldr	pc, [ip, #4]!

00011028 <memmove@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #225280	; 0x37000
   11030:	ldr	pc, [ip, #4092]!	; 0xffc

00011034 <free@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #225280	; 0x37000
   1103c:	ldr	pc, [ip, #4084]!	; 0xff4

00011040 <ferror@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #225280	; 0x37000
   11048:	ldr	pc, [ip, #4076]!	; 0xfec

0001104c <_exit@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #225280	; 0x37000
   11054:	ldr	pc, [ip, #4068]!	; 0xfe4

00011058 <memcpy@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #225280	; 0x37000
   11060:	ldr	pc, [ip, #4060]!	; 0xfdc

00011064 <__strtoull_internal@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #225280	; 0x37000
   1106c:	ldr	pc, [ip, #4052]!	; 0xfd4

00011070 <mbsinit@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #225280	; 0x37000
   11078:	ldr	pc, [ip, #4044]!	; 0xfcc

0001107c <fwrite_unlocked@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #225280	; 0x37000
   11084:	ldr	pc, [ip, #4036]!	; 0xfc4

00011088 <memcmp@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #225280	; 0x37000
   11090:	ldr	pc, [ip, #4028]!	; 0xfbc

00011094 <fputc_unlocked@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #225280	; 0x37000
   1109c:	ldr	pc, [ip, #4020]!	; 0xfb4

000110a0 <dcgettext@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #225280	; 0x37000
   110a8:	ldr	pc, [ip, #4012]!	; 0xfac

000110ac <realloc@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #225280	; 0x37000
   110b4:	ldr	pc, [ip, #4004]!	; 0xfa4

000110b8 <textdomain@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #225280	; 0x37000
   110c0:	ldr	pc, [ip, #3996]!	; 0xf9c

000110c4 <iswprint@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #225280	; 0x37000
   110cc:	ldr	pc, [ip, #3988]!	; 0xf94

000110d0 <__memcpy_chk@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #225280	; 0x37000
   110d8:	ldr	pc, [ip, #3980]!	; 0xf8c

000110dc <fwrite@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #225280	; 0x37000
   110e4:	ldr	pc, [ip, #3972]!	; 0xf84

000110e8 <lseek64@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #225280	; 0x37000
   110f0:	ldr	pc, [ip, #3964]!	; 0xf7c

000110f4 <__ctype_get_mb_cur_max@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #225280	; 0x37000
   110fc:	ldr	pc, [ip, #3956]!	; 0xf74

00011100 <fread@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #225280	; 0x37000
   11108:	ldr	pc, [ip, #3948]!	; 0xf6c

0001110c <__fpending@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #225280	; 0x37000
   11114:	ldr	pc, [ip, #3940]!	; 0xf64

00011118 <mbrtowc@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #225280	; 0x37000
   11120:	ldr	pc, [ip, #3932]!	; 0xf5c

00011124 <error@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #225280	; 0x37000
   1112c:	ldr	pc, [ip, #3924]!	; 0xf54

00011130 <getenv@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #225280	; 0x37000
   11138:	ldr	pc, [ip, #3916]!	; 0xf4c

0001113c <malloc@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #225280	; 0x37000
   11144:	ldr	pc, [ip, #3908]!	; 0xf44

00011148 <__libc_start_main@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #225280	; 0x37000
   11150:	ldr	pc, [ip, #3900]!	; 0xf3c

00011154 <__freading@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #225280	; 0x37000
   1115c:	ldr	pc, [ip, #3892]!	; 0xf34

00011160 <__ctype_tolower_loc@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #225280	; 0x37000
   11168:	ldr	pc, [ip, #3884]!	; 0xf2c

0001116c <__gmon_start__@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #225280	; 0x37000
   11174:	ldr	pc, [ip, #3876]!	; 0xf24

00011178 <getopt_long@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #225280	; 0x37000
   11180:	ldr	pc, [ip, #3868]!	; 0xf1c

00011184 <__ctype_b_loc@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #225280	; 0x37000
   1118c:	ldr	pc, [ip, #3860]!	; 0xf14

00011190 <exit@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #225280	; 0x37000
   11198:	ldr	pc, [ip, #3852]!	; 0xf0c

0001119c <feof@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #225280	; 0x37000
   111a4:	ldr	pc, [ip, #3844]!	; 0xf04

000111a8 <strlen@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #225280	; 0x37000
   111b0:	ldr	pc, [ip, #3836]!	; 0xefc

000111b4 <strchr@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #225280	; 0x37000
   111bc:	ldr	pc, [ip, #3828]!	; 0xef4

000111c0 <__errno_location@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #225280	; 0x37000
   111c8:	ldr	pc, [ip, #3820]!	; 0xeec

000111cc <__sprintf_chk@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #225280	; 0x37000
   111d4:	ldr	pc, [ip, #3812]!	; 0xee4

000111d8 <__cxa_atexit@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #225280	; 0x37000
   111e0:	ldr	pc, [ip, #3804]!	; 0xedc

000111e4 <setvbuf@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #225280	; 0x37000
   111ec:	ldr	pc, [ip, #3796]!	; 0xed4

000111f0 <memset@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #225280	; 0x37000
   111f8:	ldr	pc, [ip, #3788]!	; 0xecc

000111fc <__printf_chk@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #225280	; 0x37000
   11204:	ldr	pc, [ip, #3780]!	; 0xec4

00011208 <fileno@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #225280	; 0x37000
   11210:	ldr	pc, [ip, #3772]!	; 0xebc

00011214 <__fprintf_chk@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #225280	; 0x37000
   1121c:	ldr	pc, [ip, #3764]!	; 0xeb4

00011220 <fclose@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #225280	; 0x37000
   11228:	ldr	pc, [ip, #3756]!	; 0xeac

0001122c <fseeko64@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #225280	; 0x37000
   11234:	ldr	pc, [ip, #3748]!	; 0xea4

00011238 <fcntl64@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #225280	; 0x37000
   11240:	ldr	pc, [ip, #3740]!	; 0xe9c

00011244 <__overflow@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #225280	; 0x37000
   1124c:	ldr	pc, [ip, #3732]!	; 0xe94

00011250 <setlocale@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #225280	; 0x37000
   11258:	ldr	pc, [ip, #3724]!	; 0xe8c

0001125c <strrchr@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #225280	; 0x37000
   11264:	ldr	pc, [ip, #3716]!	; 0xe84

00011268 <nl_langinfo@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #225280	; 0x37000
   11270:	ldr	pc, [ip, #3708]!	; 0xe7c

00011274 <__fread_unlocked_chk@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #225280	; 0x37000
   1127c:	ldr	pc, [ip, #3700]!	; 0xe74

00011280 <localeconv@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #225280	; 0x37000
   11288:	ldr	pc, [ip, #3692]!	; 0xe6c

0001128c <clearerr_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #225280	; 0x37000
   11294:	ldr	pc, [ip, #3684]!	; 0xe64

00011298 <fopen64@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #225280	; 0x37000
   112a0:	ldr	pc, [ip, #3676]!	; 0xe5c

000112a4 <bindtextdomain@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #225280	; 0x37000
   112ac:	ldr	pc, [ip, #3668]!	; 0xe54

000112b0 <fread_unlocked@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #225280	; 0x37000
   112b8:	ldr	pc, [ip, #3660]!	; 0xe4c

000112bc <strncmp@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #225280	; 0x37000
   112c4:	ldr	pc, [ip, #3652]!	; 0xe44

000112c8 <abort@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #225280	; 0x37000
   112d0:	ldr	pc, [ip, #3644]!	; 0xe3c

000112d4 <close@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #225280	; 0x37000
   112dc:	ldr	pc, [ip, #3636]!	; 0xe34

000112e0 <dcngettext@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #225280	; 0x37000
   112e8:	ldr	pc, [ip, #3628]!	; 0xe2c

000112ec <__assert_fail@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #225280	; 0x37000
   112f4:	ldr	pc, [ip, #3620]!	; 0xe24

Disassembly of section .text:

000112f8 <.text>:
   112f8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   112fc:	movw	r4, #37284	; 0x91a4
   11300:	movt	r4, #4
   11304:	strd	r6, [sp, #8]
   11308:	movw	r5, #21340	; 0x535c
   1130c:	movt	r5, #3
   11310:	strd	r8, [sp, #16]
   11314:	mov	r6, r1
   11318:	add	r7, r5, #240	; 0xf0
   1131c:	strd	sl, [sp, #24]
   11320:	movw	r9, #37160	; 0x9128
   11324:	movt	r9, #4
   11328:	str	lr, [sp, #32]
   1132c:	sub	sp, sp, #324	; 0x144
   11330:	str	r0, [sp, #32]
   11334:	ldr	r0, [r1]
   11338:	str	r4, [sp, #96]	; 0x60
   1133c:	bl	2efa0 <__assert_fail@plt+0x1dcb4>
   11340:	movw	r1, #23916	; 0x5d6c
   11344:	movt	r1, #3
   11348:	str	r5, [sp, #52]	; 0x34
   1134c:	mov	r0, #6
   11350:	mov	r8, r1
   11354:	mov	fp, r1
   11358:	movw	r5, #24400	; 0x5f50
   1135c:	movt	r5, #3
   11360:	bl	11250 <setlocale@plt>
   11364:	movw	r1, #24264	; 0x5ec8
   11368:	movt	r1, #3
   1136c:	movw	r0, #24092	; 0x5e1c
   11370:	movt	r0, #3
   11374:	bl	112a4 <bindtextdomain@plt>
   11378:	movw	r0, #24092	; 0x5e1c
   1137c:	movt	r0, #3
   11380:	bl	110b8 <textdomain@plt>
   11384:	movw	r0, #40216	; 0x9d18
   11388:	movt	r0, #1
   1138c:	bl	35334 <__assert_fail@plt+0x24048>
   11390:	mov	r3, #0
   11394:	mov	r2, #1
   11398:	ldr	r0, [r4]
   1139c:	mov	r1, r3
   113a0:	bl	111e4 <setvbuf@plt>
   113a4:	mov	r3, #1
   113a8:	str	r9, [sp, #24]
   113ac:	str	r3, [sp, #48]	; 0x30
   113b0:	mov	r3, #0
   113b4:	str	r8, [sp, #56]	; 0x38
   113b8:	str	r3, [sp, #36]	; 0x24
   113bc:	mov	r4, #0
   113c0:	mov	r3, r7
   113c4:	ldr	r0, [sp, #32]
   113c8:	mov	r2, r5
   113cc:	mov	r1, r6
   113d0:	str	r4, [sp]
   113d4:	bl	11178 <getopt_long@plt>
   113d8:	cmn	r0, #1
   113dc:	beq	11698 <__assert_fail@plt+0x3ac>
   113e0:	cmp	r0, #122	; 0x7a
   113e4:	beq	115a8 <__assert_fail@plt+0x2bc>
   113e8:	ble	1142c <__assert_fail@plt+0x140>
   113ec:	movw	r3, #259	; 0x103
   113f0:	cmp	r0, r3
   113f4:	beq	115d0 <__assert_fail@plt+0x2e4>
   113f8:	cmp	r0, #260	; 0x104
   113fc:	bge	11480 <__assert_fail@plt+0x194>
   11400:	movw	r3, #257	; 0x101
   11404:	cmp	r0, r3
   11408:	beq	115b4 <__assert_fail@plt+0x2c8>
   1140c:	ble	11464 <__assert_fail@plt+0x178>
   11410:	movw	r3, #37296	; 0x91b0
   11414:	movt	r3, #4
   11418:	mov	r2, #1
   1141c:	strb	r4, [r3, #16]
   11420:	strb	r4, [r3, #17]
   11424:	strb	r2, [r3, #18]
   11428:	b	113bc <__assert_fail@plt+0xd0>
   1142c:	cmp	r0, #97	; 0x61
   11430:	beq	11544 <__assert_fail@plt+0x258>
   11434:	ble	114b0 <__assert_fail@plt+0x1c4>
   11438:	cmp	r0, #108	; 0x6c
   1143c:	beq	115e4 <__assert_fail@plt+0x2f8>
   11440:	cmp	r0, #119	; 0x77
   11444:	bne	114a0 <__assert_fail@plt+0x1b4>
   11448:	movw	r3, #37296	; 0x91b0
   1144c:	movt	r3, #4
   11450:	mov	r2, #1
   11454:	strb	r4, [r3, #16]
   11458:	strb	r2, [r3, #17]
   1145c:	strb	r4, [r3, #18]
   11460:	b	113bc <__assert_fail@plt+0xd0>
   11464:	cmp	r0, #256	; 0x100
   11468:	bne	114a8 <__assert_fail@plt+0x1bc>
   1146c:	movw	r3, #37296	; 0x91b0
   11470:	movt	r3, #4
   11474:	mov	r2, #1
   11478:	strb	r2, [r3, #13]
   1147c:	b	113bc <__assert_fail@plt+0xd0>
   11480:	movw	r3, #261	; 0x105
   11484:	cmp	r0, r3
   11488:	beq	1153c <__assert_fail@plt+0x250>
   1148c:	cmp	r0, #260	; 0x104
   11490:	bgt	11500 <__assert_fail@plt+0x214>
   11494:	mov	r3, #1
   11498:	str	r3, [sp, #48]	; 0x30
   1149c:	b	113bc <__assert_fail@plt+0xd0>
   114a0:	cmp	r0, #99	; 0x63
   114a4:	beq	11530 <__assert_fail@plt+0x244>
   114a8:	mov	r0, #1
   114ac:	bl	12efc <__assert_fail@plt+0x1c10>
   114b0:	cmn	r0, #3
   114b4:	bne	11520 <__assert_fail@plt+0x234>
   114b8:	ldr	r3, [sp, #96]	; 0x60
   114bc:	movw	r2, #24368	; 0x5f30
   114c0:	movt	r2, #3
   114c4:	movw	r1, #24384	; 0x5f40
   114c8:	movt	r1, #3
   114cc:	str	r4, [sp, #8]
   114d0:	ldr	r0, [r3]
   114d4:	movw	r3, #37176	; 0x9138
   114d8:	movt	r3, #4
   114dc:	stm	sp, {r1, r2}
   114e0:	movw	r2, #24088	; 0x5e18
   114e4:	movt	r2, #3
   114e8:	movw	r1, #21976	; 0x55d8
   114ec:	movt	r1, #3
   114f0:	ldr	r3, [r3]
   114f4:	bl	32fe0 <__assert_fail@plt+0x21cf4>
   114f8:	mov	r0, r4
   114fc:	bl	11190 <exit@plt>
   11500:	movw	r3, #262	; 0x106
   11504:	cmp	r0, r3
   11508:	bne	114a8 <__assert_fail@plt+0x1bc>
   1150c:	movw	r3, #37296	; 0x91b0
   11510:	movt	r3, #4
   11514:	mov	r2, #1
   11518:	strb	r2, [r3, #15]
   1151c:	b	113bc <__assert_fail@plt+0xd0>
   11520:	cmn	r0, #2
   11524:	bne	114a8 <__assert_fail@plt+0x1bc>
   11528:	mov	r0, r4
   1152c:	bl	12efc <__assert_fail@plt+0x1c10>
   11530:	mov	r3, #1
   11534:	str	r3, [sp, #36]	; 0x24
   11538:	b	113bc <__assert_fail@plt+0xd0>
   1153c:	str	r4, [sp, #48]	; 0x30
   11540:	b	113bc <__assert_fail@plt+0xd0>
   11544:	movw	r1, #37180	; 0x913c
   11548:	movt	r1, #4
   1154c:	ldr	r3, [pc, #4052]	; 12528 <__assert_fail@plt+0x123c>
   11550:	str	r4, [sp, #8]
   11554:	mov	lr, #4
   11558:	movw	r2, #37288	; 0x91a8
   1155c:	movt	r2, #4
   11560:	ldr	ip, [r1]
   11564:	movw	r0, #24288	; 0x5ee0
   11568:	movt	r0, #3
   1156c:	str	lr, [sp]
   11570:	ldr	r1, [r2]
   11574:	add	r2, r3, #44	; 0x2c
   11578:	str	ip, [sp, #4]
   1157c:	bl	19b58 <__assert_fail@plt+0x886c>
   11580:	ldr	r3, [sp, #52]	; 0x34
   11584:	mov	r1, #1
   11588:	add	r0, r3, r0, lsl #2
   1158c:	movw	r3, #37296	; 0x91b0
   11590:	movt	r3, #4
   11594:	strb	r1, [r3, #14]
   11598:	ldr	r3, [sp, #24]
   1159c:	ldr	r2, [r0, #148]	; 0x94
   115a0:	str	r2, [r3]
   115a4:	b	113bc <__assert_fail@plt+0xd0>
   115a8:	ldr	r3, [sp, #24]
   115ac:	strb	r4, [r3, #4]
   115b0:	b	113bc <__assert_fail@plt+0xd0>
   115b4:	movw	r3, #37296	; 0x91b0
   115b8:	movt	r3, #4
   115bc:	mov	r2, #1
   115c0:	strb	r2, [r3, #16]
   115c4:	strb	r4, [r3, #17]
   115c8:	strb	r4, [r3, #18]
   115cc:	b	113bc <__assert_fail@plt+0xd0>
   115d0:	movw	r3, #37296	; 0x91b0
   115d4:	movt	r3, #4
   115d8:	mov	r2, #1
   115dc:	strb	r2, [r3, #19]
   115e0:	b	113bc <__assert_fail@plt+0xd0>
   115e4:	mov	r2, #5
   115e8:	movw	sl, #37288	; 0x91a8
   115ec:	movt	sl, #4
   115f0:	movw	r1, #24300	; 0x5eec
   115f4:	movt	r1, #3
   115f8:	mov	r0, r4
   115fc:	ldr	fp, [sl]
   11600:	bl	110a0 <dcgettext@plt>
   11604:	ldr	r3, [sp, #56]	; 0x38
   11608:	mvn	r8, #0
   1160c:	mvn	r9, #0
   11610:	mov	r2, #0
   11614:	strd	r8, [sp]
   11618:	str	r3, [sp, #8]
   1161c:	mov	r3, #0
   11620:	str	r0, [sp, #12]
   11624:	mov	r0, fp
   11628:	str	r4, [sp, #16]
   1162c:	bl	33930 <__assert_fail@plt+0x22644>
   11630:	and	r2, r0, #7
   11634:	movw	r3, #37296	; 0x91b0
   11638:	movt	r3, #4
   1163c:	ldr	fp, [sl]
   11640:	str	r2, [sp, #40]	; 0x28
   11644:	str	r4, [sp, #44]	; 0x2c
   11648:	ldrd	r8, [sp, #40]	; 0x28
   1164c:	strd	r0, [r3]
   11650:	orrs	r2, r8, r9
   11654:	beq	113bc <__assert_fail@plt+0xd0>
   11658:	mov	r2, #5
   1165c:	movw	r1, #24316	; 0x5efc
   11660:	movt	r1, #3
   11664:	mov	r0, r4
   11668:	bl	110a0 <dcgettext@plt>
   1166c:	mov	r5, r0
   11670:	mov	r0, fp
   11674:	bl	32910 <__assert_fail@plt+0x21624>
   11678:	mov	r3, r0
   1167c:	mov	r1, r4
   11680:	mov	r2, r5
   11684:	mov	r0, r4
   11688:	bl	11124 <error@plt>
   1168c:	movw	r1, #24336	; 0x5f10
   11690:	movt	r1, #3
   11694:	b	125c4 <__assert_fail@plt+0x12d8>
   11698:	movw	sl, #37296	; 0x91b0
   1169c:	movt	sl, #4
   116a0:	ldrd	r8, [sl]
   116a4:	mov	r1, #3
   116a8:	movw	r3, #37160	; 0x9128
   116ac:	movt	r3, #4
   116b0:	str	r1, [sl, #20]
   116b4:	str	r3, [sp, #56]	; 0x38
   116b8:	ldr	r1, [r3]
   116bc:	orrs	r3, r8, r9
   116c0:	beq	11a60 <__assert_fail@plt+0x774>
   116c4:	cmp	r1, #9
   116c8:	movwne	r1, #24412	; 0x5f5c
   116cc:	movtne	r1, #3
   116d0:	bne	125c4 <__assert_fail@plt+0x12d8>
   116d4:	cmp	r9, #0
   116d8:	cmpeq	r8, #512	; 0x200
   116dc:	lsrls	r2, r8, #2
   116e0:	orrls	r2, r2, r9, lsl #30
   116e4:	strls	r2, [sl, #8]
   116e8:	bhi	12708 <__assert_fail@plt+0x141c>
   116ec:	ldr	r3, [sp, #56]	; 0x38
   116f0:	ldrb	r3, [r3, #4]
   116f4:	cmp	r3, #10
   116f8:	beq	126d0 <__assert_fail@plt+0x13e4>
   116fc:	ldr	r3, [sp, #36]	; 0x24
   11700:	cmp	r3, #0
   11704:	bne	1279c <__assert_fail@plt+0x14b0>
   11708:	ldrb	r3, [sl, #13]
   1170c:	cmp	r3, #0
   11710:	bne	126e8 <__assert_fail@plt+0x13fc>
   11714:	ldrb	r3, [sl, #16]
   11718:	cmp	r3, #0
   1171c:	beq	1245c <__assert_fail@plt+0x1170>
   11720:	ldr	r3, [sp, #36]	; 0x24
   11724:	cmp	r3, #0
   11728:	beq	12780 <__assert_fail@plt+0x1494>
   1172c:	ldrb	r3, [sl, #17]
   11730:	cmp	r3, #0
   11734:	beq	11af8 <__assert_fail@plt+0x80c>
   11738:	movw	r3, #37264	; 0x9190
   1173c:	movt	r3, #4
   11740:	ldr	r2, [sp, #32]
   11744:	str	r3, [sp, #132]	; 0x84
   11748:	ldr	r3, [r3]
   1174c:	add	r1, r6, r2, lsl #2
   11750:	cmp	r3, r2
   11754:	str	r1, [sp, #100]	; 0x64
   11758:	bne	11774 <__assert_fail@plt+0x488>
   1175c:	add	r2, r1, #4
   11760:	ldr	r1, [sp, #32]
   11764:	str	r2, [sp, #100]	; 0x64
   11768:	movw	r2, #21968	; 0x55d0
   1176c:	movt	r2, #3
   11770:	str	r2, [r6, r1, lsl #2]
   11774:	add	r6, r6, r3, lsl #2
   11778:	ldr	r3, [sp, #100]	; 0x64
   1177c:	cmp	r3, r6
   11780:	bls	126a4 <__assert_fail@plt+0x13b8>
   11784:	movw	r3, #21968	; 0x55d0
   11788:	movt	r3, #3
   1178c:	str	r6, [sp, #60]	; 0x3c
   11790:	mov	fp, sl
   11794:	str	r3, [sp, #112]	; 0x70
   11798:	mov	r3, #1
   1179c:	str	r3, [sp, #88]	; 0x58
   117a0:	ldr	r3, [sp, #36]	; 0x24
   117a4:	cmp	r3, #0
   117a8:	ldr	r3, [sp, #60]	; 0x3c
   117ac:	ldr	r0, [r3], #4
   117b0:	str	r3, [sp, #60]	; 0x3c
   117b4:	str	r0, [sp, #64]	; 0x40
   117b8:	beq	11fb4 <__assert_fail@plt+0xcc8>
   117bc:	ldr	r1, [sp, #112]	; 0x70
   117c0:	bl	11004 <strcmp@plt>
   117c4:	subs	r3, r0, #0
   117c8:	str	r3, [sp, #84]	; 0x54
   117cc:	bne	121a8 <__assert_fail@plt+0xebc>
   117d0:	mov	r3, #1
   117d4:	movw	r1, #24952	; 0x6178
   117d8:	movt	r1, #3
   117dc:	mov	r2, #5
   117e0:	strb	r3, [fp, #12]
   117e4:	bl	110a0 <dcgettext@plt>
   117e8:	movw	r3, #37280	; 0x91a0
   117ec:	movt	r3, #4
   117f0:	str	r0, [sp, #64]	; 0x40
   117f4:	ldr	r7, [r3]
   117f8:	mov	r3, #0
   117fc:	movw	r2, #24996	; 0x61a4
   11800:	movt	r2, #3
   11804:	mov	r0, #0
   11808:	str	r3, [sp, #92]	; 0x5c
   1180c:	mov	r1, #0
   11810:	str	r3, [sp, #120]	; 0x78
   11814:	str	r3, [sp, #156]	; 0x9c
   11818:	str	r3, [sp, #160]	; 0xa0
   1181c:	movw	r3, #25080	; 0x61f8
   11820:	movt	r3, #3
   11824:	str	r2, [sp, #116]	; 0x74
   11828:	mov	r2, #1
   1182c:	strd	r0, [sp, #40]	; 0x28
   11830:	str	r3, [sp, #128]	; 0x80
   11834:	movw	r3, #25064	; 0x61e8
   11838:	movt	r3, #3
   1183c:	strd	r0, [sp, #72]	; 0x48
   11840:	strd	r0, [sp, #104]	; 0x68
   11844:	str	r3, [sp, #124]	; 0x7c
   11848:	mov	r3, #0
   1184c:	strd	r2, [sp, #24]
   11850:	mov	r3, r7
   11854:	mov	r2, #10
   11858:	add	r1, sp, #160	; 0xa0
   1185c:	add	r0, sp, #156	; 0x9c
   11860:	bl	10ff8 <__getdelim@plt>
   11864:	subs	r4, r0, #0
   11868:	ble	11d00 <__assert_fail@plt+0xa14>
   1186c:	ldr	r3, [sp, #156]	; 0x9c
   11870:	ldrb	r2, [r3]
   11874:	cmp	r2, #35	; 0x23
   11878:	beq	119f0 <__assert_fail@plt+0x704>
   1187c:	add	r2, r3, r4
   11880:	ldrb	r0, [r2, #-1]
   11884:	cmp	r0, #10
   11888:	subeq	r4, r4, #1
   1188c:	cmp	r4, #0
   11890:	movle	r2, r4
   11894:	subgt	r2, r4, #1
   11898:	ldrb	r0, [r3, r2]
   1189c:	cmp	r0, #13
   118a0:	subeq	r4, r4, #1
   118a4:	cmp	r4, #0
   118a8:	beq	119f0 <__assert_fail@plt+0x704>
   118ac:	mov	r5, #0
   118b0:	strb	r5, [r3, r4]
   118b4:	ldr	r8, [sp, #156]	; 0x9c
   118b8:	ldrb	r3, [r8]
   118bc:	cmp	r3, #32
   118c0:	cmpne	r3, #9
   118c4:	moveq	r2, #1
   118c8:	movne	r2, #0
   118cc:	bne	121f4 <__assert_fail@plt+0xf08>
   118d0:	add	r2, r8, #1
   118d4:	mov	r6, r2
   118d8:	ldrb	r3, [r2], #1
   118dc:	add	r5, r5, #1
   118e0:	cmp	r3, #9
   118e4:	cmpne	r3, #32
   118e8:	beq	118d4 <__assert_fail@plt+0x5e8>
   118ec:	cmp	r3, #92	; 0x5c
   118f0:	ldreq	r3, [sp, #36]	; 0x24
   118f4:	movne	r3, #0
   118f8:	addeq	r5, r5, #1
   118fc:	addeq	r6, r8, r5
   11900:	str	r3, [sp, #80]	; 0x50
   11904:	ldrb	r3, [fp, #14]
   11908:	cmp	r3, #0
   1190c:	beq	11ecc <__assert_fail@plt+0xbe0>
   11910:	ldr	r3, [sp, #56]	; 0x38
   11914:	ldr	sl, [r3]
   11918:	ldr	r3, [sp, #52]	; 0x34
   1191c:	ldr	r9, [r3, sl, lsl #2]
   11920:	mov	r0, r9
   11924:	bl	111a8 <strlen@plt>
   11928:	mov	r3, r0
   1192c:	mov	r2, r0
   11930:	mov	r1, r9
   11934:	mov	r0, r6
   11938:	str	r3, [sp, #68]	; 0x44
   1193c:	bl	112bc <strncmp@plt>
   11940:	subs	r2, r0, #0
   11944:	bne	11b18 <__assert_fail@plt+0x82c>
   11948:	ldr	r3, [sp, #68]	; 0x44
   1194c:	mov	r1, r9
   11950:	mov	r0, r6
   11954:	add	r5, r5, r3
   11958:	ldrb	r9, [r8, r5]
   1195c:	add	r6, r8, r5
   11960:	strb	r2, [r8, r5]
   11964:	bl	11004 <strcmp@plt>
   11968:	subs	r1, r0, #0
   1196c:	bne	119cc <__assert_fail@plt+0x6e0>
   11970:	ldr	r3, [sp, #52]	; 0x34
   11974:	cmp	r9, #40	; 0x28
   11978:	strbeq	r9, [r6]
   1197c:	add	sl, r3, sl, lsl #2
   11980:	ldr	r2, [sl, #480]	; 0x1e0
   11984:	asr	r3, r2, #31
   11988:	strdeq	r2, [fp]
   1198c:	beq	119a0 <__assert_fail@plt+0x6b4>
   11990:	cmp	r9, #45	; 0x2d
   11994:	add	r5, r5, #1
   11998:	strd	r2, [fp]
   1199c:	beq	12324 <__assert_fail@plt+0x1038>
   119a0:	ldrb	r3, [r8, r5]
   119a4:	ldr	r9, [fp]
   119a8:	ldr	r2, [fp, #4]
   119ac:	cmp	r3, #32
   119b0:	addeq	r5, r5, #1
   119b4:	ldrb	r3, [r8, r5]
   119b8:	lsr	r9, r9, #2
   119bc:	orr	r9, r9, r2, lsl #30
   119c0:	cmp	r3, #40	; 0x28
   119c4:	str	r9, [fp, #8]
   119c8:	beq	12388 <__assert_fail@plt+0x109c>
   119cc:	ldr	r2, [sp, #40]	; 0x28
   119d0:	ldrb	r3, [fp, #17]
   119d4:	adds	r2, r2, #1
   119d8:	str	r2, [sp, #40]	; 0x28
   119dc:	ldr	r2, [sp, #44]	; 0x2c
   119e0:	adc	r2, r2, #0
   119e4:	cmp	r3, #0
   119e8:	str	r2, [sp, #44]	; 0x2c
   119ec:	bne	12070 <__assert_fail@plt+0xd84>
   119f0:	ldr	r3, [r7]
   119f4:	ands	r3, r3, #48	; 0x30
   119f8:	bne	11d00 <__assert_fail@plt+0xa14>
   119fc:	ldr	r2, [sp, #24]
   11a00:	adds	r2, r2, #1
   11a04:	str	r2, [sp, #24]
   11a08:	ldr	r2, [sp, #28]
   11a0c:	adc	r2, r2, #0
   11a10:	str	r2, [sp, #28]
   11a14:	ldrd	r0, [sp, #24]
   11a18:	orrs	r2, r0, r1
   11a1c:	bne	11850 <__assert_fail@plt+0x564>
   11a20:	mov	r0, r3
   11a24:	mov	r2, #5
   11a28:	movw	r1, #24968	; 0x6188
   11a2c:	movt	r1, #3
   11a30:	mov	r4, r3
   11a34:	bl	110a0 <dcgettext@plt>
   11a38:	mov	r5, r0
   11a3c:	mov	r1, #3
   11a40:	ldr	r2, [sp, #64]	; 0x40
   11a44:	mov	r0, r4
   11a48:	bl	32164 <__assert_fail@plt+0x20e78>
   11a4c:	mov	r3, r0
   11a50:	mov	r2, r5
   11a54:	mov	r1, r4
   11a58:	mov	r0, #1
   11a5c:	bl	11124 <error@plt>
   11a60:	ldr	r3, [sp, #52]	; 0x34
   11a64:	cmp	r1, #2
   11a68:	add	r3, r3, r1, lsl #2
   11a6c:	ldr	r2, [r3, #480]	; 0x1e0
   11a70:	asr	r3, r2, #31
   11a74:	lsr	r1, r2, #2
   11a78:	orr	r1, r1, r3, lsl #30
   11a7c:	strd	r2, [sl]
   11a80:	str	r1, [sl, #8]
   11a84:	bhi	116ec <__assert_fail@plt+0x400>
   11a88:	ldr	r3, [sp, #36]	; 0x24
   11a8c:	cmp	r3, #0
   11a90:	beq	1252c <__assert_fail@plt+0x1240>
   11a94:	ldrb	r3, [sl, #14]
   11a98:	cmp	r3, #0
   11a9c:	movwne	r1, #24504	; 0x5fb8
   11aa0:	movtne	r1, #3
   11aa4:	bne	125c4 <__assert_fail@plt+0x12d8>
   11aa8:	ldr	r3, [sp, #56]	; 0x38
   11aac:	ldrb	r3, [r3, #4]
   11ab0:	cmp	r3, #10
   11ab4:	bne	1279c <__assert_fail@plt+0x14b0>
   11ab8:	ldrb	r3, [sl, #13]
   11abc:	cmp	r3, #0
   11ac0:	beq	1278c <__assert_fail@plt+0x14a0>
   11ac4:	ldrb	r3, [sl, #16]
   11ac8:	cmp	r3, #0
   11acc:	beq	1245c <__assert_fail@plt+0x1170>
   11ad0:	ldrb	r3, [sl, #17]
   11ad4:	cmp	r3, #0
   11ad8:	bne	11738 <__assert_fail@plt+0x44c>
   11adc:	ldrb	r3, [sl, #18]
   11ae0:	ldr	r2, [sp, #36]	; 0x24
   11ae4:	eor	r3, r3, #1
   11ae8:	orrs	r4, r2, r3
   11aec:	movweq	r1, #24824	; 0x60f8
   11af0:	movteq	r1, #3
   11af4:	beq	12568 <__assert_fail@plt+0x127c>
   11af8:	ldr	r3, [sp, #36]	; 0x24
   11afc:	ldrb	r2, [sl, #19]
   11b00:	eor	r3, r3, #1
   11b04:	tst	r2, r3
   11b08:	movwne	r1, #24888	; 0x6138
   11b0c:	movtne	r1, #3
   11b10:	beq	11738 <__assert_fail@plt+0x44c>
   11b14:	b	12568 <__assert_fail@plt+0x127c>
   11b18:	ldrb	r9, [r6]
   11b1c:	sub	r2, r4, r5
   11b20:	ldr	r3, [fp, #20]
   11b24:	cmp	r9, #92	; 0x5c
   11b28:	addeq	r3, r3, #1
   11b2c:	cmp	r2, r3
   11b30:	bcc	119cc <__assert_fail@plt+0x6e0>
   11b34:	cmp	sl, #9
   11b38:	beq	1225c <__assert_fail@plt+0xf70>
   11b3c:	ldr	r9, [fp, #8]
   11b40:	add	r5, r5, r9
   11b44:	ldrb	r3, [r8, r5]
   11b48:	cmp	r3, #32
   11b4c:	cmpne	r3, #9
   11b50:	movne	r3, #1
   11b54:	moveq	r3, #0
   11b58:	bne	119cc <__assert_fail@plt+0x6e0>
   11b5c:	cmp	r9, #0
   11b60:	add	sl, r5, #1
   11b64:	strb	r3, [r8, r5]
   11b68:	beq	126b0 <__assert_fail@plt+0x13c4>
   11b6c:	bl	11184 <__ctype_b_loc@plt>
   11b70:	ldr	r0, [r0]
   11b74:	sub	r2, r6, #1
   11b78:	add	r1, r2, #1
   11b7c:	ldrb	r3, [r2, #1]
   11b80:	lsl	r3, r3, #1
   11b84:	ldrh	r3, [r0, r3]
   11b88:	tst	r3, #4096	; 0x1000
   11b8c:	beq	119cc <__assert_fail@plt+0x6e0>
   11b90:	add	r3, r2, #2
   11b94:	mov	r2, r1
   11b98:	sub	r1, r3, r6
   11b9c:	cmp	r9, r1
   11ba0:	bhi	11b78 <__assert_fail@plt+0x88c>
   11ba4:	ldrb	r3, [r3]
   11ba8:	cmp	r3, #0
   11bac:	bne	119cc <__assert_fail@plt+0x6e0>
   11bb0:	ldr	r2, [sp, #56]	; 0x38
   11bb4:	sub	r3, r4, sl
   11bb8:	cmp	r3, #1
   11bbc:	ldr	r2, [r2, #8]
   11bc0:	beq	122e8 <__assert_fail@plt+0xffc>
   11bc4:	ldrb	r3, [r8, sl]
   11bc8:	cmp	r3, #32
   11bcc:	cmpne	r3, #42	; 0x2a
   11bd0:	movne	r3, #1
   11bd4:	moveq	r3, #0
   11bd8:	bne	122e8 <__assert_fail@plt+0xffc>
   11bdc:	cmp	r2, #1
   11be0:	beq	11bf0 <__assert_fail@plt+0x904>
   11be4:	ldr	r2, [sp, #56]	; 0x38
   11be8:	add	sl, r5, #2
   11bec:	str	r3, [r2, #8]
   11bf0:	ldr	r3, [sp, #80]	; 0x50
   11bf4:	add	r5, r8, sl
   11bf8:	cmp	r3, #0
   11bfc:	bne	1268c <__assert_fail@plt+0x13a0>
   11c00:	ldr	r3, [sp, #84]	; 0x54
   11c04:	cmp	r3, #0
   11c08:	bne	11c20 <__assert_fail@plt+0x934>
   11c0c:	mov	r0, r5
   11c10:	ldr	r1, [sp, #112]	; 0x70
   11c14:	bl	11004 <strcmp@plt>
   11c18:	cmp	r0, #0
   11c1c:	beq	119cc <__assert_fail@plt+0x6e0>
   11c20:	ldrb	r3, [fp, #16]
   11c24:	cmp	r3, #0
   11c28:	movne	r8, #0
   11c2c:	bne	11c44 <__assert_fail@plt+0x958>
   11c30:	mov	r1, #10
   11c34:	mov	r0, r5
   11c38:	bl	111b4 <strchr@plt>
   11c3c:	adds	r8, r0, #0
   11c40:	movne	r8, #1
   11c44:	add	r3, sp, #168	; 0xa8
   11c48:	add	r2, sp, #164	; 0xa4
   11c4c:	add	r1, sp, #248	; 0xf8
   11c50:	mov	r0, r5
   11c54:	bl	12d30 <__assert_fail@plt+0x1a44>
   11c58:	subs	r3, r0, #0
   11c5c:	mov	sl, r8
   11c60:	str	r3, [sp, #68]	; 0x44
   11c64:	bne	120c8 <__assert_fail@plt+0xddc>
   11c68:	ldr	r2, [sp, #72]	; 0x48
   11c6c:	ldrb	r3, [fp, #16]
   11c70:	adds	r2, r2, #1
   11c74:	str	r2, [sp, #72]	; 0x48
   11c78:	ldr	r2, [sp, #76]	; 0x4c
   11c7c:	adc	r2, r2, #0
   11c80:	cmp	r3, #0
   11c84:	str	r2, [sp, #76]	; 0x4c
   11c88:	bne	11cec <__assert_fail@plt+0xa00>
   11c8c:	cmp	r8, #0
   11c90:	beq	11cbc <__assert_fail@plt+0x9d0>
   11c94:	ldr	r3, [sp, #96]	; 0x60
   11c98:	ldr	r0, [r3]
   11c9c:	ldr	r3, [r0, #20]
   11ca0:	ldr	r2, [r0, #24]
   11ca4:	cmp	r3, r2
   11ca8:	addcc	r1, r3, #1
   11cac:	movcc	r2, #92	; 0x5c
   11cb0:	strcc	r1, [r0, #20]
   11cb4:	strbcc	r2, [r3]
   11cb8:	bcs	126f4 <__assert_fail@plt+0x1408>
   11cbc:	mov	r1, sl
   11cc0:	mov	r0, r5
   11cc4:	bl	12988 <__assert_fail@plt+0x169c>
   11cc8:	movw	r1, #25044	; 0x61d4
   11ccc:	movt	r1, #3
   11cd0:	mov	r2, #5
   11cd4:	mov	r0, #0
   11cd8:	bl	110a0 <dcgettext@plt>
   11cdc:	mov	r2, r0
   11ce0:	mov	r0, #1
   11ce4:	ldr	r1, [sp, #124]	; 0x7c
   11ce8:	bl	111fc <__printf_chk@plt>
   11cec:	ldr	r3, [sp, #36]	; 0x24
   11cf0:	str	r3, [sp, #92]	; 0x5c
   11cf4:	ldr	r3, [r7]
   11cf8:	ands	r3, r3, #48	; 0x30
   11cfc:	beq	119fc <__assert_fail@plt+0x710>
   11d00:	ldr	r0, [sp, #156]	; 0x9c
   11d04:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   11d08:	ldr	r3, [r7]
   11d0c:	mov	r0, r7
   11d10:	ands	r5, r3, #32
   11d14:	ldr	r3, [sp, #84]	; 0x54
   11d18:	mvneq	r4, #0
   11d1c:	movne	r4, #0
   11d20:	cmp	r3, #0
   11d24:	bne	12200 <__assert_fail@plt+0xf14>
   11d28:	bl	1128c <clearerr_unlocked@plt>
   11d2c:	cmp	r4, #0
   11d30:	bge	12314 <__assert_fail@plt+0x1028>
   11d34:	ldr	r3, [sp, #92]	; 0x5c
   11d38:	cmp	r3, #0
   11d3c:	beq	12478 <__assert_fail@plt+0x118c>
   11d40:	ldrb	r3, [fp, #16]
   11d44:	cmp	r3, #0
   11d48:	bne	12300 <__assert_fail@plt+0x1014>
   11d4c:	ldrd	r0, [sp, #40]	; 0x28
   11d50:	orrs	r3, r0, r1
   11d54:	beq	11da8 <__assert_fail@plt+0xabc>
   11d58:	mov	r3, #0
   11d5c:	mvn	r2, #0
   11d60:	cmp	r1, r3
   11d64:	cmpeq	r0, r2
   11d68:	ldrls	r3, [sp, #40]	; 0x28
   11d6c:	bhi	12618 <__assert_fail@plt+0x132c>
   11d70:	mov	r0, #5
   11d74:	movw	r2, #25148	; 0x623c
   11d78:	movt	r2, #3
   11d7c:	movw	r1, #25196	; 0x626c
   11d80:	movt	r1, #3
   11d84:	str	r0, [sp]
   11d88:	mov	r0, #0
   11d8c:	bl	112e0 <dcngettext@plt>
   11d90:	ldrd	r4, [sp, #40]	; 0x28
   11d94:	mov	r1, #0
   11d98:	mov	r2, r0
   11d9c:	mov	r0, r1
   11da0:	strd	r4, [sp]
   11da4:	bl	11124 <error@plt>
   11da8:	ldrd	r0, [sp, #72]	; 0x48
   11dac:	orrs	r3, r0, r1
   11db0:	beq	11e04 <__assert_fail@plt+0xb18>
   11db4:	mov	r3, #0
   11db8:	mvn	r2, #0
   11dbc:	cmp	r1, r3
   11dc0:	cmpeq	r0, r2
   11dc4:	ldrls	r3, [sp, #72]	; 0x48
   11dc8:	bhi	125fc <__assert_fail@plt+0x1310>
   11dcc:	mov	r0, #5
   11dd0:	movw	r2, #25240	; 0x6298
   11dd4:	movt	r2, #3
   11dd8:	movw	r1, #25288	; 0x62c8
   11ddc:	movt	r1, #3
   11de0:	str	r0, [sp]
   11de4:	mov	r0, #0
   11de8:	bl	112e0 <dcngettext@plt>
   11dec:	ldrd	r4, [sp, #72]	; 0x48
   11df0:	mov	r1, #0
   11df4:	mov	r2, r0
   11df8:	mov	r0, r1
   11dfc:	strd	r4, [sp]
   11e00:	bl	11124 <error@plt>
   11e04:	ldrd	r0, [sp, #104]	; 0x68
   11e08:	orrs	r3, r0, r1
   11e0c:	beq	11e60 <__assert_fail@plt+0xb74>
   11e10:	mov	r3, #0
   11e14:	mvn	r2, #0
   11e18:	cmp	r1, r3
   11e1c:	cmpeq	r0, r2
   11e20:	ldrls	r3, [sp, #104]	; 0x68
   11e24:	bhi	125e0 <__assert_fail@plt+0x12f4>
   11e28:	mov	r0, #5
   11e2c:	movw	r2, #25332	; 0x62f4
   11e30:	movt	r2, #3
   11e34:	movw	r1, #25380	; 0x6324
   11e38:	movt	r1, #3
   11e3c:	str	r0, [sp]
   11e40:	mov	r0, #0
   11e44:	bl	112e0 <dcngettext@plt>
   11e48:	ldrd	r4, [sp, #104]	; 0x68
   11e4c:	mov	r1, #0
   11e50:	mov	r2, r0
   11e54:	mov	r0, r1
   11e58:	strd	r4, [sp]
   11e5c:	bl	11124 <error@plt>
   11e60:	ldrb	r3, [fp, #13]
   11e64:	cmp	r3, #0
   11e68:	beq	12300 <__assert_fail@plt+0x1014>
   11e6c:	ldr	r3, [sp, #120]	; 0x78
   11e70:	cmp	r3, #0
   11e74:	beq	12634 <__assert_fail@plt+0x1348>
   11e78:	ldrd	r0, [sp, #72]	; 0x48
   11e7c:	ldrd	r2, [sp, #104]	; 0x68
   11e80:	orr	ip, r0, r2
   11e84:	orr	r3, r1, r3
   11e88:	mov	lr, r2
   11e8c:	str	ip, [sp, #136]	; 0x88
   11e90:	str	r3, [sp, #140]	; 0x8c
   11e94:	ldrd	r2, [sp, #136]	; 0x88
   11e98:	orrs	r3, r2, r3
   11e9c:	bne	1230c <__assert_fail@plt+0x1020>
   11ea0:	ldrd	r2, [sp, #40]	; 0x28
   11ea4:	ldrb	r7, [fp, #19]
   11ea8:	mov	r1, r2
   11eac:	orrs	r3, r1, r3
   11eb0:	eor	r7, r7, #1
   11eb4:	orreq	r7, r7, #1
   11eb8:	and	r7, r7, #1
   11ebc:	ldr	r3, [sp, #88]	; 0x58
   11ec0:	and	r3, r3, r7
   11ec4:	str	r3, [sp, #88]	; 0x58
   11ec8:	b	12028 <__assert_fail@plt+0xd3c>
   11ecc:	ldr	r9, [fp, #24]
   11ed0:	cmp	r9, #0
   11ed4:	bne	11f08 <__assert_fail@plt+0xc1c>
   11ed8:	movw	r3, #24260	; 0x5ec4
   11edc:	movt	r3, #3
   11ee0:	movw	sl, #21340	; 0x535c
   11ee4:	movt	sl, #3
   11ee8:	mov	r0, r3
   11eec:	bl	111a8 <strlen@plt>
   11ef0:	ldr	r3, [sl, #4]!
   11ef4:	cmp	r9, r0
   11ef8:	movcc	r9, r0
   11efc:	str	r9, [fp, #24]
   11f00:	cmp	r3, #0
   11f04:	bne	11ee8 <__assert_fail@plt+0xbfc>
   11f08:	ldrb	r3, [r6]
   11f0c:	ldr	r1, [fp, #24]
   11f10:	ands	r9, r3, #223	; 0xdf
   11f14:	beq	11f80 <__assert_fail@plt+0xc94>
   11f18:	cmp	r3, #45	; 0x2d
   11f1c:	cmpne	r3, #9
   11f20:	movne	r9, #1
   11f24:	moveq	r9, #0
   11f28:	cmp	r3, #40	; 0x28
   11f2c:	moveq	r3, #0
   11f30:	andne	r3, r9, #1
   11f34:	cmp	r3, #0
   11f38:	beq	12594 <__assert_fail@plt+0x12a8>
   11f3c:	mov	r2, r6
   11f40:	mov	r9, #0
   11f44:	add	r9, r9, #1
   11f48:	cmp	r9, r1
   11f4c:	bhi	119cc <__assert_fail@plt+0x6e0>
   11f50:	ldrb	r3, [r2, #1]!
   11f54:	tst	r3, #223	; 0xdf
   11f58:	beq	11f80 <__assert_fail@plt+0xc94>
   11f5c:	cmp	r3, #9
   11f60:	cmpne	r3, #45	; 0x2d
   11f64:	movne	r0, #1
   11f68:	moveq	r0, #0
   11f6c:	cmp	r3, #40	; 0x28
   11f70:	moveq	r3, #0
   11f74:	andne	r3, r0, #1
   11f78:	cmp	r3, #0
   11f7c:	bne	11f44 <__assert_fail@plt+0xc58>
   11f80:	ldrb	sl, [r6, r9]
   11f84:	mov	r3, #0
   11f88:	movw	r1, #21340	; 0x535c
   11f8c:	movt	r1, #3
   11f90:	mov	r0, r6
   11f94:	strb	r3, [r6, r9]
   11f98:	bl	1990c <__assert_fail@plt+0x8620>
   11f9c:	cmp	r0, #2
   11fa0:	strb	sl, [r6, r9]
   11fa4:	ble	119cc <__assert_fail@plt+0x6e0>
   11fa8:	ldr	r3, [sp, #56]	; 0x38
   11fac:	str	r0, [r3]
   11fb0:	b	11910 <__assert_fail@plt+0x624>
   11fb4:	ldr	r5, [sp, #64]	; 0x40
   11fb8:	add	r3, sp, #248	; 0xf8
   11fbc:	add	r2, sp, #168	; 0xa8
   11fc0:	add	r1, sp, #176	; 0xb0
   11fc4:	mov	r0, r5
   11fc8:	bl	12d30 <__assert_fail@plt+0x1a44>
   11fcc:	cmp	r0, #0
   11fd0:	beq	12024 <__assert_fail@plt+0xd38>
   11fd4:	add	r3, sp, #48	; 0x30
   11fd8:	mov	r0, r5
   11fdc:	ldr	r1, [sp, #132]	; 0x84
   11fe0:	ldm	r3, {r3, r5, lr}
   11fe4:	add	r2, sp, #176	; 0xb0
   11fe8:	ldr	ip, [r1]
   11fec:	mov	r1, #1
   11ff0:	ldr	r4, [lr]
   11ff4:	ldrb	lr, [lr, #4]
   11ff8:	ldrd	r6, [sp, #248]	; 0xf8
   11ffc:	add	r4, r5, r4, lsl #2
   12000:	ldr	r5, [sp, #32]
   12004:	str	lr, [sp]
   12008:	ldr	r4, [r4, #544]	; 0x220
   1200c:	strd	r6, [sp, #8]
   12010:	subs	ip, ip, r5
   12014:	movne	ip, #1
   12018:	str	ip, [sp, #4]
   1201c:	blx	r4
   12020:	ldr	r0, [sp, #88]	; 0x58
   12024:	str	r0, [sp, #88]	; 0x58
   12028:	ldr	r2, [sp, #60]	; 0x3c
   1202c:	ldr	r3, [sp, #100]	; 0x64
   12030:	cmp	r3, r2
   12034:	bhi	117a0 <__assert_fail@plt+0x4b4>
   12038:	mov	sl, fp
   1203c:	ldrb	r3, [sl, #12]
   12040:	cmp	r3, #0
   12044:	bne	1259c <__assert_fail@plt+0x12b0>
   12048:	ldr	r3, [sp, #88]	; 0x58
   1204c:	eor	r0, r3, #1
   12050:	uxtb	r0, r0
   12054:	add	sp, sp, #324	; 0x144
   12058:	ldrd	r4, [sp]
   1205c:	ldrd	r6, [sp, #8]
   12060:	ldrd	r8, [sp, #16]
   12064:	ldrd	sl, [sp, #24]
   12068:	add	sp, sp, #32
   1206c:	pop	{pc}		; (ldr pc, [sp], #4)
   12070:	mov	r2, #5
   12074:	mov	r0, #0
   12078:	ldr	r1, [sp, #116]	; 0x74
   1207c:	bl	110a0 <dcgettext@plt>
   12080:	mov	r4, r0
   12084:	mov	r1, #3
   12088:	ldr	r2, [sp, #64]	; 0x40
   1208c:	mov	r0, #0
   12090:	bl	32164 <__assert_fail@plt+0x20e78>
   12094:	ldr	lr, [sp, #52]	; 0x34
   12098:	mov	r2, r4
   1209c:	mov	r1, #0
   120a0:	ldr	r3, [sp, #56]	; 0x38
   120a4:	ldrd	r4, [sp, #24]
   120a8:	ldr	ip, [r3]
   120ac:	mov	r3, r0
   120b0:	mov	r0, r1
   120b4:	strd	r4, [sp]
   120b8:	ldr	ip, [lr, ip, lsl #2]
   120bc:	str	ip, [sp, #8]
   120c0:	bl	11124 <error@plt>
   120c4:	b	119f0 <__assert_fail@plt+0x704>
   120c8:	ldrb	r3, [fp, #13]
   120cc:	cmp	r3, #0
   120d0:	beq	120e0 <__assert_fail@plt+0xdf4>
   120d4:	ldrb	r3, [sp, #164]	; 0xa4
   120d8:	cmp	r3, #0
   120dc:	bne	11cec <__assert_fail@plt+0xa00>
   120e0:	ldr	r9, [fp, #8]
   120e4:	lsrs	r9, r9, #1
   120e8:	beq	12700 <__assert_fail@plt+0x1414>
   120ec:	bl	11160 <__ctype_tolower_loc@plt>
   120f0:	mov	r4, #0
   120f4:	add	r2, sp, #247	; 0xf7
   120f8:	str	r7, [sp, #80]	; 0x50
   120fc:	add	ip, r6, #1
   12100:	ldr	r1, [r0]
   12104:	ldr	r7, [sp, #52]	; 0x34
   12108:	b	12134 <__assert_fail@plt+0xe48>
   1210c:	ldrb	r0, [ip, r4, lsl #1]
   12110:	and	r3, r3, #15
   12114:	add	r3, r7, r3
   12118:	ldrb	r3, [r3, #528]	; 0x210
   1211c:	ldr	r0, [r1, r0, lsl #2]
   12120:	cmp	r0, r3
   12124:	bne	12150 <__assert_fail@plt+0xe64>
   12128:	add	r4, r4, #1
   1212c:	cmp	r9, r4
   12130:	beq	124bc <__assert_fail@plt+0x11d0>
   12134:	ldrb	r3, [r2, #1]!
   12138:	ldrb	lr, [r6, r4, lsl #1]
   1213c:	add	r0, r7, r3, lsr #4
   12140:	ldrb	r0, [r0, #528]	; 0x210
   12144:	ldr	lr, [r1, lr, lsl #2]
   12148:	cmp	lr, r0
   1214c:	beq	1210c <__assert_fail@plt+0xe20>
   12150:	ldrb	r3, [fp, #16]
   12154:	ldr	r2, [sp, #104]	; 0x68
   12158:	ldr	r7, [sp, #80]	; 0x50
   1215c:	adds	r2, r2, #1
   12160:	str	r2, [sp, #104]	; 0x68
   12164:	ldr	r2, [sp, #108]	; 0x6c
   12168:	adc	r2, r2, #0
   1216c:	cmp	r3, #0
   12170:	str	r2, [sp, #108]	; 0x6c
   12174:	bne	11cec <__assert_fail@plt+0xa00>
   12178:	cmp	r8, #0
   1217c:	bne	124f4 <__assert_fail@plt+0x1208>
   12180:	mov	r1, sl
   12184:	mov	r0, r5
   12188:	bl	12988 <__assert_fail@plt+0x169c>
   1218c:	cmp	r9, r4
   12190:	beq	12674 <__assert_fail@plt+0x1388>
   12194:	movw	r1, #25072	; 0x61f0
   12198:	movt	r1, #3
   1219c:	mov	r2, #5
   121a0:	mov	r0, #0
   121a4:	b	11cd8 <__assert_fail@plt+0x9ec>
   121a8:	movw	r1, #21972	; 0x55d4
   121ac:	movt	r1, #3
   121b0:	ldr	r0, [sp, #64]	; 0x40
   121b4:	bl	2dc68 <__assert_fail@plt+0x1c97c>
   121b8:	subs	r7, r0, #0
   121bc:	bne	117f8 <__assert_fail@plt+0x50c>
   121c0:	bl	111c0 <__errno_location@plt>
   121c4:	ldr	r4, [r0]
   121c8:	mov	r1, #3
   121cc:	mov	r0, r7
   121d0:	ldr	r2, [sp, #64]	; 0x40
   121d4:	bl	32164 <__assert_fail@plt+0x20e78>
   121d8:	mov	r3, r0
   121dc:	movw	r2, #24332	; 0x5f0c
   121e0:	movt	r2, #3
   121e4:	mov	r0, r7
   121e8:	mov	r1, r4
   121ec:	bl	11124 <error@plt>
   121f0:	b	11ebc <__assert_fail@plt+0xbd0>
   121f4:	mov	r5, r2
   121f8:	mov	r6, r8
   121fc:	b	118ec <__assert_fail@plt+0x600>
   12200:	bl	2db54 <__assert_fail@plt+0x1c868>
   12204:	cmp	r0, #0
   12208:	beq	11d2c <__assert_fail@plt+0xa40>
   1220c:	cmp	r5, #0
   12210:	beq	12588 <__assert_fail@plt+0x129c>
   12214:	movw	r1, #25084	; 0x61fc
   12218:	movt	r1, #3
   1221c:	mov	r2, #5
   12220:	mov	r0, #0
   12224:	bl	110a0 <dcgettext@plt>
   12228:	mov	r5, r0
   1222c:	mov	r4, #0
   12230:	mov	r1, #3
   12234:	mov	r0, #0
   12238:	ldr	r2, [sp, #64]	; 0x40
   1223c:	bl	32164 <__assert_fail@plt+0x20e78>
   12240:	mov	r3, r0
   12244:	mov	r2, r5
   12248:	mov	r1, r4
   1224c:	mov	r0, #0
   12250:	mov	r7, #0
   12254:	bl	11124 <error@plt>
   12258:	b	11ebc <__assert_fail@plt+0xbd0>
   1225c:	mov	r3, #0
   12260:	lsl	r9, r9, #1
   12264:	str	r3, [fp, #8]
   12268:	bl	11184 <__ctype_b_loc@plt>
   1226c:	ldr	r1, [r0]
   12270:	ldrh	r3, [r1, r9]
   12274:	tst	r3, #4096	; 0x1000
   12278:	beq	119cc <__assert_fail@plt+0x6e0>
   1227c:	mov	r2, r6
   12280:	rsb	ip, r6, #1
   12284:	add	r0, ip, r2
   12288:	ldrb	r3, [r2, #1]!
   1228c:	lsl	r3, r3, #1
   12290:	ldrh	r3, [r1, r3]
   12294:	tst	r3, #4096	; 0x1000
   12298:	bne	12284 <__assert_fail@plt+0xf98>
   1229c:	sub	r3, r0, #2
   122a0:	mov	r9, r0
   122a4:	str	r0, [fp, #8]
   122a8:	cmp	r3, #126	; 0x7e
   122ac:	bhi	119cc <__assert_fail@plt+0x6e0>
   122b0:	ands	r3, r0, #1
   122b4:	bne	119cc <__assert_fail@plt+0x6e0>
   122b8:	lsl	r2, r0, #2
   122bc:	add	r5, r5, r0
   122c0:	strd	r2, [fp]
   122c4:	ldrb	r3, [r8, r5]
   122c8:	cmp	r3, #9
   122cc:	cmpne	r3, #32
   122d0:	moveq	r3, #0
   122d4:	movne	r3, #1
   122d8:	addeq	sl, r5, #1
   122dc:	strbeq	r3, [r8, r5]
   122e0:	beq	11b6c <__assert_fail@plt+0x880>
   122e4:	b	119cc <__assert_fail@plt+0x6e0>
   122e8:	cmp	r2, #0
   122ec:	beq	119cc <__assert_fail@plt+0x6e0>
   122f0:	ldr	r2, [sp, #56]	; 0x38
   122f4:	mov	r3, #1
   122f8:	str	r3, [r2, #8]
   122fc:	b	11bf0 <__assert_fail@plt+0x904>
   12300:	ldr	r3, [sp, #120]	; 0x78
   12304:	cmp	r3, #0
   12308:	bne	11e78 <__assert_fail@plt+0xb8c>
   1230c:	mov	r7, #0
   12310:	b	11eb8 <__assert_fail@plt+0xbcc>
   12314:	movwne	r5, #24332	; 0x5f0c
   12318:	movtne	r5, #3
   1231c:	bne	12230 <__assert_fail@plt+0xf44>
   12320:	b	12214 <__assert_fail@plt+0xf28>
   12324:	mov	r2, r1
   12328:	add	r0, r8, r5
   1232c:	str	r1, [sp]
   12330:	add	r3, sp, #168	; 0xa8
   12334:	add	r1, sp, #164	; 0xa4
   12338:	bl	33a74 <__assert_fail@plt+0x22788>
   1233c:	subs	ip, r0, #0
   12340:	bne	119cc <__assert_fail@plt+0x6e0>
   12344:	ldrd	r0, [sp, #168]	; 0xa8
   12348:	orrs	r3, r0, r1
   1234c:	beq	119cc <__assert_fail@plt+0x6e0>
   12350:	ldrd	r2, [fp]
   12354:	cmp	r1, r3
   12358:	cmpeq	r0, r2
   1235c:	bhi	119cc <__assert_fail@plt+0x6e0>
   12360:	and	r3, r0, #7
   12364:	str	r3, [sp, #144]	; 0x90
   12368:	str	ip, [sp, #148]	; 0x94
   1236c:	ldrd	r2, [sp, #144]	; 0x90
   12370:	orrs	r3, r2, r3
   12374:	bne	119cc <__assert_fail@plt+0x6e0>
   12378:	ldr	r5, [sp, #164]	; 0xa4
   1237c:	strd	r0, [fp]
   12380:	sub	r5, r5, r8
   12384:	b	119a0 <__assert_fail@plt+0x6b4>
   12388:	add	r3, r5, #1
   1238c:	subs	r4, r4, r3
   12390:	beq	119cc <__assert_fail@plt+0x6e0>
   12394:	subs	r4, r4, #1
   12398:	add	r5, r8, r3
   1239c:	bne	123ac <__assert_fail@plt+0x10c0>
   123a0:	b	12648 <__assert_fail@plt+0x135c>
   123a4:	subs	r4, r4, #1
   123a8:	beq	12648 <__assert_fail@plt+0x135c>
   123ac:	ldrb	r2, [r5, r4]
   123b0:	cmp	r2, #41	; 0x29
   123b4:	bne	123a4 <__assert_fail@plt+0x10b8>
   123b8:	add	r6, r5, r4
   123bc:	ldr	r3, [sp, #80]	; 0x50
   123c0:	cmp	r3, #0
   123c4:	bne	126b8 <__assert_fail@plt+0x13cc>
   123c8:	mov	r3, #0
   123cc:	add	r4, r4, #1
   123d0:	strb	r3, [r6]
   123d4:	b	123dc <__assert_fail@plt+0x10f0>
   123d8:	add	r4, r4, #1
   123dc:	ldrb	r3, [r5, r4]
   123e0:	cmp	r3, #9
   123e4:	cmpne	r3, #32
   123e8:	beq	123d8 <__assert_fail@plt+0x10ec>
   123ec:	cmp	r3, #61	; 0x3d
   123f0:	bne	119cc <__assert_fail@plt+0x6e0>
   123f4:	add	r4, r4, #1
   123f8:	add	r3, r5, r4
   123fc:	ldrb	r2, [r3]
   12400:	mov	r6, r3
   12404:	add	r3, r3, #1
   12408:	cmp	r2, #9
   1240c:	cmpne	r2, #32
   12410:	beq	123fc <__assert_fail@plt+0x1110>
   12414:	add	r9, r6, r9
   12418:	mov	r8, r6
   1241c:	b	1243c <__assert_fail@plt+0x1150>
   12420:	bl	11184 <__ctype_b_loc@plt>
   12424:	ldr	r3, [r0]
   12428:	lsl	r4, r4, #1
   1242c:	ldrh	r3, [r3, r4]
   12430:	tst	r3, #4096	; 0x1000
   12434:	beq	119cc <__assert_fail@plt+0x6e0>
   12438:	add	r8, r8, #1
   1243c:	cmp	r8, r9
   12440:	ldrb	r4, [r8]
   12444:	bne	12420 <__assert_fail@plt+0x1134>
   12448:	clz	r0, r4
   1244c:	lsr	r0, r0, #5
   12450:	cmp	r0, #0
   12454:	bne	11c00 <__assert_fail@plt+0x914>
   12458:	b	119cc <__assert_fail@plt+0x6e0>
   1245c:	ldrb	r3, [sl, #17]
   12460:	cmp	r3, #0
   12464:	beq	11adc <__assert_fail@plt+0x7f0>
   12468:	ldr	r3, [sp, #36]	; 0x24
   1246c:	cmp	r3, #0
   12470:	bne	11738 <__assert_fail@plt+0x44c>
   12474:	b	12560 <__assert_fail@plt+0x1274>
   12478:	movw	r1, #25100	; 0x620c
   1247c:	movt	r1, #3
   12480:	mov	r2, #5
   12484:	mov	r7, r3
   12488:	mov	r0, r7
   1248c:	bl	110a0 <dcgettext@plt>
   12490:	mov	r4, r0
   12494:	mov	r1, #3
   12498:	ldr	r2, [sp, #64]	; 0x40
   1249c:	mov	r0, r7
   124a0:	bl	32164 <__assert_fail@plt+0x20e78>
   124a4:	mov	r3, r0
   124a8:	mov	r2, r4
   124ac:	mov	r1, r7
   124b0:	mov	r0, r7
   124b4:	bl	11124 <error@plt>
   124b8:	b	11eb8 <__assert_fail@plt+0xbcc>
   124bc:	ldr	r7, [sp, #80]	; 0x50
   124c0:	mov	r4, r9
   124c4:	ldrb	r3, [fp, #16]
   124c8:	cmp	r3, #0
   124cc:	str	r3, [sp, #120]	; 0x78
   124d0:	bne	11cec <__assert_fail@plt+0xa00>
   124d4:	ldrb	r3, [fp, #18]
   124d8:	cmp	r3, #0
   124dc:	str	r3, [sp, #120]	; 0x78
   124e0:	bne	11cec <__assert_fail@plt+0xa00>
   124e4:	cmp	r8, #0
   124e8:	beq	12660 <__assert_fail@plt+0x1374>
   124ec:	ldr	r3, [sp, #68]	; 0x44
   124f0:	str	r3, [sp, #120]	; 0x78
   124f4:	ldr	r3, [sp, #96]	; 0x60
   124f8:	ldr	r0, [r3]
   124fc:	ldr	r3, [r0, #20]
   12500:	ldr	r2, [r0, #24]
   12504:	cmp	r3, r2
   12508:	addcc	r1, r3, #1
   1250c:	movcc	r2, #92	; 0x5c
   12510:	strcc	r1, [r0, #20]
   12514:	strbcc	r2, [r3]
   12518:	bcc	12180 <__assert_fail@plt+0xe94>
   1251c:	mov	r1, #92	; 0x5c
   12520:	bl	11244 <__overflow@plt>
   12524:	b	12180 <__assert_fail@plt+0xe94>
   12528:	strdeq	r5, [r3], -r0
   1252c:	ldr	r3, [sp, #56]	; 0x38
   12530:	ldrb	r3, [r3, #4]
   12534:	cmp	r3, #10
   12538:	bne	11708 <__assert_fail@plt+0x41c>
   1253c:	ldrb	r3, [sl, #13]
   12540:	cmp	r3, #0
   12544:	bne	126e8 <__assert_fail@plt+0x13fc>
   12548:	ldrb	r3, [sl, #16]
   1254c:	cmp	r3, #0
   12550:	bne	12780 <__assert_fail@plt+0x1494>
   12554:	ldrb	r3, [sl, #17]
   12558:	cmp	r3, #0
   1255c:	beq	11adc <__assert_fail@plt+0x7f0>
   12560:	movw	r1, #24760	; 0x60b8
   12564:	movt	r1, #3
   12568:	mov	r2, #5
   1256c:	mov	r0, #0
   12570:	bl	110a0 <dcgettext@plt>
   12574:	mov	r1, #0
   12578:	mov	r2, r0
   1257c:	mov	r0, r1
   12580:	bl	11124 <error@plt>
   12584:	b	114a8 <__assert_fail@plt+0x1bc>
   12588:	bl	111c0 <__errno_location@plt>
   1258c:	ldr	r4, [r0]
   12590:	b	11d2c <__assert_fail@plt+0xa40>
   12594:	mov	r9, r3
   12598:	b	11f80 <__assert_fail@plt+0xc94>
   1259c:	movw	r3, #37280	; 0x91a0
   125a0:	movt	r3, #4
   125a4:	ldr	r0, [r3]
   125a8:	bl	2db54 <__assert_fail@plt+0x1c868>
   125ac:	cmn	r0, #1
   125b0:	bne	12048 <__assert_fail@plt+0xd5c>
   125b4:	bl	111c0 <__errno_location@plt>
   125b8:	ldr	r4, [r0]
   125bc:	movw	r1, #24952	; 0x6178
   125c0:	movt	r1, #3
   125c4:	mov	r2, #5
   125c8:	mov	r0, #0
   125cc:	bl	110a0 <dcgettext@plt>
   125d0:	mov	r2, r0
   125d4:	mov	r1, r4
   125d8:	mov	r0, #1
   125dc:	bl	11124 <error@plt>
   125e0:	movw	r2, #16960	; 0x4240
   125e4:	movt	r2, #15
   125e8:	mov	r3, #0
   125ec:	bl	35118 <__assert_fail@plt+0x23e2c>
   125f0:	add	r3, r2, #999424	; 0xf4000
   125f4:	add	r3, r3, #576	; 0x240
   125f8:	b	11e28 <__assert_fail@plt+0xb3c>
   125fc:	movw	r2, #16960	; 0x4240
   12600:	movt	r2, #15
   12604:	mov	r3, #0
   12608:	bl	35118 <__assert_fail@plt+0x23e2c>
   1260c:	add	r3, r2, #999424	; 0xf4000
   12610:	add	r3, r3, #576	; 0x240
   12614:	b	11dcc <__assert_fail@plt+0xae0>
   12618:	movw	r2, #16960	; 0x4240
   1261c:	movt	r2, #15
   12620:	mov	r3, #0
   12624:	bl	35118 <__assert_fail@plt+0x23e2c>
   12628:	add	r3, r2, #999424	; 0xf4000
   1262c:	add	r3, r3, #576	; 0x240
   12630:	b	11d70 <__assert_fail@plt+0xa84>
   12634:	movw	r1, #25428	; 0x6354
   12638:	movt	r1, #3
   1263c:	ldr	r7, [sp, #120]	; 0x78
   12640:	mov	r2, #5
   12644:	b	12488 <__assert_fail@plt+0x119c>
   12648:	ldrb	r3, [r8, r3]
   1264c:	cmp	r3, #41	; 0x29
   12650:	bne	119cc <__assert_fail@plt+0x6e0>
   12654:	mov	r6, r5
   12658:	mov	r4, #0
   1265c:	b	123bc <__assert_fail@plt+0x10d0>
   12660:	mov	r0, r5
   12664:	ldr	r1, [sp, #120]	; 0x78
   12668:	bl	12988 <__assert_fail@plt+0x169c>
   1266c:	ldr	r3, [sp, #68]	; 0x44
   12670:	str	r3, [sp, #120]	; 0x78
   12674:	ldrb	r0, [fp, #18]
   12678:	cmp	r0, #0
   1267c:	bne	11cec <__assert_fail@plt+0xa00>
   12680:	mov	r2, #5
   12684:	ldr	r1, [sp, #128]	; 0x80
   12688:	b	11cd8 <__assert_fail@plt+0x9ec>
   1268c:	sub	r1, r4, sl
   12690:	mov	r0, r5
   12694:	bl	12898 <__assert_fail@plt+0x15ac>
   12698:	adds	r0, r0, #0
   1269c:	movne	r0, #1
   126a0:	b	12450 <__assert_fail@plt+0x1164>
   126a4:	mov	r3, #1
   126a8:	str	r3, [sp, #88]	; 0x58
   126ac:	b	1203c <__assert_fail@plt+0xd50>
   126b0:	mov	r3, r6
   126b4:	b	11ba4 <__assert_fail@plt+0x8b8>
   126b8:	mov	r1, r4
   126bc:	mov	r0, r5
   126c0:	bl	12898 <__assert_fail@plt+0x15ac>
   126c4:	cmp	r0, #0
   126c8:	bne	123c8 <__assert_fail@plt+0x10dc>
   126cc:	b	119cc <__assert_fail@plt+0x6e0>
   126d0:	ldrb	r3, [sl, #13]
   126d4:	cmp	r3, #0
   126d8:	beq	11714 <__assert_fail@plt+0x428>
   126dc:	ldr	r3, [sp, #36]	; 0x24
   126e0:	cmp	r3, #0
   126e4:	bne	11ac4 <__assert_fail@plt+0x7d8>
   126e8:	movw	r1, #24624	; 0x6030
   126ec:	movt	r1, #3
   126f0:	b	12568 <__assert_fail@plt+0x127c>
   126f4:	mov	r1, #92	; 0x5c
   126f8:	bl	11244 <__overflow@plt>
   126fc:	b	11cbc <__assert_fail@plt+0x9d0>
   12700:	mov	r4, r9
   12704:	b	124c4 <__assert_fail@plt+0x11d8>
   12708:	mov	r2, #5
   1270c:	movw	r1, #24316	; 0x5efc
   12710:	movt	r1, #3
   12714:	mov	r0, r4
   12718:	bl	110a0 <dcgettext@plt>
   1271c:	mov	r5, r0
   12720:	mov	r0, fp
   12724:	bl	32910 <__assert_fail@plt+0x21624>
   12728:	mov	r3, r0
   1272c:	mov	r2, r5
   12730:	mov	r1, r4
   12734:	mov	r0, r4
   12738:	bl	11124 <error@plt>
   1273c:	mov	r2, #5
   12740:	movw	r1, #24464	; 0x5f90
   12744:	movt	r1, #3
   12748:	mov	r0, r4
   1274c:	bl	110a0 <dcgettext@plt>
   12750:	ldrd	r2, [sp, #52]	; 0x34
   12754:	mov	r5, r0
   12758:	ldr	r3, [r3]
   1275c:	ldr	r0, [r2, r3, lsl #2]
   12760:	bl	32910 <__assert_fail@plt+0x21624>
   12764:	mov	ip, #512	; 0x200
   12768:	mov	r3, r0
   1276c:	mov	r2, r5
   12770:	mov	r1, r4
   12774:	mov	r0, #1
   12778:	str	ip, [sp]
   1277c:	bl	11124 <error@plt>
   12780:	movw	r1, #24696	; 0x6078
   12784:	movt	r1, #3
   12788:	b	12568 <__assert_fail@plt+0x127c>
   1278c:	ldrb	r3, [sl, #16]
   12790:	cmp	r3, #0
   12794:	beq	11ad0 <__assert_fail@plt+0x7e4>
   12798:	b	1172c <__assert_fail@plt+0x440>
   1279c:	movw	r1, #24564	; 0x5ff4
   127a0:	movt	r1, #3
   127a4:	b	12568 <__assert_fail@plt+0x127c>
   127a8:	mov	fp, #0
   127ac:	mov	lr, #0
   127b0:	pop	{r1}		; (ldr r1, [sp], #4)
   127b4:	mov	r2, sp
   127b8:	push	{r2}		; (str r2, [sp, #-4]!)
   127bc:	push	{r0}		; (str r0, [sp, #-4]!)
   127c0:	ldr	ip, [pc, #16]	; 127d8 <__assert_fail@plt+0x14ec>
   127c4:	push	{ip}		; (str ip, [sp, #-4]!)
   127c8:	ldr	r0, [pc, #12]	; 127dc <__assert_fail@plt+0x14f0>
   127cc:	ldr	r3, [pc, #12]	; 127e0 <__assert_fail@plt+0x14f4>
   127d0:	bl	11148 <__libc_start_main@plt>
   127d4:	bl	112c8 <abort@plt>
   127d8:	andeq	r5, r3, r0, lsr r3
   127dc:	strdeq	r1, [r1], -r8
   127e0:	ldrdeq	r5, [r3], -r0
   127e4:	ldr	r3, [pc, #20]	; 12800 <__assert_fail@plt+0x1514>
   127e8:	ldr	r2, [pc, #20]	; 12804 <__assert_fail@plt+0x1518>
   127ec:	add	r3, pc, r3
   127f0:	ldr	r2, [r3, r2]
   127f4:	cmp	r2, #0
   127f8:	bxeq	lr
   127fc:	b	1116c <__gmon_start__@plt>
   12800:	andeq	r6, r3, ip, lsl #16
   12804:	andeq	r0, r0, ip, lsl r1
   12808:	ldr	r0, [pc, #24]	; 12828 <__assert_fail@plt+0x153c>
   1280c:	ldr	r3, [pc, #24]	; 1282c <__assert_fail@plt+0x1540>
   12810:	cmp	r3, r0
   12814:	bxeq	lr
   12818:	ldr	r3, [pc, #16]	; 12830 <__assert_fail@plt+0x1544>
   1281c:	cmp	r3, #0
   12820:	bxeq	lr
   12824:	bx	r3
   12828:	andeq	r9, r4, r4, lsl #3
   1282c:	andeq	r9, r4, r4, lsl #3
   12830:	andeq	r0, r0, r0
   12834:	ldr	r0, [pc, #36]	; 12860 <__assert_fail@plt+0x1574>
   12838:	ldr	r1, [pc, #36]	; 12864 <__assert_fail@plt+0x1578>
   1283c:	sub	r1, r1, r0
   12840:	asr	r1, r1, #2
   12844:	add	r1, r1, r1, lsr #31
   12848:	asrs	r1, r1, #1
   1284c:	bxeq	lr
   12850:	ldr	r3, [pc, #16]	; 12868 <__assert_fail@plt+0x157c>
   12854:	cmp	r3, #0
   12858:	bxeq	lr
   1285c:	bx	r3
   12860:	andeq	r9, r4, r4, lsl #3
   12864:	andeq	r9, r4, r4, lsl #3
   12868:	andeq	r0, r0, r0
   1286c:	push	{r4, lr}
   12870:	ldr	r4, [pc, #24]	; 12890 <__assert_fail@plt+0x15a4>
   12874:	ldrb	r3, [r4]
   12878:	cmp	r3, #0
   1287c:	popne	{r4, pc}
   12880:	bl	12808 <__assert_fail@plt+0x151c>
   12884:	mov	r3, #1
   12888:	strb	r3, [r4]
   1288c:	pop	{r4, pc}
   12890:	andeq	r9, r4, ip, lsr #3
   12894:	b	12834 <__assert_fail@plt+0x1548>
   12898:	cmp	r1, #0
   1289c:	bxeq	lr
   128a0:	add	ip, r0, #1
   128a4:	mov	r2, #0
   128a8:	strd	r4, [sp, #-16]!
   128ac:	mov	r5, #13
   128b0:	str	r6, [sp, #8]
   128b4:	mov	r6, #10
   128b8:	str	lr, [sp, #12]
   128bc:	sub	lr, r1, #1
   128c0:	ldrb	r3, [r0, r2]
   128c4:	cmp	r3, #0
   128c8:	beq	128fc <__assert_fail@plt+0x1610>
   128cc:	cmp	r3, #92	; 0x5c
   128d0:	bne	12910 <__assert_fail@plt+0x1624>
   128d4:	cmp	lr, r2
   128d8:	beq	128fc <__assert_fail@plt+0x1610>
   128dc:	add	r2, r2, #1
   128e0:	ldrb	r3, [r0, r2]
   128e4:	cmp	r3, #110	; 0x6e
   128e8:	beq	12958 <__assert_fail@plt+0x166c>
   128ec:	cmp	r3, #114	; 0x72
   128f0:	beq	1294c <__assert_fail@plt+0x1660>
   128f4:	cmp	r3, #92	; 0x5c
   128f8:	beq	12940 <__assert_fail@plt+0x1654>
   128fc:	mov	r0, #0
   12900:	ldrd	r4, [sp]
   12904:	ldr	r6, [sp, #8]
   12908:	add	sp, sp, #12
   1290c:	pop	{pc}		; (ldr pc, [sp], #4)
   12910:	mov	r4, ip
   12914:	strb	r3, [ip, #-1]
   12918:	add	r2, r2, #1
   1291c:	add	ip, ip, #1
   12920:	cmp	r1, r2
   12924:	bhi	128c0 <__assert_fail@plt+0x15d4>
   12928:	add	r1, r0, r1
   1292c:	cmp	r4, r1
   12930:	bcs	12900 <__assert_fail@plt+0x1614>
   12934:	mov	r3, #0
   12938:	strb	r3, [r4]
   1293c:	b	12900 <__assert_fail@plt+0x1614>
   12940:	mov	r4, ip
   12944:	strb	r3, [ip, #-1]
   12948:	b	12918 <__assert_fail@plt+0x162c>
   1294c:	mov	r4, ip
   12950:	strb	r5, [ip, #-1]
   12954:	b	12918 <__assert_fail@plt+0x162c>
   12958:	mov	r4, ip
   1295c:	strb	r6, [ip, #-1]
   12960:	b	12918 <__assert_fail@plt+0x162c>
   12964:	b	2a7a8 <__assert_fail@plt+0x194bc>
   12968:	ldr	r2, [r2]
   1296c:	b	18d64 <__assert_fail@plt+0x7a78>
   12970:	b	1f8a8 <__assert_fail@plt+0xe5bc>
   12974:	b	1f8bc <__assert_fail@plt+0xe5d0>
   12978:	b	1ca90 <__assert_fail@plt+0xb7a4>
   1297c:	b	1caa4 <__assert_fail@plt+0xb7b8>
   12980:	b	1aea0 <__assert_fail@plt+0x9bb4>
   12984:	b	19e04 <__assert_fail@plt+0x8b18>
   12988:	cmp	r1, #0
   1298c:	beq	12a70 <__assert_fail@plt+0x1784>
   12990:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12994:	mov	r4, r0
   12998:	strd	r6, [sp, #8]
   1299c:	str	r8, [sp, #16]
   129a0:	str	lr, [sp, #20]
   129a4:	ldrb	r1, [r0]
   129a8:	cmp	r1, #0
   129ac:	beq	12a34 <__assert_fail@plt+0x1748>
   129b0:	movw	r5, #37284	; 0x91a4
   129b4:	movt	r5, #4
   129b8:	movw	r8, #21932	; 0x55ac
   129bc:	movt	r8, #3
   129c0:	movw	r7, #21936	; 0x55b0
   129c4:	movt	r7, #3
   129c8:	movw	r6, #21928	; 0x55a8
   129cc:	movt	r6, #3
   129d0:	b	12a04 <__assert_fail@plt+0x1718>
   129d4:	cmp	r1, #10
   129d8:	beq	12a5c <__assert_fail@plt+0x1770>
   129dc:	ldr	r2, [r3, #20]
   129e0:	ldr	r0, [r3, #24]
   129e4:	add	ip, r2, #1
   129e8:	cmp	r2, r0
   129ec:	strcc	ip, [r3, #20]
   129f0:	strbcc	r1, [r2]
   129f4:	bcs	12a80 <__assert_fail@plt+0x1794>
   129f8:	ldrb	r1, [r4, #1]!
   129fc:	cmp	r1, #0
   12a00:	beq	12a34 <__assert_fail@plt+0x1748>
   12a04:	cmp	r1, #13
   12a08:	ldr	r3, [r5]
   12a0c:	beq	12a48 <__assert_fail@plt+0x175c>
   12a10:	cmp	r1, #92	; 0x5c
   12a14:	bne	129d4 <__assert_fail@plt+0x16e8>
   12a18:	mov	r1, #1
   12a1c:	mov	r2, #2
   12a20:	mov	r0, r7
   12a24:	bl	1107c <fwrite_unlocked@plt>
   12a28:	ldrb	r1, [r4, #1]!
   12a2c:	cmp	r1, #0
   12a30:	bne	12a04 <__assert_fail@plt+0x1718>
   12a34:	ldrd	r4, [sp]
   12a38:	ldrd	r6, [sp, #8]
   12a3c:	ldr	r8, [sp, #16]
   12a40:	add	sp, sp, #20
   12a44:	pop	{pc}		; (ldr pc, [sp], #4)
   12a48:	mov	r2, #2
   12a4c:	mov	r1, #1
   12a50:	mov	r0, r8
   12a54:	bl	1107c <fwrite_unlocked@plt>
   12a58:	b	129f8 <__assert_fail@plt+0x170c>
   12a5c:	mov	r2, #2
   12a60:	mov	r1, #1
   12a64:	mov	r0, r6
   12a68:	bl	1107c <fwrite_unlocked@plt>
   12a6c:	b	129f8 <__assert_fail@plt+0x170c>
   12a70:	movw	r3, #37284	; 0x91a4
   12a74:	movt	r3, #4
   12a78:	ldr	r1, [r3]
   12a7c:	b	10fe0 <fputs_unlocked@plt>
   12a80:	mov	r0, r3
   12a84:	bl	11244 <__overflow@plt>
   12a88:	b	129f8 <__assert_fail@plt+0x170c>
   12a8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12a90:	strd	r6, [sp, #8]
   12a94:	mov	r6, r2
   12a98:	strd	r8, [sp, #16]
   12a9c:	mov	r9, r3
   12aa0:	strd	sl, [sp, #24]
   12aa4:	str	lr, [sp, #32]
   12aa8:	sub	sp, sp, #12
   12aac:	ldrb	r8, [sp, #48]	; 0x30
   12ab0:	str	r0, [sp, #4]
   12ab4:	cmp	r8, #10
   12ab8:	movwne	r7, #37284	; 0x91a4
   12abc:	movne	sl, #0
   12ac0:	movtne	r7, #4
   12ac4:	beq	12bb8 <__assert_fail@plt+0x18cc>
   12ac8:	cmp	r9, #0
   12acc:	bne	12c00 <__assert_fail@plt+0x1914>
   12ad0:	movw	r4, #37296	; 0x91b0
   12ad4:	movt	r4, #4
   12ad8:	ldr	r3, [r4, #8]
   12adc:	lsrs	r3, r3, #1
   12ae0:	beq	12b60 <__assert_fail@plt+0x1874>
   12ae4:	movw	r5, #21960	; 0x55c8
   12ae8:	movt	r5, #3
   12aec:	sub	fp, r6, #1
   12af0:	ldrb	r2, [fp, #1]
   12af4:	mov	r1, r5
   12af8:	mov	r0, #1
   12afc:	bl	111fc <__printf_chk@plt>
   12b00:	ldr	r1, [r4, #8]
   12b04:	add	r2, fp, #2
   12b08:	add	r3, fp, #1
   12b0c:	sub	r2, r2, r6
   12b10:	mov	fp, r3
   12b14:	cmp	r2, r1, lsr #1
   12b18:	bcc	12af0 <__assert_fail@plt+0x1804>
   12b1c:	cmp	r9, #0
   12b20:	beq	12b60 <__assert_fail@plt+0x1874>
   12b24:	ldr	r0, [r7]
   12b28:	ldr	r3, [r0, #20]
   12b2c:	ldr	r2, [r0, #24]
   12b30:	cmp	r3, r2
   12b34:	bcs	12ce4 <__assert_fail@plt+0x19f8>
   12b38:	add	r2, r3, #1
   12b3c:	str	r2, [r0, #20]
   12b40:	strb	r8, [r3]
   12b44:	add	sp, sp, #12
   12b48:	ldrd	r4, [sp]
   12b4c:	ldrd	r6, [sp, #8]
   12b50:	ldrd	r8, [sp, #16]
   12b54:	ldrd	sl, [sp, #24]
   12b58:	add	sp, sp, #32
   12b5c:	pop	{pc}		; (ldr pc, [sp], #4)
   12b60:	ldr	r0, [r7]
   12b64:	ldr	r3, [r0, #20]
   12b68:	ldr	r2, [r0, #24]
   12b6c:	cmp	r3, r2
   12b70:	addcc	r1, r3, #1
   12b74:	movcc	r2, #32
   12b78:	strcc	r1, [r0, #20]
   12b7c:	strbcc	r2, [r3]
   12b80:	bcs	12d08 <__assert_fail@plt+0x1a1c>
   12b84:	ldr	r0, [r7]
   12b88:	ldr	r3, [r0, #20]
   12b8c:	ldr	r2, [r0, #24]
   12b90:	cmp	r3, r2
   12b94:	addcc	r1, r3, #1
   12b98:	movcc	r2, #32
   12b9c:	strcc	r1, [r0, #20]
   12ba0:	strbcc	r2, [r3]
   12ba4:	bcs	12d24 <__assert_fail@plt+0x1a38>
   12ba8:	mov	r1, sl
   12bac:	ldr	r0, [sp, #4]
   12bb0:	bl	12988 <__assert_fail@plt+0x169c>
   12bb4:	b	12b24 <__assert_fail@plt+0x1838>
   12bb8:	mov	r1, #92	; 0x5c
   12bbc:	bl	111b4 <strchr@plt>
   12bc0:	cmp	r0, #0
   12bc4:	beq	12cac <__assert_fail@plt+0x19c0>
   12bc8:	movw	r7, #37284	; 0x91a4
   12bcc:	movt	r7, #4
   12bd0:	ldr	r0, [r7]
   12bd4:	ldr	r3, [r0, #20]
   12bd8:	ldr	r2, [r0, #24]
   12bdc:	cmp	r3, r2
   12be0:	bcs	12d14 <__assert_fail@plt+0x1a28>
   12be4:	add	r1, r3, #1
   12be8:	mov	r2, #92	; 0x5c
   12bec:	cmp	r9, #0
   12bf0:	mov	sl, #1
   12bf4:	str	r1, [r0, #20]
   12bf8:	strb	r2, [r3]
   12bfc:	beq	12ad0 <__assert_fail@plt+0x17e4>
   12c00:	movw	r4, #37160	; 0x9128
   12c04:	movt	r4, #4
   12c08:	ldr	r1, [r7]
   12c0c:	movw	r3, #21340	; 0x535c
   12c10:	movt	r3, #3
   12c14:	ldr	r2, [r4]
   12c18:	ldr	r0, [r3, r2, lsl #2]
   12c1c:	bl	10fe0 <fputs_unlocked@plt>
   12c20:	ldr	r3, [r4]
   12c24:	movw	r4, #37296	; 0x91b0
   12c28:	movt	r4, #4
   12c2c:	cmp	r3, #9
   12c30:	beq	12c80 <__assert_fail@plt+0x1994>
   12c34:	mov	r2, #2
   12c38:	mov	r1, #1
   12c3c:	ldr	r3, [r7]
   12c40:	movw	r0, #21948	; 0x55bc
   12c44:	movt	r0, #3
   12c48:	bl	1107c <fwrite_unlocked@plt>
   12c4c:	mov	r1, sl
   12c50:	ldr	r0, [sp, #4]
   12c54:	bl	12988 <__assert_fail@plt+0x169c>
   12c58:	movw	r0, #21952	; 0x55c0
   12c5c:	movt	r0, #3
   12c60:	ldr	r3, [r7]
   12c64:	mov	r2, #4
   12c68:	mov	r1, #1
   12c6c:	bl	1107c <fwrite_unlocked@plt>
   12c70:	ldr	r3, [r4, #8]
   12c74:	lsrs	r3, r3, #1
   12c78:	bne	12ae4 <__assert_fail@plt+0x17f8>
   12c7c:	b	12b24 <__assert_fail@plt+0x1838>
   12c80:	ldrd	r2, [r4]
   12c84:	mov	r1, #0
   12c88:	movw	r0, #511	; 0x1ff
   12c8c:	cmp	r3, r1
   12c90:	cmpeq	r2, r0
   12c94:	bhi	12c34 <__assert_fail@plt+0x1948>
   12c98:	movw	r1, #21940	; 0x55b4
   12c9c:	movt	r1, #3
   12ca0:	mov	r0, #1
   12ca4:	bl	111fc <__printf_chk@plt>
   12ca8:	b	12c34 <__assert_fail@plt+0x1948>
   12cac:	mov	r1, r8
   12cb0:	ldr	r0, [sp, #4]
   12cb4:	bl	111b4 <strchr@plt>
   12cb8:	cmp	r0, #0
   12cbc:	bne	12bc8 <__assert_fail@plt+0x18dc>
   12cc0:	mov	r1, #13
   12cc4:	ldr	r0, [sp, #4]
   12cc8:	bl	111b4 <strchr@plt>
   12ccc:	cmp	r0, #0
   12cd0:	movweq	r7, #37284	; 0x91a4
   12cd4:	moveq	sl, r0
   12cd8:	movteq	r7, #4
   12cdc:	bne	12bc8 <__assert_fail@plt+0x18dc>
   12ce0:	b	12ac8 <__assert_fail@plt+0x17dc>
   12ce4:	mov	r1, r8
   12ce8:	add	sp, sp, #12
   12cec:	ldrd	r4, [sp]
   12cf0:	ldrd	r6, [sp, #8]
   12cf4:	ldrd	r8, [sp, #16]
   12cf8:	ldrd	sl, [sp, #24]
   12cfc:	ldr	lr, [sp, #32]
   12d00:	add	sp, sp, #36	; 0x24
   12d04:	b	11244 <__overflow@plt>
   12d08:	mov	r1, #32
   12d0c:	bl	11244 <__overflow@plt>
   12d10:	b	12b84 <__assert_fail@plt+0x1898>
   12d14:	mov	r1, #92	; 0x5c
   12d18:	mov	sl, #1
   12d1c:	bl	11244 <__overflow@plt>
   12d20:	b	12ac8 <__assert_fail@plt+0x17dc>
   12d24:	mov	r1, #32
   12d28:	bl	11244 <__overflow@plt>
   12d2c:	b	12ba8 <__assert_fail@plt+0x18bc>
   12d30:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12d34:	mov	r5, r3
   12d38:	strd	r6, [sp, #8]
   12d3c:	mov	r6, r1
   12d40:	movw	r1, #21968	; 0x55d0
   12d44:	movt	r1, #3
   12d48:	strd	r8, [sp, #16]
   12d4c:	mov	r9, r2
   12d50:	mov	r8, r0
   12d54:	str	sl, [sp, #24]
   12d58:	str	lr, [sp, #28]
   12d5c:	bl	11004 <strcmp@plt>
   12d60:	mov	r3, #0
   12d64:	subs	r7, r0, #0
   12d68:	strb	r3, [r9]
   12d6c:	bne	12e54 <__assert_fail@plt+0x1b68>
   12d70:	movw	r3, #37280	; 0x91a0
   12d74:	movt	r3, #4
   12d78:	ldr	r4, [r3]
   12d7c:	movw	r2, #37296	; 0x91b0
   12d80:	movt	r2, #4
   12d84:	mov	r1, #1
   12d88:	strb	r1, [r2, #12]
   12d8c:	mov	r1, #2
   12d90:	mov	r0, r4
   12d94:	bl	2db04 <__assert_fail@plt+0x1c818>
   12d98:	movw	r3, #37160	; 0x9128
   12d9c:	movt	r3, #4
   12da0:	ldr	r2, [r3]
   12da4:	cmp	r2, #9
   12da8:	bne	12dd0 <__assert_fail@plt+0x1ae4>
   12dac:	movw	r1, #37296	; 0x91b0
   12db0:	movt	r1, #4
   12db4:	ldr	r3, [r1]
   12db8:	ldr	r1, [r1, #4]
   12dbc:	lsr	r3, r3, #3
   12dc0:	orr	r3, r3, r1, lsl #29
   12dc4:	lsr	r1, r1, #3
   12dc8:	str	r3, [r5]
   12dcc:	str	r1, [r5, #4]
   12dd0:	movw	r3, #21340	; 0x535c
   12dd4:	movt	r3, #3
   12dd8:	add	r3, r3, r2, lsl #2
   12ddc:	mov	r1, r6
   12de0:	mov	r2, r5
   12de4:	mov	r0, r4
   12de8:	ldr	r3, [r3, #48]	; 0x30
   12dec:	blx	r3
   12df0:	cmp	r0, #0
   12df4:	beq	12e24 <__assert_fail@plt+0x1b38>
   12df8:	bl	111c0 <__errno_location@plt>
   12dfc:	mov	r6, r0
   12e00:	cmp	r7, #0
   12e04:	mov	r0, r4
   12e08:	ldr	r5, [r6]
   12e0c:	bne	12ee4 <__assert_fail@plt+0x1bf8>
   12e10:	bl	1128c <clearerr_unlocked@plt>
   12e14:	cmp	r5, #0
   12e18:	bne	12e98 <__assert_fail@plt+0x1bac>
   12e1c:	mov	r4, #1
   12e20:	b	12e38 <__assert_fail@plt+0x1b4c>
   12e24:	cmp	r7, #0
   12e28:	mov	r0, r4
   12e2c:	bne	12ec8 <__assert_fail@plt+0x1bdc>
   12e30:	mov	r4, #1
   12e34:	bl	1128c <clearerr_unlocked@plt>
   12e38:	mov	r0, r4
   12e3c:	ldrd	r4, [sp]
   12e40:	ldrd	r6, [sp, #8]
   12e44:	ldrd	r8, [sp, #16]
   12e48:	ldr	sl, [sp, #24]
   12e4c:	add	sp, sp, #28
   12e50:	pop	{pc}		; (ldr pc, [sp], #4)
   12e54:	movw	r1, #21972	; 0x55d4
   12e58:	movt	r1, #3
   12e5c:	mov	r0, r8
   12e60:	bl	2dc68 <__assert_fail@plt+0x1c97c>
   12e64:	subs	r4, r0, #0
   12e68:	bne	12d8c <__assert_fail@plt+0x1aa0>
   12e6c:	movw	r3, #37296	; 0x91b0
   12e70:	movt	r3, #4
   12e74:	ldrb	r4, [r3, #13]
   12e78:	bl	111c0 <__errno_location@plt>
   12e7c:	ldr	r5, [r0]
   12e80:	cmp	r4, #0
   12e84:	beq	12e98 <__assert_fail@plt+0x1bac>
   12e88:	cmp	r5, #2
   12e8c:	moveq	r3, #1
   12e90:	strbeq	r3, [r9]
   12e94:	beq	12e38 <__assert_fail@plt+0x1b4c>
   12e98:	mov	r2, r8
   12e9c:	mov	r1, #3
   12ea0:	mov	r0, #0
   12ea4:	mov	r4, r0
   12ea8:	bl	32164 <__assert_fail@plt+0x20e78>
   12eac:	mov	r3, r0
   12eb0:	mov	r1, r5
   12eb4:	movw	r2, #24332	; 0x5f0c
   12eb8:	movt	r2, #3
   12ebc:	mov	r0, r4
   12ec0:	bl	11124 <error@plt>
   12ec4:	b	12e38 <__assert_fail@plt+0x1b4c>
   12ec8:	bl	2db54 <__assert_fail@plt+0x1c868>
   12ecc:	cmp	r0, #0
   12ed0:	beq	12e1c <__assert_fail@plt+0x1b30>
   12ed4:	bl	111c0 <__errno_location@plt>
   12ed8:	mov	r6, r0
   12edc:	ldr	r5, [r6]
   12ee0:	b	12e14 <__assert_fail@plt+0x1b28>
   12ee4:	bl	2db54 <__assert_fail@plt+0x1c868>
   12ee8:	cmp	r0, #0
   12eec:	beq	12e14 <__assert_fail@plt+0x1b28>
   12ef0:	cmp	r5, #0
   12ef4:	bne	12e98 <__assert_fail@plt+0x1bac>
   12ef8:	b	12edc <__assert_fail@plt+0x1bf0>
   12efc:	subs	r4, r0, #0
   12f00:	str	r7, [sp, #-8]!
   12f04:	str	lr, [sp, #4]
   12f08:	sub	sp, sp, #56	; 0x38
   12f0c:	beq	12f54 <__assert_fail@plt+0x1c68>
   12f10:	movw	r3, #37272	; 0x9198
   12f14:	movt	r3, #4
   12f18:	ldr	r5, [r3]
   12f1c:	mov	r2, #5
   12f20:	movw	r1, #21984	; 0x55e0
   12f24:	movt	r1, #3
   12f28:	mov	r0, #0
   12f2c:	bl	110a0 <dcgettext@plt>
   12f30:	movw	r3, #37336	; 0x91d8
   12f34:	movt	r3, #4
   12f38:	mov	r2, r0
   12f3c:	mov	r1, #1
   12f40:	ldr	r3, [r3]
   12f44:	mov	r0, r5
   12f48:	bl	11214 <__fprintf_chk@plt>
   12f4c:	mov	r0, r4
   12f50:	bl	11190 <exit@plt>
   12f54:	mov	r2, #5
   12f58:	movw	r1, #22024	; 0x5608
   12f5c:	movt	r1, #3
   12f60:	movw	r5, #37284	; 0x91a4
   12f64:	movt	r5, #4
   12f68:	bl	110a0 <dcgettext@plt>
   12f6c:	movw	r3, #37336	; 0x91d8
   12f70:	movt	r3, #4
   12f74:	mov	r1, r0
   12f78:	mov	r0, #1
   12f7c:	ldr	r2, [r3]
   12f80:	bl	111fc <__printf_chk@plt>
   12f84:	mov	r2, #5
   12f88:	movw	r1, #22060	; 0x562c
   12f8c:	movt	r1, #3
   12f90:	mov	r0, r4
   12f94:	bl	110a0 <dcgettext@plt>
   12f98:	ldr	r1, [r5]
   12f9c:	bl	10fe0 <fputs_unlocked@plt>
   12fa0:	mov	r2, #5
   12fa4:	movw	r1, #22132	; 0x5674
   12fa8:	movt	r1, #3
   12fac:	mov	r0, r4
   12fb0:	bl	110a0 <dcgettext@plt>
   12fb4:	ldr	r1, [r5]
   12fb8:	bl	10fe0 <fputs_unlocked@plt>
   12fbc:	mov	r2, #5
   12fc0:	movw	r1, #22188	; 0x56ac
   12fc4:	movt	r1, #3
   12fc8:	mov	r0, r4
   12fcc:	bl	110a0 <dcgettext@plt>
   12fd0:	ldr	r1, [r5]
   12fd4:	bl	10fe0 <fputs_unlocked@plt>
   12fd8:	mov	r2, #5
   12fdc:	movw	r1, #22264	; 0x56f8
   12fe0:	movt	r1, #3
   12fe4:	mov	r0, r4
   12fe8:	bl	110a0 <dcgettext@plt>
   12fec:	ldr	r1, [r5]
   12ff0:	bl	10fe0 <fputs_unlocked@plt>
   12ff4:	mov	r2, #5
   12ff8:	movw	r1, #22340	; 0x5744
   12ffc:	movt	r1, #3
   13000:	mov	r0, r4
   13004:	bl	110a0 <dcgettext@plt>
   13008:	ldr	r1, [r5]
   1300c:	bl	10fe0 <fputs_unlocked@plt>
   13010:	mov	r2, #5
   13014:	movw	r1, #22412	; 0x578c
   13018:	movt	r1, #3
   1301c:	mov	r0, r4
   13020:	bl	110a0 <dcgettext@plt>
   13024:	ldr	r1, [r5]
   13028:	bl	10fe0 <fputs_unlocked@plt>
   1302c:	mov	r2, #5
   13030:	movw	r1, #22564	; 0x5824
   13034:	movt	r1, #3
   13038:	mov	r0, r4
   1303c:	bl	110a0 <dcgettext@plt>
   13040:	ldr	r1, [r5]
   13044:	bl	10fe0 <fputs_unlocked@plt>
   13048:	mov	r2, #5
   1304c:	movw	r1, #22632	; 0x5868
   13050:	movt	r1, #3
   13054:	mov	r0, r4
   13058:	bl	110a0 <dcgettext@plt>
   1305c:	ldr	r1, [r5]
   13060:	bl	10fe0 <fputs_unlocked@plt>
   13064:	mov	r2, #5
   13068:	movw	r1, #22712	; 0x58b8
   1306c:	movt	r1, #3
   13070:	mov	r0, r4
   13074:	bl	110a0 <dcgettext@plt>
   13078:	ldr	r1, [r5]
   1307c:	bl	10fe0 <fputs_unlocked@plt>
   13080:	mov	r2, #5
   13084:	movw	r1, #22840	; 0x5938
   13088:	movt	r1, #3
   1308c:	mov	r0, r4
   13090:	bl	110a0 <dcgettext@plt>
   13094:	ldr	r1, [r5]
   13098:	bl	10fe0 <fputs_unlocked@plt>
   1309c:	mov	r2, #5
   130a0:	movw	r1, #23280	; 0x5af0
   130a4:	movt	r1, #3
   130a8:	mov	r0, r4
   130ac:	bl	110a0 <dcgettext@plt>
   130b0:	ldr	r1, [r5]
   130b4:	bl	10fe0 <fputs_unlocked@plt>
   130b8:	mov	r2, #5
   130bc:	movw	r1, #23340	; 0x5b2c
   130c0:	movt	r1, #3
   130c4:	mov	r0, r4
   130c8:	bl	110a0 <dcgettext@plt>
   130cc:	ldr	r1, [r5]
   130d0:	bl	10fe0 <fputs_unlocked@plt>
   130d4:	mov	r2, #5
   130d8:	movw	r1, #23388	; 0x5b5c
   130dc:	movt	r1, #3
   130e0:	mov	r0, r4
   130e4:	bl	110a0 <dcgettext@plt>
   130e8:	ldr	r1, [r5]
   130ec:	bl	10fe0 <fputs_unlocked@plt>
   130f0:	mov	r2, #5
   130f4:	movw	r1, #23444	; 0x5b94
   130f8:	movt	r1, #3
   130fc:	mov	r0, r4
   13100:	bl	110a0 <dcgettext@plt>
   13104:	ldr	r1, [r5]
   13108:	bl	10fe0 <fputs_unlocked@plt>
   1310c:	mov	r2, #5
   13110:	movw	r1, #23920	; 0x5d70
   13114:	movt	r1, #3
   13118:	mov	r0, r4
   1311c:	bl	110a0 <dcgettext@plt>
   13120:	ldr	r1, [r5]
   13124:	bl	10fe0 <fputs_unlocked@plt>
   13128:	movw	r0, #21340	; 0x535c
   1312c:	movt	r0, #3
   13130:	ldr	ip, [r0, #92]	; 0x5c
   13134:	ldrd	r2, [r0, #100]	; 0x64
   13138:	ldr	r6, [r0, #96]	; 0x60
   1313c:	subs	r1, ip, #0
   13140:	str	ip, [sp]
   13144:	ldrd	r8, [r0, #108]	; 0x6c
   13148:	strd	r2, [sp, #8]
   1314c:	ldrd	r2, [r0, #116]	; 0x74
   13150:	str	r6, [sp, #4]
   13154:	ldrd	r6, [r0, #124]	; 0x7c
   13158:	strd	r8, [sp, #16]
   1315c:	ldrd	r8, [r0, #132]	; 0x84
   13160:	strd	r2, [sp, #24]
   13164:	ldrd	r2, [r0, #140]	; 0x8c
   13168:	strd	r6, [sp, #32]
   1316c:	movwne	r7, #21976	; 0x55d8
   13170:	mov	r6, sp
   13174:	movtne	r7, #3
   13178:	strd	r8, [sp, #40]	; 0x28
   1317c:	strd	r2, [sp, #48]	; 0x30
   13180:	bne	13278 <__assert_fail@plt+0x1f8c>
   13184:	ldr	r6, [r6, #4]
   13188:	movw	r1, #24024	; 0x5dd8
   1318c:	movt	r1, #3
   13190:	mov	r2, #5
   13194:	cmp	r6, #0
   13198:	beq	1328c <__assert_fail@plt+0x1fa0>
   1319c:	mov	r0, #0
   131a0:	bl	110a0 <dcgettext@plt>
   131a4:	mov	r1, r0
   131a8:	movw	r3, #24048	; 0x5df0
   131ac:	movt	r3, #3
   131b0:	movw	r2, #24088	; 0x5e18
   131b4:	movt	r2, #3
   131b8:	mov	r0, #1
   131bc:	bl	111fc <__printf_chk@plt>
   131c0:	mov	r1, #0
   131c4:	mov	r0, #5
   131c8:	bl	11250 <setlocale@plt>
   131cc:	cmp	r0, #0
   131d0:	movweq	r7, #21976	; 0x55d8
   131d4:	movteq	r7, #3
   131d8:	beq	131fc <__assert_fail@plt+0x1f10>
   131dc:	movw	r1, #24104	; 0x5e28
   131e0:	movt	r1, #3
   131e4:	mov	r2, #3
   131e8:	movw	r7, #21976	; 0x55d8
   131ec:	movt	r7, #3
   131f0:	bl	112bc <strncmp@plt>
   131f4:	cmp	r0, #0
   131f8:	bne	13344 <__assert_fail@plt+0x2058>
   131fc:	mov	r2, #5
   13200:	movw	r1, #24180	; 0x5e74
   13204:	movt	r1, #3
   13208:	mov	r0, #0
   1320c:	bl	110a0 <dcgettext@plt>
   13210:	mov	r1, r0
   13214:	movw	r3, #21976	; 0x55d8
   13218:	movt	r3, #3
   1321c:	movw	r2, #24048	; 0x5df0
   13220:	movt	r2, #3
   13224:	mov	r0, #1
   13228:	bl	111fc <__printf_chk@plt>
   1322c:	mov	r2, #5
   13230:	movw	r1, #24208	; 0x5e90
   13234:	movt	r1, #3
   13238:	mov	r0, #0
   1323c:	bl	110a0 <dcgettext@plt>
   13240:	movw	r2, #25464	; 0x6378
   13244:	movt	r2, #3
   13248:	cmp	r6, r7
   1324c:	movw	r3, #23916	; 0x5d6c
   13250:	movt	r3, #3
   13254:	mov	r1, r0
   13258:	moveq	r3, r2
   1325c:	mov	r2, r6
   13260:	mov	r0, #1
   13264:	bl	111fc <__printf_chk@plt>
   13268:	b	12f4c <__assert_fail@plt+0x1c60>
   1326c:	ldr	r1, [r6, #8]!
   13270:	cmp	r1, #0
   13274:	beq	13184 <__assert_fail@plt+0x1e98>
   13278:	mov	r0, r7
   1327c:	bl	11004 <strcmp@plt>
   13280:	cmp	r0, #0
   13284:	bne	1326c <__assert_fail@plt+0x1f80>
   13288:	b	13184 <__assert_fail@plt+0x1e98>
   1328c:	mov	r0, r6
   13290:	bl	110a0 <dcgettext@plt>
   13294:	mov	r1, r0
   13298:	movw	r3, #24048	; 0x5df0
   1329c:	movt	r3, #3
   132a0:	movw	r2, #24088	; 0x5e18
   132a4:	movt	r2, #3
   132a8:	mov	r0, #1
   132ac:	bl	111fc <__printf_chk@plt>
   132b0:	mov	r1, r6
   132b4:	mov	r0, #5
   132b8:	bl	11250 <setlocale@plt>
   132bc:	cmp	r0, #0
   132c0:	beq	132dc <__assert_fail@plt+0x1ff0>
   132c4:	movw	r1, #24104	; 0x5e28
   132c8:	movt	r1, #3
   132cc:	mov	r2, #3
   132d0:	bl	112bc <strncmp@plt>
   132d4:	cmp	r0, #0
   132d8:	bne	13338 <__assert_fail@plt+0x204c>
   132dc:	mov	r2, #5
   132e0:	movw	r1, #24180	; 0x5e74
   132e4:	movt	r1, #3
   132e8:	mov	r0, #0
   132ec:	bl	110a0 <dcgettext@plt>
   132f0:	mov	r1, r0
   132f4:	movw	r3, #21976	; 0x55d8
   132f8:	movt	r3, #3
   132fc:	movw	r2, #24048	; 0x5df0
   13300:	movt	r2, #3
   13304:	mov	r0, #1
   13308:	bl	111fc <__printf_chk@plt>
   1330c:	movw	r1, #24208	; 0x5e90
   13310:	movt	r1, #3
   13314:	mov	r2, #5
   13318:	mov	r0, #0
   1331c:	bl	110a0 <dcgettext@plt>
   13320:	movw	r6, #21976	; 0x55d8
   13324:	movt	r6, #3
   13328:	movw	r3, #25464	; 0x6378
   1332c:	movt	r3, #3
   13330:	mov	r1, r0
   13334:	b	1325c <__assert_fail@plt+0x1f70>
   13338:	movw	r7, #21976	; 0x55d8
   1333c:	movt	r7, #3
   13340:	mov	r6, r7
   13344:	mov	r2, #5
   13348:	movw	r1, #24108	; 0x5e2c
   1334c:	movt	r1, #3
   13350:	mov	r0, #0
   13354:	bl	110a0 <dcgettext@plt>
   13358:	ldr	r1, [r5]
   1335c:	bl	10fe0 <fputs_unlocked@plt>
   13360:	b	131fc <__assert_fail@plt+0x1f10>
   13364:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13368:	strd	r6, [sp, #8]
   1336c:	strd	r8, [sp, #16]
   13370:	strd	sl, [sp, #24]
   13374:	str	lr, [sp, #32]
   13378:	sub	sp, sp, #524	; 0x20c
   1337c:	add	ip, sp, #384	; 0x180
   13380:	str	r0, [sp, #92]	; 0x5c
   13384:	add	r0, sp, #256	; 0x100
   13388:	ldr	r3, [r1, #4]
   1338c:	add	r1, r1, #8
   13390:	ldr	r2, [r1, #-8]
   13394:	str	r3, [sp, #396]	; 0x18c
   13398:	add	r3, sp, #392	; 0x188
   1339c:	str	r2, [sp, #392]	; 0x188
   133a0:	ldrd	r2, [r3]
   133a4:	strd	r2, [r0, #8]!
   133a8:	cmp	ip, r0
   133ac:	bne	13388 <__assert_fail@plt+0x209c>
   133b0:	ldr	r7, [sp, #92]	; 0x5c
   133b4:	add	r6, sp, #268	; 0x10c
   133b8:	movw	r4, #58983	; 0xe667
   133bc:	movt	r4, #27145	; 0x6a09
   133c0:	ldr	r2, [r7, #32]
   133c4:	ldr	r3, [r7]
   133c8:	ldr	r1, [r7, #4]
   133cc:	str	r2, [sp, #424]	; 0x1a8
   133d0:	ldr	r2, [r7, #8]
   133d4:	str	r3, [sp, #392]	; 0x188
   133d8:	ldr	r3, [r7, #12]
   133dc:	str	r1, [sp, #396]	; 0x18c
   133e0:	ldr	r1, [r7, #16]
   133e4:	str	r2, [sp, #400]	; 0x190
   133e8:	ldr	r2, [r7, #20]
   133ec:	str	r3, [sp, #404]	; 0x194
   133f0:	ldr	r3, [r7, #24]
   133f4:	str	r1, [sp, #408]	; 0x198
   133f8:	ldr	r1, [r7, #28]
   133fc:	str	r2, [sp, #412]	; 0x19c
   13400:	ldr	r2, [r7, #36]	; 0x24
   13404:	str	r3, [sp, #416]	; 0x1a0
   13408:	ldr	r3, [r7, #40]	; 0x28
   1340c:	str	r1, [sp, #420]	; 0x1a4
   13410:	ldr	r1, [r7, #44]	; 0x2c
   13414:	str	r2, [sp, #428]	; 0x1ac
   13418:	ldr	r2, [r7, #48]	; 0x30
   1341c:	str	r3, [sp, #432]	; 0x1b0
   13420:	ldr	r3, [r7, #52]	; 0x34
   13424:	str	r1, [sp, #436]	; 0x1b4
   13428:	ldr	r1, [r7, #56]	; 0x38
   1342c:	str	r2, [sp, #440]	; 0x1b8
   13430:	ldr	r2, [r7, #60]	; 0x3c
   13434:	str	r3, [sp, #444]	; 0x1bc
   13438:	movw	r3, #51464	; 0xc908
   1343c:	movt	r3, #62396	; 0xf3bc
   13440:	str	r1, [sp, #448]	; 0x1c0
   13444:	str	r2, [sp, #452]	; 0x1c4
   13448:	ldr	ip, [sp, #264]	; 0x108
   1344c:	ldm	r6, {r6, r9, fp}
   13450:	ldr	r1, [sp, #392]	; 0x188
   13454:	stmib	sp, {r9, fp}
   13458:	ldr	sl, [sp, #424]	; 0x1a8
   1345c:	str	ip, [sp, #96]	; 0x60
   13460:	ldr	r8, [sp, #396]	; 0x18c
   13464:	str	r6, [sp, #100]	; 0x64
   13468:	ldr	r0, [sp, #428]	; 0x1ac
   1346c:	adds	r1, sl, r1
   13470:	ldr	lr, [r7, #64]	; 0x40
   13474:	ldr	r2, [r7, #68]	; 0x44
   13478:	adc	r8, r0, r8
   1347c:	adds	r5, r1, ip
   13480:	adc	r8, r8, r6
   13484:	ldr	r6, [sp, #400]	; 0x190
   13488:	eor	lr, lr, r5
   1348c:	eor	lr, lr, #-1392508928	; 0xad000000
   13490:	ldr	r9, [sp, #432]	; 0x1b0
   13494:	eor	r1, r8, r2
   13498:	eor	lr, lr, #15073280	; 0xe60000
   1349c:	eor	r2, r1, #1358954496	; 0x51000000
   134a0:	eor	lr, lr, #33280	; 0x8200
   134a4:	eor	r2, r2, #937984	; 0xe5000
   134a8:	eor	lr, lr, #209	; 0xd1
   134ac:	eor	r2, r2, #636	; 0x27c
   134b0:	eor	r2, r2, #3
   134b4:	adds	r3, r2, r3
   134b8:	eor	ip, sl, r3
   134bc:	ldmib	sp, {r1, sl}
   134c0:	adc	r4, lr, r4
   134c4:	eor	r0, r0, r4
   134c8:	lsr	fp, ip, #24
   134cc:	orr	fp, fp, r0, lsl #8
   134d0:	adds	r1, r5, r1
   134d4:	ldr	r5, [sp, #404]	; 0x194
   134d8:	adc	r8, r8, sl
   134dc:	lsr	sl, r0, #24
   134e0:	adds	r1, r1, fp
   134e4:	ldr	r0, [sp, #436]	; 0x1b4
   134e8:	orr	sl, sl, ip, lsl #8
   134ec:	mov	ip, r1
   134f0:	ldr	r1, [sp, #280]	; 0x118
   134f4:	adc	r8, r8, sl
   134f8:	str	r8, [sp, #56]	; 0x38
   134fc:	ldr	r8, [sp, #56]	; 0x38
   13500:	str	r1, [sp, #12]
   13504:	eor	r1, ip, r2
   13508:	str	ip, [sp, #52]	; 0x34
   1350c:	lsr	ip, r1, #16
   13510:	eor	lr, lr, r8
   13514:	ldr	r8, [sp, #284]	; 0x11c
   13518:	lsr	r2, lr, #16
   1351c:	orr	lr, ip, lr, lsl #16
   13520:	mov	ip, r7
   13524:	ldr	r7, [r7, #76]	; 0x4c
   13528:	orr	r2, r2, r1, lsl #16
   1352c:	mov	r1, r2
   13530:	adds	r2, r3, lr
   13534:	adc	r4, r4, r1
   13538:	str	r2, [sp, #136]	; 0x88
   1353c:	mov	r2, ip
   13540:	str	r4, [sp, #140]	; 0x8c
   13544:	str	lr, [sp, #180]	; 0xb4
   13548:	movw	lr, #42811	; 0xa73b
   1354c:	movt	lr, #33994	; 0x84ca
   13550:	str	r1, [sp, #192]	; 0xc0
   13554:	adds	r1, r9, r6
   13558:	ldr	r2, [r2, #72]	; 0x48
   1355c:	adc	ip, r0, r5
   13560:	movw	r5, #44677	; 0xae85
   13564:	movt	r5, #47975	; 0xbb67
   13568:	ldr	r3, [sp, #12]
   1356c:	str	r8, [sp, #104]	; 0x68
   13570:	ldr	r4, [sp, #136]	; 0x88
   13574:	adds	r1, r1, r3
   13578:	adc	ip, ip, r8
   1357c:	eor	r2, r2, r1
   13580:	ldr	r8, [sp, #408]	; 0x198
   13584:	eor	r3, ip, r7
   13588:	eor	fp, fp, r4
   1358c:	ldr	r7, [sp, #140]	; 0x8c
   13590:	eor	r3, r3, #-1694498816	; 0x9b000000
   13594:	lsl	r4, fp, #1
   13598:	eor	r3, r3, #352256	; 0x56000
   1359c:	eor	r2, r2, #721420288	; 0x2b000000
   135a0:	eor	r3, r3, #2176	; 0x880
   135a4:	eor	r2, r2, #4079616	; 0x3e4000
   135a8:	eor	r3, r3, #12
   135ac:	eor	r2, r2, #11264	; 0x2c00
   135b0:	adds	lr, r3, lr
   135b4:	eor	r2, r2, #31
   135b8:	eor	sl, sl, r7
   135bc:	ldr	r7, [sp, #288]	; 0x120
   135c0:	adc	r5, r2, r5
   135c4:	orr	r4, r4, sl, lsr #31
   135c8:	eor	r0, r0, r5
   135cc:	lsl	r6, sl, #1
   135d0:	eor	sl, r9, lr
   135d4:	lsr	r9, r0, #24
   135d8:	orr	fp, r6, fp, lsr #31
   135dc:	str	r7, [sp, #16]
   135e0:	orr	r9, r9, sl, lsl #8
   135e4:	ldr	r7, [sp, #292]	; 0x124
   135e8:	str	r4, [sp, #216]	; 0xd8
   135ec:	ldr	r4, [sp, #16]
   135f0:	str	r7, [sp, #20]
   135f4:	lsr	r7, sl, #24
   135f8:	str	fp, [sp, #220]	; 0xdc
   135fc:	orr	r0, r7, r0, lsl #8
   13600:	ldr	r7, [sp, #20]
   13604:	adds	r1, r1, r4
   13608:	ldr	fp, [sp, #296]	; 0x128
   1360c:	ldr	r4, [sp, #440]	; 0x1b8
   13610:	adc	ip, ip, r7
   13614:	adds	sl, r1, r0
   13618:	adc	r6, ip, r9
   1361c:	eor	r3, r3, sl
   13620:	ldr	r7, [sp, #412]	; 0x19c
   13624:	eor	r2, r2, r6
   13628:	str	sl, [sp, #84]	; 0x54
   1362c:	lsr	r1, r2, #16
   13630:	str	r6, [sp, #88]	; 0x58
   13634:	lsr	r6, r3, #16
   13638:	ldr	sl, [sp, #300]	; 0x12c
   1363c:	orr	r3, r1, r3, lsl #16
   13640:	str	fp, [sp, #108]	; 0x6c
   13644:	orr	r2, r6, r2, lsl #16
   13648:	ldr	ip, [sp, #444]	; 0x1bc
   1364c:	str	sl, [sp, #112]	; 0x70
   13650:	strd	r2, [sp, #204]	; 0xcc
   13654:	adds	r2, lr, r2
   13658:	movw	lr, #62322	; 0xf372
   1365c:	movt	lr, #15470	; 0x3c6e
   13660:	adc	r5, r5, r3
   13664:	str	r2, [sp, #144]	; 0x90
   13668:	adds	r3, r4, r8
   1366c:	str	r5, [sp, #148]	; 0x94
   13670:	adc	r8, ip, r7
   13674:	adds	r3, r3, fp
   13678:	ldr	r2, [sp, #92]	; 0x5c
   1367c:	adc	r8, r8, sl
   13680:	ldr	r5, [sp, #144]	; 0x90
   13684:	ldr	r1, [r2, #84]	; 0x54
   13688:	mov	r7, r2
   1368c:	movw	r2, #63531	; 0xf82b
   13690:	movt	r2, #65172	; 0xfe94
   13694:	eor	r0, r0, r5
   13698:	ldr	r5, [sp, #148]	; 0x94
   1369c:	lsl	sl, r0, #1
   136a0:	ldr	r6, [r7, #80]	; 0x50
   136a4:	eor	r1, r1, r8
   136a8:	eor	r1, r1, #528482304	; 0x1f800000
   136ac:	eor	r9, r9, r5
   136b0:	eor	r1, r1, #251904	; 0x3d800
   136b4:	lsl	r5, r9, #1
   136b8:	eor	r1, r1, #424	; 0x1a8
   136bc:	orr	sl, sl, r9, lsr #31
   136c0:	eor	r1, r1, #3
   136c4:	orr	r9, r5, r0, lsr #31
   136c8:	eor	r0, r3, r6
   136cc:	adds	r2, r1, r2
   136d0:	eor	r0, r0, #-83886080	; 0xfb000000
   136d4:	eor	r4, r4, r2
   136d8:	eor	r0, r0, #4259840	; 0x410000
   136dc:	lsr	fp, r4, #24
   136e0:	str	r9, [sp, #60]	; 0x3c
   136e4:	eor	r0, r0, #48384	; 0xbd00
   136e8:	ldr	r9, [sp, #304]	; 0x130
   136ec:	eor	r0, r0, #107	; 0x6b
   136f0:	adc	lr, r0, lr
   136f4:	ldr	r5, [sp, #308]	; 0x134
   136f8:	eor	ip, ip, lr
   136fc:	orr	fp, fp, ip, lsl #8
   13700:	ldr	r6, [sp, #452]	; 0x1c4
   13704:	adds	r3, r3, r9
   13708:	str	r9, [sp, #116]	; 0x74
   1370c:	lsr	r9, ip, #24
   13710:	adc	r8, r8, r5
   13714:	orr	r9, r9, r4, lsl #8
   13718:	adds	ip, r3, fp
   1371c:	eor	r1, r1, ip
   13720:	ldr	r4, [sp, #312]	; 0x138
   13724:	adc	r8, r8, r9
   13728:	lsr	r3, r1, #16
   1372c:	str	r5, [sp, #120]	; 0x78
   13730:	eor	r0, r0, r8
   13734:	str	ip, [sp, #164]	; 0xa4
   13738:	lsr	r7, r0, #16
   1373c:	str	r8, [sp, #168]	; 0xa8
   13740:	orr	r0, r3, r0, lsl #16
   13744:	ldr	ip, [sp, #416]	; 0x1a0
   13748:	mov	r5, r4
   1374c:	mov	r8, r0
   13750:	ldr	r0, [sp, #316]	; 0x13c
   13754:	adds	r2, r2, r8
   13758:	str	r5, [sp, #124]	; 0x7c
   1375c:	ldr	r4, [sp, #420]	; 0x1a4
   13760:	eor	fp, fp, r2
   13764:	str	r8, [sp, #224]	; 0xe0
   13768:	ldr	r8, [sp, #320]	; 0x140
   1376c:	mov	r3, r0
   13770:	orr	r0, r7, r1, lsl #16
   13774:	ldr	r7, [sp, #92]	; 0x5c
   13778:	str	r3, [sp, #128]	; 0x80
   1377c:	str	r0, [sp, #156]	; 0x9c
   13780:	ldr	r0, [sp, #156]	; 0x9c
   13784:	str	r8, [sp, #132]	; 0x84
   13788:	ldr	r1, [r7, #92]	; 0x5c
   1378c:	ldr	r7, [r7, #88]	; 0x58
   13790:	adc	lr, lr, r0
   13794:	ldr	r0, [sp, #448]	; 0x1c0
   13798:	eor	r9, r9, lr
   1379c:	adds	ip, r0, ip
   137a0:	lsl	r0, r9, #1
   137a4:	adc	r4, r6, r4
   137a8:	adds	ip, ip, r5
   137ac:	lsl	r5, fp, #1
   137b0:	adc	r4, r4, r3
   137b4:	orr	fp, r0, fp, lsr #31
   137b8:	eor	r0, ip, r7
   137bc:	eor	r1, r1, r4
   137c0:	eor	r0, r0, #322961408	; 0x13400000
   137c4:	str	r4, [sp, #36]	; 0x24
   137c8:	orr	r4, r5, r9, lsr #31
   137cc:	eor	r1, r1, #1526726656	; 0x5b000000
   137d0:	str	fp, [sp, #160]	; 0xa0
   137d4:	eor	r1, r1, #14680064	; 0xe00000
   137d8:	movw	r3, #14065	; 0x36f1
   137dc:	movt	r3, #24349	; 0x5f1d
   137e0:	ldr	r9, [sp, #324]	; 0x144
   137e4:	eor	r1, r1, #52480	; 0xcd00
   137e8:	eor	r1, r1, #25
   137ec:	eor	r0, r0, #4063232	; 0x3e0000
   137f0:	ldr	fp, [sp, #448]	; 0x1c0
   137f4:	adds	r3, r1, r3
   137f8:	eor	r0, r0, #8512	; 0x2140
   137fc:	eor	r0, r0, #57	; 0x39
   13800:	movw	r5, #62778	; 0xf53a
   13804:	movt	r5, #42319	; 0xa54f
   13808:	str	r4, [sp, #196]	; 0xc4
   1380c:	adc	r5, r0, r5
   13810:	adds	ip, ip, r8
   13814:	ldr	r4, [sp, #328]	; 0x148
   13818:	eor	r6, r6, r5
   1381c:	eor	r7, fp, r3
   13820:	str	r9, [sp, #24]
   13824:	lsr	r8, r6, #24
   13828:	lsr	r9, r7, #24
   1382c:	orr	r7, r8, r7, lsl #8
   13830:	orr	r6, r9, r6, lsl #8
   13834:	ldr	r9, [sp, #24]
   13838:	str	r4, [sp, #28]
   1383c:	ldr	r4, [sp, #332]	; 0x14c
   13840:	str	r4, [sp, #32]
   13844:	ldr	r4, [sp, #36]	; 0x24
   13848:	ldr	r8, [sp, #336]	; 0x150
   1384c:	adc	r4, r4, r9
   13850:	adds	fp, ip, r6
   13854:	adc	ip, r4, r7
   13858:	eor	r1, r1, fp
   1385c:	mov	r4, ip
   13860:	ldr	ip, [sp, #340]	; 0x154
   13864:	str	r8, [sp, #36]	; 0x24
   13868:	str	fp, [sp, #172]	; 0xac
   1386c:	ldr	fp, [sp, #344]	; 0x158
   13870:	str	ip, [sp, #40]	; 0x28
   13874:	eor	ip, r4, r0
   13878:	lsr	r0, ip, #16
   1387c:	str	r4, [sp, #176]	; 0xb0
   13880:	lsr	r4, r1, #16
   13884:	orr	r0, r0, r1, lsl #16
   13888:	ldr	r1, [sp, #348]	; 0x15c
   1388c:	orr	ip, r4, ip, lsl #16
   13890:	str	fp, [sp, #44]	; 0x2c
   13894:	ldr	r4, [sp, #28]
   13898:	adds	r3, r3, ip
   1389c:	adc	fp, r5, r0
   138a0:	ldr	r5, [sp, #360]	; 0x168
   138a4:	eor	r6, r6, r3
   138a8:	str	r1, [sp, #48]	; 0x30
   138ac:	str	fp, [sp, #152]	; 0x98
   138b0:	ldr	r1, [sp, #52]	; 0x34
   138b4:	ldr	r9, [sp, #152]	; 0x98
   138b8:	ldr	fp, [sp, #352]	; 0x160
   138bc:	adds	r1, r1, r4
   138c0:	ldr	r4, [sp, #32]
   138c4:	eor	r7, r7, r9
   138c8:	str	fp, [sp, #52]	; 0x34
   138cc:	ldr	fp, [sp, #56]	; 0x38
   138d0:	adc	r8, fp, r4
   138d4:	ldr	r4, [sp, #60]	; 0x3c
   138d8:	adds	r1, r1, sl
   138dc:	eor	ip, ip, r1
   138e0:	str	r5, [sp, #60]	; 0x3c
   138e4:	ldr	fp, [sp, #356]	; 0x164
   138e8:	adc	r8, r8, r4
   138ec:	eor	r0, r0, r8
   138f0:	adds	r2, r2, r0
   138f4:	str	fp, [sp, #56]	; 0x38
   138f8:	adc	lr, lr, ip
   138fc:	eor	r9, r2, sl
   13900:	ldr	fp, [sp, #40]	; 0x28
   13904:	eor	sl, lr, r4
   13908:	lsr	r5, r9, #24
   1390c:	ldr	r4, [sp, #36]	; 0x24
   13910:	orr	r5, r5, sl, lsl #8
   13914:	adds	r1, r1, r4
   13918:	lsr	r4, sl, #24
   1391c:	ldr	sl, [sp, #368]	; 0x170
   13920:	adc	r8, r8, fp
   13924:	ldr	fp, [sp, #364]	; 0x16c
   13928:	orr	r4, r4, r9, lsl #8
   1392c:	str	sl, [sp, #68]	; 0x44
   13930:	adds	sl, r1, r5
   13934:	lsl	r1, r7, #1
   13938:	adc	r8, r8, r4
   1393c:	eor	r0, r0, sl
   13940:	str	fp, [sp, #64]	; 0x40
   13944:	str	sl, [sp, #184]	; 0xb8
   13948:	lsl	sl, r6, #1
   1394c:	eor	ip, ip, r8
   13950:	orr	r6, r1, r6, lsr #31
   13954:	str	r8, [sp, #188]	; 0xbc
   13958:	orr	sl, sl, r7, lsr #31
   1395c:	ldr	r1, [sp, #160]	; 0xa0
   13960:	lsr	r9, r0, #16
   13964:	ldr	fp, [sp, #160]	; 0xa0
   13968:	ldr	r7, [sp, #372]	; 0x174
   1396c:	str	r7, [sp, #72]	; 0x48
   13970:	lsr	r7, ip, #16
   13974:	orr	ip, r9, ip, lsl #16
   13978:	orr	r0, r7, r0, lsl #16
   1397c:	adds	r2, r2, ip
   13980:	mov	r9, ip
   13984:	ldr	ip, [sp, #376]	; 0x178
   13988:	mov	r7, r0
   1398c:	mov	r8, r2
   13990:	ldr	r0, [sp, #380]	; 0x17c
   13994:	adc	r2, lr, r7
   13998:	eor	r5, r5, r8
   1399c:	eor	r4, r4, r2
   139a0:	ldr	lr, [sp, #384]	; 0x180
   139a4:	str	ip, [sp, #76]	; 0x4c
   139a8:	str	r7, [sp, #232]	; 0xe8
   139ac:	mov	r7, r2
   139b0:	str	r0, [sp, #80]	; 0x50
   139b4:	ldr	r2, [sp, #44]	; 0x2c
   139b8:	str	r9, [sp, #228]	; 0xe4
   139bc:	ldr	r0, [sp, #84]	; 0x54
   139c0:	str	lr, [sp, #84]	; 0x54
   139c4:	ldr	ip, [sp, #88]	; 0x58
   139c8:	ldr	lr, [sp, #180]	; 0xb4
   139cc:	adds	r2, r0, r2
   139d0:	ldr	r0, [sp, #48]	; 0x30
   139d4:	ldr	r9, [sp, #196]	; 0xc4
   139d8:	str	r7, [sp, #196]	; 0xc4
   139dc:	ldr	r7, [sp, #52]	; 0x34
   139e0:	adc	r0, ip, r0
   139e4:	ldr	ip, [sp, #388]	; 0x184
   139e8:	adds	r2, r2, r9
   139ec:	adc	r0, r0, r1
   139f0:	ldr	r1, [sp, #192]	; 0xc0
   139f4:	eor	lr, r2, lr
   139f8:	str	ip, [sp, #88]	; 0x58
   139fc:	ldr	ip, [sp, #152]	; 0x98
   13a00:	eor	r1, r0, r1
   13a04:	str	r8, [sp, #192]	; 0xc0
   13a08:	adds	r3, r3, r1
   13a0c:	eor	r9, r3, r9
   13a10:	adc	r8, ip, lr
   13a14:	adds	r2, r2, r7
   13a18:	lsr	ip, r9, #24
   13a1c:	eor	fp, fp, r8
   13a20:	str	r2, [sp, #152]	; 0x98
   13a24:	orr	ip, ip, fp, lsl #8
   13a28:	ldr	r2, [sp, #56]	; 0x38
   13a2c:	lsr	r7, fp, #24
   13a30:	lsl	fp, r5, #1
   13a34:	orr	r7, r7, r9, lsl #8
   13a38:	orr	fp, fp, r4, lsr #31
   13a3c:	lsl	r4, r4, #1
   13a40:	adc	r0, r0, r2
   13a44:	ldr	r2, [sp, #152]	; 0x98
   13a48:	str	fp, [sp, #236]	; 0xec
   13a4c:	adds	r2, r2, ip
   13a50:	eor	r1, r1, r2
   13a54:	adc	r0, r0, r7
   13a58:	str	r2, [sp, #160]	; 0xa0
   13a5c:	lsr	r2, r1, #16
   13a60:	eor	lr, lr, r0
   13a64:	str	r0, [sp, #200]	; 0xc8
   13a68:	lsr	r0, lr, #16
   13a6c:	orr	r2, r2, lr, lsl #16
   13a70:	orr	r0, r0, r1, lsl #16
   13a74:	adds	r3, r3, r2
   13a78:	mov	lr, r3
   13a7c:	orr	r3, r4, r5, lsr #31
   13a80:	str	r2, [sp, #244]	; 0xf4
   13a84:	str	r3, [sp, #240]	; 0xf0
   13a88:	ldr	fp, [sp, #60]	; 0x3c
   13a8c:	ldr	r2, [sp, #92]	; 0x5c
   13a90:	ldr	r9, [sp, #164]	; 0xa4
   13a94:	ldr	r1, [sp, #204]	; 0xcc
   13a98:	ldr	r3, [r2]
   13a9c:	ldr	r2, [sp, #64]	; 0x40
   13aa0:	str	r3, [sp, #180]	; 0xb4
   13aa4:	adc	r3, r8, r0
   13aa8:	mov	r4, r3
   13aac:	adds	r3, r9, fp
   13ab0:	ldr	r9, [sp, #168]	; 0xa8
   13ab4:	str	lr, [sp, #168]	; 0xa8
   13ab8:	str	r4, [sp, #204]	; 0xcc
   13abc:	adc	r8, r9, r2
   13ac0:	adds	r3, r3, sl
   13ac4:	eor	r5, r3, r1
   13ac8:	ldr	r1, [sp, #208]	; 0xd0
   13acc:	eor	r9, lr, ip
   13ad0:	adc	r8, r8, r6
   13ad4:	eor	ip, r4, r7
   13ad8:	ldr	lr, [sp, #136]	; 0x88
   13adc:	str	ip, [sp, #136]	; 0x88
   13ae0:	ldr	ip, [sp, #68]	; 0x44
   13ae4:	eor	r2, r8, r1
   13ae8:	str	r9, [sp, #152]	; 0x98
   13aec:	adds	r1, lr, r2
   13af0:	ldr	lr, [sp, #140]	; 0x8c
   13af4:	eor	r7, r1, sl
   13af8:	lsr	r9, r7, #24
   13afc:	adc	r4, lr, r5
   13b00:	adds	r3, r3, ip
   13b04:	ldr	ip, [sp, #72]	; 0x48
   13b08:	eor	r6, r6, r4
   13b0c:	lsr	fp, r6, #24
   13b10:	ldr	lr, [sp, #172]	; 0xac
   13b14:	orr	r6, r9, r6, lsl #8
   13b18:	orr	fp, fp, r7, lsl #8
   13b1c:	ldr	r7, [sp, #156]	; 0x9c
   13b20:	adc	ip, r8, ip
   13b24:	adds	r3, r3, r6
   13b28:	adc	sl, ip, fp
   13b2c:	eor	r2, r2, r3
   13b30:	eor	r5, r5, sl
   13b34:	str	r3, [sp, #208]	; 0xd0
   13b38:	lsr	ip, r2, #16
   13b3c:	lsr	r3, r5, #16
   13b40:	str	sl, [sp, #212]	; 0xd4
   13b44:	orr	r9, ip, r5, lsl #16
   13b48:	ldr	sl, [sp, #80]	; 0x50
   13b4c:	orr	r3, r3, r2, lsl #16
   13b50:	ldr	r2, [sp, #76]	; 0x4c
   13b54:	adds	r1, r1, r9
   13b58:	adc	r4, r4, r3
   13b5c:	eor	r6, r1, r6
   13b60:	ldr	r5, [sp, #220]	; 0xdc
   13b64:	str	r3, [sp, #248]	; 0xf8
   13b68:	str	r6, [sp, #156]	; 0x9c
   13b6c:	adds	r3, lr, r2
   13b70:	ldr	r6, [sp, #144]	; 0x90
   13b74:	str	r9, [sp, #164]	; 0xa4
   13b78:	ldr	lr, [sp, #176]	; 0xb0
   13b7c:	ldr	r9, [sp, #224]	; 0xe0
   13b80:	adc	r8, lr, sl
   13b84:	ldr	lr, [sp, #216]	; 0xd8
   13b88:	adds	r3, r3, lr
   13b8c:	adc	r8, r8, r5
   13b90:	eor	r9, r3, r9
   13b94:	eor	r7, r8, r7
   13b98:	adds	r2, r6, r7
   13b9c:	eor	r6, r4, fp
   13ba0:	eor	sl, r2, lr
   13ba4:	str	r6, [sp, #144]	; 0x90
   13ba8:	ldr	r6, [sp, #148]	; 0x94
   13bac:	ldr	lr, [sp, #88]	; 0x58
   13bb0:	adc	ip, r6, r9
   13bb4:	ldr	r6, [sp, #84]	; 0x54
   13bb8:	eor	fp, ip, r5
   13bbc:	lsr	r5, sl, #24
   13bc0:	orr	r5, r5, fp, lsl #8
   13bc4:	adds	r3, r3, r6
   13bc8:	lsr	r6, fp, #24
   13bcc:	adc	r8, r8, lr
   13bd0:	adds	fp, r3, r5
   13bd4:	ldr	r3, [sp, #76]	; 0x4c
   13bd8:	orr	r6, r6, sl, lsl #8
   13bdc:	eor	r7, r7, fp
   13be0:	lsr	sl, r7, #16
   13be4:	str	fp, [sp, #148]	; 0x94
   13be8:	adc	lr, r8, r6
   13bec:	eor	r9, r9, lr
   13bf0:	str	lr, [sp, #172]	; 0xac
   13bf4:	lsr	fp, r9, #16
   13bf8:	ldr	lr, [sp, #184]	; 0xb8
   13bfc:	orr	sl, sl, r9, lsl #16
   13c00:	orr	fp, fp, r7, lsl #16
   13c04:	adds	r2, r2, sl
   13c08:	ldr	r7, [sp, #80]	; 0x50
   13c0c:	adc	ip, ip, fp
   13c10:	eor	r5, r5, r2
   13c14:	eor	r6, r6, ip
   13c18:	lsl	r9, r5, #1
   13c1c:	adds	r3, lr, r3
   13c20:	ldr	lr, [sp, #188]	; 0xbc
   13c24:	lsl	r8, r6, #1
   13c28:	orr	r6, r9, r6, lsr #31
   13c2c:	orr	r5, r8, r5, lsr #31
   13c30:	ldr	r9, [sp, #44]	; 0x2c
   13c34:	adc	r7, lr, r7
   13c38:	ldr	lr, [sp, #244]	; 0xf4
   13c3c:	adds	r3, r3, r6
   13c40:	adc	r7, r7, r5
   13c44:	eor	r0, r0, r7
   13c48:	adds	r1, r1, r0
   13c4c:	eor	r6, r6, r1
   13c50:	str	r0, [sp, #140]	; 0x8c
   13c54:	eor	lr, lr, r3
   13c58:	ldr	r0, [sp, #48]	; 0x30
   13c5c:	lsr	r8, r6, #24
   13c60:	adc	r4, r4, lr
   13c64:	adds	r3, r9, r3
   13c68:	eor	r5, r5, r4
   13c6c:	lsr	r9, r5, #24
   13c70:	orr	r5, r8, r5, lsl #8
   13c74:	adc	r7, r0, r7
   13c78:	orr	r6, r9, r6, lsl #8
   13c7c:	adds	r0, r3, r5
   13c80:	ldr	r3, [sp, #140]	; 0x8c
   13c84:	adc	r8, r7, r6
   13c88:	eor	lr, lr, r8
   13c8c:	str	r0, [sp, #176]	; 0xb0
   13c90:	str	r8, [sp, #188]	; 0xbc
   13c94:	ldr	r8, [sp, #240]	; 0xf0
   13c98:	eor	r3, r3, r0
   13c9c:	lsr	r7, r3, #16
   13ca0:	mov	r0, r3
   13ca4:	lsr	r3, lr, #16
   13ca8:	orr	lr, r7, lr, lsl #16
   13cac:	ldr	r7, [sp, #248]	; 0xf8
   13cb0:	orr	r0, r3, r0, lsl #16
   13cb4:	adds	r1, r1, lr
   13cb8:	mov	r9, r1
   13cbc:	adc	r1, r4, r0
   13cc0:	eor	r5, r9, r5
   13cc4:	str	r1, [sp, #140]	; 0x8c
   13cc8:	str	lr, [sp, #244]	; 0xf4
   13ccc:	ldr	lr, [sp, #108]	; 0x6c
   13cd0:	str	r0, [sp, #252]	; 0xfc
   13cd4:	ldr	r0, [sp, #112]	; 0x70
   13cd8:	ldr	r1, [sp, #160]	; 0xa0
   13cdc:	str	r5, [sp, #160]	; 0xa0
   13ce0:	ldr	r5, [sp, #140]	; 0x8c
   13ce4:	adds	r3, lr, r1
   13ce8:	ldr	lr, [sp, #200]	; 0xc8
   13cec:	str	r9, [sp, #200]	; 0xc8
   13cf0:	ldr	r1, [sp, #236]	; 0xec
   13cf4:	eor	r6, r5, r6
   13cf8:	adc	r0, r0, lr
   13cfc:	ldr	lr, [sp, #164]	; 0xa4
   13d00:	str	r6, [sp, #164]	; 0xa4
   13d04:	adds	r3, r3, r1
   13d08:	adc	r0, r0, r8
   13d0c:	eor	r4, r0, r7
   13d10:	ldr	r7, [sp, #28]
   13d14:	adds	r2, r2, r4
   13d18:	eor	lr, r3, lr
   13d1c:	adc	ip, ip, lr
   13d20:	eor	r6, r2, r1
   13d24:	eor	r5, ip, r8
   13d28:	lsr	r1, r6, #24
   13d2c:	lsr	r8, r5, #24
   13d30:	adds	r7, r7, r3
   13d34:	ldr	r3, [sp, #32]
   13d38:	orr	r1, r1, r5, lsl #8
   13d3c:	orr	r8, r8, r6, lsl #8
   13d40:	adc	r0, r3, r0
   13d44:	adds	r6, r7, r1
   13d48:	adc	r5, r0, r8
   13d4c:	eor	r4, r4, r6
   13d50:	eor	lr, lr, r5
   13d54:	lsr	r0, r4, #16
   13d58:	str	r6, [sp, #216]	; 0xd8
   13d5c:	lsr	r3, lr, #16
   13d60:	str	r5, [sp, #220]	; 0xdc
   13d64:	orr	r0, r0, lr, lsl #16
   13d68:	ldr	r5, [sp, #136]	; 0x88
   13d6c:	orr	r4, r3, r4, lsl #16
   13d70:	adds	r2, r2, r0
   13d74:	ldr	r6, [sp, #152]	; 0x98
   13d78:	mov	r3, r4
   13d7c:	str	r0, [sp, #236]	; 0xec
   13d80:	mov	r0, r2
   13d84:	adc	ip, ip, r3
   13d88:	ldr	r4, [sp, #208]	; 0xd0
   13d8c:	eor	r1, r1, r0
   13d90:	mov	r7, ip
   13d94:	lsl	lr, r5, #1
   13d98:	str	r0, [sp, #208]	; 0xd0
   13d9c:	ldr	ip, [sp, #36]	; 0x24
   13da0:	eor	r8, r8, r7
   13da4:	orr	lr, lr, r6, lsr #31
   13da8:	str	r3, [sp, #240]	; 0xf0
   13dac:	lsl	r2, r6, #1
   13db0:	ldr	r6, [sp, #40]	; 0x28
   13db4:	orr	r2, r2, r5, lsr #31
   13db8:	adds	r3, ip, r4
   13dbc:	ldr	r4, [sp, #212]	; 0xd4
   13dc0:	str	r7, [sp, #212]	; 0xd4
   13dc4:	ldr	r7, [sp, #92]	; 0x5c
   13dc8:	adc	ip, r6, r4
   13dcc:	adds	r3, r3, r2
   13dd0:	ldr	r6, [sp, #84]	; 0x54
   13dd4:	adc	ip, ip, lr
   13dd8:	eor	sl, sl, r3
   13ddc:	ldr	r4, [r7, #4]
   13de0:	eor	fp, fp, ip
   13de4:	str	r4, [sp, #184]	; 0xb8
   13de8:	ldr	r4, [sp, #192]	; 0xc0
   13dec:	adds	r0, r4, fp
   13df0:	ldr	r4, [sp, #196]	; 0xc4
   13df4:	eor	r2, r2, r0
   13df8:	adc	r5, r4, sl
   13dfc:	adds	r3, r6, r3
   13e00:	ldr	r6, [sp, #88]	; 0x58
   13e04:	eor	lr, lr, r5
   13e08:	lsr	r4, r2, #24
   13e0c:	lsr	r9, lr, #24
   13e10:	orr	r4, r4, lr, lsl #8
   13e14:	orr	r9, r9, r2, lsl #8
   13e18:	adc	ip, r6, ip
   13e1c:	adds	r2, r3, r4
   13e20:	lsl	r6, r8, #1
   13e24:	adc	ip, ip, r9
   13e28:	eor	fp, fp, r2
   13e2c:	mov	lr, ip
   13e30:	str	r2, [sp, #192]	; 0xc0
   13e34:	lsr	r2, fp, #16
   13e38:	eor	sl, sl, lr
   13e3c:	ldr	ip, [sp, #68]	; 0x44
   13e40:	orr	r6, r6, r1, lsr #31
   13e44:	lsr	r3, sl, #16
   13e48:	str	lr, [sp, #196]	; 0xc4
   13e4c:	orr	sl, r2, sl, lsl #16
   13e50:	orr	fp, r3, fp, lsl #16
   13e54:	ldr	r3, [sp, #172]	; 0xac
   13e58:	adds	r0, r0, sl
   13e5c:	str	sl, [sp, #248]	; 0xf8
   13e60:	adc	r5, r5, fp
   13e64:	mov	r2, fp
   13e68:	ldr	sl, [sp, #148]	; 0x94
   13e6c:	eor	r4, r0, r4
   13e70:	ldr	fp, [sp, #156]	; 0x9c
   13e74:	str	r2, [sp, #256]	; 0x100
   13e78:	str	r4, [sp, #148]	; 0x94
   13e7c:	eor	r4, r5, r9
   13e80:	adds	r2, ip, sl
   13e84:	ldr	sl, [sp, #72]	; 0x48
   13e88:	str	r4, [sp, #152]	; 0x98
   13e8c:	ldr	ip, [sp, #144]	; 0x90
   13e90:	lsl	lr, fp, #1
   13e94:	ldr	r4, [sp, #228]	; 0xe4
   13e98:	adc	r7, sl, r3
   13e9c:	lsl	r3, r1, #1
   13ea0:	ldr	r1, [sp, #168]	; 0xa8
   13ea4:	orr	lr, lr, ip, lsr #31
   13ea8:	lsl	ip, ip, #1
   13eac:	adds	r2, r2, lr
   13eb0:	orr	r3, r3, r8, lsr #31
   13eb4:	eor	r9, r2, r4
   13eb8:	ldr	r4, [sp, #232]	; 0xe8
   13ebc:	orr	ip, ip, fp, lsr #31
   13ec0:	ldr	fp, [sp, #204]	; 0xcc
   13ec4:	adc	r7, r7, ip
   13ec8:	eor	r4, r7, r4
   13ecc:	adds	r1, r1, r4
   13ed0:	adc	r8, fp, r9
   13ed4:	ldr	fp, [sp, #124]	; 0x7c
   13ed8:	eor	lr, lr, r1
   13edc:	eor	ip, ip, r8
   13ee0:	lsr	sl, ip, #24
   13ee4:	adds	r2, fp, r2
   13ee8:	lsr	fp, lr, #24
   13eec:	orr	lr, sl, lr, lsl #8
   13ef0:	str	r2, [sp, #136]	; 0x88
   13ef4:	orr	ip, fp, ip, lsl #8
   13ef8:	ldr	r2, [sp, #128]	; 0x80
   13efc:	adc	r7, r2, r7
   13f00:	ldr	r2, [sp, #136]	; 0x88
   13f04:	adds	fp, r2, ip
   13f08:	mov	sl, fp
   13f0c:	adc	fp, r7, lr
   13f10:	eor	r9, r9, fp
   13f14:	eor	r4, r4, sl
   13f18:	lsr	r2, r9, #16
   13f1c:	str	sl, [sp, #204]	; 0xcc
   13f20:	lsr	r7, r4, #16
   13f24:	ldr	sl, [sp, #8]
   13f28:	orr	r4, r2, r4, lsl #16
   13f2c:	orr	r7, r7, r9, lsl #16
   13f30:	ldr	r9, [sp, #4]
   13f34:	ldr	r2, [sp, #176]	; 0xb0
   13f38:	adds	r1, r1, r7
   13f3c:	adc	r8, r8, r4
   13f40:	eor	ip, ip, r1
   13f44:	eor	lr, lr, r8
   13f48:	str	lr, [sp, #136]	; 0x88
   13f4c:	adds	r2, r9, r2
   13f50:	ldr	r9, [sp, #188]	; 0xbc
   13f54:	adc	r9, sl, r9
   13f58:	adds	r2, r2, r3
   13f5c:	adc	r9, r9, r6
   13f60:	eor	sl, r2, r7
   13f64:	ldr	r7, [sp, #60]	; 0x3c
   13f68:	eor	r4, r4, r9
   13f6c:	adds	r0, r0, r4
   13f70:	adc	r5, r5, sl
   13f74:	eor	r3, r3, r0
   13f78:	eor	r6, r6, r5
   13f7c:	lsr	lr, r6, #24
   13f80:	adds	r2, r7, r2
   13f84:	lsr	r7, r3, #24
   13f88:	str	lr, [sp, #144]	; 0x90
   13f8c:	orr	r6, r7, r6, lsl #8
   13f90:	ldr	lr, [sp, #64]	; 0x40
   13f94:	ldr	r7, [sp, #144]	; 0x90
   13f98:	adc	r9, lr, r9
   13f9c:	adds	r2, r2, r6
   13fa0:	eor	r4, r4, r2
   13fa4:	orr	r3, r7, r3, lsl #8
   13fa8:	str	r2, [sp, #188]	; 0xbc
   13fac:	adc	r9, r9, r3
   13fb0:	eor	r7, r9, sl
   13fb4:	ldr	sl, [sp, #148]	; 0x94
   13fb8:	str	r9, [sp, #224]	; 0xe0
   13fbc:	lsr	r9, r4, #16
   13fc0:	lsr	r2, r7, #16
   13fc4:	orr	r7, r9, r7, lsl #16
   13fc8:	ldr	r9, [sp, #152]	; 0x98
   13fcc:	orr	r4, r2, r4, lsl #16
   13fd0:	adds	r0, r0, r7
   13fd4:	mov	lr, r4
   13fd8:	lsl	r4, sl, #1
   13fdc:	str	r0, [sp, #144]	; 0x90
   13fe0:	adc	r0, r5, lr
   13fe4:	ldr	r5, [sp, #100]	; 0x64
   13fe8:	lsl	r2, r9, #1
   13fec:	str	r0, [sp, #148]	; 0x94
   13ff0:	str	lr, [sp, #260]	; 0x104
   13ff4:	orr	r2, r2, sl, lsr #31
   13ff8:	ldr	r0, [sp, #96]	; 0x60
   13ffc:	str	r7, [sp, #232]	; 0xe8
   14000:	ldr	lr, [sp, #216]	; 0xd8
   14004:	adds	r7, r0, lr
   14008:	ldr	r0, [sp, #220]	; 0xdc
   1400c:	adc	r0, r5, r0
   14010:	ldr	r5, [sp, #144]	; 0x90
   14014:	eor	r6, r5, r6
   14018:	orr	r5, r4, r9, lsr #31
   1401c:	str	r6, [sp, #156]	; 0x9c
   14020:	adds	r7, r7, r5
   14024:	ldr	r6, [sp, #148]	; 0x94
   14028:	ldr	sl, [sp, #104]	; 0x68
   1402c:	ldr	lr, [sp, #244]	; 0xf4
   14030:	eor	r3, r6, r3
   14034:	str	r3, [sp, #168]	; 0xa8
   14038:	adc	r3, r0, r2
   1403c:	eor	r4, r7, lr
   14040:	ldr	lr, [sp, #252]	; 0xfc
   14044:	eor	r0, r3, lr
   14048:	ldr	lr, [sp, #192]	; 0xc0
   1404c:	adds	r1, r1, r0
   14050:	adc	r8, r8, r4
   14054:	eor	r5, r5, r1
   14058:	eor	r9, r8, r2
   1405c:	ldr	r2, [sp, #12]
   14060:	lsr	r6, r9, #24
   14064:	adds	r7, r2, r7
   14068:	lsr	r2, r5, #24
   1406c:	orr	r5, r6, r5, lsl #8
   14070:	adc	r3, sl, r3
   14074:	orr	r2, r2, r9, lsl #8
   14078:	adds	r6, r7, r2
   1407c:	adc	r3, r3, r5
   14080:	eor	r0, r0, r6
   14084:	eor	r4, r4, r3
   14088:	str	r6, [sp, #216]	; 0xd8
   1408c:	lsr	r6, r0, #16
   14090:	str	r3, [sp, #220]	; 0xdc
   14094:	lsr	r3, r4, #16
   14098:	orr	r4, r6, r4, lsl #16
   1409c:	orr	r0, r3, r0, lsl #16
   140a0:	ldr	r3, [sp, #136]	; 0x88
   140a4:	adds	r1, r1, r4
   140a8:	lsl	r6, ip, #1
   140ac:	mov	sl, r1
   140b0:	adc	r1, r8, r0
   140b4:	ldr	r8, [sp, #132]	; 0x84
   140b8:	mov	r9, r1
   140bc:	ldr	r1, [sp, #52]	; 0x34
   140c0:	lsl	r7, r3, #1
   140c4:	str	sl, [sp, #192]	; 0xc0
   140c8:	orr	ip, r7, ip, lsr #31
   140cc:	adds	r3, r1, lr
   140d0:	ldr	r1, [sp, #56]	; 0x38
   140d4:	ldr	lr, [sp, #196]	; 0xc4
   140d8:	str	r9, [sp, #196]	; 0xc4
   140dc:	adc	r1, r1, lr
   140e0:	eor	lr, sl, r2
   140e4:	ldr	sl, [sp, #24]
   140e8:	ldr	r2, [sp, #136]	; 0x88
   140ec:	str	lr, [sp, #172]	; 0xac
   140f0:	orr	lr, r6, r2, lsr #31
   140f4:	eor	r2, r9, r5
   140f8:	ldr	r5, [sp, #200]	; 0xc8
   140fc:	str	r2, [sp, #176]	; 0xb0
   14100:	adds	r3, r3, lr
   14104:	ldr	r2, [sp, #236]	; 0xec
   14108:	adc	r1, r1, ip
   1410c:	eor	r7, r3, r2
   14110:	ldr	r2, [sp, #240]	; 0xf0
   14114:	eor	r6, r1, r2
   14118:	adds	r2, r5, r6
   1411c:	ldr	r5, [sp, #140]	; 0x8c
   14120:	eor	lr, lr, r2
   14124:	lsr	r9, lr, #24
   14128:	adc	r5, r5, r7
   1412c:	adds	r3, r8, r3
   14130:	eor	ip, ip, r5
   14134:	adc	r1, sl, r1
   14138:	ldr	sl, [sp, #164]	; 0xa4
   1413c:	lsr	r8, ip, #24
   14140:	orr	ip, r9, ip, lsl #8
   14144:	orr	lr, r8, lr, lsl #8
   14148:	adds	r3, r3, ip
   1414c:	adc	r1, r1, lr
   14150:	eor	r6, r6, r3
   14154:	lsl	r9, sl, #1
   14158:	mov	r8, r1
   1415c:	lsr	r1, r6, #16
   14160:	str	r3, [sp, #200]	; 0xc8
   14164:	eor	r7, r7, r8
   14168:	orr	r1, r1, r7, lsl #16
   1416c:	str	r8, [sp, #228]	; 0xe4
   14170:	lsr	r3, r7, #16
   14174:	mov	r8, r1
   14178:	orr	r1, r3, r6, lsl #16
   1417c:	adds	r2, r2, r8
   14180:	str	r8, [sp, #236]	; 0xec
   14184:	mov	r3, r1
   14188:	ldr	r8, [sp, #160]	; 0xa0
   1418c:	adc	r5, r5, r3
   14190:	str	r3, [sp, #240]	; 0xf0
   14194:	ldr	r3, [sp, #116]	; 0x74
   14198:	ldr	r1, [sp, #204]	; 0xcc
   1419c:	lsl	r6, r8, #1
   141a0:	orr	r9, r9, r8, lsr #31
   141a4:	orr	r6, r6, sl, lsr #31
   141a8:	adds	r1, r3, r1
   141ac:	ldr	r3, [sp, #120]	; 0x78
   141b0:	str	r5, [sp, #136]	; 0x88
   141b4:	adc	r7, r3, fp
   141b8:	eor	fp, r2, ip
   141bc:	adds	r1, r1, r6
   141c0:	str	fp, [sp, #160]	; 0xa0
   141c4:	eor	fp, r5, lr
   141c8:	adc	ip, r7, r9
   141cc:	ldr	lr, [sp, #248]	; 0xf8
   141d0:	str	fp, [sp, #164]	; 0xa4
   141d4:	eor	fp, r1, lr
   141d8:	ldr	lr, [sp, #256]	; 0x100
   141dc:	eor	sl, ip, lr
   141e0:	ldr	lr, [sp, #208]	; 0xd0
   141e4:	adds	r3, lr, sl
   141e8:	ldr	lr, [sp, #212]	; 0xd4
   141ec:	eor	r7, r3, r6
   141f0:	ldr	r6, [sp, #16]
   141f4:	adc	lr, lr, fp
   141f8:	eor	r9, r9, lr
   141fc:	adds	r5, r6, r1
   14200:	ldr	r1, [sp, #20]
   14204:	lsr	r6, r7, #24
   14208:	lsr	r8, r9, #24
   1420c:	orr	r6, r6, r9, lsl #8
   14210:	orr	r7, r8, r7, lsl #8
   14214:	adc	ip, r1, ip
   14218:	adds	r5, r5, r6
   1421c:	adc	ip, ip, r7
   14220:	eor	sl, sl, r5
   14224:	mov	r9, ip
   14228:	lsr	ip, sl, #16
   1422c:	str	r5, [sp, #204]	; 0xcc
   14230:	eor	fp, fp, r9
   14234:	ldr	r5, [sp, #224]	; 0xe0
   14238:	lsr	r1, fp, #16
   1423c:	str	r9, [sp, #208]	; 0xd0
   14240:	orr	fp, ip, fp, lsl #16
   14244:	ldr	ip, [sp, #188]	; 0xbc
   14248:	orr	sl, r1, sl, lsl #16
   1424c:	ldr	r1, [sp, #52]	; 0x34
   14250:	adds	r3, r3, fp
   14254:	adc	lr, lr, sl
   14258:	eor	r6, r6, r3
   1425c:	eor	r7, r7, lr
   14260:	lsl	r9, r6, #1
   14264:	lsl	r8, r7, #1
   14268:	orr	r7, r9, r7, lsr #31
   1426c:	ldr	r9, [sp, #28]
   14270:	adds	r1, r1, ip
   14274:	orr	r6, r8, r6, lsr #31
   14278:	ldr	ip, [sp, #56]	; 0x38
   1427c:	adc	ip, ip, r5
   14280:	ldr	r5, [sp, #136]	; 0x88
   14284:	adds	r1, r1, r7
   14288:	adc	ip, ip, r6
   1428c:	eor	r4, r4, r1
   14290:	eor	r0, r0, ip
   14294:	adds	r2, r2, r0
   14298:	str	r4, [sp, #136]	; 0x88
   1429c:	eor	r7, r7, r2
   142a0:	adc	r5, r5, r4
   142a4:	ldr	r4, [sp, #32]
   142a8:	lsr	r8, r7, #24
   142ac:	eor	r6, r6, r5
   142b0:	adds	r1, r9, r1
   142b4:	lsr	r9, r6, #24
   142b8:	orr	r6, r8, r6, lsl #8
   142bc:	ldr	r8, [sp, #156]	; 0x9c
   142c0:	orr	r7, r9, r7, lsl #8
   142c4:	adc	ip, r4, ip
   142c8:	adds	r4, r1, r6
   142cc:	ldr	r1, [sp, #136]	; 0x88
   142d0:	adc	ip, ip, r7
   142d4:	eor	r0, r0, r4
   142d8:	str	r4, [sp, #188]	; 0xbc
   142dc:	str	ip, [sp, #212]	; 0xd4
   142e0:	ldr	r9, [sp, #168]	; 0xa8
   142e4:	eor	r1, r1, ip
   142e8:	lsr	ip, r0, #16
   142ec:	mov	r4, r1
   142f0:	lsr	r1, r1, #16
   142f4:	orr	r4, ip, r4, lsl #16
   142f8:	orr	r0, r1, r0, lsl #16
   142fc:	mov	ip, r4
   14300:	lsl	r1, r9, #1
   14304:	adds	r2, r2, ip
   14308:	orr	r1, r1, r8, lsr #31
   1430c:	str	r0, [sp, #152]	; 0x98
   14310:	ldr	r4, [sp, #152]	; 0x98
   14314:	str	r2, [sp, #136]	; 0x88
   14318:	lsl	r2, r8, #1
   1431c:	str	ip, [sp, #244]	; 0xf4
   14320:	orr	r2, r2, r9, lsr #31
   14324:	adc	r4, r5, r4
   14328:	ldr	r5, [sp, #216]	; 0xd8
   1432c:	str	r4, [sp, #140]	; 0x8c
   14330:	ldr	r4, [sp, #60]	; 0x3c
   14334:	adds	r0, r4, r5
   14338:	ldr	r4, [sp, #64]	; 0x40
   1433c:	ldr	r5, [sp, #220]	; 0xdc
   14340:	adc	ip, r4, r5
   14344:	adds	r0, r0, r2
   14348:	ldr	r4, [sp, #96]	; 0x60
   1434c:	adc	ip, ip, r1
   14350:	ldr	r5, [sp, #136]	; 0x88
   14354:	eor	r5, r5, r6
   14358:	ldr	r6, [sp, #100]	; 0x64
   1435c:	str	r5, [sp, #156]	; 0x9c
   14360:	ldr	r5, [sp, #140]	; 0x8c
   14364:	eor	r7, r5, r7
   14368:	ldr	r5, [sp, #236]	; 0xec
   1436c:	str	r7, [sp, #168]	; 0xa8
   14370:	eor	r8, r0, r5
   14374:	ldr	r5, [sp, #240]	; 0xf0
   14378:	eor	r7, ip, r5
   1437c:	adds	r3, r3, r7
   14380:	eor	r2, r2, r3
   14384:	adc	lr, lr, r8
   14388:	eor	r1, r1, lr
   1438c:	adds	r0, r4, r0
   14390:	lsr	r4, r2, #24
   14394:	lsr	r5, r1, #24
   14398:	adc	ip, r6, ip
   1439c:	orr	r4, r4, r1, lsl #8
   143a0:	orr	r5, r5, r2, lsl #8
   143a4:	adds	r2, r0, r4
   143a8:	ldr	r0, [sp, #172]	; 0xac
   143ac:	adc	r1, ip, r5
   143b0:	eor	r7, r7, r2
   143b4:	eor	r8, r8, r1
   143b8:	str	r2, [sp, #216]	; 0xd8
   143bc:	lsr	r2, r7, #16
   143c0:	lsr	r6, r8, #16
   143c4:	ldr	ip, [sp, #116]	; 0x74
   143c8:	orr	r8, r2, r8, lsl #16
   143cc:	str	r1, [sp, #220]	; 0xdc
   143d0:	orr	r7, r6, r7, lsl #16
   143d4:	adds	r6, r3, r8
   143d8:	lsl	r2, r0, #1
   143dc:	adc	lr, lr, r7
   143e0:	mov	r9, r7
   143e4:	ldr	r7, [sp, #176]	; 0xb0
   143e8:	eor	r5, r5, lr
   143ec:	eor	r4, r4, r6
   143f0:	str	r6, [sp, #172]	; 0xac
   143f4:	strd	r8, [sp, #236]	; 0xec
   143f8:	mov	r9, lr
   143fc:	ldr	r8, [sp, #104]	; 0x68
   14400:	str	r9, [sp, #176]	; 0xb0
   14404:	ldr	lr, [sp, #200]	; 0xc8
   14408:	lsl	r1, r7, #1
   1440c:	orr	r2, r2, r7, lsr #31
   14410:	orr	r1, r1, r0, lsr #31
   14414:	ldr	r0, [sp, #228]	; 0xe4
   14418:	adds	r3, ip, lr
   1441c:	ldr	ip, [sp, #120]	; 0x78
   14420:	ldr	lr, [sp, #144]	; 0x90
   14424:	adc	ip, ip, r0
   14428:	adds	r3, r3, r2
   1442c:	adc	ip, ip, r1
   14430:	eor	fp, fp, r3
   14434:	eor	sl, sl, ip
   14438:	adds	r0, lr, sl
   1443c:	ldr	lr, [sp, #148]	; 0x94
   14440:	eor	r2, r2, r0
   14444:	adc	r6, lr, fp
   14448:	ldr	lr, [sp, #12]
   1444c:	eor	r1, r1, r6
   14450:	lsr	r9, r1, #24
   14454:	orr	r9, r9, r2, lsl #8
   14458:	adds	r3, lr, r3
   1445c:	lsr	lr, r2, #24
   14460:	adc	ip, r8, ip
   14464:	orr	lr, lr, r1, lsl #8
   14468:	ldr	r1, [sp, #160]	; 0xa0
   1446c:	adds	r3, r3, lr
   14470:	eor	sl, sl, r3
   14474:	adc	r7, ip, r9
   14478:	lsr	r2, sl, #16
   1447c:	eor	fp, fp, r7
   14480:	str	r3, [sp, #200]	; 0xc8
   14484:	lsr	r3, fp, #16
   14488:	str	r7, [sp, #224]	; 0xe0
   1448c:	orr	fp, r2, fp, lsl #16
   14490:	ldr	r2, [sp, #204]	; 0xcc
   14494:	orr	r3, r3, sl, lsl #16
   14498:	adds	r0, r0, fp
   1449c:	lsl	ip, r1, #1
   144a0:	str	fp, [sp, #228]	; 0xe4
   144a4:	adc	r6, r6, r3
   144a8:	eor	lr, r0, lr
   144ac:	ldr	fp, [sp, #84]	; 0x54
   144b0:	lsl	r7, r5, #1
   144b4:	str	r3, [sp, #248]	; 0xf8
   144b8:	ldr	r8, [sp, #208]	; 0xd0
   144bc:	orr	r7, r7, r4, lsr #31
   144c0:	str	lr, [sp, #160]	; 0xa0
   144c4:	ldr	r3, [sp, #88]	; 0x58
   144c8:	adds	r2, fp, r2
   144cc:	ldr	fp, [sp, #164]	; 0xa4
   144d0:	adc	r8, r3, r8
   144d4:	lsl	r3, r4, #1
   144d8:	lsl	lr, fp, #1
   144dc:	orr	ip, ip, fp, lsr #31
   144e0:	eor	fp, r6, r9
   144e4:	orr	lr, lr, r1, lsr #31
   144e8:	ldr	r1, [sp, #232]	; 0xe8
   144ec:	adds	r2, r2, ip
   144f0:	orr	r3, r3, r5, lsr #31
   144f4:	str	fp, [sp, #164]	; 0xa4
   144f8:	adc	r8, r8, lr
   144fc:	ldr	fp, [sp, #68]	; 0x44
   14500:	ldr	r5, [sp, #192]	; 0xc0
   14504:	eor	r9, r2, r1
   14508:	ldr	r1, [sp, #260]	; 0x104
   1450c:	eor	r4, r8, r1
   14510:	adds	r1, r5, r4
   14514:	ldr	r5, [sp, #196]	; 0xc4
   14518:	eor	ip, ip, r1
   1451c:	adc	r5, r5, r9
   14520:	adds	r2, fp, r2
   14524:	lsr	fp, ip, #24
   14528:	eor	lr, lr, r5
   1452c:	str	r5, [sp, #144]	; 0x90
   14530:	lsr	sl, lr, #24
   14534:	ldr	r5, [sp, #72]	; 0x48
   14538:	orr	lr, fp, lr, lsl #8
   1453c:	orr	ip, sl, ip, lsl #8
   14540:	adc	r8, r5, r8
   14544:	adds	sl, r2, lr
   14548:	ldr	r5, [sp, #144]	; 0x90
   1454c:	adc	fp, r8, ip
   14550:	eor	r4, r4, sl
   14554:	eor	r9, r9, fp
   14558:	lsr	r8, r4, #16
   1455c:	str	sl, [sp, #192]	; 0xc0
   14560:	lsr	r2, r9, #16
   14564:	orr	r8, r8, r9, lsl #16
   14568:	ldr	r9, [sp, #44]	; 0x2c
   1456c:	orr	r4, r2, r4, lsl #16
   14570:	adds	r1, r1, r8
   14574:	adc	r5, r5, r4
   14578:	eor	lr, lr, r1
   1457c:	str	r5, [sp, #144]	; 0x90
   14580:	ldr	r5, [sp, #188]	; 0xbc
   14584:	adds	r2, r9, r5
   14588:	ldr	r9, [sp, #48]	; 0x30
   1458c:	ldr	r5, [sp, #212]	; 0xd4
   14590:	adc	r9, r9, r5
   14594:	adds	r2, r2, r3
   14598:	ldr	r5, [sp, #144]	; 0x90
   1459c:	adc	r9, r9, r7
   145a0:	eor	sl, r2, r8
   145a4:	eor	r4, r4, r9
   145a8:	ldr	r8, [sp, #76]	; 0x4c
   145ac:	adds	r0, r0, r4
   145b0:	adc	r6, r6, sl
   145b4:	eor	r3, r3, r0
   145b8:	eor	r7, r7, r6
   145bc:	eor	ip, ip, r5
   145c0:	lsr	r5, r7, #24
   145c4:	adds	r2, r8, r2
   145c8:	lsr	r8, r3, #24
   145cc:	str	r5, [sp, #148]	; 0x94
   145d0:	orr	r7, r8, r7, lsl #8
   145d4:	ldr	r5, [sp, #80]	; 0x50
   145d8:	adc	r9, r5, r9
   145dc:	ldr	r5, [sp, #148]	; 0x94
   145e0:	adds	r2, r2, r7
   145e4:	eor	r4, r4, r2
   145e8:	str	r2, [sp, #188]	; 0xbc
   145ec:	orr	r3, r5, r3, lsl #8
   145f0:	ldr	r5, [sp, #164]	; 0xa4
   145f4:	adc	r9, r9, r3
   145f8:	eor	r8, r9, sl
   145fc:	lsr	r2, r8, #16
   14600:	str	r9, [sp, #196]	; 0xc4
   14604:	lsr	r9, r4, #16
   14608:	orr	r4, r2, r4, lsl #16
   1460c:	orr	sl, r9, r8, lsl #16
   14610:	mov	r9, r4
   14614:	lsl	r8, r5, #1
   14618:	adds	r0, r0, sl
   1461c:	adc	r6, r6, r9
   14620:	str	r0, [sp, #148]	; 0x94
   14624:	str	sl, [sp, #232]	; 0xe8
   14628:	str	r9, [sp, #252]	; 0xfc
   1462c:	mov	r9, r6
   14630:	ldr	r0, [sp, #16]
   14634:	ldr	sl, [sp, #160]	; 0xa0
   14638:	ldr	r6, [sp, #20]
   1463c:	str	r9, [sp, #204]	; 0xcc
   14640:	ldr	r2, [sp, #216]	; 0xd8
   14644:	lsl	r4, sl, #1
   14648:	orr	r8, r8, sl, lsr #31
   1464c:	mov	sl, r5
   14650:	ldr	r5, [sp, #144]	; 0x90
   14654:	adds	r0, r0, r2
   14658:	ldr	r2, [sp, #220]	; 0xdc
   1465c:	adc	r2, r6, r2
   14660:	ldr	r6, [sp, #148]	; 0x94
   14664:	eor	r6, r6, r7
   14668:	ldr	r7, [sp, #124]	; 0x7c
   1466c:	str	r6, [sp, #160]	; 0xa0
   14670:	orr	r6, r4, sl, lsr #31
   14674:	mov	r4, r9
   14678:	eor	r4, r4, r3
   1467c:	ldr	sl, [sp, #128]	; 0x80
   14680:	adds	r3, r0, r6
   14684:	ldr	r0, [sp, #244]	; 0xf4
   14688:	adc	r2, r2, r8
   1468c:	str	r4, [sp, #164]	; 0xa4
   14690:	eor	r4, r3, r0
   14694:	ldr	r0, [sp, #152]	; 0x98
   14698:	eor	r0, r2, r0
   1469c:	adds	r1, r1, r0
   146a0:	adc	r5, r5, r4
   146a4:	eor	r6, r6, r1
   146a8:	adds	r3, r7, r3
   146ac:	eor	r8, r8, r5
   146b0:	lsr	r7, r6, #24
   146b4:	lsr	r9, r8, #24
   146b8:	adc	r2, sl, r2
   146bc:	orr	r8, r7, r8, lsl #8
   146c0:	orr	r6, r9, r6, lsl #8
   146c4:	ldr	r9, [sp, #4]
   146c8:	adds	r7, r3, r8
   146cc:	adc	r2, r2, r6
   146d0:	eor	r0, r0, r7
   146d4:	mov	r3, r2
   146d8:	lsr	r2, r0, #16
   146dc:	str	r7, [sp, #208]	; 0xd0
   146e0:	eor	r4, r4, r3
   146e4:	lsl	r7, ip, #1
   146e8:	str	r3, [sp, #212]	; 0xd4
   146ec:	lsr	r3, r4, #16
   146f0:	orr	r4, r2, r4, lsl #16
   146f4:	orr	r0, r3, r0, lsl #16
   146f8:	ldr	r3, [sp, #132]	; 0x84
   146fc:	adds	r1, r1, r4
   14700:	lsl	r2, lr, #1
   14704:	mov	sl, r1
   14708:	adc	r1, r5, r0
   1470c:	orr	lr, r7, lr, lsr #31
   14710:	mov	r5, r1
   14714:	orr	ip, r2, ip, lsr #31
   14718:	eor	r2, r1, r6
   1471c:	ldr	r1, [sp, #200]	; 0xc8
   14720:	str	r2, [sp, #152]	; 0x98
   14724:	ldr	r2, [sp, #136]	; 0x88
   14728:	str	sl, [sp, #200]	; 0xc8
   1472c:	ldr	r7, [sp, #224]	; 0xe0
   14730:	adds	r3, r3, r1
   14734:	str	r5, [sp, #216]	; 0xd8
   14738:	ldr	r1, [sp, #24]
   1473c:	ldr	r5, [sp, #140]	; 0x8c
   14740:	adc	r1, r1, r7
   14744:	mov	r7, sl
   14748:	ldr	sl, [sp, #8]
   1474c:	eor	r7, r7, r8
   14750:	adds	r3, r3, ip
   14754:	ldr	r8, [sp, #236]	; 0xec
   14758:	adc	r1, r1, lr
   1475c:	str	r7, [sp, #144]	; 0x90
   14760:	eor	r7, r3, r8
   14764:	ldr	r8, [sp, #240]	; 0xf0
   14768:	eor	r6, r1, r8
   1476c:	adds	r2, r2, r6
   14770:	adc	r5, r5, r7
   14774:	eor	ip, ip, r2
   14778:	adds	r3, r9, r3
   1477c:	eor	lr, lr, r5
   14780:	lsr	r9, ip, #24
   14784:	lsr	r8, lr, #24
   14788:	adc	r1, sl, r1
   1478c:	ldr	sl, [sp, #168]	; 0xa8
   14790:	orr	lr, r9, lr, lsl #8
   14794:	orr	ip, r8, ip, lsl #8
   14798:	adds	r8, r3, lr
   1479c:	adc	r1, r1, ip
   147a0:	eor	r6, r6, r8
   147a4:	eor	r7, r7, r1
   147a8:	str	r8, [sp, #220]	; 0xdc
   147ac:	lsl	r9, sl, #1
   147b0:	lsr	r3, r7, #16
   147b4:	str	r1, [sp, #224]	; 0xe0
   147b8:	lsr	r1, r6, #16
   147bc:	orr	r8, r3, r6, lsl #16
   147c0:	orr	r1, r1, r7, lsl #16
   147c4:	mov	r6, r8
   147c8:	adds	r2, r2, r1
   147cc:	str	r1, [sp, #236]	; 0xec
   147d0:	adc	r5, r5, r6
   147d4:	eor	lr, r2, lr
   147d8:	str	r6, [sp, #240]	; 0xf0
   147dc:	eor	ip, r5, ip
   147e0:	ldr	r8, [sp, #36]	; 0x24
   147e4:	str	lr, [sp, #136]	; 0x88
   147e8:	ldr	r3, [sp, #156]	; 0x9c
   147ec:	str	ip, [sp, #140]	; 0x8c
   147f0:	ldr	lr, [sp, #172]	; 0xac
   147f4:	ldr	r1, [sp, #192]	; 0xc0
   147f8:	orr	r9, r9, r3, lsr #31
   147fc:	lsl	r7, r3, #1
   14800:	ldr	r3, [sp, #40]	; 0x28
   14804:	orr	r7, r7, sl, lsr #31
   14808:	adds	r1, r8, r1
   1480c:	adc	r8, r3, fp
   14810:	adds	r1, r1, r7
   14814:	ldr	fp, [sp, #228]	; 0xe4
   14818:	adc	ip, r8, r9
   1481c:	ldr	r3, [sp, #248]	; 0xf8
   14820:	ldr	r8, [sp, #108]	; 0x6c
   14824:	eor	fp, r1, fp
   14828:	eor	sl, ip, r3
   1482c:	adds	r3, lr, sl
   14830:	ldr	lr, [sp, #176]	; 0xb0
   14834:	eor	r7, r7, r3
   14838:	lsr	r6, r7, #24
   1483c:	adc	lr, lr, fp
   14840:	adds	r1, r8, r1
   14844:	eor	r9, r9, lr
   14848:	str	r1, [sp, #156]	; 0x9c
   1484c:	lsr	r8, r9, #24
   14850:	ldr	r1, [sp, #112]	; 0x70
   14854:	orr	r6, r6, r9, lsl #8
   14858:	orr	r7, r8, r7, lsl #8
   1485c:	adc	ip, r1, ip
   14860:	ldr	r1, [sp, #156]	; 0x9c
   14864:	adds	r8, r1, r6
   14868:	adc	ip, ip, r7
   1486c:	eor	sl, sl, r8
   14870:	mov	r9, ip
   14874:	lsr	ip, sl, #16
   14878:	eor	fp, fp, r9
   1487c:	lsr	r1, fp, #16
   14880:	strd	r8, [sp, #168]	; 0xa8
   14884:	orr	ip, ip, fp, lsl #16
   14888:	ldr	fp, [sp, #188]	; 0xbc
   1488c:	orr	sl, r1, sl, lsl #16
   14890:	ldr	r1, [sp, #132]	; 0x84
   14894:	adds	r3, r3, ip
   14898:	adc	lr, lr, sl
   1489c:	eor	r6, r6, r3
   148a0:	str	ip, [sp, #228]	; 0xe4
   148a4:	ldr	ip, [sp, #24]
   148a8:	eor	r7, r7, lr
   148ac:	lsl	r9, r6, #1
   148b0:	lsl	r8, r7, #1
   148b4:	orr	r7, r9, r7, lsr #31
   148b8:	adds	r1, r1, fp
   148bc:	ldr	fp, [sp, #196]	; 0xc4
   148c0:	orr	r6, r8, r6, lsr #31
   148c4:	ldr	r8, [sp, #36]	; 0x24
   148c8:	adc	ip, ip, fp
   148cc:	adds	r1, r1, r7
   148d0:	ldr	fp, [sp, #40]	; 0x28
   148d4:	adc	ip, ip, r6
   148d8:	eor	r4, r4, r1
   148dc:	eor	r0, r0, ip
   148e0:	adds	r2, r2, r0
   148e4:	adc	r5, r5, r4
   148e8:	eor	r7, r7, r2
   148ec:	adds	r1, r8, r1
   148f0:	eor	r6, r6, r5
   148f4:	lsr	r8, r7, #24
   148f8:	lsr	r9, r6, #24
   148fc:	adc	ip, fp, ip
   14900:	orr	r6, r8, r6, lsl #8
   14904:	ldr	r8, [sp, #164]	; 0xa4
   14908:	orr	r7, r9, r7, lsl #8
   1490c:	adds	fp, r1, r6
   14910:	adc	ip, ip, r7
   14914:	eor	r0, r0, fp
   14918:	eor	r4, r4, ip
   1491c:	str	fp, [sp, #176]	; 0xb0
   14920:	lsr	r1, r4, #16
   14924:	str	ip, [sp, #188]	; 0xbc
   14928:	lsr	ip, r0, #16
   1492c:	ldr	fp, [sp, #160]	; 0xa0
   14930:	orr	r0, r1, r0, lsl #16
   14934:	orr	r4, ip, r4, lsl #16
   14938:	ldr	ip, [sp, #16]
   1493c:	mov	r9, r0
   14940:	lsl	r1, r8, #1
   14944:	adds	r2, r2, r4
   14948:	ldr	r0, [sp, #208]	; 0xd0
   1494c:	adc	r5, r5, r9
   14950:	orr	r1, r1, fp, lsr #31
   14954:	str	r4, [sp, #244]	; 0xf4
   14958:	mov	r4, r2
   1495c:	lsl	r2, fp, #1
   14960:	str	r9, [sp, #248]	; 0xf8
   14964:	mov	r9, r5
   14968:	ldr	r5, [sp, #20]
   1496c:	eor	r6, r4, r6
   14970:	orr	r2, r2, r8, lsr #31
   14974:	eor	r7, r9, r7
   14978:	ldr	fp, [sp, #212]	; 0xd4
   1497c:	adds	r0, ip, r0
   14980:	adc	ip, r5, fp
   14984:	ldr	fp, [sp, #236]	; 0xec
   14988:	adds	r0, r0, r2
   1498c:	str	r6, [sp, #156]	; 0x9c
   14990:	adc	ip, ip, r1
   14994:	ldr	r6, [sp, #240]	; 0xf0
   14998:	str	r7, [sp, #160]	; 0xa0
   1499c:	str	r9, [sp, #192]	; 0xc0
   149a0:	eor	r8, r0, fp
   149a4:	ldr	r9, [sp, #4]
   149a8:	str	r4, [sp, #164]	; 0xa4
   149ac:	eor	r6, ip, r6
   149b0:	ldr	r7, [sp, #8]
   149b4:	adds	r3, r3, r6
   149b8:	adc	lr, lr, r8
   149bc:	eor	r2, r2, r3
   149c0:	ldr	fp, [sp, #152]	; 0x98
   149c4:	eor	r1, r1, lr
   149c8:	lsr	r4, r2, #24
   149cc:	adds	r0, r9, r0
   149d0:	lsr	r5, r1, #24
   149d4:	orr	r4, r4, r1, lsl #8
   149d8:	adc	ip, r7, ip
   149dc:	orr	r5, r5, r2, lsl #8
   149e0:	adds	r2, r0, r4
   149e4:	adc	r0, ip, r5
   149e8:	eor	r6, r6, r2
   149ec:	ldr	ip, [sp, #228]	; 0xe4
   149f0:	lsr	r7, r6, #16
   149f4:	eor	r8, r8, r0
   149f8:	str	r2, [sp, #196]	; 0xc4
   149fc:	lsr	r2, r8, #16
   14a00:	str	r0, [sp, #208]	; 0xd0
   14a04:	orr	r0, r7, r8, lsl #16
   14a08:	orr	r6, r2, r6, lsl #16
   14a0c:	adds	r3, r3, r0
   14a10:	lsl	r8, fp, #1
   14a14:	mov	r7, r3
   14a18:	adc	r3, lr, r6
   14a1c:	ldr	lr, [sp, #220]	; 0xdc
   14a20:	eor	r4, r4, r7
   14a24:	str	r6, [sp, #240]	; 0xf0
   14a28:	mov	r6, r3
   14a2c:	str	r0, [sp, #236]	; 0xec
   14a30:	eor	r5, r5, r6
   14a34:	ldr	r3, [sp, #68]	; 0x44
   14a38:	str	r7, [sp, #212]	; 0xd4
   14a3c:	str	r6, [sp, #220]	; 0xdc
   14a40:	ldr	r0, [sp, #144]	; 0x90
   14a44:	adds	r3, r3, lr
   14a48:	ldr	r7, [sp, #64]	; 0x40
   14a4c:	ldr	lr, [sp, #224]	; 0xe0
   14a50:	orr	r8, r8, r0, lsr #31
   14a54:	lsl	r2, r0, #1
   14a58:	ldr	r0, [sp, #72]	; 0x48
   14a5c:	orr	r2, r2, fp, lsr #31
   14a60:	adc	r1, r0, lr
   14a64:	ldr	lr, [sp, #148]	; 0x94
   14a68:	adds	r3, r3, r2
   14a6c:	adc	r1, r1, r8
   14a70:	eor	ip, ip, r3
   14a74:	eor	sl, sl, r1
   14a78:	mov	fp, ip
   14a7c:	adds	r0, lr, sl
   14a80:	ldr	lr, [sp, #204]	; 0xcc
   14a84:	eor	r2, r2, r0
   14a88:	adc	r6, lr, ip
   14a8c:	ldr	lr, [sp, #60]	; 0x3c
   14a90:	eor	r8, r8, r6
   14a94:	lsr	r9, r8, #24
   14a98:	orr	r9, r9, r2, lsl #8
   14a9c:	adds	r3, lr, r3
   14aa0:	lsr	lr, r2, #24
   14aa4:	adc	r1, r7, r1
   14aa8:	lsl	r7, r5, #1
   14aac:	orr	lr, lr, r8, lsl #8
   14ab0:	orr	r7, r7, r4, lsr #31
   14ab4:	adds	r8, r3, lr
   14ab8:	adc	r1, r1, r9
   14abc:	eor	sl, sl, r8
   14ac0:	mov	r3, r1
   14ac4:	lsr	r2, sl, #16
   14ac8:	str	r8, [sp, #148]	; 0x94
   14acc:	eor	fp, fp, r3
   14ad0:	str	r3, [sp, #152]	; 0x98
   14ad4:	lsr	r3, fp, #16
   14ad8:	orr	r1, r2, fp, lsl #16
   14adc:	ldr	r2, [sp, #168]	; 0xa8
   14ae0:	orr	fp, r3, sl, lsl #16
   14ae4:	ldr	r3, [sp, #52]	; 0x34
   14ae8:	adds	r0, r0, r1
   14aec:	str	r1, [sp, #228]	; 0xe4
   14af0:	adc	r6, r6, fp
   14af4:	eor	lr, r0, lr
   14af8:	ldr	r1, [sp, #136]	; 0x88
   14afc:	eor	r9, r6, r9
   14b00:	str	fp, [sp, #256]	; 0x100
   14b04:	ldr	r8, [sp, #172]	; 0xac
   14b08:	adds	r2, r3, r2
   14b0c:	str	r9, [sp, #144]	; 0x90
   14b10:	ldr	fp, [sp, #56]	; 0x38
   14b14:	lsl	ip, r1, #1
   14b18:	ldr	r3, [sp, #140]	; 0x8c
   14b1c:	str	lr, [sp, #140]	; 0x8c
   14b20:	ldr	sl, [sp, #232]	; 0xe8
   14b24:	adc	r8, fp, r8
   14b28:	orr	ip, ip, r3, lsr #31
   14b2c:	lsl	lr, r3, #1
   14b30:	adds	r2, r2, ip
   14b34:	lsl	r3, r4, #1
   14b38:	eor	r9, r2, sl
   14b3c:	ldr	sl, [sp, #252]	; 0xfc
   14b40:	orr	lr, lr, r1, lsr #31
   14b44:	orr	r3, r3, r5, lsr #31
   14b48:	adc	r8, r8, lr
   14b4c:	ldr	r5, [sp, #216]	; 0xd8
   14b50:	eor	r4, r8, sl
   14b54:	ldr	sl, [sp, #200]	; 0xc8
   14b58:	adds	r1, sl, r4
   14b5c:	ldr	sl, [sp, #76]	; 0x4c
   14b60:	adc	r5, r5, r9
   14b64:	eor	ip, ip, r1
   14b68:	eor	lr, lr, r5
   14b6c:	lsr	fp, ip, #24
   14b70:	str	r5, [sp, #136]	; 0x88
   14b74:	ldr	r5, [sp, #80]	; 0x50
   14b78:	adds	r2, sl, r2
   14b7c:	lsr	sl, lr, #24
   14b80:	orr	lr, fp, lr, lsl #8
   14b84:	ldr	fp, [sp, #176]	; 0xb0
   14b88:	orr	ip, sl, ip, lsl #8
   14b8c:	ldr	sl, [sp, #104]	; 0x68
   14b90:	adc	r8, r5, r8
   14b94:	adds	r5, r2, lr
   14b98:	adc	r2, r8, ip
   14b9c:	eor	r4, r4, r5
   14ba0:	eor	r9, r9, r2
   14ba4:	lsr	r8, r4, #16
   14ba8:	str	r5, [sp, #168]	; 0xa8
   14bac:	str	r2, [sp, #172]	; 0xac
   14bb0:	lsr	r2, r9, #16
   14bb4:	ldr	r5, [sp, #136]	; 0x88
   14bb8:	orr	r8, r8, r9, lsl #16
   14bbc:	orr	r4, r2, r4, lsl #16
   14bc0:	ldr	r2, [sp, #12]
   14bc4:	adds	r1, r1, r8
   14bc8:	eor	lr, lr, r1
   14bcc:	adc	r5, r5, r4
   14bd0:	eor	ip, ip, r5
   14bd4:	adds	r2, r2, fp
   14bd8:	ldr	fp, [sp, #188]	; 0xbc
   14bdc:	adc	r9, sl, fp
   14be0:	adds	r2, r2, r3
   14be4:	adc	r9, r9, r7
   14be8:	eor	sl, r2, r8
   14bec:	ldr	r8, [sp, #124]	; 0x7c
   14bf0:	eor	r4, r4, r9
   14bf4:	adds	r0, r0, r4
   14bf8:	adc	r6, r6, sl
   14bfc:	eor	r3, r3, r0
   14c00:	eor	r7, r7, r6
   14c04:	lsr	fp, r7, #24
   14c08:	adds	r2, r8, r2
   14c0c:	lsr	r8, r3, #24
   14c10:	str	fp, [sp, #136]	; 0x88
   14c14:	orr	r7, r8, r7, lsl #8
   14c18:	ldr	fp, [sp, #128]	; 0x80
   14c1c:	ldr	r8, [sp, #136]	; 0x88
   14c20:	adc	r9, fp, r9
   14c24:	orr	r3, r8, r3, lsl #8
   14c28:	adds	r8, r2, r7
   14c2c:	eor	r4, r4, r8
   14c30:	adc	fp, r9, r3
   14c34:	str	r8, [sp, #176]	; 0xb0
   14c38:	lsr	r9, r4, #16
   14c3c:	eor	r8, fp, sl
   14c40:	lsr	r2, r8, #16
   14c44:	str	fp, [sp, #188]	; 0xbc
   14c48:	orr	sl, r9, r8, lsl #16
   14c4c:	ldr	fp, [sp, #144]	; 0x90
   14c50:	orr	r4, r2, r4, lsl #16
   14c54:	mov	r2, r4
   14c58:	adds	r4, r0, sl
   14c5c:	ldr	r0, [sp, #116]	; 0x74
   14c60:	adc	r6, r6, r2
   14c64:	mov	r9, r4
   14c68:	eor	r7, r9, r7
   14c6c:	lsl	r8, fp, #1
   14c70:	str	r2, [sp, #252]	; 0xfc
   14c74:	ldr	r2, [sp, #196]	; 0xc4
   14c78:	str	sl, [sp, #232]	; 0xe8
   14c7c:	ldr	sl, [sp, #140]	; 0x8c
   14c80:	str	r6, [sp, #136]	; 0x88
   14c84:	adds	r0, r0, r2
   14c88:	ldr	r2, [sp, #120]	; 0x78
   14c8c:	str	r7, [sp, #140]	; 0x8c
   14c90:	ldr	r7, [sp, #136]	; 0x88
   14c94:	lsl	r4, sl, #1
   14c98:	orr	r8, r8, sl, lsr #31
   14c9c:	str	r9, [sp, #196]	; 0xc4
   14ca0:	ldr	sl, [sp, #208]	; 0xd0
   14ca4:	orr	r6, r4, fp, lsr #31
   14ca8:	ldr	fp, [sp, #44]	; 0x2c
   14cac:	eor	r4, r7, r3
   14cb0:	adc	r2, r2, sl
   14cb4:	adds	r3, r0, r6
   14cb8:	str	r4, [sp, #144]	; 0x90
   14cbc:	ldr	r0, [sp, #248]	; 0xf8
   14cc0:	adc	r2, r2, r8
   14cc4:	ldr	sl, [sp, #48]	; 0x30
   14cc8:	ldr	r4, [sp, #244]	; 0xf4
   14ccc:	eor	r0, r2, r0
   14cd0:	adds	r1, r1, r0
   14cd4:	eor	r6, r6, r1
   14cd8:	lsr	r7, r6, #24
   14cdc:	eor	r4, r3, r4
   14ce0:	adc	r5, r5, r4
   14ce4:	adds	r3, fp, r3
   14ce8:	eor	r8, r8, r5
   14cec:	adc	r2, sl, r2
   14cf0:	lsr	r9, r8, #24
   14cf4:	orr	r8, r7, r8, lsl #8
   14cf8:	orr	r6, r9, r6, lsl #8
   14cfc:	adds	r9, r3, r8
   14d00:	adc	r2, r2, r6
   14d04:	eor	r0, r0, r9
   14d08:	mov	r7, r2
   14d0c:	lsr	r2, r0, #16
   14d10:	str	r9, [sp, #200]	; 0xc8
   14d14:	eor	r4, r4, r7
   14d18:	lsr	r3, r4, #16
   14d1c:	str	r7, [sp, #204]	; 0xcc
   14d20:	orr	r4, r2, r4, lsl #16
   14d24:	orr	r0, r3, r0, lsl #16
   14d28:	adds	r9, r1, r4
   14d2c:	lsl	r2, lr, #1
   14d30:	adc	r1, r5, r0
   14d34:	ldr	r5, [sp, #148]	; 0x94
   14d38:	lsl	r7, ip, #1
   14d3c:	mov	sl, r1
   14d40:	eor	r6, r1, r6
   14d44:	orr	ip, r2, ip, lsr #31
   14d48:	ldr	r1, [sp, #108]	; 0x6c
   14d4c:	orr	lr, r7, lr, lsr #31
   14d50:	str	r9, [sp, #208]	; 0xd0
   14d54:	ldr	r2, [sp, #236]	; 0xec
   14d58:	str	sl, [sp, #216]	; 0xd8
   14d5c:	ldr	sl, [sp, #100]	; 0x64
   14d60:	adds	r3, r1, r5
   14d64:	ldr	r1, [sp, #112]	; 0x70
   14d68:	ldr	r5, [sp, #152]	; 0x98
   14d6c:	str	r6, [sp, #152]	; 0x98
   14d70:	adc	r1, r1, r5
   14d74:	adds	r3, r3, ip
   14d78:	eor	r7, r3, r2
   14d7c:	ldr	r2, [sp, #240]	; 0xf0
   14d80:	adc	r1, r1, lr
   14d84:	mov	r5, r9
   14d88:	eor	r5, r5, r8
   14d8c:	ldr	r8, [sp, #192]	; 0xc0
   14d90:	str	r5, [sp, #148]	; 0x94
   14d94:	eor	r6, r1, r2
   14d98:	ldr	r2, [sp, #164]	; 0xa4
   14d9c:	adds	r2, r2, r6
   14da0:	adc	r5, r8, r7
   14da4:	ldr	r8, [sp, #96]	; 0x60
   14da8:	eor	ip, ip, r2
   14dac:	eor	lr, lr, r5
   14db0:	lsr	r9, ip, #24
   14db4:	adds	r3, r8, r3
   14db8:	lsr	r8, lr, #24
   14dbc:	orr	lr, r9, lr, lsl #8
   14dc0:	adc	r1, sl, r1
   14dc4:	ldr	sl, [sp, #160]	; 0xa0
   14dc8:	orr	ip, r8, ip, lsl #8
   14dcc:	adds	r3, r3, lr
   14dd0:	ldr	r8, [sp, #168]	; 0xa8
   14dd4:	adc	r1, r1, ip
   14dd8:	eor	r6, r6, r3
   14ddc:	eor	r7, r7, r1
   14de0:	str	r3, [sp, #192]	; 0xc0
   14de4:	str	r1, [sp, #224]	; 0xe0
   14de8:	lsr	r1, r6, #16
   14dec:	lsr	r3, r7, #16
   14df0:	orr	r9, r1, r7, lsl #16
   14df4:	orr	r6, r3, r6, lsl #16
   14df8:	ldr	r3, [sp, #156]	; 0x9c
   14dfc:	mov	r1, r9
   14e00:	lsl	r9, sl, #1
   14e04:	mov	fp, r6
   14e08:	adds	r2, r2, r1
   14e0c:	str	r1, [sp, #236]	; 0xec
   14e10:	adc	r5, r5, fp
   14e14:	ldr	r6, [sp, #84]	; 0x54
   14e18:	eor	ip, r5, ip
   14e1c:	orr	r9, r9, r3, lsr #31
   14e20:	lsl	r7, r3, #1
   14e24:	ldr	r3, [sp, #172]	; 0xac
   14e28:	str	ip, [sp, #160]	; 0xa0
   14e2c:	orr	r7, r7, sl, lsr #31
   14e30:	str	fp, [sp, #240]	; 0xf0
   14e34:	adds	r1, r6, r8
   14e38:	ldr	r6, [sp, #88]	; 0x58
   14e3c:	adc	r8, r6, r3
   14e40:	eor	r3, r2, lr
   14e44:	ldr	r6, [sp, #28]
   14e48:	adds	r1, r1, r7
   14e4c:	str	r3, [sp, #156]	; 0x9c
   14e50:	adc	ip, r8, r9
   14e54:	ldr	lr, [sp, #212]	; 0xd4
   14e58:	ldr	r3, [sp, #228]	; 0xe4
   14e5c:	eor	fp, r1, r3
   14e60:	ldr	r3, [sp, #256]	; 0x100
   14e64:	eor	sl, ip, r3
   14e68:	adds	r3, lr, sl
   14e6c:	ldr	lr, [sp, #220]	; 0xdc
   14e70:	eor	r7, r7, r3
   14e74:	adc	lr, lr, fp
   14e78:	adds	r1, r6, r1
   14e7c:	lsr	r6, r7, #24
   14e80:	eor	r9, r9, lr
   14e84:	str	lr, [sp, #164]	; 0xa4
   14e88:	lsr	r8, r9, #24
   14e8c:	ldr	lr, [sp, #32]
   14e90:	orr	r6, r6, r9, lsl #8
   14e94:	orr	r7, r8, r7, lsl #8
   14e98:	ldr	r8, [sp, #176]	; 0xb0
   14e9c:	adc	ip, lr, ip
   14ea0:	adds	lr, r1, r6
   14ea4:	adc	ip, ip, r7
   14ea8:	eor	sl, sl, lr
   14eac:	mov	r9, ip
   14eb0:	lsr	ip, sl, #16
   14eb4:	str	lr, [sp, #172]	; 0xac
   14eb8:	eor	fp, fp, r9
   14ebc:	ldr	lr, [sp, #188]	; 0xbc
   14ec0:	lsr	r1, fp, #16
   14ec4:	str	r9, [sp, #212]	; 0xd4
   14ec8:	orr	fp, ip, fp, lsl #16
   14ecc:	ldr	r9, [sp, #36]	; 0x24
   14ed0:	orr	sl, r1, sl, lsl #16
   14ed4:	adds	r3, r3, fp
   14ed8:	ldr	ip, [sp, #40]	; 0x28
   14edc:	eor	r6, r6, r3
   14ee0:	ldr	r1, [sp, #164]	; 0xa4
   14ee4:	adc	r1, r1, sl
   14ee8:	eor	r7, r7, r1
   14eec:	str	r1, [sp, #220]	; 0xdc
   14ef0:	adds	r1, r9, r8
   14ef4:	lsl	r9, r6, #1
   14ef8:	lsl	r8, r7, #1
   14efc:	adc	ip, ip, lr
   14f00:	orr	r7, r9, r7, lsr #31
   14f04:	orr	r6, r8, r6, lsr #31
   14f08:	ldr	r8, [sp, #96]	; 0x60
   14f0c:	adds	r1, r1, r7
   14f10:	adc	ip, ip, r6
   14f14:	eor	r4, r4, r1
   14f18:	eor	r0, r0, ip
   14f1c:	adds	r2, r2, r0
   14f20:	adc	r5, r5, r4
   14f24:	eor	r7, r7, r2
   14f28:	adds	lr, r8, r1
   14f2c:	ldr	r1, [sp, #100]	; 0x64
   14f30:	lsr	r8, r7, #24
   14f34:	eor	r6, r6, r5
   14f38:	lsr	r9, r6, #24
   14f3c:	orr	r6, r8, r6, lsl #8
   14f40:	orr	r7, r9, r7, lsl #8
   14f44:	adc	ip, r1, ip
   14f48:	adds	r8, lr, r6
   14f4c:	eor	r0, r0, r8
   14f50:	adc	lr, ip, r7
   14f54:	lsr	ip, r0, #16
   14f58:	eor	r4, r4, lr
   14f5c:	str	r8, [sp, #176]	; 0xb0
   14f60:	lsr	r1, r4, #16
   14f64:	ldr	r8, [sp, #144]	; 0x90
   14f68:	orr	r4, ip, r4, lsl #16
   14f6c:	str	lr, [sp, #188]	; 0xbc
   14f70:	ldr	lr, [sp, #140]	; 0x8c
   14f74:	mov	ip, r4
   14f78:	orr	r4, r1, r0, lsl #16
   14f7c:	mov	r0, r4
   14f80:	lsl	r1, r8, #1
   14f84:	str	ip, [sp, #244]	; 0xf4
   14f88:	str	r4, [sp, #248]	; 0xf8
   14f8c:	adds	r4, r2, ip
   14f90:	mov	r9, r4
   14f94:	adc	r4, r5, r0
   14f98:	ldr	r0, [sp, #200]	; 0xc8
   14f9c:	orr	r1, r1, lr, lsr #31
   14fa0:	mov	r5, r9
   14fa4:	str	r4, [sp, #140]	; 0x8c
   14fa8:	lsl	r2, lr, #1
   14fac:	eor	r5, r5, r6
   14fb0:	ldr	r4, [sp, #116]	; 0x74
   14fb4:	orr	r2, r2, r8, lsr #31
   14fb8:	ldr	lr, [sp, #204]	; 0xcc
   14fbc:	str	r5, [sp, #164]	; 0xa4
   14fc0:	ldr	r5, [sp, #132]	; 0x84
   14fc4:	adds	r0, r4, r0
   14fc8:	str	r9, [sp, #200]	; 0xc8
   14fcc:	ldr	r9, [sp, #24]
   14fd0:	ldr	r4, [sp, #120]	; 0x78
   14fd4:	adc	ip, r4, lr
   14fd8:	ldr	r4, [sp, #140]	; 0x8c
   14fdc:	adds	r0, r0, r2
   14fe0:	adc	ip, ip, r1
   14fe4:	ldr	lr, [sp, #220]	; 0xdc
   14fe8:	eor	r7, r4, r7
   14fec:	ldr	r4, [sp, #236]	; 0xec
   14ff0:	str	r7, [sp, #168]	; 0xa8
   14ff4:	eor	r8, r0, r4
   14ff8:	ldr	r4, [sp, #240]	; 0xf0
   14ffc:	eor	r6, ip, r4
   15000:	adds	r3, r3, r6
   15004:	adc	lr, lr, r8
   15008:	eor	r2, r2, r3
   1500c:	eor	r1, r1, lr
   15010:	lsr	r4, r2, #24
   15014:	adds	r0, r5, r0
   15018:	lsr	r5, r1, #24
   1501c:	adc	ip, r9, ip
   15020:	orr	r4, r4, r1, lsl #8
   15024:	orr	r5, r5, r2, lsl #8
   15028:	adds	r2, r0, r4
   1502c:	adc	r7, ip, r5
   15030:	eor	r6, r6, r2
   15034:	ldr	ip, [sp, #104]	; 0x68
   15038:	eor	r8, r8, r7
   1503c:	str	r2, [sp, #204]	; 0xcc
   15040:	lsr	r2, r8, #16
   15044:	str	r7, [sp, #220]	; 0xdc
   15048:	lsr	r7, r6, #16
   1504c:	orr	r0, r7, r8, lsl #16
   15050:	orr	r7, r2, r6, lsl #16
   15054:	ldr	r6, [sp, #152]	; 0x98
   15058:	adds	r3, r3, r0
   1505c:	mov	r9, r3
   15060:	ldr	r3, [sp, #12]
   15064:	str	r0, [sp, #236]	; 0xec
   15068:	eor	r4, r4, r9
   1506c:	str	r7, [sp, #240]	; 0xf0
   15070:	adc	r7, lr, r7
   15074:	ldr	r0, [sp, #148]	; 0x94
   15078:	lsl	r8, r6, #1
   1507c:	eor	r5, r5, r7
   15080:	ldr	lr, [sp, #192]	; 0xc0
   15084:	str	r9, [sp, #192]	; 0xc0
   15088:	lsl	r2, r0, #1
   1508c:	orr	r8, r8, r0, lsr #31
   15090:	adds	r3, r3, lr
   15094:	ldr	lr, [sp, #224]	; 0xe0
   15098:	orr	r2, r2, r6, lsr #31
   1509c:	str	r7, [sp, #224]	; 0xe0
   150a0:	adc	r1, ip, lr
   150a4:	adds	r3, r3, r2
   150a8:	ldr	ip, [sp, #112]	; 0x70
   150ac:	adc	r1, r1, r8
   150b0:	eor	fp, fp, r3
   150b4:	ldr	lr, [sp, #196]	; 0xc4
   150b8:	eor	sl, sl, r1
   150bc:	adds	r0, lr, sl
   150c0:	ldr	lr, [sp, #136]	; 0x88
   150c4:	eor	r2, r2, r0
   150c8:	adc	r6, lr, fp
   150cc:	ldr	lr, [sp, #108]	; 0x6c
   150d0:	eor	r8, r8, r6
   150d4:	lsr	r9, r8, #24
   150d8:	orr	r9, r9, r2, lsl #8
   150dc:	adds	r3, lr, r3
   150e0:	lsr	lr, r2, #24
   150e4:	adc	r1, ip, r1
   150e8:	orr	lr, lr, r8, lsl #8
   150ec:	adds	r3, r3, lr
   150f0:	adc	r1, r1, r9
   150f4:	eor	sl, sl, r3
   150f8:	mov	r2, r1
   150fc:	str	r3, [sp, #196]	; 0xc4
   15100:	eor	fp, fp, r2
   15104:	ldr	r1, [sp, #156]	; 0x9c
   15108:	str	r2, [sp, #228]	; 0xe4
   1510c:	lsr	r2, sl, #16
   15110:	lsr	r3, fp, #16
   15114:	orr	fp, r2, fp, lsl #16
   15118:	orr	r8, r3, sl, lsl #16
   1511c:	adds	r0, r0, fp
   15120:	lsl	ip, r1, #1
   15124:	str	fp, [sp, #256]	; 0x100
   15128:	eor	lr, r0, lr
   1512c:	adc	r6, r6, r8
   15130:	ldr	fp, [sp, #160]	; 0xa0
   15134:	ldr	r7, [sp, #172]	; 0xac
   15138:	str	lr, [sp, #144]	; 0x90
   1513c:	ldr	r3, [sp, #44]	; 0x2c
   15140:	lsl	lr, fp, #1
   15144:	str	r8, [sp, #260]	; 0x104
   15148:	ldr	r8, [sp, #212]	; 0xd4
   1514c:	orr	ip, ip, fp, lsr #31
   15150:	eor	fp, r6, r9
   15154:	orr	lr, lr, r1, lsr #31
   15158:	ldr	r1, [sp, #232]	; 0xe8
   1515c:	adds	r2, r3, r7
   15160:	lsl	r7, r5, #1
   15164:	str	fp, [sp, #148]	; 0x94
   15168:	ldr	r3, [sp, #48]	; 0x30
   1516c:	orr	r7, r7, r4, lsr #31
   15170:	ldr	fp, [sp, #216]	; 0xd8
   15174:	adc	r8, r3, r8
   15178:	adds	r2, r2, ip
   1517c:	lsl	r3, r4, #1
   15180:	ldr	r4, [sp, #252]	; 0xfc
   15184:	eor	r9, r2, r1
   15188:	adc	r8, r8, lr
   1518c:	orr	r3, r3, r5, lsr #31
   15190:	ldr	r1, [sp, #208]	; 0xd0
   15194:	eor	r4, r8, r4
   15198:	adds	r1, r1, r4
   1519c:	adc	r5, fp, r9
   151a0:	ldr	fp, [sp, #84]	; 0x54
   151a4:	eor	ip, ip, r1
   151a8:	eor	lr, lr, r5
   151ac:	lsr	sl, lr, #24
   151b0:	adds	r2, fp, r2
   151b4:	lsr	fp, ip, #24
   151b8:	orr	ip, sl, ip, lsl #8
   151bc:	str	r2, [sp, #136]	; 0x88
   151c0:	orr	lr, fp, lr, lsl #8
   151c4:	ldr	r2, [sp, #88]	; 0x58
   151c8:	adc	r8, r2, r8
   151cc:	ldr	r2, [sp, #136]	; 0x88
   151d0:	adds	sl, r2, lr
   151d4:	adc	fp, r8, ip
   151d8:	eor	r4, r4, sl
   151dc:	eor	r9, r9, fp
   151e0:	lsr	r8, r4, #16
   151e4:	str	sl, [sp, #208]	; 0xd0
   151e8:	lsr	r2, r9, #16
   151ec:	ldr	sl, [sp, #80]	; 0x50
   151f0:	orr	r8, r8, r9, lsl #16
   151f4:	orr	r4, r2, r4, lsl #16
   151f8:	ldr	r2, [sp, #76]	; 0x4c
   151fc:	adds	r1, r1, r8
   15200:	ldr	r9, [sp, #176]	; 0xb0
   15204:	adc	r5, r5, r4
   15208:	eor	lr, lr, r1
   1520c:	eor	ip, ip, r5
   15210:	adds	r2, r2, r9
   15214:	ldr	r9, [sp, #188]	; 0xbc
   15218:	adc	r9, sl, r9
   1521c:	adds	r2, r2, r3
   15220:	eor	sl, r2, r8
   15224:	ldr	r8, [sp, #4]
   15228:	adc	r9, r9, r7
   1522c:	eor	r4, r4, r9
   15230:	adds	r0, r0, r4
   15234:	adc	r6, r6, sl
   15238:	eor	r3, r3, r0
   1523c:	eor	r7, r7, r6
   15240:	adds	r2, r8, r2
   15244:	lsr	r8, r3, #24
   15248:	str	r2, [sp, #152]	; 0x98
   1524c:	lsr	r2, r7, #24
   15250:	orr	r7, r8, r7, lsl #8
   15254:	str	r2, [sp, #136]	; 0x88
   15258:	ldr	r2, [sp, #8]
   1525c:	ldr	r8, [sp, #136]	; 0x88
   15260:	adc	r9, r2, r9
   15264:	ldr	r2, [sp, #152]	; 0x98
   15268:	orr	r3, r8, r3, lsl #8
   1526c:	adds	r8, r2, r7
   15270:	adc	r9, r9, r3
   15274:	eor	r4, r4, r8
   15278:	str	r8, [sp, #188]	; 0xbc
   1527c:	eor	r8, r9, sl
   15280:	str	r9, [sp, #212]	; 0xd4
   15284:	lsr	r9, r4, #16
   15288:	lsr	r2, r8, #16
   1528c:	orr	sl, r9, r8, lsl #16
   15290:	ldr	r9, [sp, #148]	; 0x94
   15294:	orr	r4, r2, r4, lsl #16
   15298:	str	sl, [sp, #152]	; 0x98
   1529c:	mov	r2, r4
   152a0:	ldr	sl, [sp, #152]	; 0x98
   152a4:	lsl	r8, r9, #1
   152a8:	adds	r0, r0, sl
   152ac:	ldr	sl, [sp, #144]	; 0x90
   152b0:	adc	r6, r6, r2
   152b4:	str	r0, [sp, #136]	; 0x88
   152b8:	str	r6, [sp, #144]	; 0x90
   152bc:	ldr	r0, [sp, #52]	; 0x34
   152c0:	str	r2, [sp, #232]	; 0xe8
   152c4:	lsl	r4, sl, #1
   152c8:	ldr	r6, [sp, #204]	; 0xcc
   152cc:	orr	r8, r8, sl, lsr #31
   152d0:	ldr	r2, [sp, #220]	; 0xdc
   152d4:	adds	r0, r0, r6
   152d8:	ldr	r6, [sp, #56]	; 0x38
   152dc:	adc	r2, r6, r2
   152e0:	ldr	r6, [sp, #136]	; 0x88
   152e4:	eor	r6, r6, r7
   152e8:	ldr	r7, [sp, #144]	; 0x90
   152ec:	str	r6, [sp, #156]	; 0x9c
   152f0:	orr	r6, r4, r9, lsr #31
   152f4:	ldr	r4, [sp, #244]	; 0xf4
   152f8:	eor	sl, r7, r3
   152fc:	adds	r3, r0, r6
   15300:	ldr	r7, [sp, #60]	; 0x3c
   15304:	adc	r2, r2, r8
   15308:	ldr	r0, [sp, #248]	; 0xf8
   1530c:	eor	r4, r3, r4
   15310:	str	sl, [sp, #160]	; 0xa0
   15314:	ldr	sl, [sp, #64]	; 0x40
   15318:	eor	r0, r2, r0
   1531c:	adds	r1, r1, r0
   15320:	adc	r5, r5, r4
   15324:	eor	r6, r6, r1
   15328:	eor	r8, r8, r5
   1532c:	adds	r3, r7, r3
   15330:	lsr	r7, r6, #24
   15334:	lsr	r9, r8, #24
   15338:	adc	r2, sl, r2
   1533c:	orr	r8, r7, r8, lsl #8
   15340:	orr	r6, r9, r6, lsl #8
   15344:	adds	r3, r3, r8
   15348:	lsl	r7, ip, #1
   1534c:	adc	r2, r2, r6
   15350:	eor	r0, r0, r3
   15354:	mov	r9, r2
   15358:	lsr	r2, r0, #16
   1535c:	str	r3, [sp, #204]	; 0xcc
   15360:	eor	r4, r4, r9
   15364:	lsr	r3, r4, #16
   15368:	str	r9, [sp, #216]	; 0xd8
   1536c:	orr	r4, r2, r4, lsl #16
   15370:	ldr	r9, [sp, #124]	; 0x7c
   15374:	orr	r0, r3, r0, lsl #16
   15378:	adds	r1, r1, r4
   1537c:	lsl	r2, lr, #1
   15380:	mov	sl, r1
   15384:	ldr	r1, [sp, #196]	; 0xc4
   15388:	adc	r5, r5, r0
   1538c:	orr	ip, r2, ip, lsr #31
   15390:	eor	r8, sl, r8
   15394:	str	r5, [sp, #148]	; 0x94
   15398:	orr	lr, r7, lr, lsr #31
   1539c:	ldr	r5, [sp, #128]	; 0x80
   153a0:	str	r8, [sp, #172]	; 0xac
   153a4:	adds	r3, r9, r1
   153a8:	ldr	r9, [sp, #200]	; 0xc8
   153ac:	str	sl, [sp, #196]	; 0xc4
   153b0:	ldr	r1, [sp, #228]	; 0xe4
   153b4:	ldr	sl, [sp, #28]
   153b8:	adc	r1, r5, r1
   153bc:	ldr	r5, [sp, #148]	; 0x94
   153c0:	adds	r3, r3, ip
   153c4:	adc	r1, r1, lr
   153c8:	eor	r2, r5, r6
   153cc:	ldr	r6, [sp, #236]	; 0xec
   153d0:	str	r2, [sp, #176]	; 0xb0
   153d4:	eor	r7, r3, r6
   153d8:	ldr	r6, [sp, #240]	; 0xf0
   153dc:	eor	r6, r1, r6
   153e0:	adds	r2, r9, r6
   153e4:	ldr	r9, [sp, #140]	; 0x8c
   153e8:	eor	ip, ip, r2
   153ec:	adc	r5, r9, r7
   153f0:	adds	r3, sl, r3
   153f4:	ldr	sl, [sp, #32]
   153f8:	eor	lr, lr, r5
   153fc:	lsr	r9, ip, #24
   15400:	lsr	r8, lr, #24
   15404:	orr	lr, r9, lr, lsl #8
   15408:	orr	ip, r8, ip, lsl #8
   1540c:	ldr	r8, [sp, #164]	; 0xa4
   15410:	adc	r1, sl, r1
   15414:	adds	r9, r3, lr
   15418:	adc	r1, r1, ip
   1541c:	eor	r6, r6, r9
   15420:	mov	r3, r1
   15424:	lsr	r1, r6, #16
   15428:	str	r9, [sp, #200]	; 0xc8
   1542c:	eor	r7, r7, r3
   15430:	str	r3, [sp, #220]	; 0xdc
   15434:	lsr	r3, r7, #16
   15438:	orr	r1, r1, r7, lsl #16
   1543c:	orr	r6, r3, r6, lsl #16
   15440:	ldr	r3, [sp, #168]	; 0xa8
   15444:	adds	r2, r2, r1
   15448:	lsl	r7, r8, #1
   1544c:	mov	sl, r6
   15450:	str	r1, [sp, #228]	; 0xe4
   15454:	eor	lr, r2, lr
   15458:	ldr	r6, [sp, #16]
   1545c:	adc	r5, r5, sl
   15460:	str	lr, [sp, #164]	; 0xa4
   15464:	eor	ip, r5, ip
   15468:	ldr	r1, [sp, #208]	; 0xd0
   1546c:	lsl	r9, r3, #1
   15470:	orr	r7, r7, r3, lsr #31
   15474:	str	ip, [sp, #168]	; 0xa8
   15478:	ldr	lr, [sp, #260]	; 0x104
   1547c:	orr	r9, r9, r8, lsr #31
   15480:	str	sl, [sp, #236]	; 0xec
   15484:	adds	r1, r6, r1
   15488:	ldr	r6, [sp, #20]
   1548c:	adc	r8, r6, fp
   15490:	adds	r1, r1, r7
   15494:	ldr	r6, [sp, #68]	; 0x44
   15498:	adc	ip, r8, r9
   1549c:	eor	sl, ip, lr
   154a0:	ldr	lr, [sp, #192]	; 0xc0
   154a4:	ldr	fp, [sp, #256]	; 0x100
   154a8:	adds	r3, lr, sl
   154ac:	ldr	lr, [sp, #224]	; 0xe0
   154b0:	eor	r7, r7, r3
   154b4:	eor	fp, r1, fp
   154b8:	adc	lr, lr, fp
   154bc:	adds	r1, r6, r1
   154c0:	lsr	r6, r7, #24
   154c4:	eor	r9, r9, lr
   154c8:	str	lr, [sp, #140]	; 0x8c
   154cc:	lsr	r8, r9, #24
   154d0:	ldr	lr, [sp, #72]	; 0x48
   154d4:	orr	r6, r6, r9, lsl #8
   154d8:	orr	r7, r8, r7, lsl #8
   154dc:	adc	ip, lr, ip
   154e0:	adds	lr, r1, r6
   154e4:	adc	ip, ip, r7
   154e8:	eor	sl, sl, lr
   154ec:	eor	fp, fp, ip
   154f0:	str	lr, [sp, #192]	; 0xc0
   154f4:	lsr	r1, fp, #16
   154f8:	str	ip, [sp, #208]	; 0xd0
   154fc:	lsr	ip, sl, #16
   15500:	ldr	lr, [sp, #188]	; 0xbc
   15504:	orr	sl, r1, sl, lsl #16
   15508:	ldr	r1, [sp, #140]	; 0x8c
   1550c:	orr	fp, ip, fp, lsl #16
   15510:	ldr	ip, [sp, #12]
   15514:	adds	r3, r3, fp
   15518:	eor	r6, r6, r3
   1551c:	lsl	r9, r6, #1
   15520:	adc	r1, r1, sl
   15524:	eor	r7, r7, r1
   15528:	str	r1, [sp, #224]	; 0xe0
   1552c:	adds	r1, ip, lr
   15530:	lsl	r8, r7, #1
   15534:	ldr	ip, [sp, #104]	; 0x68
   15538:	orr	r7, r9, r7, lsr #31
   1553c:	orr	r6, r8, r6, lsr #31
   15540:	ldr	r9, [sp, #60]	; 0x3c
   15544:	ldr	lr, [sp, #212]	; 0xd4
   15548:	adc	ip, ip, lr
   1554c:	adds	r1, r1, r7
   15550:	ldr	lr, [sp, #64]	; 0x40
   15554:	adc	ip, ip, r6
   15558:	eor	r4, r4, r1
   1555c:	eor	r0, r0, ip
   15560:	adds	r2, r2, r0
   15564:	eor	r7, r7, r2
   15568:	adc	r5, r5, r4
   1556c:	lsr	r8, r7, #24
   15570:	eor	r6, r6, r5
   15574:	adds	r1, r9, r1
   15578:	lsr	r9, r6, #24
   1557c:	adc	ip, lr, ip
   15580:	ldr	lr, [sp, #160]	; 0xa0
   15584:	orr	r6, r8, r6, lsl #8
   15588:	orr	r7, r9, r7, lsl #8
   1558c:	adds	r9, r1, r6
   15590:	eor	r0, r0, r9
   15594:	adc	r8, ip, r7
   15598:	lsr	ip, r0, #16
   1559c:	eor	r4, r4, r8
   155a0:	str	r9, [sp, #188]	; 0xbc
   155a4:	lsr	r1, r4, #16
   155a8:	str	r8, [sp, #212]	; 0xd4
   155ac:	orr	r4, ip, r4, lsl #16
   155b0:	ldr	r9, [sp, #124]	; 0x7c
   155b4:	orr	r0, r1, r0, lsl #16
   155b8:	lsl	r1, lr, #1
   155bc:	str	r4, [sp, #240]	; 0xf0
   155c0:	adds	r4, r2, r4
   155c4:	adc	r5, r5, r0
   155c8:	mov	r8, r4
   155cc:	str	r0, [sp, #244]	; 0xf4
   155d0:	ldr	r4, [sp, #156]	; 0x9c
   155d4:	str	r5, [sp, #140]	; 0x8c
   155d8:	ldr	r5, [sp, #204]	; 0xcc
   155dc:	str	r8, [sp, #204]	; 0xcc
   155e0:	orr	r1, r1, r4, lsr #31
   155e4:	lsl	r2, r4, #1
   155e8:	ldr	r4, [sp, #216]	; 0xd8
   155ec:	adds	r0, r9, r5
   155f0:	ldr	r5, [sp, #128]	; 0x80
   155f4:	orr	r2, r2, lr, lsr #31
   155f8:	ldr	lr, [sp, #224]	; 0xe0
   155fc:	adc	ip, r5, r4
   15600:	mov	r4, r8
   15604:	eor	r4, r4, r6
   15608:	adds	r0, r0, r2
   1560c:	adc	ip, ip, r1
   15610:	str	r4, [sp, #156]	; 0x9c
   15614:	ldr	r4, [sp, #140]	; 0x8c
   15618:	eor	r7, r4, r7
   1561c:	ldr	r4, [sp, #228]	; 0xe4
   15620:	str	r7, [sp, #160]	; 0xa0
   15624:	ldr	r7, [sp, #48]	; 0x30
   15628:	eor	r8, r0, r4
   1562c:	ldr	r4, [sp, #236]	; 0xec
   15630:	eor	r6, ip, r4
   15634:	ldr	r4, [sp, #44]	; 0x2c
   15638:	adds	r3, r3, r6
   1563c:	adc	lr, lr, r8
   15640:	eor	r2, r2, r3
   15644:	eor	r1, r1, lr
   15648:	lsr	r5, r1, #24
   1564c:	adds	r0, r4, r0
   15650:	lsr	r4, r2, #24
   15654:	orr	r5, r5, r2, lsl #8
   15658:	adc	ip, r7, ip
   1565c:	orr	r4, r4, r1, lsl #8
   15660:	ldr	r1, [sp, #172]	; 0xac
   15664:	adds	r0, r0, r4
   15668:	adc	r7, ip, r5
   1566c:	eor	r6, r6, r0
   15670:	ldr	ip, [sp, #176]	; 0xb0
   15674:	eor	r8, r8, r7
   15678:	str	r0, [sp, #216]	; 0xd8
   1567c:	str	r7, [sp, #224]	; 0xe0
   15680:	lsr	r7, r6, #16
   15684:	lsr	r2, r8, #16
   15688:	orr	r9, r7, r8, lsl #16
   1568c:	orr	r6, r2, r6, lsl #16
   15690:	adds	r3, r3, r9
   15694:	lsl	r8, ip, #1
   15698:	mov	r7, r3
   1569c:	adc	r3, lr, r6
   156a0:	lsl	r2, r1, #1
   156a4:	eor	r5, r5, r3
   156a8:	orr	r8, r8, r1, lsr #31
   156ac:	ldrd	r0, [sp, #96]	; 0x60
   156b0:	eor	r4, r4, r7
   156b4:	orr	r2, r2, ip, lsr #31
   156b8:	str	r7, [sp, #176]	; 0xb0
   156bc:	str	r9, [sp, #228]	; 0xe4
   156c0:	mov	r9, r3
   156c4:	ldr	r7, [sp, #136]	; 0x88
   156c8:	str	r6, [sp, #236]	; 0xec
   156cc:	ldr	r3, [sp, #200]	; 0xc8
   156d0:	str	r9, [sp, #200]	; 0xc8
   156d4:	ldr	lr, [sp, #220]	; 0xdc
   156d8:	adds	r3, r0, r3
   156dc:	adc	r1, r1, lr
   156e0:	adds	r3, r3, r2
   156e4:	ldr	lr, [sp, #52]	; 0x34
   156e8:	adc	r1, r1, r8
   156ec:	eor	fp, fp, r3
   156f0:	eor	sl, sl, r1
   156f4:	adds	r0, r7, sl
   156f8:	ldr	r7, [sp, #144]	; 0x90
   156fc:	eor	r2, r2, r0
   15700:	adc	r6, r7, fp
   15704:	ldr	r7, [sp, #56]	; 0x38
   15708:	adds	r3, lr, r3
   1570c:	eor	r8, r8, r6
   15710:	lsr	lr, r2, #24
   15714:	lsr	r9, r8, #24
   15718:	orr	lr, lr, r8, lsl #8
   1571c:	orr	r9, r9, r2, lsl #8
   15720:	adc	r1, r7, r1
   15724:	adds	r3, r3, lr
   15728:	lsl	r7, r5, #1
   1572c:	adc	r1, r1, r9
   15730:	eor	sl, sl, r3
   15734:	eor	fp, fp, r1
   15738:	lsr	r2, sl, #16
   1573c:	str	r3, [sp, #172]	; 0xac
   15740:	lsr	r3, fp, #16
   15744:	str	r1, [sp, #220]	; 0xdc
   15748:	orr	fp, r2, fp, lsl #16
   1574c:	orr	r8, r3, sl, lsl #16
   15750:	ldr	r3, [sp, #164]	; 0xa4
   15754:	adds	r0, r0, fp
   15758:	orr	r7, r7, r4, lsr #31
   1575c:	adc	r6, r6, r8
   15760:	ldr	r1, [sp, #168]	; 0xa8
   15764:	eor	lr, r0, lr
   15768:	str	fp, [sp, #248]	; 0xf8
   1576c:	str	r8, [sp, #252]	; 0xfc
   15770:	lsl	ip, r3, #1
   15774:	ldr	fp, [sp, #28]
   15778:	orr	ip, ip, r1, lsr #31
   1577c:	str	lr, [sp, #144]	; 0x90
   15780:	ldr	r8, [sp, #192]	; 0xc0
   15784:	lsl	lr, r1, #1
   15788:	eor	r1, r6, r9
   1578c:	orr	lr, lr, r3, lsr #31
   15790:	str	r1, [sp, #164]	; 0xa4
   15794:	lsl	r3, r4, #1
   15798:	adds	r2, fp, r8
   1579c:	ldr	r8, [sp, #32]
   157a0:	orr	r3, r3, r5, lsr #31
   157a4:	ldr	fp, [sp, #208]	; 0xd0
   157a8:	adc	r8, r8, fp
   157ac:	ldr	fp, [sp, #152]	; 0x98
   157b0:	adds	r2, r2, ip
   157b4:	adc	r8, r8, lr
   157b8:	eor	r9, r2, fp
   157bc:	ldr	fp, [sp, #232]	; 0xe8
   157c0:	eor	r4, r8, fp
   157c4:	ldr	fp, [sp, #196]	; 0xc4
   157c8:	adds	r1, fp, r4
   157cc:	ldr	fp, [sp, #148]	; 0x94
   157d0:	eor	ip, ip, r1
   157d4:	adc	r5, fp, r9
   157d8:	ldr	fp, [sp, #16]
   157dc:	eor	lr, lr, r5
   157e0:	str	r5, [sp, #136]	; 0x88
   157e4:	lsr	sl, lr, #24
   157e8:	ldr	r5, [sp, #20]
   157ec:	adds	r2, fp, r2
   157f0:	lsr	fp, ip, #24
   157f4:	orr	ip, sl, ip, lsl #8
   157f8:	ldr	sl, [sp, #212]	; 0xd4
   157fc:	orr	lr, fp, lr, lsl #8
   15800:	adc	r8, r5, r8
   15804:	adds	r5, r2, lr
   15808:	adc	fp, r8, ip
   1580c:	eor	r4, r4, r5
   15810:	eor	r9, r9, fp
   15814:	lsr	r8, r4, #16
   15818:	str	r5, [sp, #192]	; 0xc0
   1581c:	lsr	r2, r9, #16
   15820:	ldr	r5, [sp, #136]	; 0x88
   15824:	orr	r8, r8, r9, lsl #16
   15828:	orr	r4, r2, r4, lsl #16
   1582c:	ldr	r9, [sp, #108]	; 0x6c
   15830:	adds	r1, r1, r8
   15834:	ldr	r2, [sp, #188]	; 0xbc
   15838:	eor	lr, lr, r1
   1583c:	adc	r5, r5, r4
   15840:	eor	ip, ip, r5
   15844:	adds	r2, r9, r2
   15848:	ldr	r9, [sp, #112]	; 0x70
   1584c:	adc	r9, r9, sl
   15850:	adds	r2, r2, r3
   15854:	eor	sl, r2, r8
   15858:	ldr	r8, [sp, #68]	; 0x44
   1585c:	adc	r9, r9, r7
   15860:	eor	r4, r4, r9
   15864:	adds	r0, r0, r4
   15868:	adc	r6, r6, sl
   1586c:	eor	r3, r3, r0
   15870:	eor	r7, r7, r6
   15874:	adds	r2, r8, r2
   15878:	lsr	r8, r3, #24
   1587c:	str	r2, [sp, #148]	; 0x94
   15880:	lsr	r2, r7, #24
   15884:	orr	r7, r8, r7, lsl #8
   15888:	str	r2, [sp, #136]	; 0x88
   1588c:	ldr	r2, [sp, #72]	; 0x48
   15890:	adc	r9, r2, r9
   15894:	ldr	r2, [sp, #136]	; 0x88
   15898:	orr	r3, r2, r3, lsl #8
   1589c:	ldr	r2, [sp, #148]	; 0x94
   158a0:	adds	r2, r2, r7
   158a4:	adc	r8, r9, r3
   158a8:	eor	r4, r4, r2
   158ac:	lsr	r9, r4, #16
   158b0:	str	r2, [sp, #188]	; 0xbc
   158b4:	str	r8, [sp, #196]	; 0xc4
   158b8:	eor	r8, r8, sl
   158bc:	lsr	r2, r8, #16
   158c0:	orr	sl, r9, r8, lsl #16
   158c4:	ldr	r9, [sp, #164]	; 0xa4
   158c8:	orr	r4, r2, r4, lsl #16
   158cc:	adds	r0, r0, sl
   158d0:	str	r0, [sp, #136]	; 0x88
   158d4:	str	r4, [sp, #148]	; 0x94
   158d8:	lsl	r8, r9, #1
   158dc:	ldr	r0, [sp, #148]	; 0x94
   158e0:	str	sl, [sp, #232]	; 0xe8
   158e4:	ldr	sl, [sp, #144]	; 0x90
   158e8:	adc	r6, r6, r0
   158ec:	ldr	r0, [sp, #216]	; 0xd8
   158f0:	str	r6, [sp, #144]	; 0x90
   158f4:	lsl	r4, sl, #1
   158f8:	ldr	r6, [sp, #132]	; 0x84
   158fc:	orr	r8, r8, sl, lsr #31
   15900:	ldr	sl, [sp, #24]
   15904:	adds	r0, r6, r0
   15908:	ldr	r6, [sp, #224]	; 0xe0
   1590c:	adc	r2, sl, r6
   15910:	ldr	sl, [sp, #116]	; 0x74
   15914:	ldr	r6, [sp, #136]	; 0x88
   15918:	eor	r7, r6, r7
   1591c:	orr	r6, r4, r9, lsr #31
   15920:	ldr	r4, [sp, #240]	; 0xf0
   15924:	str	r7, [sp, #152]	; 0x98
   15928:	ldr	r7, [sp, #144]	; 0x90
   1592c:	eor	r3, r7, r3
   15930:	str	r3, [sp, #164]	; 0xa4
   15934:	adds	r3, r0, r6
   15938:	ldr	r0, [sp, #244]	; 0xf4
   1593c:	adc	r2, r2, r8
   15940:	eor	r4, r3, r4
   15944:	eor	r0, r2, r0
   15948:	adds	r1, r1, r0
   1594c:	adc	r5, r5, r4
   15950:	eor	r6, r6, r1
   15954:	adds	r3, sl, r3
   15958:	ldr	sl, [sp, #120]	; 0x78
   1595c:	eor	r8, r8, r5
   15960:	lsr	r7, r6, #24
   15964:	lsr	r9, r8, #24
   15968:	orr	r8, r7, r8, lsl #8
   1596c:	orr	r6, r9, r6, lsl #8
   15970:	adc	r2, sl, r2
   15974:	adds	r3, r3, r8
   15978:	lsl	r7, ip, #1
   1597c:	adc	r2, r2, r6
   15980:	eor	r0, r0, r3
   15984:	eor	r4, r4, r2
   15988:	str	r3, [sp, #208]	; 0xd0
   1598c:	str	r2, [sp, #212]	; 0xd4
   15990:	lsr	r2, r0, #16
   15994:	lsr	r3, r4, #16
   15998:	orr	r4, r2, r4, lsl #16
   1599c:	orr	r0, r3, r0, lsl #16
   159a0:	ldr	r3, [sp, #172]	; 0xac
   159a4:	adds	r1, r1, r4
   159a8:	lsl	r2, lr, #1
   159ac:	mov	r9, r1
   159b0:	adc	r1, r5, r0
   159b4:	ldr	r5, [sp, #220]	; 0xdc
   159b8:	mov	sl, r1
   159bc:	orr	ip, r2, ip, lsr #31
   159c0:	ldr	r1, [sp, #84]	; 0x54
   159c4:	eor	r6, sl, r6
   159c8:	orr	lr, r7, lr, lsr #31
   159cc:	str	r6, [sp, #172]	; 0xac
   159d0:	ldr	r2, [sp, #228]	; 0xe4
   159d4:	str	sl, [sp, #220]	; 0xdc
   159d8:	adds	r3, r1, r3
   159dc:	ldr	r6, [sp, #236]	; 0xec
   159e0:	str	r9, [sp, #216]	; 0xd8
   159e4:	ldr	r1, [sp, #88]	; 0x58
   159e8:	ldr	sl, [sp, #80]	; 0x50
   159ec:	adc	r1, r1, r5
   159f0:	eor	r5, r9, r8
   159f4:	ldr	r8, [sp, #76]	; 0x4c
   159f8:	adds	r3, r3, ip
   159fc:	str	r5, [sp, #168]	; 0xa8
   15a00:	adc	r1, r1, lr
   15a04:	eor	r7, r3, r2
   15a08:	ldr	r5, [sp, #204]	; 0xcc
   15a0c:	eor	r6, r1, r6
   15a10:	adds	r2, r5, r6
   15a14:	ldr	r5, [sp, #140]	; 0x8c
   15a18:	eor	ip, ip, r2
   15a1c:	lsr	r9, ip, #24
   15a20:	adc	r5, r5, r7
   15a24:	adds	r3, r8, r3
   15a28:	eor	lr, lr, r5
   15a2c:	adc	r1, sl, r1
   15a30:	ldr	sl, [sp, #160]	; 0xa0
   15a34:	lsr	r8, lr, #24
   15a38:	orr	lr, r9, lr, lsl #8
   15a3c:	orr	ip, r8, ip, lsl #8
   15a40:	adds	r3, r3, lr
   15a44:	adc	r1, r1, ip
   15a48:	eor	r6, r6, r3
   15a4c:	lsl	r9, sl, #1
   15a50:	mov	r8, r1
   15a54:	str	r3, [sp, #204]	; 0xcc
   15a58:	lsr	r1, r6, #16
   15a5c:	eor	r7, r7, r8
   15a60:	lsr	r3, r7, #16
   15a64:	str	r8, [sp, #224]	; 0xe0
   15a68:	orr	r1, r1, r7, lsl #16
   15a6c:	orr	r6, r3, r6, lsl #16
   15a70:	ldr	r3, [sp, #4]
   15a74:	adds	r2, r2, r1
   15a78:	mov	r8, r6
   15a7c:	ldr	r6, [sp, #156]	; 0x9c
   15a80:	eor	lr, r2, lr
   15a84:	adc	r5, r5, r8
   15a88:	str	r1, [sp, #228]	; 0xe4
   15a8c:	eor	ip, r5, ip
   15a90:	ldr	r1, [sp, #192]	; 0xc0
   15a94:	str	lr, [sp, #140]	; 0x8c
   15a98:	orr	r9, r9, r6, lsr #31
   15a9c:	ldr	lr, [sp, #176]	; 0xb0
   15aa0:	lsl	r7, r6, #1
   15aa4:	str	ip, [sp, #156]	; 0x9c
   15aa8:	ldr	r6, [sp, #8]
   15aac:	adds	r1, r3, r1
   15ab0:	orr	r7, r7, sl, lsr #31
   15ab4:	str	r8, [sp, #236]	; 0xec
   15ab8:	ldr	r3, [sp, #252]	; 0xfc
   15abc:	adc	r8, r6, fp
   15ac0:	adds	r1, r1, r7
   15ac4:	ldr	fp, [sp, #248]	; 0xf8
   15ac8:	adc	ip, r8, r9
   15acc:	eor	sl, ip, r3
   15ad0:	ldr	r8, [sp, #36]	; 0x24
   15ad4:	adds	r3, lr, sl
   15ad8:	ldr	lr, [sp, #200]	; 0xc8
   15adc:	eor	r7, r7, r3
   15ae0:	eor	fp, r1, fp
   15ae4:	lsr	r6, r7, #24
   15ae8:	adc	lr, lr, fp
   15aec:	adds	r1, r8, r1
   15af0:	eor	r9, r9, lr
   15af4:	str	lr, [sp, #160]	; 0xa0
   15af8:	lsr	r8, r9, #24
   15afc:	ldr	lr, [sp, #40]	; 0x28
   15b00:	orr	r6, r6, r9, lsl #8
   15b04:	orr	r7, r8, r7, lsl #8
   15b08:	adc	ip, lr, ip
   15b0c:	adds	lr, r1, r6
   15b10:	adc	r9, ip, r7
   15b14:	eor	sl, sl, lr
   15b18:	eor	fp, fp, r9
   15b1c:	lsr	ip, sl, #16
   15b20:	str	lr, [sp, #176]	; 0xb0
   15b24:	lsr	r1, fp, #16
   15b28:	ldr	lr, [sp, #64]	; 0x40
   15b2c:	orr	fp, ip, fp, lsl #16
   15b30:	str	r9, [sp, #192]	; 0xc0
   15b34:	orr	sl, r1, sl, lsl #16
   15b38:	ldr	r1, [sp, #160]	; 0xa0
   15b3c:	adds	r3, r3, fp
   15b40:	ldr	ip, [sp, #188]	; 0xbc
   15b44:	eor	r6, r6, r3
   15b48:	lsl	r9, r6, #1
   15b4c:	adc	r1, r1, sl
   15b50:	eor	r7, r7, r1
   15b54:	str	r1, [sp, #200]	; 0xc8
   15b58:	lsl	r8, r7, #1
   15b5c:	ldr	r1, [sp, #60]	; 0x3c
   15b60:	orr	r7, r9, r7, lsr #31
   15b64:	orr	r6, r8, r6, lsr #31
   15b68:	ldr	r8, [sp, #116]	; 0x74
   15b6c:	adds	r1, r1, ip
   15b70:	ldr	ip, [sp, #196]	; 0xc4
   15b74:	adc	ip, lr, ip
   15b78:	adds	r1, r1, r7
   15b7c:	ldr	lr, [sp, #120]	; 0x78
   15b80:	adc	ip, ip, r6
   15b84:	eor	r4, r4, r1
   15b88:	eor	r0, r0, ip
   15b8c:	adds	r2, r2, r0
   15b90:	adc	r5, r5, r4
   15b94:	eor	r7, r7, r2
   15b98:	adds	r1, r8, r1
   15b9c:	eor	r6, r6, r5
   15ba0:	lsr	r8, r7, #24
   15ba4:	lsr	r9, r6, #24
   15ba8:	adc	ip, lr, ip
   15bac:	ldr	lr, [sp, #164]	; 0xa4
   15bb0:	orr	r6, r8, r6, lsl #8
   15bb4:	orr	r7, r9, r7, lsl #8
   15bb8:	adds	r9, r1, r6
   15bbc:	adc	ip, ip, r7
   15bc0:	eor	r0, r0, r9
   15bc4:	mov	r8, ip
   15bc8:	lsr	ip, r0, #16
   15bcc:	str	r9, [sp, #188]	; 0xbc
   15bd0:	eor	r4, r4, r8
   15bd4:	lsr	r1, r4, #16
   15bd8:	str	r8, [sp, #196]	; 0xc4
   15bdc:	orr	r4, ip, r4, lsl #16
   15be0:	orr	r0, r1, r0, lsl #16
   15be4:	adds	r2, r2, r4
   15be8:	lsl	r1, lr, #1
   15bec:	adc	ip, r5, r0
   15bf0:	ldr	r5, [sp, #208]	; 0xd0
   15bf4:	mov	r9, r2
   15bf8:	mov	r8, ip
   15bfc:	str	r4, [sp, #240]	; 0xf0
   15c00:	ldr	ip, [sp, #4]
   15c04:	eor	r7, r8, r7
   15c08:	ldr	r4, [sp, #152]	; 0x98
   15c0c:	str	r0, [sp, #244]	; 0xf4
   15c10:	str	r7, [sp, #160]	; 0xa0
   15c14:	adds	r0, ip, r5
   15c18:	ldr	r7, [sp, #88]	; 0x58
   15c1c:	str	r9, [sp, #208]	; 0xd0
   15c20:	orr	r1, r1, r4, lsr #31
   15c24:	ldr	r5, [sp, #212]	; 0xd4
   15c28:	lsl	r2, r4, #1
   15c2c:	str	r8, [sp, #212]	; 0xd4
   15c30:	ldr	r4, [sp, #8]
   15c34:	orr	r2, r2, lr, lsr #31
   15c38:	ldr	lr, [sp, #200]	; 0xc8
   15c3c:	adc	ip, r4, r5
   15c40:	eor	r4, r9, r6
   15c44:	adds	r0, r0, r2
   15c48:	str	r4, [sp, #152]	; 0x98
   15c4c:	adc	ip, ip, r1
   15c50:	ldr	r4, [sp, #228]	; 0xe4
   15c54:	eor	r8, r0, r4
   15c58:	ldr	r4, [sp, #236]	; 0xec
   15c5c:	eor	r6, ip, r4
   15c60:	ldr	r4, [sp, #84]	; 0x54
   15c64:	adds	r3, r3, r6
   15c68:	adc	lr, lr, r8
   15c6c:	eor	r2, r2, r3
   15c70:	eor	r1, r1, lr
   15c74:	lsr	r5, r1, #24
   15c78:	adds	r0, r4, r0
   15c7c:	lsr	r4, r2, #24
   15c80:	orr	r5, r5, r2, lsl #8
   15c84:	adc	ip, r7, ip
   15c88:	orr	r4, r4, r1, lsl #8
   15c8c:	adds	r2, r0, r4
   15c90:	adc	r1, ip, r5
   15c94:	eor	r6, r6, r2
   15c98:	ldr	ip, [sp, #172]	; 0xac
   15c9c:	eor	r8, r8, r1
   15ca0:	lsr	r7, r6, #16
   15ca4:	str	r2, [sp, #164]	; 0xa4
   15ca8:	lsr	r2, r8, #16
   15cac:	str	r1, [sp, #200]	; 0xc8
   15cb0:	orr	r0, r7, r8, lsl #16
   15cb4:	ldr	r1, [sp, #168]	; 0xa8
   15cb8:	orr	r2, r2, r6, lsl #16
   15cbc:	adds	r3, r3, r0
   15cc0:	lsl	r8, ip, #1
   15cc4:	mov	r7, r2
   15cc8:	mov	r6, r3
   15ccc:	adc	r3, lr, r7
   15cd0:	ldr	lr, [sp, #204]	; 0xcc
   15cd4:	eor	r4, r4, r6
   15cd8:	eor	r5, r5, r3
   15cdc:	str	r0, [sp, #228]	; 0xe4
   15ce0:	mov	r0, r3
   15ce4:	ldr	r3, [sp, #76]	; 0x4c
   15ce8:	orr	r8, r8, r1, lsr #31
   15cec:	lsl	r2, r1, #1
   15cf0:	str	r6, [sp, #172]	; 0xac
   15cf4:	ldr	r1, [sp, #80]	; 0x50
   15cf8:	orr	r2, r2, ip, lsr #31
   15cfc:	str	r0, [sp, #204]	; 0xcc
   15d00:	str	r7, [sp, #236]	; 0xec
   15d04:	adds	r3, r3, lr
   15d08:	ldr	r0, [sp, #136]	; 0x88
   15d0c:	ldr	lr, [sp, #224]	; 0xe0
   15d10:	ldr	ip, [sp, #72]	; 0x48
   15d14:	ldr	r7, [sp, #144]	; 0x90
   15d18:	adc	r1, r1, lr
   15d1c:	adds	r3, r3, r2
   15d20:	adc	r1, r1, r8
   15d24:	eor	fp, fp, r3
   15d28:	eor	sl, sl, r1
   15d2c:	adds	r0, r0, sl
   15d30:	adc	r6, r7, fp
   15d34:	ldr	r7, [sp, #68]	; 0x44
   15d38:	eor	r2, r2, r0
   15d3c:	eor	r8, r8, r6
   15d40:	lsr	lr, r2, #24
   15d44:	lsr	r9, r8, #24
   15d48:	orr	lr, lr, r8, lsl #8
   15d4c:	orr	r9, r9, r2, lsl #8
   15d50:	adds	r3, r7, r3
   15d54:	lsl	r7, r5, #1
   15d58:	adc	r1, ip, r1
   15d5c:	adds	r3, r3, lr
   15d60:	adc	r1, r1, r9
   15d64:	eor	sl, sl, r3
   15d68:	orr	r7, r7, r4, lsr #31
   15d6c:	eor	fp, fp, r1
   15d70:	lsr	r2, sl, #16
   15d74:	str	r3, [sp, #168]	; 0xa8
   15d78:	lsr	r3, fp, #16
   15d7c:	str	r1, [sp, #224]	; 0xe0
   15d80:	orr	fp, r2, fp, lsl #16
   15d84:	orr	r8, r3, sl, lsl #16
   15d88:	ldr	r3, [sp, #140]	; 0x8c
   15d8c:	adds	r0, r0, fp
   15d90:	adc	r6, r6, r8
   15d94:	str	fp, [sp, #248]	; 0xf8
   15d98:	eor	lr, r0, lr
   15d9c:	ldr	r2, [sp, #176]	; 0xb0
   15da0:	eor	r9, r6, r9
   15da4:	str	r8, [sp, #252]	; 0xfc
   15da8:	ldr	r8, [sp, #108]	; 0x6c
   15dac:	lsl	ip, r3, #1
   15db0:	str	lr, [sp, #144]	; 0x90
   15db4:	ldr	fp, [sp, #112]	; 0x70
   15db8:	ldr	r1, [sp, #156]	; 0x9c
   15dbc:	adds	r2, r8, r2
   15dc0:	str	r9, [sp, #156]	; 0x9c
   15dc4:	ldr	r8, [sp, #192]	; 0xc0
   15dc8:	orr	ip, ip, r1, lsr #31
   15dcc:	lsl	lr, r1, #1
   15dd0:	adc	r8, fp, r8
   15dd4:	ldr	fp, [sp, #232]	; 0xe8
   15dd8:	adds	r2, r2, ip
   15ddc:	orr	lr, lr, r3, lsr #31
   15de0:	lsl	r3, r4, #1
   15de4:	ldr	r4, [sp, #148]	; 0x94
   15de8:	adc	r8, r8, lr
   15dec:	orr	r3, r3, r5, lsr #31
   15df0:	ldr	r5, [sp, #220]	; 0xdc
   15df4:	eor	r9, r2, fp
   15df8:	ldr	fp, [sp, #216]	; 0xd8
   15dfc:	eor	r4, r8, r4
   15e00:	adds	r1, fp, r4
   15e04:	ldr	fp, [sp, #44]	; 0x2c
   15e08:	adc	r5, r5, r9
   15e0c:	eor	ip, ip, r1
   15e10:	eor	lr, lr, r5
   15e14:	lsr	sl, lr, #24
   15e18:	adds	r2, fp, r2
   15e1c:	lsr	fp, ip, #24
   15e20:	orr	ip, sl, ip, lsl #8
   15e24:	ldr	sl, [sp, #100]	; 0x64
   15e28:	str	r2, [sp, #136]	; 0x88
   15e2c:	orr	lr, fp, lr, lsl #8
   15e30:	ldr	r2, [sp, #48]	; 0x30
   15e34:	adc	r8, r2, r8
   15e38:	ldr	r2, [sp, #136]	; 0x88
   15e3c:	adds	r2, r2, lr
   15e40:	eor	r4, r4, r2
   15e44:	adc	fp, r8, ip
   15e48:	lsr	r8, r4, #16
   15e4c:	eor	r9, r9, fp
   15e50:	str	r2, [sp, #176]	; 0xb0
   15e54:	lsr	r2, r9, #16
   15e58:	orr	r8, r8, r9, lsl #16
   15e5c:	ldr	r9, [sp, #96]	; 0x60
   15e60:	orr	r4, r2, r4, lsl #16
   15e64:	adds	r1, r1, r8
   15e68:	ldr	r2, [sp, #188]	; 0xbc
   15e6c:	adc	r5, r5, r4
   15e70:	str	r1, [sp, #136]	; 0x88
   15e74:	eor	ip, ip, r5
   15e78:	ldr	r1, [sp, #196]	; 0xc4
   15e7c:	adds	r2, r9, r2
   15e80:	adc	r9, sl, r1
   15e84:	adds	r2, r2, r3
   15e88:	ldr	r1, [sp, #136]	; 0x88
   15e8c:	adc	r9, r9, r7
   15e90:	eor	sl, r2, r8
   15e94:	eor	r4, r4, r9
   15e98:	ldr	r8, [sp, #132]	; 0x84
   15e9c:	adds	r0, r0, r4
   15ea0:	adc	r6, r6, sl
   15ea4:	eor	r3, r3, r0
   15ea8:	eor	r7, r7, r6
   15eac:	eor	lr, lr, r1
   15eb0:	lsr	r1, r7, #24
   15eb4:	adds	r2, r8, r2
   15eb8:	lsr	r8, r3, #24
   15ebc:	str	r1, [sp, #140]	; 0x8c
   15ec0:	orr	r7, r8, r7, lsl #8
   15ec4:	ldr	r1, [sp, #24]
   15ec8:	ldr	r8, [sp, #140]	; 0x8c
   15ecc:	adc	r9, r1, r9
   15ed0:	ldr	r1, [sp, #200]	; 0xc8
   15ed4:	orr	r3, r8, r3, lsl #8
   15ed8:	adds	r8, r2, r7
   15edc:	eor	r4, r4, r8
   15ee0:	adc	r9, r9, r3
   15ee4:	strd	r8, [sp, #188]	; 0xbc
   15ee8:	eor	r8, r9, sl
   15eec:	lsr	r9, r4, #16
   15ef0:	lsr	r2, r8, #16
   15ef4:	orr	sl, r9, r8, lsl #16
   15ef8:	orr	r4, r2, r4, lsl #16
   15efc:	mov	r2, r4
   15f00:	adds	r4, r0, sl
   15f04:	ldr	r0, [sp, #124]	; 0x7c
   15f08:	adc	r6, r6, r2
   15f0c:	ldr	r9, [sp, #156]	; 0x9c
   15f10:	str	r4, [sp, #140]	; 0x8c
   15f14:	str	sl, [sp, #232]	; 0xe8
   15f18:	ldr	sl, [sp, #144]	; 0x90
   15f1c:	str	r6, [sp, #144]	; 0x90
   15f20:	ldr	r6, [sp, #140]	; 0x8c
   15f24:	lsl	r8, r9, #1
   15f28:	str	r2, [sp, #256]	; 0x100
   15f2c:	ldr	r2, [sp, #164]	; 0xa4
   15f30:	lsl	r4, sl, #1
   15f34:	orr	r8, r8, sl, lsr #31
   15f38:	ldr	sl, [sp, #20]
   15f3c:	eor	r7, r6, r7
   15f40:	orr	r6, r4, r9, lsr #31
   15f44:	ldr	r4, [sp, #240]	; 0xf0
   15f48:	adds	r0, r0, r2
   15f4c:	str	r7, [sp, #148]	; 0x94
   15f50:	ldr	r2, [sp, #128]	; 0x80
   15f54:	ldr	r7, [sp, #144]	; 0x90
   15f58:	adc	r2, r2, r1
   15f5c:	ldr	r1, [sp, #136]	; 0x88
   15f60:	eor	r9, r7, r3
   15f64:	adds	r3, r0, r6
   15f68:	ldr	r0, [sp, #244]	; 0xf4
   15f6c:	adc	r2, r2, r8
   15f70:	eor	r4, r3, r4
   15f74:	str	r9, [sp, #156]	; 0x9c
   15f78:	ldr	r9, [sp, #16]
   15f7c:	eor	r0, r2, r0
   15f80:	adds	r1, r1, r0
   15f84:	adc	r5, r5, r4
   15f88:	eor	r6, r6, r1
   15f8c:	eor	r8, r8, r5
   15f90:	lsr	r7, r6, #24
   15f94:	adds	r3, r9, r3
   15f98:	lsr	r9, r8, #24
   15f9c:	adc	r2, sl, r2
   15fa0:	orr	r8, r7, r8, lsl #8
   15fa4:	orr	r6, r9, r6, lsl #8
   15fa8:	adds	r3, r3, r8
   15fac:	adc	r2, r2, r6
   15fb0:	eor	r0, r0, r3
   15fb4:	mov	r7, r2
   15fb8:	lsr	r2, r0, #16
   15fbc:	str	r3, [sp, #196]	; 0xc4
   15fc0:	eor	r4, r4, r7
   15fc4:	lsr	r3, r4, #16
   15fc8:	str	r7, [sp, #200]	; 0xc8
   15fcc:	orr	r4, r2, r4, lsl #16
   15fd0:	orr	r3, r3, r0, lsl #16
   15fd4:	adds	r0, r1, r4
   15fd8:	lsl	r7, ip, #1
   15fdc:	ldr	r1, [sp, #224]	; 0xe0
   15fe0:	adc	r5, r5, r3
   15fe4:	lsl	r2, lr, #1
   15fe8:	mov	sl, r5
   15fec:	str	r3, [sp, #136]	; 0x88
   15ff0:	orr	lr, r7, lr, lsr #31
   15ff4:	ldr	r5, [sp, #36]	; 0x24
   15ff8:	orr	ip, r2, ip, lsr #31
   15ffc:	eor	r6, sl, r6
   16000:	str	r0, [sp, #216]	; 0xd8
   16004:	ldr	r7, [sp, #40]	; 0x28
   16008:	str	sl, [sp, #220]	; 0xdc
   1600c:	ldr	r3, [sp, #168]	; 0xa8
   16010:	ldr	sl, [sp, #104]	; 0x68
   16014:	ldr	r2, [sp, #228]	; 0xe4
   16018:	adds	r3, r5, r3
   1601c:	mov	r5, r0
   16020:	adc	r1, r7, r1
   16024:	eor	r5, r5, r8
   16028:	ldr	r8, [sp, #12]
   1602c:	adds	r3, r3, ip
   16030:	str	r5, [sp, #164]	; 0xa4
   16034:	adc	r1, r1, lr
   16038:	eor	r7, r3, r2
   1603c:	ldr	r5, [sp, #208]	; 0xd0
   16040:	ldr	r2, [sp, #236]	; 0xec
   16044:	str	r6, [sp, #168]	; 0xa8
   16048:	eor	r6, r1, r2
   1604c:	adds	r2, r5, r6
   16050:	ldr	r5, [sp, #212]	; 0xd4
   16054:	eor	ip, ip, r2
   16058:	lsr	r9, ip, #24
   1605c:	adc	r5, r5, r7
   16060:	adds	r3, r8, r3
   16064:	eor	lr, lr, r5
   16068:	adc	r1, sl, r1
   1606c:	ldr	sl, [sp, #160]	; 0xa0
   16070:	lsr	r8, lr, #24
   16074:	orr	lr, r9, lr, lsl #8
   16078:	orr	ip, r8, ip, lsl #8
   1607c:	adds	r3, r3, lr
   16080:	adc	r1, r1, ip
   16084:	eor	r6, r6, r3
   16088:	lsl	r9, sl, #1
   1608c:	eor	r7, r7, r1
   16090:	str	r3, [sp, #208]	; 0xd0
   16094:	str	r1, [sp, #212]	; 0xd4
   16098:	lsr	r1, r6, #16
   1609c:	lsr	r3, r7, #16
   160a0:	orr	r0, r1, r7, lsl #16
   160a4:	orr	r6, r3, r6, lsl #16
   160a8:	ldr	r3, [sp, #28]
   160ac:	adds	r2, r2, r0
   160b0:	adc	r5, r5, r6
   160b4:	mov	r1, r6
   160b8:	ldr	r6, [sp, #152]	; 0x98
   160bc:	eor	lr, r2, lr
   160c0:	strd	r0, [sp, #224]	; 0xe0
   160c4:	ldr	r1, [sp, #176]	; 0xb0
   160c8:	orr	r9, r9, r6, lsr #31
   160cc:	str	lr, [sp, #152]	; 0x98
   160d0:	eor	lr, r5, ip
   160d4:	lsl	r7, r6, #1
   160d8:	ldr	r6, [sp, #32]
   160dc:	str	lr, [sp, #160]	; 0xa0
   160e0:	orr	r7, r7, sl, lsr #31
   160e4:	ldr	lr, [sp, #204]	; 0xcc
   160e8:	adds	r1, r3, r1
   160ec:	ldr	r3, [sp, #252]	; 0xfc
   160f0:	adc	r8, r6, fp
   160f4:	adds	r1, r1, r7
   160f8:	adc	ip, r8, r9
   160fc:	ldr	r6, [sp, #52]	; 0x34
   16100:	ldr	fp, [sp, #248]	; 0xf8
   16104:	eor	sl, ip, r3
   16108:	ldr	r3, [sp, #172]	; 0xac
   1610c:	eor	fp, r1, fp
   16110:	adds	r3, r3, sl
   16114:	adc	lr, lr, fp
   16118:	eor	r7, r7, r3
   1611c:	adds	r0, r6, r1
   16120:	ldr	r1, [sp, #56]	; 0x38
   16124:	eor	r9, r9, lr
   16128:	lsr	r6, r7, #24
   1612c:	lsr	r8, r9, #24
   16130:	orr	r6, r6, r9, lsl #8
   16134:	orr	r7, r8, r7, lsl #8
   16138:	adc	ip, r1, ip
   1613c:	adds	r0, r0, r6
   16140:	adc	ip, ip, r7
   16144:	eor	sl, sl, r0
   16148:	mov	r8, ip
   1614c:	lsr	ip, sl, #16
   16150:	str	r0, [sp, #172]	; 0xac
   16154:	eor	fp, fp, r8
   16158:	ldr	r0, [sp, #192]	; 0xc0
   1615c:	lsr	r1, fp, #16
   16160:	str	r8, [sp, #176]	; 0xb0
   16164:	orr	fp, ip, fp, lsl #16
   16168:	ldr	ip, [sp, #68]	; 0x44
   1616c:	orr	sl, r1, sl, lsl #16
   16170:	ldr	r8, [sp, #188]	; 0xbc
   16174:	adds	r3, r3, fp
   16178:	adc	lr, lr, sl
   1617c:	eor	r6, r6, r3
   16180:	eor	r7, r7, lr
   16184:	lsl	r9, r6, #1
   16188:	adds	r1, ip, r8
   1618c:	ldr	ip, [sp, #72]	; 0x48
   16190:	lsl	r8, r7, #1
   16194:	orr	r7, r9, r7, lsr #31
   16198:	orr	r6, r8, r6, lsr #31
   1619c:	ldr	r9, [sp, #52]	; 0x34
   161a0:	adc	ip, ip, r0
   161a4:	ldr	r0, [sp, #136]	; 0x88
   161a8:	adds	r1, r1, r7
   161ac:	adc	ip, ip, r6
   161b0:	eor	r4, r4, r1
   161b4:	eor	r0, r0, ip
   161b8:	adds	r2, r2, r0
   161bc:	adc	r5, r5, r4
   161c0:	adds	r1, r9, r1
   161c4:	eor	r7, r7, r2
   161c8:	eor	r6, r6, r5
   161cc:	str	r1, [sp, #136]	; 0x88
   161d0:	lsr	r8, r7, #24
   161d4:	ldr	r1, [sp, #56]	; 0x38
   161d8:	lsr	r9, r6, #24
   161dc:	orr	r6, r8, r6, lsl #8
   161e0:	orr	r7, r9, r7, lsl #8
   161e4:	adc	ip, r1, ip
   161e8:	ldr	r1, [sp, #136]	; 0x88
   161ec:	adds	r8, r1, r6
   161f0:	eor	r0, r0, r8
   161f4:	adc	r9, ip, r7
   161f8:	lsr	ip, r0, #16
   161fc:	eor	r4, r4, r9
   16200:	lsr	r1, r4, #16
   16204:	strd	r8, [sp, #188]	; 0xbc
   16208:	orr	r4, ip, r4, lsl #16
   1620c:	ldr	r9, [sp, #156]	; 0x9c
   16210:	mov	ip, r4
   16214:	orr	r4, r1, r0, lsl #16
   16218:	mov	r0, r4
   1621c:	str	ip, [sp, #236]	; 0xec
   16220:	str	r4, [sp, #240]	; 0xf0
   16224:	adds	r4, r2, ip
   16228:	lsl	r1, r9, #1
   1622c:	mov	r8, r4
   16230:	adc	r4, r5, r0
   16234:	ldr	ip, [sp, #148]	; 0x94
   16238:	eor	r6, r8, r6
   1623c:	str	r4, [sp, #136]	; 0x88
   16240:	ldr	r4, [sp, #132]	; 0x84
   16244:	str	r6, [sp, #148]	; 0x94
   16248:	orr	r1, r1, ip, lsr #31
   1624c:	ldr	r6, [sp, #136]	; 0x88
   16250:	lsl	r2, ip, #1
   16254:	ldr	r5, [sp, #196]	; 0xc4
   16258:	orr	r2, r2, r9, lsr #31
   1625c:	str	r8, [sp, #196]	; 0xc4
   16260:	eor	r7, r6, r7
   16264:	adds	r0, r4, r5
   16268:	ldr	r5, [sp, #24]
   1626c:	str	r7, [sp, #156]	; 0x9c
   16270:	ldr	r7, [sp, #80]	; 0x50
   16274:	ldr	r4, [sp, #200]	; 0xc8
   16278:	adc	ip, r5, r4
   1627c:	ldr	r4, [sp, #224]	; 0xe0
   16280:	adds	r0, r0, r2
   16284:	adc	ip, ip, r1
   16288:	eor	r8, r0, r4
   1628c:	ldr	r4, [sp, #228]	; 0xe4
   16290:	eor	r6, ip, r4
   16294:	ldr	r4, [sp, #76]	; 0x4c
   16298:	adds	r3, r3, r6
   1629c:	eor	r2, r2, r3
   162a0:	adc	lr, lr, r8
   162a4:	eor	r1, r1, lr
   162a8:	lsr	r5, r1, #24
   162ac:	adds	r0, r4, r0
   162b0:	lsr	r4, r2, #24
   162b4:	orr	r5, r5, r2, lsl #8
   162b8:	adc	ip, r7, ip
   162bc:	orr	r4, r4, r1, lsl #8
   162c0:	ldr	r1, [sp, #164]	; 0xa4
   162c4:	adds	r2, r0, r4
   162c8:	ldr	r0, [sp, #60]	; 0x3c
   162cc:	adc	r7, ip, r5
   162d0:	eor	r6, r6, r2
   162d4:	eor	r8, r8, r7
   162d8:	ldr	ip, [sp, #168]	; 0xa8
   162dc:	str	r2, [sp, #200]	; 0xc8
   162e0:	lsr	r2, r8, #16
   162e4:	str	r7, [sp, #204]	; 0xcc
   162e8:	lsr	r7, r6, #16
   162ec:	orr	r2, r2, r6, lsl #16
   162f0:	orr	r9, r7, r8, lsl #16
   162f4:	mov	r6, r2
   162f8:	lsl	r8, ip, #1
   162fc:	adds	r2, r3, r9
   16300:	ldr	r3, [sp, #208]	; 0xd0
   16304:	mov	r7, r2
   16308:	adc	lr, lr, r6
   1630c:	orr	r8, r8, r1, lsr #31
   16310:	lsl	r2, r1, #1
   16314:	ldr	r1, [sp, #212]	; 0xd4
   16318:	eor	r4, r4, r7
   1631c:	str	r7, [sp, #208]	; 0xd0
   16320:	str	r6, [sp, #228]	; 0xe4
   16324:	orr	r2, r2, ip, lsr #31
   16328:	adds	r3, r0, r3
   1632c:	str	r9, [sp, #224]	; 0xe0
   16330:	mov	r9, lr
   16334:	ldr	r6, [sp, #64]	; 0x40
   16338:	eor	r5, r5, r9
   1633c:	str	r9, [sp, #212]	; 0xd4
   16340:	lsl	r7, r5, #1
   16344:	ldr	r0, [sp, #140]	; 0x8c
   16348:	orr	r7, r7, r4, lsr #31
   1634c:	ldr	ip, [sp, #4]
   16350:	adc	r1, r6, r1
   16354:	adds	r3, r3, r2
   16358:	ldr	lr, [sp, #144]	; 0x90
   1635c:	adc	r1, r1, r8
   16360:	eor	fp, fp, r3
   16364:	eor	sl, sl, r1
   16368:	adds	r0, r0, sl
   1636c:	eor	r2, r2, r0
   16370:	adc	r6, lr, fp
   16374:	adds	r3, ip, r3
   16378:	ldr	ip, [sp, #8]
   1637c:	eor	r8, r8, r6
   16380:	lsr	lr, r2, #24
   16384:	lsr	r9, r8, #24
   16388:	orr	lr, lr, r8, lsl #8
   1638c:	ldr	r8, [sp, #176]	; 0xb0
   16390:	orr	r9, r9, r2, lsl #8
   16394:	adc	r1, ip, r1
   16398:	adds	r3, r3, lr
   1639c:	adc	r1, r1, r9
   163a0:	eor	sl, sl, r3
   163a4:	eor	fp, fp, r1
   163a8:	lsr	r2, sl, #16
   163ac:	str	r3, [sp, #164]	; 0xa4
   163b0:	lsr	r3, fp, #16
   163b4:	str	r1, [sp, #168]	; 0xa8
   163b8:	orr	fp, r2, fp, lsl #16
   163bc:	ldr	r1, [sp, #152]	; 0x98
   163c0:	orr	r3, r3, sl, lsl #16
   163c4:	adds	r0, r0, fp
   163c8:	adc	r6, r6, r3
   163cc:	str	fp, [sp, #244]	; 0xf4
   163d0:	eor	lr, r0, lr
   163d4:	ldr	fp, [sp, #172]	; 0xac
   163d8:	str	r3, [sp, #248]	; 0xf8
   163dc:	lsl	ip, r1, #1
   163e0:	ldr	r3, [sp, #16]
   163e4:	str	lr, [sp, #144]	; 0x90
   163e8:	adds	r2, r3, fp
   163ec:	ldr	fp, [sp, #20]
   163f0:	ldr	r3, [sp, #160]	; 0xa0
   163f4:	adc	r8, fp, r8
   163f8:	eor	fp, r6, r9
   163fc:	orr	ip, ip, r3, lsr #31
   16400:	str	fp, [sp, #152]	; 0x98
   16404:	lsl	lr, r3, #1
   16408:	ldr	r3, [sp, #232]	; 0xe8
   1640c:	adds	r2, r2, ip
   16410:	ldr	fp, [sp, #256]	; 0x100
   16414:	orr	lr, lr, r1, lsr #31
   16418:	adc	r8, r8, lr
   1641c:	eor	r9, r2, r3
   16420:	lsl	r3, r4, #1
   16424:	orr	r3, r3, r5, lsr #31
   16428:	ldr	r5, [sp, #216]	; 0xd8
   1642c:	eor	r4, r8, fp
   16430:	ldr	fp, [sp, #36]	; 0x24
   16434:	adds	r1, r5, r4
   16438:	ldr	r5, [sp, #220]	; 0xdc
   1643c:	eor	ip, ip, r1
   16440:	adc	r5, r5, r9
   16444:	adds	r2, fp, r2
   16448:	lsr	fp, ip, #24
   1644c:	eor	lr, lr, r5
   16450:	str	r2, [sp, #140]	; 0x8c
   16454:	lsr	sl, lr, #24
   16458:	ldr	r2, [sp, #40]	; 0x28
   1645c:	orr	lr, fp, lr, lsl #8
   16460:	orr	ip, sl, ip, lsl #8
   16464:	adc	r8, r2, r8
   16468:	ldr	r2, [sp, #140]	; 0x8c
   1646c:	adds	sl, r2, lr
   16470:	adc	fp, r8, ip
   16474:	eor	r4, r4, sl
   16478:	eor	r9, r9, fp
   1647c:	lsr	r8, r4, #16
   16480:	str	sl, [sp, #172]	; 0xac
   16484:	lsr	r2, r9, #16
   16488:	ldr	sl, [sp, #188]	; 0xbc
   1648c:	orr	r8, r8, r9, lsl #16
   16490:	orr	r4, r2, r4, lsl #16
   16494:	ldr	r2, [sp, #116]	; 0x74
   16498:	adds	r1, r1, r8
   1649c:	adc	r5, r5, r4
   164a0:	ldr	r9, [sp, #192]	; 0xc0
   164a4:	eor	lr, lr, r1
   164a8:	eor	ip, ip, r5
   164ac:	adds	r2, r2, sl
   164b0:	ldr	sl, [sp, #120]	; 0x78
   164b4:	adc	r9, sl, r9
   164b8:	adds	r2, r2, r3
   164bc:	eor	sl, r2, r8
   164c0:	adc	r9, r9, r7
   164c4:	ldr	r8, [sp, #96]	; 0x60
   164c8:	eor	r4, r4, r9
   164cc:	adds	r0, r0, r4
   164d0:	eor	r3, r3, r0
   164d4:	adc	r6, r6, sl
   164d8:	eor	r7, r7, r6
   164dc:	adds	r2, r8, r2
   164e0:	lsr	r8, r3, #24
   164e4:	str	r3, [sp, #160]	; 0xa0
   164e8:	lsr	r3, r7, #24
   164ec:	orr	r7, r8, r7, lsl #8
   164f0:	str	r3, [sp, #140]	; 0x8c
   164f4:	ldr	r3, [sp, #100]	; 0x64
   164f8:	ldr	r8, [sp, #140]	; 0x8c
   164fc:	adc	r9, r3, r9
   16500:	ldr	r3, [sp, #160]	; 0xa0
   16504:	orr	r3, r8, r3, lsl #8
   16508:	adds	r8, r2, r7
   1650c:	eor	r4, r4, r8
   16510:	adc	r9, r9, r3
   16514:	str	r8, [sp, #176]	; 0xb0
   16518:	eor	r8, r9, sl
   1651c:	str	r9, [sp, #188]	; 0xbc
   16520:	lsr	r9, r4, #16
   16524:	lsr	r2, r8, #16
   16528:	orr	sl, r9, r8, lsl #16
   1652c:	ldr	r9, [sp, #152]	; 0x98
   16530:	orr	r4, r2, r4, lsl #16
   16534:	adds	r0, r0, sl
   16538:	mov	r2, r4
   1653c:	str	r0, [sp, #140]	; 0x8c
   16540:	adc	r6, r6, r2
   16544:	str	sl, [sp, #232]	; 0xe8
   16548:	lsl	r8, r9, #1
   1654c:	str	r2, [sp, #252]	; 0xfc
   16550:	ldr	sl, [sp, #144]	; 0x90
   16554:	str	r6, [sp, #144]	; 0x90
   16558:	ldr	r0, [sp, #84]	; 0x54
   1655c:	ldr	r6, [sp, #88]	; 0x58
   16560:	lsl	r4, sl, #1
   16564:	ldr	r2, [sp, #200]	; 0xc8
   16568:	orr	r8, r8, sl, lsr #31
   1656c:	ldr	sl, [sp, #204]	; 0xcc
   16570:	adds	r0, r0, r2
   16574:	adc	r2, r6, sl
   16578:	ldr	sl, [sp, #140]	; 0x8c
   1657c:	orr	r6, r4, r9, lsr #31
   16580:	ldr	r9, [sp, #108]	; 0x6c
   16584:	eor	r7, sl, r7
   16588:	ldr	sl, [sp, #112]	; 0x70
   1658c:	str	r7, [sp, #152]	; 0x98
   16590:	ldr	r7, [sp, #144]	; 0x90
   16594:	eor	r4, r7, r3
   16598:	adds	r3, r0, r6
   1659c:	ldr	r0, [sp, #236]	; 0xec
   165a0:	adc	r2, r2, r8
   165a4:	str	r4, [sp, #160]	; 0xa0
   165a8:	eor	r4, r3, r0
   165ac:	ldr	r0, [sp, #240]	; 0xf0
   165b0:	eor	r0, r2, r0
   165b4:	adds	r1, r1, r0
   165b8:	adc	r5, r5, r4
   165bc:	eor	r6, r6, r1
   165c0:	eor	r8, r8, r5
   165c4:	lsr	r7, r6, #24
   165c8:	adds	r3, r9, r3
   165cc:	lsr	r9, r8, #24
   165d0:	adc	r2, sl, r2
   165d4:	orr	r8, r7, r8, lsl #8
   165d8:	orr	r6, r9, r6, lsl #8
   165dc:	ldr	r9, [sp, #124]	; 0x7c
   165e0:	adds	r3, r3, r8
   165e4:	adc	r2, r2, r6
   165e8:	eor	r0, r0, r3
   165ec:	mov	r7, r2
   165f0:	lsr	r2, r0, #16
   165f4:	str	r3, [sp, #192]	; 0xc0
   165f8:	eor	r4, r4, r7
   165fc:	lsr	r3, r4, #16
   16600:	str	r7, [sp, #200]	; 0xc8
   16604:	orr	r4, r2, r4, lsl #16
   16608:	orr	r3, r3, r0, lsl #16
   1660c:	adds	r1, r1, r4
   16610:	lsl	r7, ip, #1
   16614:	adc	r5, r5, r3
   16618:	mov	r0, r1
   1661c:	lsl	r2, lr, #1
   16620:	mov	sl, r5
   16624:	mov	r5, r1
   16628:	ldr	r1, [sp, #28]
   1662c:	eor	r5, r5, r8
   16630:	orr	lr, r7, lr, lsr #31
   16634:	str	r0, [sp, #204]	; 0xcc
   16638:	str	r3, [sp, #236]	; 0xec
   1663c:	orr	ip, r2, ip, lsr #31
   16640:	eor	r6, sl, r6
   16644:	ldr	r7, [sp, #32]
   16648:	str	sl, [sp, #216]	; 0xd8
   1664c:	ldr	r3, [sp, #164]	; 0xa4
   16650:	str	r5, [sp, #164]	; 0xa4
   16654:	ldr	sl, [sp, #128]	; 0x80
   16658:	ldr	r5, [sp, #224]	; 0xe0
   1665c:	adds	r3, r1, r3
   16660:	ldr	r1, [sp, #168]	; 0xa8
   16664:	str	r6, [sp, #168]	; 0xa8
   16668:	ldr	r0, [sp, #196]	; 0xc4
   1666c:	adc	r1, r7, r1
   16670:	adds	r3, r3, ip
   16674:	eor	r7, r3, r5
   16678:	ldr	r5, [sp, #228]	; 0xe4
   1667c:	adc	r1, r1, lr
   16680:	eor	r6, r1, r5
   16684:	adds	r2, r0, r6
   16688:	ldr	r0, [sp, #136]	; 0x88
   1668c:	eor	ip, ip, r2
   16690:	adc	r5, r0, r7
   16694:	adds	r3, r9, r3
   16698:	lsr	r9, ip, #24
   1669c:	eor	lr, lr, r5
   166a0:	adc	r1, sl, r1
   166a4:	ldr	sl, [sp, #104]	; 0x68
   166a8:	lsr	r8, lr, #24
   166ac:	orr	lr, r9, lr, lsl #8
   166b0:	ldr	r0, [sp, #148]	; 0x94
   166b4:	orr	ip, r8, ip, lsl #8
   166b8:	adds	r3, r3, lr
   166bc:	adc	r1, r1, ip
   166c0:	eor	r6, r6, r3
   166c4:	mov	r8, r1
   166c8:	str	r3, [sp, #196]	; 0xc4
   166cc:	lsr	r1, r6, #16
   166d0:	eor	r7, r7, r8
   166d4:	lsr	r3, r7, #16
   166d8:	str	r8, [sp, #220]	; 0xdc
   166dc:	orr	r1, r1, r7, lsl #16
   166e0:	orr	r6, r3, r6, lsl #16
   166e4:	ldr	r3, [sp, #156]	; 0x9c
   166e8:	adds	r2, r2, r1
   166ec:	lsl	r7, r0, #1
   166f0:	mov	r8, r6
   166f4:	ldr	r6, [sp, #12]
   166f8:	adc	r5, r5, r8
   166fc:	str	r1, [sp, #224]	; 0xe0
   16700:	str	r8, [sp, #228]	; 0xe4
   16704:	eor	ip, r5, ip
   16708:	ldr	r8, [sp, #172]	; 0xac
   1670c:	lsl	r9, r3, #1
   16710:	orr	r7, r7, r3, lsr #31
   16714:	str	ip, [sp, #156]	; 0x9c
   16718:	orr	r9, r9, r0, lsr #31
   1671c:	ldr	r0, [sp, #244]	; 0xf4
   16720:	adds	r1, r6, r8
   16724:	ldr	r6, [sp, #44]	; 0x2c
   16728:	adc	r8, sl, fp
   1672c:	eor	fp, r2, lr
   16730:	adds	r1, r1, r7
   16734:	str	fp, [sp, #148]	; 0x94
   16738:	eor	fp, r1, r0
   1673c:	adc	ip, r8, r9
   16740:	ldr	r0, [sp, #248]	; 0xf8
   16744:	eor	sl, ip, r0
   16748:	ldr	r0, [sp, #208]	; 0xd0
   1674c:	adds	r3, r0, sl
   16750:	ldr	r0, [sp, #212]	; 0xd4
   16754:	eor	r7, r7, r3
   16758:	adc	lr, r0, fp
   1675c:	ldr	r0, [sp, #48]	; 0x30
   16760:	adds	r1, r6, r1
   16764:	eor	r9, r9, lr
   16768:	lsr	r6, r7, #24
   1676c:	lsr	r8, r9, #24
   16770:	orr	r6, r6, r9, lsl #8
   16774:	orr	r7, r8, r7, lsl #8
   16778:	ldr	r8, [sp, #176]	; 0xb0
   1677c:	adc	ip, r0, ip
   16780:	adds	r0, r1, r6
   16784:	adc	ip, ip, r7
   16788:	eor	sl, sl, r0
   1678c:	mov	r1, ip
   16790:	lsr	ip, sl, #16
   16794:	str	r0, [sp, #172]	; 0xac
   16798:	eor	fp, fp, r1
   1679c:	ldr	r0, [sp, #188]	; 0xbc
   167a0:	str	r1, [sp, #208]	; 0xd0
   167a4:	lsr	r1, fp, #16
   167a8:	orr	fp, ip, fp, lsl #16
   167ac:	ldr	ip, [sp, #128]	; 0x80
   167b0:	orr	sl, r1, sl, lsl #16
   167b4:	ldr	r1, [sp, #124]	; 0x7c
   167b8:	adds	r3, r3, fp
   167bc:	adc	lr, lr, sl
   167c0:	eor	r6, r6, r3
   167c4:	eor	r7, r7, lr
   167c8:	lsl	r9, r6, #1
   167cc:	adds	r1, r1, r8
   167d0:	lsl	r8, r7, #1
   167d4:	adc	ip, ip, r0
   167d8:	ldr	r0, [sp, #236]	; 0xec
   167dc:	orr	r7, r9, r7, lsr #31
   167e0:	orr	r6, r8, r6, lsr #31
   167e4:	adds	r1, r1, r7
   167e8:	ldr	r8, [sp, #84]	; 0x54
   167ec:	adc	ip, ip, r6
   167f0:	eor	r4, r4, r1
   167f4:	eor	r0, r0, ip
   167f8:	adds	r2, r2, r0
   167fc:	adc	r5, r5, r4
   16800:	eor	r7, r7, r2
   16804:	eor	r6, r6, r5
   16808:	adds	r1, r8, r1
   1680c:	lsr	r8, r7, #24
   16810:	str	r5, [sp, #136]	; 0x88
   16814:	lsr	r9, r6, #24
   16818:	ldr	r5, [sp, #88]	; 0x58
   1681c:	orr	r6, r8, r6, lsl #8
   16820:	orr	r7, r9, r7, lsl #8
   16824:	adc	ip, r5, ip
   16828:	adds	r9, r1, r6
   1682c:	ldr	r5, [sp, #152]	; 0x98
   16830:	eor	r0, r0, r9
   16834:	adc	r8, ip, r7
   16838:	lsr	ip, r0, #16
   1683c:	eor	r4, r4, r8
   16840:	str	r9, [sp, #176]	; 0xb0
   16844:	lsr	r1, r4, #16
   16848:	str	r8, [sp, #188]	; 0xbc
   1684c:	orr	r4, ip, r4, lsl #16
   16850:	ldr	ip, [sp, #136]	; 0x88
   16854:	orr	r0, r1, r0, lsl #16
   16858:	str	r4, [sp, #236]	; 0xec
   1685c:	adds	r4, r2, r4
   16860:	lsl	r2, r5, #1
   16864:	mov	r8, r4
   16868:	str	r0, [sp, #240]	; 0xf0
   1686c:	adc	r4, ip, r0
   16870:	ldr	r9, [sp, #160]	; 0xa0
   16874:	str	r4, [sp, #136]	; 0x88
   16878:	ldr	r4, [sp, #76]	; 0x4c
   1687c:	ldr	r0, [sp, #192]	; 0xc0
   16880:	lsl	r1, r9, #1
   16884:	orr	r2, r2, r9, lsr #31
   16888:	str	r8, [sp, #192]	; 0xc0
   1688c:	orr	r1, r1, r5, lsr #31
   16890:	ldr	r5, [sp, #80]	; 0x50
   16894:	ldr	r9, [sp, #164]	; 0xa4
   16898:	adds	r0, r4, r0
   1689c:	ldr	r4, [sp, #200]	; 0xc8
   168a0:	adc	ip, r5, r4
   168a4:	ldr	r4, [sp, #224]	; 0xe0
   168a8:	adds	r0, r0, r2
   168ac:	eor	r5, r8, r6
   168b0:	adc	ip, ip, r1
   168b4:	str	r5, [sp, #152]	; 0x98
   168b8:	ldr	r5, [sp, #136]	; 0x88
   168bc:	eor	r8, r0, r4
   168c0:	ldr	r4, [sp, #228]	; 0xe4
   168c4:	eor	r7, r5, r7
   168c8:	eor	r6, ip, r4
   168cc:	ldr	r4, [sp, #36]	; 0x24
   168d0:	adds	r3, r3, r6
   168d4:	str	r7, [sp, #160]	; 0xa0
   168d8:	eor	r2, r2, r3
   168dc:	adc	lr, lr, r8
   168e0:	ldr	r7, [sp, #40]	; 0x28
   168e4:	eor	r1, r1, lr
   168e8:	lsr	r5, r1, #24
   168ec:	adds	r0, r4, r0
   168f0:	lsr	r4, r2, #24
   168f4:	orr	r5, r5, r2, lsl #8
   168f8:	orr	r4, r4, r1, lsl #8
   168fc:	adc	ip, r7, ip
   16900:	adds	r2, r0, r4
   16904:	ldr	r0, [sp, #168]	; 0xa8
   16908:	adc	r7, ip, r5
   1690c:	eor	r6, r6, r2
   16910:	eor	r8, r8, r7
   16914:	str	r2, [sp, #200]	; 0xc8
   16918:	lsr	r2, r8, #16
   1691c:	str	r7, [sp, #212]	; 0xd4
   16920:	lsr	r7, r6, #16
   16924:	orr	r6, r2, r6, lsl #16
   16928:	orr	r1, r7, r8, lsl #16
   1692c:	mov	r7, r6
   16930:	lsl	r8, r0, #1
   16934:	adds	r6, r3, r1
   16938:	ldr	r3, [sp, #196]	; 0xc4
   1693c:	lsl	r2, r9, #1
   16940:	adc	lr, lr, r7
   16944:	orr	r8, r8, r9, lsr #31
   16948:	eor	r4, r4, r6
   1694c:	mov	ip, lr
   16950:	ldr	lr, [sp, #52]	; 0x34
   16954:	orr	r2, r2, r0, lsr #31
   16958:	str	r6, [sp, #196]	; 0xc4
   1695c:	eor	r5, r5, ip
   16960:	ldr	r9, [sp, #220]	; 0xdc
   16964:	str	r1, [sp, #224]	; 0xe0
   16968:	str	ip, [sp, #220]	; 0xdc
   1696c:	adds	r3, lr, r3
   16970:	ldr	lr, [sp, #56]	; 0x38
   16974:	str	r7, [sp, #228]	; 0xe4
   16978:	ldr	r7, [sp, #20]
   1697c:	adc	r1, lr, r9
   16980:	ldr	lr, [sp, #140]	; 0x8c
   16984:	adds	r3, r3, r2
   16988:	adc	r1, r1, r8
   1698c:	eor	fp, fp, r3
   16990:	eor	sl, sl, r1
   16994:	adds	r0, lr, sl
   16998:	ldr	lr, [sp, #144]	; 0x90
   1699c:	eor	r2, r2, r0
   169a0:	adc	r6, lr, fp
   169a4:	ldr	lr, [sp, #16]
   169a8:	eor	r8, r8, r6
   169ac:	lsr	r9, r8, #24
   169b0:	orr	r9, r9, r2, lsl #8
   169b4:	adds	r3, lr, r3
   169b8:	lsr	lr, r2, #24
   169bc:	adc	r1, r7, r1
   169c0:	lsl	r7, r5, #1
   169c4:	orr	lr, lr, r8, lsl #8
   169c8:	ldr	r8, [sp, #172]	; 0xac
   169cc:	orr	r7, r7, r4, lsr #31
   169d0:	adds	r3, r3, lr
   169d4:	adc	r1, r1, r9
   169d8:	eor	sl, sl, r3
   169dc:	eor	fp, fp, r1
   169e0:	lsr	r2, sl, #16
   169e4:	str	r3, [sp, #164]	; 0xa4
   169e8:	lsr	r3, fp, #16
   169ec:	str	r1, [sp, #168]	; 0xa8
   169f0:	orr	fp, r2, fp, lsl #16
   169f4:	orr	r3, r3, sl, lsl #16
   169f8:	ldr	sl, [sp, #100]	; 0x64
   169fc:	adds	r1, r0, fp
   16a00:	adc	r6, r6, r3
   16a04:	eor	r0, r1, lr
   16a08:	eor	r9, r6, r9
   16a0c:	str	r1, [sp, #140]	; 0x8c
   16a10:	str	r3, [sp, #248]	; 0xf8
   16a14:	ldr	r3, [sp, #96]	; 0x60
   16a18:	str	fp, [sp, #244]	; 0xf4
   16a1c:	ldr	fp, [sp, #148]	; 0x94
   16a20:	str	r0, [sp, #144]	; 0x90
   16a24:	str	r9, [sp, #148]	; 0x94
   16a28:	adds	r2, r3, r8
   16a2c:	ldr	r0, [sp, #32]
   16a30:	ldr	r3, [sp, #156]	; 0x9c
   16a34:	lsl	ip, fp, #1
   16a38:	ldr	r8, [sp, #208]	; 0xd0
   16a3c:	lsl	lr, r3, #1
   16a40:	orr	ip, ip, r3, lsr #31
   16a44:	orr	lr, lr, fp, lsr #31
   16a48:	ldr	fp, [sp, #232]	; 0xe8
   16a4c:	adc	r8, sl, r8
   16a50:	adds	r2, r2, ip
   16a54:	lsl	r3, r4, #1
   16a58:	adc	r8, r8, lr
   16a5c:	orr	r3, r3, r5, lsr #31
   16a60:	eor	r9, r2, fp
   16a64:	ldr	fp, [sp, #252]	; 0xfc
   16a68:	eor	r4, r8, fp
   16a6c:	ldr	fp, [sp, #204]	; 0xcc
   16a70:	adds	r1, fp, r4
   16a74:	ldr	fp, [sp, #216]	; 0xd8
   16a78:	eor	ip, ip, r1
   16a7c:	adc	r5, fp, r9
   16a80:	ldr	fp, [sp, #28]
   16a84:	eor	lr, lr, r5
   16a88:	lsr	sl, lr, #24
   16a8c:	adds	r2, fp, r2
   16a90:	lsr	fp, ip, #24
   16a94:	orr	ip, sl, ip, lsl #8
   16a98:	adc	r8, r0, r8
   16a9c:	orr	lr, fp, lr, lsl #8
   16aa0:	adds	fp, r2, lr
   16aa4:	mov	r0, fp
   16aa8:	adc	fp, r8, ip
   16aac:	eor	r9, r9, fp
   16ab0:	eor	r4, r4, r0
   16ab4:	lsr	r2, r9, #16
   16ab8:	str	r0, [sp, #172]	; 0xac
   16abc:	lsr	r8, r4, #16
   16ac0:	ldr	r0, [sp, #64]	; 0x40
   16ac4:	orr	r4, r2, r4, lsl #16
   16ac8:	orr	r8, r8, r9, lsl #16
   16acc:	ldr	r9, [sp, #60]	; 0x3c
   16ad0:	ldr	r2, [sp, #176]	; 0xb0
   16ad4:	adds	r1, r1, r8
   16ad8:	adc	r5, r5, r4
   16adc:	eor	lr, lr, r1
   16ae0:	eor	ip, ip, r5
   16ae4:	adds	r2, r9, r2
   16ae8:	ldr	r9, [sp, #188]	; 0xbc
   16aec:	adc	r9, r0, r9
   16af0:	adds	r2, r2, r3
   16af4:	ldr	r0, [sp, #140]	; 0x8c
   16af8:	eor	sl, r2, r8
   16afc:	adc	r9, r9, r7
   16b00:	ldr	r8, [sp, #12]
   16b04:	eor	r4, r4, r9
   16b08:	adds	r0, r0, r4
   16b0c:	adc	r6, r6, sl
   16b10:	eor	r3, r3, r0
   16b14:	adds	r2, r8, r2
   16b18:	eor	r7, r7, r6
   16b1c:	lsr	r8, r3, #24
   16b20:	str	r2, [sp, #156]	; 0x9c
   16b24:	lsr	r2, r7, #24
   16b28:	orr	r7, r8, r7, lsl #8
   16b2c:	str	r2, [sp, #140]	; 0x8c
   16b30:	ldr	r2, [sp, #104]	; 0x68
   16b34:	adc	r9, r2, r9
   16b38:	ldr	r2, [sp, #140]	; 0x8c
   16b3c:	orr	r3, r2, r3, lsl #8
   16b40:	ldr	r2, [sp, #156]	; 0x9c
   16b44:	adds	r8, r2, r7
   16b48:	adc	r2, r9, r3
   16b4c:	eor	r4, r4, r8
   16b50:	lsr	r9, r4, #16
   16b54:	str	r8, [sp, #176]	; 0xb0
   16b58:	eor	r8, r2, sl
   16b5c:	str	r2, [sp, #188]	; 0xbc
   16b60:	lsr	r2, r8, #16
   16b64:	orr	r9, r9, r8, lsl #16
   16b68:	orr	sl, r2, r4, lsl #16
   16b6c:	adds	r4, r0, r9
   16b70:	adc	r6, r6, sl
   16b74:	mov	r2, sl
   16b78:	ldr	sl, [sp, #148]	; 0x94
   16b7c:	str	r4, [sp, #140]	; 0x8c
   16b80:	str	r9, [sp, #232]	; 0xe8
   16b84:	str	r2, [sp, #252]	; 0xfc
   16b88:	ldr	r9, [sp, #144]	; 0x90
   16b8c:	str	r6, [sp, #144]	; 0x90
   16b90:	lsl	r8, sl, #1
   16b94:	ldr	r6, [sp, #68]	; 0x44
   16b98:	ldr	r2, [sp, #200]	; 0xc8
   16b9c:	lsl	r4, r9, #1
   16ba0:	orr	r8, r8, r9, lsr #31
   16ba4:	mov	r9, sl
   16ba8:	ldr	sl, [sp, #24]
   16bac:	adds	r0, r6, r2
   16bb0:	ldr	r6, [sp, #72]	; 0x48
   16bb4:	ldr	r2, [sp, #212]	; 0xd4
   16bb8:	adc	r2, r6, r2
   16bbc:	ldr	r6, [sp, #140]	; 0x8c
   16bc0:	eor	r7, r6, r7
   16bc4:	orr	r6, r4, r9, lsr #31
   16bc8:	ldr	r4, [sp, #236]	; 0xec
   16bcc:	str	r7, [sp, #148]	; 0x94
   16bd0:	ldr	r7, [sp, #144]	; 0x90
   16bd4:	eor	r9, r7, r3
   16bd8:	adds	r3, r0, r6
   16bdc:	adc	r2, r2, r8
   16be0:	eor	r4, r3, r4
   16be4:	str	r9, [sp, #156]	; 0x9c
   16be8:	ldr	r9, [sp, #240]	; 0xf0
   16bec:	eor	r0, r2, r9
   16bf0:	ldr	r9, [sp, #132]	; 0x84
   16bf4:	adds	r1, r1, r0
   16bf8:	adc	r5, r5, r4
   16bfc:	eor	r6, r6, r1
   16c00:	eor	r8, r8, r5
   16c04:	lsr	r7, r6, #24
   16c08:	adds	r3, r9, r3
   16c0c:	lsr	r9, r8, #24
   16c10:	orr	r8, r7, r8, lsl #8
   16c14:	adc	r2, sl, r2
   16c18:	orr	r6, r9, r6, lsl #8
   16c1c:	adds	r7, r3, r8
   16c20:	adc	r2, r2, r6
   16c24:	eor	r0, r0, r7
   16c28:	mov	sl, r2
   16c2c:	lsr	r2, r0, #16
   16c30:	str	r7, [sp, #200]	; 0xc8
   16c34:	eor	r4, r4, sl
   16c38:	lsl	r7, ip, #1
   16c3c:	lsr	r3, r4, #16
   16c40:	str	sl, [sp, #204]	; 0xcc
   16c44:	orr	r4, r2, r4, lsl #16
   16c48:	ldr	sl, [sp, #112]	; 0x70
   16c4c:	orr	r3, r3, r0, lsl #16
   16c50:	adds	r0, r1, r4
   16c54:	lsl	r2, lr, #1
   16c58:	adc	r5, r5, r3
   16c5c:	orr	lr, r7, lr, lsr #31
   16c60:	mov	r9, r5
   16c64:	ldmib	sp, {r1, r5}
   16c68:	orr	ip, r2, ip, lsr #31
   16c6c:	str	r3, [sp, #236]	; 0xec
   16c70:	eor	r6, r9, r6
   16c74:	ldr	r3, [sp, #164]	; 0xa4
   16c78:	str	r0, [sp, #208]	; 0xd0
   16c7c:	ldr	r2, [sp, #224]	; 0xe0
   16c80:	str	r9, [sp, #212]	; 0xd4
   16c84:	ldr	r9, [sp, #108]	; 0x6c
   16c88:	adds	r3, r1, r3
   16c8c:	ldr	r1, [sp, #168]	; 0xa8
   16c90:	str	r6, [sp, #168]	; 0xa8
   16c94:	adc	r1, r5, r1
   16c98:	adds	r3, r3, ip
   16c9c:	eor	r7, r3, r2
   16ca0:	mov	r5, r0
   16ca4:	ldr	r0, [sp, #48]	; 0x30
   16ca8:	eor	r5, r5, r8
   16cac:	adc	r1, r1, lr
   16cb0:	ldr	r2, [sp, #228]	; 0xe4
   16cb4:	str	r5, [sp, #164]	; 0xa4
   16cb8:	ldr	r8, [sp, #192]	; 0xc0
   16cbc:	eor	r6, r1, r2
   16cc0:	adds	r2, r8, r6
   16cc4:	ldr	r8, [sp, #136]	; 0x88
   16cc8:	eor	ip, ip, r2
   16ccc:	adc	r5, r8, r7
   16cd0:	adds	r3, r9, r3
   16cd4:	lsr	r9, ip, #24
   16cd8:	eor	lr, lr, r5
   16cdc:	adc	r1, sl, r1
   16ce0:	ldr	sl, [sp, #160]	; 0xa0
   16ce4:	lsr	r8, lr, #24
   16ce8:	orr	lr, r9, lr, lsl #8
   16cec:	orr	ip, r8, ip, lsl #8
   16cf0:	adds	r8, r3, lr
   16cf4:	adc	r1, r1, ip
   16cf8:	eor	r6, r6, r8
   16cfc:	lsl	r9, sl, #1
   16d00:	eor	r7, r7, r1
   16d04:	str	r8, [sp, #192]	; 0xc0
   16d08:	lsr	r3, r7, #16
   16d0c:	str	r1, [sp, #216]	; 0xd8
   16d10:	lsr	r1, r6, #16
   16d14:	orr	r3, r3, r6, lsl #16
   16d18:	orr	r8, r1, r7, lsl #16
   16d1c:	ldr	r1, [sp, #172]	; 0xac
   16d20:	mov	r6, r3
   16d24:	adds	r2, r2, r8
   16d28:	ldr	r3, [sp, #152]	; 0x98
   16d2c:	adc	r5, r5, r6
   16d30:	str	r8, [sp, #224]	; 0xe0
   16d34:	str	r6, [sp, #228]	; 0xe4
   16d38:	ldr	r6, [sp, #44]	; 0x2c
   16d3c:	lsl	r7, r3, #1
   16d40:	orr	r9, r9, r3, lsr #31
   16d44:	ldr	r3, [sp, #248]	; 0xf8
   16d48:	orr	r7, r7, sl, lsr #31
   16d4c:	adds	r1, r6, r1
   16d50:	ldr	r6, [sp, #116]	; 0x74
   16d54:	adc	r8, r0, fp
   16d58:	eor	fp, r2, lr
   16d5c:	adds	r1, r1, r7
   16d60:	ldr	r0, [sp, #120]	; 0x78
   16d64:	str	fp, [sp, #152]	; 0x98
   16d68:	eor	fp, r5, ip
   16d6c:	adc	ip, r8, r9
   16d70:	eor	sl, ip, r3
   16d74:	ldr	r3, [sp, #196]	; 0xc4
   16d78:	str	fp, [sp, #160]	; 0xa0
   16d7c:	ldr	lr, [sp, #220]	; 0xdc
   16d80:	ldr	fp, [sp, #244]	; 0xf4
   16d84:	adds	r3, r3, sl
   16d88:	eor	r7, r7, r3
   16d8c:	eor	fp, r1, fp
   16d90:	adc	lr, lr, fp
   16d94:	adds	r1, r6, r1
   16d98:	lsr	r6, r7, #24
   16d9c:	eor	r9, r9, lr
   16da0:	adc	ip, r0, ip
   16da4:	lsr	r8, r9, #24
   16da8:	orr	r6, r6, r9, lsl #8
   16dac:	orr	r7, r8, r7, lsl #8
   16db0:	ldr	r8, [sp, #44]	; 0x2c
   16db4:	adds	r0, r1, r6
   16db8:	adc	ip, ip, r7
   16dbc:	eor	sl, sl, r0
   16dc0:	mov	r1, ip
   16dc4:	lsr	ip, sl, #16
   16dc8:	str	r0, [sp, #196]	; 0xc4
   16dcc:	eor	fp, fp, r1
   16dd0:	ldr	r0, [sp, #188]	; 0xbc
   16dd4:	str	r1, [sp, #220]	; 0xdc
   16dd8:	lsr	r1, fp, #16
   16ddc:	orr	fp, ip, fp, lsl #16
   16de0:	ldr	ip, [sp, #48]	; 0x30
   16de4:	orr	sl, r1, sl, lsl #16
   16de8:	ldr	r1, [sp, #176]	; 0xb0
   16dec:	adds	r3, r3, fp
   16df0:	adc	lr, lr, sl
   16df4:	eor	r6, r6, r3
   16df8:	eor	r7, r7, lr
   16dfc:	lsl	r9, r6, #1
   16e00:	adds	r1, r8, r1
   16e04:	lsl	r8, r7, #1
   16e08:	adc	ip, ip, r0
   16e0c:	ldr	r0, [sp, #236]	; 0xec
   16e10:	orr	r7, r9, r7, lsr #31
   16e14:	orr	r6, r8, r6, lsr #31
   16e18:	ldr	r9, [sp, #12]
   16e1c:	adds	r1, r1, r7
   16e20:	adc	ip, ip, r6
   16e24:	eor	r4, r4, r1
   16e28:	ldr	r8, [sp, #104]	; 0x68
   16e2c:	eor	r0, r0, ip
   16e30:	adds	r2, r2, r0
   16e34:	adc	r5, r5, r4
   16e38:	eor	r7, r7, r2
   16e3c:	adds	r1, r9, r1
   16e40:	eor	r6, r6, r5
   16e44:	adc	ip, r8, ip
   16e48:	lsr	r8, r7, #24
   16e4c:	lsr	r9, r6, #24
   16e50:	orr	r6, r8, r6, lsl #8
   16e54:	orr	r7, r9, r7, lsl #8
   16e58:	ldr	r9, [sp, #156]	; 0x9c
   16e5c:	adds	r8, r1, r6
   16e60:	adc	ip, ip, r7
   16e64:	eor	r0, r0, r8
   16e68:	mov	r1, ip
   16e6c:	lsr	ip, r0, #16
   16e70:	str	r8, [sp, #176]	; 0xb0
   16e74:	eor	r4, r4, r1
   16e78:	ldr	r8, [sp, #148]	; 0x94
   16e7c:	str	r1, [sp, #188]	; 0xbc
   16e80:	lsr	r1, r4, #16
   16e84:	orr	r4, ip, r4, lsl #16
   16e88:	mov	ip, r4
   16e8c:	orr	r4, r1, r0, lsl #16
   16e90:	adds	r2, r2, ip
   16e94:	lsl	r1, r9, #1
   16e98:	mov	r0, r4
   16e9c:	mov	r4, r8
   16ea0:	adc	r5, r5, r0
   16ea4:	orr	r1, r1, r8, lsr #31
   16ea8:	str	r2, [sp, #136]	; 0x88
   16eac:	lsl	r2, r4, #1
   16eb0:	ldr	r8, [sp, #32]
   16eb4:	str	r5, [sp, #148]	; 0x94
   16eb8:	ldr	r4, [sp, #28]
   16ebc:	orr	r2, r2, r9, lsr #31
   16ec0:	str	ip, [sp, #236]	; 0xec
   16ec4:	str	r0, [sp, #240]	; 0xf0
   16ec8:	ldr	r5, [sp, #200]	; 0xc8
   16ecc:	ldr	r9, [sp, #112]	; 0x70
   16ed0:	adds	r0, r4, r5
   16ed4:	ldr	r5, [sp, #148]	; 0x94
   16ed8:	ldr	r4, [sp, #204]	; 0xcc
   16edc:	eor	r7, r5, r7
   16ee0:	adc	ip, r8, r4
   16ee4:	ldr	r4, [sp, #136]	; 0x88
   16ee8:	adds	r0, r0, r2
   16eec:	adc	ip, ip, r1
   16ef0:	str	r7, [sp, #172]	; 0xac
   16ef4:	eor	r4, r4, r6
   16ef8:	str	r4, [sp, #156]	; 0x9c
   16efc:	ldr	r4, [sp, #224]	; 0xe0
   16f00:	eor	r8, r0, r4
   16f04:	ldr	r4, [sp, #228]	; 0xe4
   16f08:	eor	r6, ip, r4
   16f0c:	ldr	r4, [sp, #108]	; 0x6c
   16f10:	adds	r3, r3, r6
   16f14:	eor	r2, r2, r3
   16f18:	adc	lr, lr, r8
   16f1c:	eor	r1, r1, lr
   16f20:	lsr	r5, r1, #24
   16f24:	adds	r0, r4, r0
   16f28:	lsr	r4, r2, #24
   16f2c:	orr	r5, r5, r2, lsl #8
   16f30:	adc	ip, r9, ip
   16f34:	orr	r4, r4, r1, lsl #8
   16f38:	ldr	r1, [sp, #164]	; 0xa4
   16f3c:	adds	r2, r0, r4
   16f40:	adc	r7, ip, r5
   16f44:	eor	r6, r6, r2
   16f48:	eor	r8, r8, r7
   16f4c:	str	r2, [sp, #200]	; 0xc8
   16f50:	str	r7, [sp, #204]	; 0xcc
   16f54:	lsr	r7, r6, #16
   16f58:	lsr	r2, r8, #16
   16f5c:	orr	r8, r7, r8, lsl #16
   16f60:	ldr	r7, [sp, #168]	; 0xa8
   16f64:	orr	r6, r2, r6, lsl #16
   16f68:	adds	r3, r3, r8
   16f6c:	mov	ip, r8
   16f70:	lsl	r2, r1, #1
   16f74:	mov	r0, r6
   16f78:	mov	r9, r3
   16f7c:	ldr	r6, [sp, #24]
   16f80:	adc	lr, lr, r0
   16f84:	str	ip, [sp, #228]	; 0xe4
   16f88:	eor	r4, r4, r9
   16f8c:	lsl	r8, r7, #1
   16f90:	str	r0, [sp, #244]	; 0xf4
   16f94:	mov	ip, lr
   16f98:	ldr	r0, [sp, #132]	; 0x84
   16f9c:	eor	r5, r5, ip
   16fa0:	orr	r2, r2, r7, lsr #31
   16fa4:	orr	r8, r8, r1, lsr #31
   16fa8:	ldr	r3, [sp, #192]	; 0xc0
   16fac:	lsl	r7, r5, #1
   16fb0:	str	r9, [sp, #192]	; 0xc0
   16fb4:	ldr	r1, [sp, #216]	; 0xd8
   16fb8:	orr	r7, r7, r4, lsr #31
   16fbc:	str	ip, [sp, #216]	; 0xd8
   16fc0:	ldr	ip, [sp, #140]	; 0x8c
   16fc4:	adds	r3, r0, r3
   16fc8:	adc	r1, r6, r1
   16fcc:	adds	r3, r3, r2
   16fd0:	adc	r1, r1, r8
   16fd4:	eor	fp, fp, r3
   16fd8:	eor	sl, sl, r1
   16fdc:	adds	r0, ip, sl
   16fe0:	ldr	ip, [sp, #144]	; 0x90
   16fe4:	eor	r2, r2, r0
   16fe8:	lsr	lr, r2, #24
   16fec:	adc	r6, ip, fp
   16ff0:	ldr	ip, [sp, #124]	; 0x7c
   16ff4:	eor	r8, r8, r6
   16ff8:	orr	lr, lr, r8, lsl #8
   16ffc:	lsr	r9, r8, #24
   17000:	adds	r3, ip, r3
   17004:	ldr	ip, [sp, #128]	; 0x80
   17008:	orr	r9, r9, r2, lsl #8
   1700c:	adc	r1, ip, r1
   17010:	adds	r3, r3, lr
   17014:	eor	sl, sl, r3
   17018:	adc	r1, r1, r9
   1701c:	lsr	r2, sl, #16
   17020:	eor	fp, fp, r1
   17024:	str	r3, [sp, #168]	; 0xa8
   17028:	lsr	r3, fp, #16
   1702c:	str	r1, [sp, #224]	; 0xe0
   17030:	orr	fp, r2, fp, lsl #16
   17034:	ldr	r1, [sp, #4]
   17038:	orr	r8, r3, sl, lsl #16
   1703c:	adds	r0, r0, fp
   17040:	ldr	r3, [sp, #152]	; 0x98
   17044:	str	fp, [sp, #248]	; 0xf8
   17048:	adc	r6, r6, r8
   1704c:	ldr	fp, [sp, #196]	; 0xc4
   17050:	str	r8, [sp, #256]	; 0x100
   17054:	ldr	sl, [sp, #220]	; 0xdc
   17058:	lsl	ip, r3, #1
   1705c:	adds	r2, r1, fp
   17060:	ldr	fp, [sp, #8]
   17064:	ldr	r1, [sp, #160]	; 0xa0
   17068:	adc	r8, fp, sl
   1706c:	ldr	sl, [sp, #232]	; 0xe8
   17070:	eor	fp, r0, lr
   17074:	orr	ip, ip, r1, lsr #31
   17078:	str	fp, [sp, #152]	; 0x98
   1707c:	eor	fp, r6, r9
   17080:	lsl	lr, r1, #1
   17084:	adds	r2, r2, ip
   17088:	str	fp, [sp, #160]	; 0xa0
   1708c:	eor	r9, r2, sl
   17090:	ldr	sl, [sp, #252]	; 0xfc
   17094:	orr	lr, lr, r3, lsr #31
   17098:	lsl	r3, r4, #1
   1709c:	adc	r8, r8, lr
   170a0:	orr	r3, r3, r5, lsr #31
   170a4:	eor	r4, r8, sl
   170a8:	ldr	sl, [sp, #208]	; 0xd0
   170ac:	adds	r1, sl, r4
   170b0:	ldr	sl, [sp, #212]	; 0xd4
   170b4:	eor	ip, ip, r1
   170b8:	lsr	fp, ip, #24
   170bc:	str	ip, [sp, #140]	; 0x8c
   170c0:	ldr	ip, [sp, #120]	; 0x78
   170c4:	adc	r5, sl, r9
   170c8:	ldr	sl, [sp, #116]	; 0x74
   170cc:	eor	lr, lr, r5
   170d0:	adds	r2, sl, r2
   170d4:	lsr	sl, lr, #24
   170d8:	adc	r8, ip, r8
   170dc:	ldr	ip, [sp, #140]	; 0x8c
   170e0:	orr	lr, fp, lr, lsl #8
   170e4:	adds	r2, r2, lr
   170e8:	eor	r4, r4, r2
   170ec:	str	r2, [sp, #196]	; 0xc4
   170f0:	orr	ip, sl, ip, lsl #8
   170f4:	ldr	sl, [sp, #188]	; 0xbc
   170f8:	adc	fp, r8, ip
   170fc:	lsr	r8, r4, #16
   17100:	eor	r9, r9, fp
   17104:	lsr	r2, r9, #16
   17108:	orr	r8, r8, r9, lsl #16
   1710c:	orr	r4, r2, r4, lsl #16
   17110:	ldr	r2, [sp, #176]	; 0xb0
   17114:	adds	r1, r1, r8
   17118:	adc	r5, r5, r4
   1711c:	eor	lr, lr, r1
   17120:	str	r5, [sp, #140]	; 0x8c
   17124:	ldr	r5, [sp, #84]	; 0x54
   17128:	adds	r2, r5, r2
   1712c:	ldr	r5, [sp, #88]	; 0x58
   17130:	adc	r9, r5, sl
   17134:	adds	r2, r2, r3
   17138:	ldr	r5, [sp, #140]	; 0x8c
   1713c:	adc	r9, r9, r7
   17140:	eor	sl, r2, r8
   17144:	eor	r4, r4, r9
   17148:	ldr	r8, [sp, #52]	; 0x34
   1714c:	adds	r0, r0, r4
   17150:	adc	r6, r6, sl
   17154:	eor	r3, r3, r0
   17158:	eor	r7, r7, r6
   1715c:	eor	ip, ip, r5
   17160:	lsr	r5, r7, #24
   17164:	adds	r2, r8, r2
   17168:	lsr	r8, r3, #24
   1716c:	str	r5, [sp, #144]	; 0x90
   17170:	orr	r7, r8, r7, lsl #8
   17174:	ldr	r5, [sp, #56]	; 0x38
   17178:	ldr	r8, [sp, #144]	; 0x90
   1717c:	adc	r9, r5, r9
   17180:	orr	r3, r8, r3, lsl #8
   17184:	adds	r8, r2, r7
   17188:	eor	r4, r4, r8
   1718c:	adc	r9, r9, r3
   17190:	str	r8, [sp, #176]	; 0xb0
   17194:	mov	r5, r9
   17198:	lsr	r9, r4, #16
   1719c:	eor	r8, r5, sl
   171a0:	lsr	r2, r8, #16
   171a4:	str	r5, [sp, #188]	; 0xbc
   171a8:	orr	sl, r9, r8, lsl #16
   171ac:	ldr	r5, [sp, #160]	; 0xa0
   171b0:	orr	r9, r2, r4, lsl #16
   171b4:	adds	r0, r0, sl
   171b8:	ldr	r2, [sp, #200]	; 0xc8
   171bc:	adc	r6, r6, r9
   171c0:	str	r0, [sp, #144]	; 0x90
   171c4:	str	sl, [sp, #232]	; 0xe8
   171c8:	lsl	r8, r5, #1
   171cc:	ldr	r0, [sp, #36]	; 0x24
   171d0:	str	r9, [sp, #252]	; 0xfc
   171d4:	ldr	sl, [sp, #152]	; 0x98
   171d8:	str	r6, [sp, #152]	; 0x98
   171dc:	ldr	r6, [sp, #144]	; 0x90
   171e0:	adds	r0, r0, r2
   171e4:	ldr	r2, [sp, #40]	; 0x28
   171e8:	lsl	r4, sl, #1
   171ec:	ldr	r9, [sp, #204]	; 0xcc
   171f0:	orr	r8, r8, sl, lsr #31
   171f4:	eor	r7, r6, r7
   171f8:	orr	r6, r4, r5, lsr #31
   171fc:	ldr	sl, [sp, #80]	; 0x50
   17200:	str	r7, [sp, #160]	; 0xa0
   17204:	ldr	r4, [sp, #236]	; 0xec
   17208:	adc	r2, r2, r9
   1720c:	ldr	r7, [sp, #152]	; 0x98
   17210:	ldr	r5, [sp, #140]	; 0x8c
   17214:	eor	r3, r7, r3
   17218:	ldr	r7, [sp, #76]	; 0x4c
   1721c:	str	r3, [sp, #164]	; 0xa4
   17220:	adds	r3, r0, r6
   17224:	ldr	r0, [sp, #240]	; 0xf0
   17228:	adc	r2, r2, r8
   1722c:	eor	r4, r3, r4
   17230:	eor	r0, r2, r0
   17234:	adds	r1, r1, r0
   17238:	adc	r5, r5, r4
   1723c:	eor	r6, r6, r1
   17240:	eor	r8, r8, r5
   17244:	adds	r3, r7, r3
   17248:	lsr	r7, r6, #24
   1724c:	lsr	r9, r8, #24
   17250:	adc	r2, sl, r2
   17254:	orr	r8, r7, r8, lsl #8
   17258:	orr	r6, r9, r6, lsl #8
   1725c:	adds	r3, r3, r8
   17260:	adc	r2, r2, r6
   17264:	eor	r0, r0, r3
   17268:	mov	r7, r2
   1726c:	lsr	r2, r0, #16
   17270:	str	r3, [sp, #200]	; 0xc8
   17274:	eor	r4, r4, r7
   17278:	lsr	r3, r4, #16
   1727c:	str	r7, [sp, #204]	; 0xcc
   17280:	orr	r4, r2, r4, lsl #16
   17284:	orr	r3, r3, r0, lsl #16
   17288:	lsl	r2, lr, #1
   1728c:	adds	r0, r1, r4
   17290:	ldr	r1, [sp, #224]	; 0xe0
   17294:	mov	r9, r0
   17298:	adc	r0, r5, r3
   1729c:	lsl	r7, ip, #1
   172a0:	orr	ip, r2, ip, lsr #31
   172a4:	mov	r2, r0
   172a8:	mov	sl, r0
   172ac:	eor	r2, r2, r6
   172b0:	ldr	r0, [sp, #16]
   172b4:	orr	lr, r7, lr, lsr #31
   172b8:	str	r3, [sp, #236]	; 0xec
   172bc:	ldr	r5, [sp, #20]
   172c0:	str	r9, [sp, #208]	; 0xd0
   172c4:	ldr	r3, [sp, #168]	; 0xa8
   172c8:	str	r2, [sp, #168]	; 0xa8
   172cc:	ldr	r2, [sp, #228]	; 0xe4
   172d0:	str	sl, [sp, #212]	; 0xd4
   172d4:	ldr	sl, [sp, #148]	; 0x94
   172d8:	adds	r3, r0, r3
   172dc:	mov	r0, r9
   172e0:	adc	r1, r5, r1
   172e4:	adds	r3, r3, ip
   172e8:	ldr	r9, [sp, #60]	; 0x3c
   172ec:	eor	r7, r3, r2
   172f0:	eor	r0, r0, r8
   172f4:	ldr	r2, [sp, #244]	; 0xf4
   172f8:	adc	r1, r1, lr
   172fc:	str	r0, [sp, #140]	; 0x8c
   17300:	ldr	r0, [sp, #64]	; 0x40
   17304:	eor	r6, r1, r2
   17308:	ldr	r2, [sp, #136]	; 0x88
   1730c:	adds	r2, r2, r6
   17310:	adc	r5, sl, r7
   17314:	eor	ip, ip, r2
   17318:	ldr	sl, [sp, #156]	; 0x9c
   1731c:	eor	lr, lr, r5
   17320:	adds	r3, r9, r3
   17324:	lsr	r9, ip, #24
   17328:	lsr	r8, lr, #24
   1732c:	adc	r1, r0, r1
   17330:	ldr	r0, [sp, #172]	; 0xac
   17334:	orr	lr, r9, lr, lsl #8
   17338:	orr	ip, r8, ip, lsl #8
   1733c:	adds	r3, r3, lr
   17340:	adc	r1, r1, ip
   17344:	eor	r6, r6, r3
   17348:	eor	r7, r7, r1
   1734c:	str	r3, [sp, #220]	; 0xdc
   17350:	lsl	r9, r0, #1
   17354:	str	r1, [sp, #224]	; 0xe0
   17358:	lsr	r1, r6, #16
   1735c:	lsr	r3, r7, #16
   17360:	orr	r1, r1, r7, lsl #16
   17364:	orr	r6, r3, r6, lsl #16
   17368:	ldr	r3, [sp, #68]	; 0x44
   1736c:	adds	r2, r2, r1
   17370:	lsl	r7, sl, #1
   17374:	str	r1, [sp, #228]	; 0xe4
   17378:	adc	r5, r5, r6
   1737c:	eor	lr, r2, lr
   17380:	ldr	r1, [sp, #196]	; 0xc4
   17384:	orr	r7, r7, r0, lsr #31
   17388:	eor	r0, r5, ip
   1738c:	str	lr, [sp, #136]	; 0x88
   17390:	orr	r9, r9, sl, lsr #31
   17394:	ldr	lr, [sp, #192]	; 0xc0
   17398:	str	r0, [sp, #148]	; 0x94
   1739c:	str	r6, [sp, #240]	; 0xf0
   173a0:	adds	r1, r3, r1
   173a4:	ldr	r3, [sp, #72]	; 0x48
   173a8:	ldr	r6, [sp, #96]	; 0x60
   173ac:	ldr	r0, [sp, #100]	; 0x64
   173b0:	adc	r8, r3, fp
   173b4:	adds	r1, r1, r7
   173b8:	adc	ip, r8, r9
   173bc:	ldr	fp, [sp, #248]	; 0xf8
   173c0:	ldr	r3, [sp, #256]	; 0x100
   173c4:	eor	fp, r1, fp
   173c8:	eor	sl, ip, r3
   173cc:	adds	r3, lr, sl
   173d0:	ldr	lr, [sp, #216]	; 0xd8
   173d4:	eor	r7, r7, r3
   173d8:	adc	lr, lr, fp
   173dc:	adds	r1, r6, r1
   173e0:	lsr	r6, r7, #24
   173e4:	eor	r9, r9, lr
   173e8:	adc	ip, r0, ip
   173ec:	lsr	r8, r9, #24
   173f0:	orr	r6, r6, r9, lsl #8
   173f4:	ldr	r9, [sp, #96]	; 0x60
   173f8:	orr	r7, r8, r7, lsl #8
   173fc:	adds	r8, r1, r6
   17400:	adc	ip, ip, r7
   17404:	eor	sl, sl, r8
   17408:	mov	r1, ip
   1740c:	lsr	ip, sl, #16
   17410:	str	r8, [sp, #172]	; 0xac
   17414:	eor	fp, fp, r1
   17418:	str	r1, [sp, #192]	; 0xc0
   1741c:	lsr	r1, fp, #16
   17420:	orr	ip, ip, fp, lsl #16
   17424:	ldr	fp, [sp, #188]	; 0xbc
   17428:	orr	sl, r1, sl, lsl #16
   1742c:	ldr	r1, [sp, #176]	; 0xb0
   17430:	adds	r3, r3, ip
   17434:	adc	lr, lr, sl
   17438:	eor	r6, r6, r3
   1743c:	str	ip, [sp, #244]	; 0xf4
   17440:	eor	r7, r7, lr
   17444:	mov	ip, r0
   17448:	ldr	r0, [sp, #236]	; 0xec
   1744c:	lsl	r8, r7, #1
   17450:	adds	r1, r9, r1
   17454:	lsl	r9, r6, #1
   17458:	orr	r6, r8, r6, lsr #31
   1745c:	adc	ip, ip, fp
   17460:	ldmib	sp, {r8, fp}
   17464:	orr	r7, r9, r7, lsr #31
   17468:	adds	r1, r1, r7
   1746c:	adc	ip, ip, r6
   17470:	eor	r4, r4, r1
   17474:	eor	r0, r0, ip
   17478:	adds	r2, r2, r0
   1747c:	adc	r5, r5, r4
   17480:	eor	r7, r7, r2
   17484:	adds	r1, r8, r1
   17488:	eor	r6, r6, r5
   1748c:	lsr	r8, r7, #24
   17490:	lsr	r9, r6, #24
   17494:	adc	ip, fp, ip
   17498:	orr	r6, r8, r6, lsl #8
   1749c:	orr	r7, r9, r7, lsl #8
   174a0:	adds	fp, r1, r6
   174a4:	adc	r8, ip, r7
   174a8:	eor	r0, r0, fp
   174ac:	eor	r4, r4, r8
   174b0:	lsr	ip, r0, #16
   174b4:	str	fp, [sp, #176]	; 0xb0
   174b8:	lsr	r1, r4, #16
   174bc:	str	r8, [sp, #188]	; 0xbc
   174c0:	orr	r4, ip, r4, lsl #16
   174c4:	ldr	ip, [sp, #200]	; 0xc8
   174c8:	orr	r0, r1, r0, lsl #16
   174cc:	str	r4, [sp, #236]	; 0xec
   174d0:	adds	r4, r2, r4
   174d4:	adc	r5, r5, r0
   174d8:	str	r0, [sp, #248]	; 0xf8
   174dc:	mov	r8, r4
   174e0:	ldr	r0, [sp, #12]
   174e4:	mov	r9, r5
   174e8:	eor	r5, r9, r7
   174ec:	strd	r8, [sp, #196]	; 0xc4
   174f0:	ldr	fp, [sp, #164]	; 0xa4
   174f4:	ldr	r4, [sp, #160]	; 0xa0
   174f8:	adds	r0, r0, ip
   174fc:	str	r5, [sp, #160]	; 0xa0
   17500:	ldr	r5, [sp, #16]
   17504:	lsl	r1, fp, #1
   17508:	ldr	ip, [sp, #204]	; 0xcc
   1750c:	orr	r1, r1, r4, lsr #31
   17510:	lsl	r2, r4, #1
   17514:	ldr	r7, [sp, #20]
   17518:	ldr	r4, [sp, #104]	; 0x68
   1751c:	orr	r2, r2, fp, lsr #31
   17520:	ldr	fp, [sp, #168]	; 0xa8
   17524:	adc	ip, r4, ip
   17528:	eor	r4, r8, r6
   1752c:	adds	r0, r0, r2
   17530:	str	r4, [sp, #156]	; 0x9c
   17534:	adc	ip, ip, r1
   17538:	ldr	r4, [sp, #228]	; 0xe4
   1753c:	eor	r8, r0, r4
   17540:	ldr	r4, [sp, #240]	; 0xf0
   17544:	eor	r6, ip, r4
   17548:	adds	r3, r3, r6
   1754c:	eor	r2, r2, r3
   17550:	adc	lr, lr, r8
   17554:	eor	r1, r1, lr
   17558:	lsr	r4, r2, #24
   1755c:	adds	r0, r5, r0
   17560:	lsr	r5, r1, #24
   17564:	adc	ip, r7, ip
   17568:	orr	r4, r4, r1, lsl #8
   1756c:	orr	r5, r5, r2, lsl #8
   17570:	adds	r2, r0, r4
   17574:	adc	r7, ip, r5
   17578:	eor	r6, r6, r2
   1757c:	eor	r8, r8, r7
   17580:	str	r2, [sp, #164]	; 0xa4
   17584:	lsr	r2, r6, #16
   17588:	lsr	r1, r8, #16
   1758c:	str	r7, [sp, #204]	; 0xcc
   17590:	orr	ip, r2, r8, lsl #16
   17594:	orr	r6, r1, r6, lsl #16
   17598:	ldr	r1, [sp, #140]	; 0x8c
   1759c:	adds	r3, r3, ip
   175a0:	lsl	r8, fp, #1
   175a4:	mov	r0, r6
   175a8:	str	ip, [sp, #228]	; 0xe4
   175ac:	mov	ip, r3
   175b0:	adc	lr, lr, r0
   175b4:	ldr	r6, [sp, #112]	; 0x70
   175b8:	eor	r4, r4, ip
   175bc:	mov	r7, lr
   175c0:	str	ip, [sp, #216]	; 0xd8
   175c4:	ldr	lr, [sp, #108]	; 0x6c
   175c8:	orr	r8, r8, r1, lsr #31
   175cc:	eor	r5, r5, r7
   175d0:	lsl	r2, r1, #1
   175d4:	str	r0, [sp, #240]	; 0xf0
   175d8:	ldr	r3, [sp, #220]	; 0xdc
   175dc:	orr	r2, r2, fp, lsr #31
   175e0:	str	r7, [sp, #220]	; 0xdc
   175e4:	ldr	r7, [sp, #152]	; 0x98
   175e8:	ldr	r1, [sp, #224]	; 0xe0
   175ec:	adds	r3, lr, r3
   175f0:	ldr	lr, [sp, #144]	; 0x90
   175f4:	ldr	ip, [sp, #244]	; 0xf4
   175f8:	adc	r1, r6, r1
   175fc:	adds	r3, r3, r2
   17600:	adc	r1, r1, r8
   17604:	eor	sl, sl, r1
   17608:	adds	r0, lr, sl
   1760c:	eor	ip, ip, r3
   17610:	eor	r2, r2, r0
   17614:	adc	r6, r7, ip
   17618:	mov	fp, ip
   1761c:	ldr	ip, [sp, #116]	; 0x74
   17620:	lsr	lr, r2, #24
   17624:	eor	r8, r8, r6
   17628:	lsr	r9, r8, #24
   1762c:	ldr	r7, [sp, #172]	; 0xac
   17630:	orr	lr, lr, r8, lsl #8
   17634:	orr	r9, r9, r2, lsl #8
   17638:	ldr	r8, [sp, #128]	; 0x80
   1763c:	adds	r3, ip, r3
   17640:	ldr	ip, [sp, #120]	; 0x78
   17644:	adc	r1, ip, r1
   17648:	adds	r3, r3, lr
   1764c:	eor	sl, sl, r3
   17650:	adc	r1, r1, r9
   17654:	lsr	r2, sl, #16
   17658:	eor	fp, fp, r1
   1765c:	str	r3, [sp, #144]	; 0x90
   17660:	str	r1, [sp, #168]	; 0xa8
   17664:	lsr	r3, fp, #16
   17668:	orr	r1, r2, fp, lsl #16
   1766c:	ldr	fp, [sp, #136]	; 0x88
   17670:	orr	r3, r3, sl, lsl #16
   17674:	adds	r0, r0, r1
   17678:	ldr	sl, [sp, #232]	; 0xe8
   1767c:	str	r1, [sp, #224]	; 0xe0
   17680:	adc	r6, r6, r3
   17684:	eor	lr, r0, lr
   17688:	ldr	r1, [sp, #124]	; 0x7c
   1768c:	lsl	ip, fp, #1
   17690:	str	lr, [sp, #140]	; 0x8c
   17694:	str	r3, [sp, #244]	; 0xf4
   17698:	ldr	r3, [sp, #148]	; 0x94
   1769c:	adds	r2, r1, r7
   176a0:	ldr	r1, [sp, #192]	; 0xc0
   176a4:	lsl	r7, r5, #1
   176a8:	orr	r7, r7, r4, lsr #31
   176ac:	lsl	lr, r3, #1
   176b0:	orr	ip, ip, r3, lsr #31
   176b4:	adc	r8, r8, r1
   176b8:	eor	r1, r6, r9
   176bc:	orr	lr, lr, fp, lsr #31
   176c0:	adds	r2, r2, ip
   176c4:	lsl	r3, r4, #1
   176c8:	str	r1, [sp, #136]	; 0x88
   176cc:	adc	r8, r8, lr
   176d0:	eor	r9, r2, sl
   176d4:	ldr	sl, [sp, #212]	; 0xd4
   176d8:	orr	r3, r3, r5, lsr #31
   176dc:	ldr	r1, [sp, #252]	; 0xfc
   176e0:	str	r3, [sp, #148]	; 0x94
   176e4:	ldr	r3, [sp, #24]
   176e8:	eor	r4, r8, r1
   176ec:	ldr	r1, [sp, #208]	; 0xd0
   176f0:	adds	r1, r1, r4
   176f4:	adc	r5, sl, r9
   176f8:	ldr	sl, [sp, #132]	; 0x84
   176fc:	eor	ip, ip, r1
   17700:	eor	lr, lr, r5
   17704:	lsr	fp, ip, #24
   17708:	adds	r2, sl, r2
   1770c:	lsr	sl, lr, #24
   17710:	orr	lr, fp, lr, lsl #8
   17714:	adc	r8, r3, r8
   17718:	ldr	r3, [sp, #32]
   1771c:	orr	ip, sl, ip, lsl #8
   17720:	adds	fp, r2, lr
   17724:	adc	sl, r8, ip
   17728:	eor	r4, r4, fp
   1772c:	eor	r9, r9, sl
   17730:	lsr	r8, r4, #16
   17734:	str	fp, [sp, #172]	; 0xac
   17738:	lsr	r2, r9, #16
   1773c:	ldr	fp, [sp, #28]
   17740:	orr	r8, r8, r9, lsl #16
   17744:	str	sl, [sp, #192]	; 0xc0
   17748:	orr	r4, r2, r4, lsl #16
   1774c:	ldr	r2, [sp, #176]	; 0xb0
   17750:	adds	r1, r1, r8
   17754:	adc	r5, r5, r4
   17758:	eor	lr, lr, r1
   1775c:	eor	ip, ip, r5
   17760:	adds	r2, fp, r2
   17764:	ldr	fp, [sp, #188]	; 0xbc
   17768:	adc	r9, r3, fp
   1776c:	ldr	r3, [sp, #148]	; 0x94
   17770:	adds	r2, r2, r3
   17774:	eor	sl, r2, r8
   17778:	ldr	r8, [sp, #36]	; 0x24
   1777c:	adc	r9, r9, r7
   17780:	eor	r4, r4, r9
   17784:	adds	r0, r0, r4
   17788:	adc	r6, r6, sl
   1778c:	eor	r3, r3, r0
   17790:	eor	r7, r7, r6
   17794:	adds	r2, r8, r2
   17798:	lsr	r8, r3, #24
   1779c:	lsr	fp, r7, #24
   177a0:	str	r2, [sp, #148]	; 0x94
   177a4:	orr	r7, r8, r7, lsl #8
   177a8:	ldr	r2, [sp, #40]	; 0x28
   177ac:	orr	r3, fp, r3, lsl #8
   177b0:	adc	r9, r2, r9
   177b4:	ldr	r2, [sp, #148]	; 0x94
   177b8:	adds	fp, r2, r7
   177bc:	mov	r8, fp
   177c0:	adc	fp, r9, r3
   177c4:	eor	r4, r4, r8
   177c8:	str	r8, [sp, #176]	; 0xb0
   177cc:	eor	r8, fp, sl
   177d0:	lsr	sl, r4, #16
   177d4:	lsr	r2, r8, #16
   177d8:	orr	r9, sl, r8, lsl #16
   177dc:	ldr	r8, [sp, #136]	; 0x88
   177e0:	orr	r2, r2, r4, lsl #16
   177e4:	ldr	sl, [sp, #140]	; 0x8c
   177e8:	adds	r0, r0, r9
   177ec:	str	r0, [sp, #148]	; 0x94
   177f0:	lsl	r4, r8, #1
   177f4:	str	r9, [sp, #232]	; 0xe8
   177f8:	adc	r9, r6, r2
   177fc:	ldr	r8, [sp, #44]	; 0x2c
   17800:	orr	r4, r4, sl, lsr #31
   17804:	str	r2, [sp, #252]	; 0xfc
   17808:	lsl	r0, sl, #1
   1780c:	ldr	sl, [sp, #148]	; 0x94
   17810:	str	r9, [sp, #152]	; 0x98
   17814:	ldr	r9, [sp, #48]	; 0x30
   17818:	ldr	r2, [sp, #164]	; 0xa4
   1781c:	eor	r7, sl, r7
   17820:	ldr	sl, [sp, #136]	; 0x88
   17824:	str	r7, [sp, #140]	; 0x8c
   17828:	ldr	r7, [sp, #152]	; 0x98
   1782c:	adds	r6, r8, r2
   17830:	ldr	r2, [sp, #204]	; 0xcc
   17834:	orr	r0, r0, sl, lsr #31
   17838:	ldr	sl, [sp, #248]	; 0xf8
   1783c:	eor	r7, r7, r3
   17840:	str	r7, [sp, #164]	; 0xa4
   17844:	adc	r2, r9, r2
   17848:	adds	r3, r6, r0
   1784c:	adc	r2, r2, r4
   17850:	ldr	r9, [sp, #56]	; 0x38
   17854:	eor	sl, r2, sl
   17858:	ldr	r7, [sp, #236]	; 0xec
   1785c:	adds	r1, r1, sl
   17860:	eor	r0, r0, r1
   17864:	eor	r7, r3, r7
   17868:	adc	r5, r5, r7
   1786c:	eor	r8, r5, r4
   17870:	ldr	r4, [sp, #52]	; 0x34
   17874:	lsr	r6, r8, #24
   17878:	adds	r3, r4, r3
   1787c:	lsr	r4, r0, #24
   17880:	orr	r0, r6, r0, lsl #8
   17884:	adc	r2, r9, r2
   17888:	ldr	r9, [sp, #168]	; 0xa8
   1788c:	orr	r4, r4, r8, lsl #8
   17890:	adds	r8, r3, r4
   17894:	adc	r2, r2, r0
   17898:	eor	sl, sl, r8
   1789c:	mov	r6, r2
   178a0:	lsr	r2, sl, #16
   178a4:	str	r8, [sp, #188]	; 0xbc
   178a8:	eor	r7, r7, r6
   178ac:	lsr	r3, r7, #16
   178b0:	orr	r2, r2, r7, lsl #16
   178b4:	orr	sl, r3, sl, lsl #16
   178b8:	adds	r1, r1, r2
   178bc:	lsl	r3, lr, #1
   178c0:	mov	r7, r1
   178c4:	adc	r1, r5, sl
   178c8:	ldr	r5, [sp, #64]	; 0x40
   178cc:	mov	r8, r1
   178d0:	ldr	r1, [sp, #60]	; 0x3c
   178d4:	eor	r0, r8, r0
   178d8:	str	r2, [sp, #236]	; 0xec
   178dc:	ldr	r2, [sp, #144]	; 0x90
   178e0:	str	r0, [sp, #168]	; 0xa8
   178e4:	ldr	r0, [sp, #228]	; 0xe4
   178e8:	strd	r6, [sp, #204]	; 0xcc
   178ec:	str	r8, [sp, #212]	; 0xd4
   178f0:	adds	r2, r1, r2
   178f4:	lsl	r1, ip, #1
   178f8:	orr	ip, r3, ip, lsr #31
   178fc:	adc	r5, r5, r9
   17900:	eor	r3, r7, r4
   17904:	orr	lr, r1, lr, lsr #31
   17908:	ldr	r9, [sp, #72]	; 0x48
   1790c:	adds	r2, r2, ip
   17910:	str	r3, [sp, #136]	; 0x88
   17914:	eor	r8, r2, r0
   17918:	adc	r5, r5, lr
   1791c:	ldr	r7, [sp, #156]	; 0x9c
   17920:	ldr	r0, [sp, #240]	; 0xf0
   17924:	eor	r1, r5, r0
   17928:	ldr	r0, [sp, #196]	; 0xc4
   1792c:	adds	r3, r0, r1
   17930:	ldr	r0, [sp, #200]	; 0xc8
   17934:	eor	ip, ip, r3
   17938:	lsr	r4, ip, #24
   1793c:	adc	r6, r0, r8
   17940:	ldr	r0, [sp, #68]	; 0x44
   17944:	eor	lr, lr, r6
   17948:	orr	r4, r4, lr, lsl #8
   1794c:	adds	r2, r0, r2
   17950:	lsr	r0, lr, #24
   17954:	adc	r5, r9, r5
   17958:	orr	r0, r0, ip, lsl #8
   1795c:	adds	ip, r2, r4
   17960:	eor	r1, r1, ip
   17964:	adc	r2, r5, r0
   17968:	str	ip, [sp, #196]	; 0xc4
   1796c:	lsr	ip, r1, #16
   17970:	eor	r8, r8, r2
   17974:	ldr	r5, [sp, #192]	; 0xc0
   17978:	orr	ip, ip, r8, lsl #16
   1797c:	str	r2, [sp, #200]	; 0xc8
   17980:	lsr	r2, r8, #16
   17984:	ldr	r8, [sp, #84]	; 0x54
   17988:	adds	r3, r3, ip
   1798c:	orr	r1, r2, r1, lsl #16
   17990:	str	ip, [sp, #228]	; 0xe4
   17994:	ldr	ip, [sp, #76]	; 0x4c
   17998:	mov	lr, r1
   1799c:	lsl	r1, r7, #1
   179a0:	ldr	r2, [sp, #172]	; 0xac
   179a4:	adc	r6, r6, lr
   179a8:	str	lr, [sp, #240]	; 0xf0
   179ac:	eor	r0, r6, r0
   179b0:	str	r0, [sp, #144]	; 0x90
   179b4:	adds	r2, ip, r2
   179b8:	ldr	ip, [sp, #160]	; 0xa0
   179bc:	orr	r1, r1, ip, lsr #31
   179c0:	lsl	r9, ip, #1
   179c4:	ldr	ip, [sp, #80]	; 0x50
   179c8:	orr	r9, r9, r7, lsr #31
   179cc:	ldr	r7, [sp, #216]	; 0xd8
   179d0:	adc	lr, ip, r5
   179d4:	eor	r5, r3, r4
   179d8:	ldr	r4, [sp, #224]	; 0xe0
   179dc:	adds	r2, r2, r1
   179e0:	str	r5, [sp, #156]	; 0x9c
   179e4:	adc	lr, lr, r9
   179e8:	eor	r5, r2, r4
   179ec:	ldr	r4, [sp, #244]	; 0xf4
   179f0:	eor	r0, lr, r4
   179f4:	adds	r4, r7, r0
   179f8:	ldr	r7, [sp, #220]	; 0xdc
   179fc:	eor	r1, r1, r4
   17a00:	adc	ip, r7, r5
   17a04:	ldr	r7, [sp, #88]	; 0x58
   17a08:	adds	r2, r8, r2
   17a0c:	eor	r9, r9, ip
   17a10:	lsr	r8, r9, #24
   17a14:	adc	lr, r7, lr
   17a18:	lsr	r7, r1, #24
   17a1c:	orr	r1, r8, r1, lsl #8
   17a20:	orr	r9, r7, r9, lsl #8
   17a24:	adds	r7, r2, r9
   17a28:	adc	r2, lr, r1
   17a2c:	eor	r0, r0, r7
   17a30:	eor	r5, r5, r2
   17a34:	lsr	lr, r0, #16
   17a38:	str	r7, [sp, #172]	; 0xac
   17a3c:	str	r2, [sp, #192]	; 0xc0
   17a40:	lsr	r2, r5, #16
   17a44:	orr	r5, lr, r5, lsl #16
   17a48:	ldr	r7, [sp, #164]	; 0xa4
   17a4c:	orr	r0, r2, r0, lsl #16
   17a50:	adds	lr, r4, r5
   17a54:	ldr	r4, [sp, #176]	; 0xb0
   17a58:	adc	ip, ip, r0
   17a5c:	eor	r9, r9, lr
   17a60:	lsl	r8, r9, #1
   17a64:	eor	r1, r1, ip
   17a68:	str	lr, [sp, #216]	; 0xd8
   17a6c:	str	r0, [sp, #224]	; 0xe0
   17a70:	lsl	r2, r1, #1
   17a74:	ldr	r0, [sp, #76]	; 0x4c
   17a78:	orr	r8, r8, r1, lsr #31
   17a7c:	orr	r9, r2, r9, lsr #31
   17a80:	str	r5, [sp, #220]	; 0xdc
   17a84:	ldr	r1, [sp, #92]	; 0x5c
   17a88:	ldr	r2, [sp, #236]	; 0xec
   17a8c:	adds	lr, r0, r4
   17a90:	ldr	r4, [sp, #48]	; 0x30
   17a94:	ldr	r0, [sp, #80]	; 0x50
   17a98:	ldr	r1, [r1, #8]
   17a9c:	adc	fp, r0, fp
   17aa0:	adds	lr, lr, r8
   17aa4:	ldr	r0, [sp, #140]	; 0x8c
   17aa8:	adc	fp, fp, r9
   17aac:	eor	r2, r2, lr
   17ab0:	eor	sl, sl, fp
   17ab4:	str	r1, [sp, #160]	; 0xa0
   17ab8:	mov	r1, r2
   17abc:	adds	r3, r3, sl
   17ac0:	lsl	r2, r7, #1
   17ac4:	eor	r5, r3, r8
   17ac8:	ldr	r8, [sp, #44]	; 0x2c
   17acc:	adc	r6, r6, r1
   17ad0:	lsl	r0, r0, #1
   17ad4:	eor	r9, r9, r6
   17ad8:	orr	r0, r0, r7, lsr #31
   17adc:	lsr	r7, r5, #24
   17ae0:	adds	lr, r8, lr
   17ae4:	lsr	r8, r9, #24
   17ae8:	orr	r9, r7, r9, lsl #8
   17aec:	ldr	r7, [sp, #92]	; 0x5c
   17af0:	adc	fp, r4, fp
   17af4:	orr	r8, r8, r5, lsl #8
   17af8:	ldr	r4, [sp, #140]	; 0x8c
   17afc:	ldr	r7, [r7, #12]
   17b00:	orr	r2, r2, r4, lsr #31
   17b04:	ldr	r4, [sp, #136]	; 0x88
   17b08:	str	r7, [sp, #164]	; 0xa4
   17b0c:	adds	r7, lr, r9
   17b10:	adc	fp, fp, r8
   17b14:	eor	sl, sl, r7
   17b18:	mov	lr, fp
   17b1c:	str	r7, [sp, #140]	; 0x8c
   17b20:	lsr	r7, sl, #16
   17b24:	eor	r1, r1, lr
   17b28:	lsl	r5, r4, #1
   17b2c:	ldr	r4, [sp, #188]	; 0xbc
   17b30:	str	lr, [sp, #176]	; 0xb0
   17b34:	lsr	lr, r1, #16
   17b38:	orr	r1, r7, r1, lsl #16
   17b3c:	orr	sl, lr, sl, lsl #16
   17b40:	ldr	lr, [sp, #108]	; 0x6c
   17b44:	adds	r3, r3, r1
   17b48:	str	r3, [sp, #44]	; 0x2c
   17b4c:	adc	r3, r6, sl
   17b50:	ldr	r6, [sp, #112]	; 0x70
   17b54:	str	r3, [sp, #48]	; 0x30
   17b58:	adds	r3, lr, r4
   17b5c:	ldr	r4, [sp, #204]	; 0xcc
   17b60:	str	r1, [sp, #236]	; 0xec
   17b64:	ldr	r1, [sp, #168]	; 0xa8
   17b68:	str	sl, [sp, #168]	; 0xa8
   17b6c:	adc	lr, r6, r4
   17b70:	adds	r3, r3, r0
   17b74:	ldr	r6, [sp, #156]	; 0x9c
   17b78:	adc	lr, lr, r2
   17b7c:	ldr	r4, [sp, #228]	; 0xe4
   17b80:	orr	r5, r5, r1, lsr #31
   17b84:	lsl	r1, r1, #1
   17b88:	lsl	fp, r6, #1
   17b8c:	eor	r7, r3, r4
   17b90:	ldr	r4, [sp, #136]	; 0x88
   17b94:	orr	r1, r1, r4, lsr #31
   17b98:	ldr	r4, [sp, #240]	; 0xf0
   17b9c:	str	r1, [sp, #76]	; 0x4c
   17ba0:	ldr	r1, [sp, #216]	; 0xd8
   17ba4:	eor	r4, lr, r4
   17ba8:	str	r4, [sp, #80]	; 0x50
   17bac:	ldr	r4, [sp, #144]	; 0x90
   17bb0:	lsl	sl, r4, #1
   17bb4:	ldr	r4, [sp, #44]	; 0x2c
   17bb8:	eor	r9, r9, r4
   17bbc:	ldr	r4, [sp, #80]	; 0x50
   17bc0:	adds	r4, r1, r4
   17bc4:	mov	r1, r4
   17bc8:	ldr	r4, [sp, #144]	; 0x90
   17bcc:	adc	ip, ip, r7
   17bd0:	eor	r0, r0, r1
   17bd4:	eor	r2, r2, ip
   17bd8:	orr	r4, fp, r4, lsr #31
   17bdc:	mov	fp, r6
   17be0:	ldr	r6, [sp, #32]
   17be4:	str	r4, [sp, #112]	; 0x70
   17be8:	ldr	r4, [sp, #48]	; 0x30
   17bec:	eor	r8, r8, r4
   17bf0:	orr	r4, sl, fp, lsr #31
   17bf4:	ldr	sl, [sp, #28]
   17bf8:	lsr	fp, r0, #24
   17bfc:	str	r4, [sp, #136]	; 0x88
   17c00:	adds	r3, sl, r3
   17c04:	lsr	sl, r2, #24
   17c08:	adc	lr, r6, lr
   17c0c:	orr	r2, fp, r2, lsl #8
   17c10:	ldr	r6, [sp, #80]	; 0x50
   17c14:	orr	r0, sl, r0, lsl #8
   17c18:	adds	r3, r3, r2
   17c1c:	mov	sl, r3
   17c20:	lsl	r3, r9, #1
   17c24:	adc	r4, lr, r0
   17c28:	eor	r7, r7, r4
   17c2c:	lsl	lr, r8, #1
   17c30:	eor	r6, r6, sl
   17c34:	orr	r3, r3, r8, lsr #31
   17c38:	str	sl, [sp, #108]	; 0x6c
   17c3c:	lsr	fp, r6, #16
   17c40:	lsr	sl, r7, #16
   17c44:	str	r3, [sp, #144]	; 0x90
   17c48:	orr	r8, lr, r9, lsr #31
   17c4c:	str	r4, [sp, #80]	; 0x50
   17c50:	orr	r4, fp, r7, lsl #16
   17c54:	orr	sl, sl, r6, lsl #16
   17c58:	ldr	lr, [sp, #148]	; 0x94
   17c5c:	mov	r6, r4
   17c60:	str	r8, [sp, #156]	; 0x9c
   17c64:	adds	r7, r1, r6
   17c68:	str	r4, [sp, #188]	; 0xbc
   17c6c:	ldr	r6, [sp, #36]	; 0x24
   17c70:	adc	r3, ip, sl
   17c74:	mov	r1, r7
   17c78:	eor	r2, r2, r1
   17c7c:	str	sl, [sp, #204]	; 0xcc
   17c80:	mov	sl, r3
   17c84:	ldr	r4, [sp, #196]	; 0xc4
   17c88:	eor	r0, r0, sl
   17c8c:	str	r1, [sp, #36]	; 0x24
   17c90:	lsl	r9, r0, #1
   17c94:	ldr	fp, [sp, #220]	; 0xdc
   17c98:	ldr	ip, [sp, #76]	; 0x4c
   17c9c:	adds	r3, r6, r4
   17ca0:	ldr	r6, [sp, #40]	; 0x28
   17ca4:	str	sl, [sp, #40]	; 0x28
   17ca8:	lsl	sl, r2, #1
   17cac:	ldr	r1, [sp, #76]	; 0x4c
   17cb0:	orr	r0, sl, r0, lsr #31
   17cb4:	ldr	r4, [sp, #200]	; 0xc8
   17cb8:	str	r0, [sp, #148]	; 0x94
   17cbc:	ldr	sl, [sp, #124]	; 0x7c
   17cc0:	adc	r4, r6, r4
   17cc4:	adds	r3, r3, r5
   17cc8:	eor	r7, r3, fp
   17ccc:	ldr	fp, [sp, #224]	; 0xe0
   17cd0:	adc	r4, r4, ip
   17cd4:	ldr	ip, [sp, #84]	; 0x54
   17cd8:	eor	r6, r4, fp
   17cdc:	ldr	fp, [sp, #88]	; 0x58
   17ce0:	adds	r8, lr, r6
   17ce4:	ldr	lr, [sp, #152]	; 0x98
   17ce8:	eor	r5, r5, r8
   17cec:	adc	lr, lr, r7
   17cf0:	adds	r3, ip, r3
   17cf4:	adc	r4, fp, r4
   17cf8:	eor	r1, r1, lr
   17cfc:	lsr	fp, r5, #24
   17d00:	lsr	ip, r1, #24
   17d04:	orr	r1, fp, r1, lsl #8
   17d08:	ldr	fp, [sp, #136]	; 0x88
   17d0c:	orr	ip, ip, r5, lsl #8
   17d10:	adds	r5, r3, r1
   17d14:	adc	r3, r4, ip
   17d18:	eor	r6, r6, r5
   17d1c:	eor	r7, r7, r3
   17d20:	str	r5, [sp, #76]	; 0x4c
   17d24:	orr	r5, r9, r2, lsr #31
   17d28:	lsr	r4, r7, #16
   17d2c:	orr	r0, r4, r6, lsl #16
   17d30:	str	r5, [sp, #28]
   17d34:	str	r3, [sp, #84]	; 0x54
   17d38:	lsr	r3, r6, #16
   17d3c:	ldr	r6, [sp, #68]	; 0x44
   17d40:	orr	r2, r3, r7, lsl #16
   17d44:	ldr	r7, [sp, #112]	; 0x70
   17d48:	adds	r8, r8, r2
   17d4c:	adc	lr, lr, r0
   17d50:	str	r0, [sp, #196]	; 0xc4
   17d54:	eor	r1, r1, r8
   17d58:	ldr	r0, [sp, #172]	; 0xac
   17d5c:	eor	ip, ip, lr
   17d60:	lsl	r9, r1, #1
   17d64:	str	lr, [sp, #68]	; 0x44
   17d68:	str	r2, [sp, #152]	; 0x98
   17d6c:	adds	r3, r6, r0
   17d70:	ldr	r6, [sp, #72]	; 0x48
   17d74:	ldr	r0, [sp, #192]	; 0xc0
   17d78:	adc	r2, r6, r0
   17d7c:	ldr	r6, [sp, #232]	; 0xe8
   17d80:	adds	r3, r3, r7
   17d84:	adc	r2, r2, fp
   17d88:	ldr	lr, [sp, #128]	; 0x80
   17d8c:	eor	r5, r3, r6
   17d90:	ldr	r6, [sp, #252]	; 0xfc
   17d94:	str	r5, [sp, #136]	; 0x88
   17d98:	eor	r0, r2, r6
   17d9c:	ldr	r6, [sp, #208]	; 0xd0
   17da0:	adds	r4, r6, r0
   17da4:	ldr	r6, [sp, #212]	; 0xd4
   17da8:	adc	r5, r6, r5
   17dac:	eor	r6, r4, r7
   17db0:	lsl	r7, ip, #1
   17db4:	adds	r3, sl, r3
   17db8:	orr	ip, r9, ip, lsr #31
   17dbc:	adc	r2, lr, r2
   17dc0:	str	r7, [sp, #32]
   17dc4:	eor	r7, r5, fp
   17dc8:	lsr	fp, r6, #24
   17dcc:	lsr	sl, r7, #24
   17dd0:	orr	r7, fp, r7, lsl #8
   17dd4:	ldr	fp, [sp, #8]
   17dd8:	orr	r6, sl, r6, lsl #8
   17ddc:	adds	lr, r3, r7
   17de0:	adc	r9, r2, r6
   17de4:	eor	r0, r0, lr
   17de8:	ldr	r2, [sp, #32]
   17dec:	str	lr, [sp, #72]	; 0x48
   17df0:	ldr	lr, [sp, #136]	; 0x88
   17df4:	str	r9, [sp, #88]	; 0x58
   17df8:	orr	r2, r2, r1, lsr #31
   17dfc:	lsr	r1, r0, #16
   17e00:	eor	lr, lr, r9
   17e04:	lsr	r3, lr, #16
   17e08:	str	r2, [sp, #112]	; 0x70
   17e0c:	orr	r1, r1, lr, lsl #16
   17e10:	ldr	r2, [sp, #4]
   17e14:	orr	r3, r3, r0, lsl #16
   17e18:	adds	r9, r4, r1
   17e1c:	adc	r0, r5, r3
   17e20:	eor	r7, r7, r9
   17e24:	mov	lr, r0
   17e28:	ldr	r0, [sp, #140]	; 0x8c
   17e2c:	lsl	r5, r7, #1
   17e30:	eor	r4, r6, lr
   17e34:	ldr	r6, [sp, #68]	; 0x44
   17e38:	stmib	sp, {r4, lr}
   17e3c:	lsl	r4, r4, #1
   17e40:	adds	sl, r2, r0
   17e44:	ldr	r0, [sp, #28]
   17e48:	ldr	r2, [sp, #176]	; 0xb0
   17e4c:	adc	fp, fp, r2
   17e50:	ldr	r2, [sp, #148]	; 0x94
   17e54:	adds	sl, sl, r2
   17e58:	adc	fp, fp, r0
   17e5c:	eor	r1, r1, sl
   17e60:	eor	r3, r3, fp
   17e64:	adds	r8, r8, r3
   17e68:	mov	r0, r8
   17e6c:	ldr	r8, [sp, #60]	; 0x3c
   17e70:	adc	lr, r6, r1
   17e74:	ldr	r6, [sp, #64]	; 0x40
   17e78:	str	r0, [sp, #32]
   17e7c:	eor	r0, r0, r2
   17e80:	ldr	r2, [sp, #28]
   17e84:	adds	sl, r8, sl
   17e88:	adc	fp, r6, fp
   17e8c:	lsr	r6, r0, #24
   17e90:	eor	r2, lr, r2
   17e94:	lsr	r8, r2, #24
   17e98:	orr	r2, r6, r2, lsl #8
   17e9c:	orr	r0, r8, r0, lsl #8
   17ea0:	adds	r8, sl, r2
   17ea4:	orr	sl, r4, r7, lsr #31
   17ea8:	eor	r3, r3, r8
   17eac:	mov	r6, r8
   17eb0:	ldr	r8, [sp, #4]
   17eb4:	adc	fp, fp, r0
   17eb8:	eor	r1, r1, fp
   17ebc:	str	r6, [sp, #60]	; 0x3c
   17ec0:	lsr	r4, r1, #16
   17ec4:	str	fp, [sp, #64]	; 0x40
   17ec8:	orr	r8, r5, r8, lsr #31
   17ecc:	lsr	r5, r3, #16
   17ed0:	orr	r7, r5, r1, lsl #16
   17ed4:	ldr	r1, [sp, #100]	; 0x64
   17ed8:	orr	r5, r4, r3, lsl #16
   17edc:	ldr	r3, [sp, #96]	; 0x60
   17ee0:	str	r7, [sp, #124]	; 0x7c
   17ee4:	str	r5, [sp, #128]	; 0x80
   17ee8:	ldr	r6, [sp, #32]
   17eec:	ldr	fp, [sp, #108]	; 0x6c
   17ef0:	adds	r6, r6, r7
   17ef4:	mov	r7, r6
   17ef8:	adc	r6, lr, r5
   17efc:	adds	r3, r3, fp
   17f00:	ldr	fp, [sp, #80]	; 0x50
   17f04:	eor	r0, r0, r6
   17f08:	eor	r2, r2, r7
   17f0c:	str	r7, [sp, #68]	; 0x44
   17f10:	str	r6, [sp, #80]	; 0x50
   17f14:	adc	r4, r1, fp
   17f18:	adds	r3, r3, ip
   17f1c:	ldr	fp, [sp, #112]	; 0x70
   17f20:	ldr	r1, [sp, #236]	; 0xec
   17f24:	adc	r4, r4, fp
   17f28:	eor	r5, r3, r1
   17f2c:	ldr	r1, [sp, #168]	; 0xa8
   17f30:	eor	lr, r4, r1
   17f34:	ldr	r1, [sp, #8]
   17f38:	adds	r6, r9, lr
   17f3c:	ldr	r9, [sp, #12]
   17f40:	eor	ip, ip, r6
   17f44:	adc	r7, r1, r5
   17f48:	lsl	r1, r2, #1
   17f4c:	adds	r3, r9, r3
   17f50:	str	r1, [sp, #8]
   17f54:	eor	r1, r7, fp
   17f58:	lsr	fp, ip, #24
   17f5c:	lsr	r9, r1, #24
   17f60:	orr	r1, fp, r1, lsl #8
   17f64:	str	r9, [sp, #4]
   17f68:	ldr	r9, [sp, #104]	; 0x68
   17f6c:	adc	r4, r9, r4
   17f70:	ldr	r9, [sp, #4]
   17f74:	adds	fp, r3, r1
   17f78:	lsl	r3, r0, #1
   17f7c:	eor	lr, lr, fp
   17f80:	str	fp, [sp, #96]	; 0x60
   17f84:	orr	r2, r3, r2, lsr #31
   17f88:	orr	ip, r9, ip, lsl #8
   17f8c:	ldr	r9, [sp, #204]	; 0xcc
   17f90:	str	r2, [sp, #28]
   17f94:	adc	r2, r4, ip
   17f98:	ldr	r4, [sp, #8]
   17f9c:	eor	r5, r5, r2
   17fa0:	str	r2, [sp, #100]	; 0x64
   17fa4:	lsr	r2, lr, #16
   17fa8:	lsr	r3, r5, #16
   17fac:	orr	r0, r4, r0, lsr #31
   17fb0:	orr	r4, r3, lr, lsl #16
   17fb4:	ldr	lr, [sp, #52]	; 0x34
   17fb8:	str	r0, [sp, #12]
   17fbc:	orr	r0, r2, r5, lsl #16
   17fc0:	adds	fp, r6, r0
   17fc4:	ldr	r6, [sp, #188]	; 0xbc
   17fc8:	str	r4, [sp, #108]	; 0x6c
   17fcc:	str	fp, [sp, #4]
   17fd0:	ldr	fp, [sp, #76]	; 0x4c
   17fd4:	str	r0, [sp, #104]	; 0x68
   17fd8:	adc	r0, r7, r4
   17fdc:	eor	ip, ip, r0
   17fe0:	str	r0, [sp, #52]	; 0x34
   17fe4:	adds	r3, lr, fp
   17fe8:	ldr	lr, [sp, #56]	; 0x38
   17fec:	ldr	fp, [sp, #84]	; 0x54
   17ff0:	adc	r2, lr, fp
   17ff4:	ldr	lr, [sp, #44]	; 0x2c
   17ff8:	adds	r3, r3, r8
   17ffc:	adc	r2, r2, sl
   18000:	eor	r5, r3, r6
   18004:	eor	r4, r2, r9
   18008:	lsl	r9, ip, #1
   1800c:	adds	r0, lr, r4
   18010:	ldr	lr, [sp, #4]
   18014:	eor	r6, r0, r8
   18018:	lsr	fp, r6, #24
   1801c:	eor	r1, r1, lr
   18020:	ldr	lr, [sp, #48]	; 0x30
   18024:	lsl	r8, r1, #1
   18028:	adc	lr, lr, r5
   1802c:	eor	r7, lr, sl
   18030:	ldr	sl, [sp, #132]	; 0x84
   18034:	adds	r3, sl, r3
   18038:	lsr	sl, r7, #24
   1803c:	str	r3, [sp, #8]
   18040:	ldr	r3, [sp, #24]
   18044:	adc	r2, r3, r2
   18048:	orr	r3, fp, r7, lsl #8
   1804c:	ldr	fp, [sp, #64]	; 0x40
   18050:	orr	r7, sl, r6, lsl #8
   18054:	ldr	r6, [sp, #8]
   18058:	str	r3, [sp, #56]	; 0x38
   1805c:	adds	sl, r6, r3
   18060:	orr	r3, r9, r1, lsr #31
   18064:	ldr	r9, [sp, #144]	; 0x90
   18068:	orr	r6, r8, ip, lsr #31
   1806c:	eor	r4, r4, sl
   18070:	ldr	ip, [sp, #36]	; 0x24
   18074:	str	sl, [sp, #44]	; 0x2c
   18078:	str	r3, [sp, #32]
   1807c:	adc	r3, r2, r7
   18080:	lsr	r2, r4, #16
   18084:	eor	r5, r5, r3
   18088:	str	r6, [sp, #24]
   1808c:	str	r3, [sp, #48]	; 0x30
   18090:	lsr	r3, r5, #16
   18094:	orr	r6, r2, r5, lsl #16
   18098:	ldr	r2, [sp, #116]	; 0x74
   1809c:	orr	r4, r3, r4, lsl #16
   180a0:	adds	r0, r0, r6
   180a4:	ldr	sl, [sp, #120]	; 0x78
   180a8:	mov	r8, r4
   180ac:	str	r6, [sp, #76]	; 0x4c
   180b0:	ldr	r4, [sp, #72]	; 0x48
   180b4:	adc	lr, lr, r8
   180b8:	str	r8, [sp, #84]	; 0x54
   180bc:	eor	fp, fp, lr
   180c0:	eor	lr, lr, r7
   180c4:	ldr	r1, [sp, #152]	; 0x98
   180c8:	ldr	r8, [sp, #60]	; 0x3c
   180cc:	adds	r3, r2, r4
   180d0:	ldr	r4, [sp, #88]	; 0x58
   180d4:	ldr	r5, [sp, #156]	; 0x9c
   180d8:	adc	r2, sl, r4
   180dc:	adds	r3, r3, r9
   180e0:	eor	r6, r3, r1
   180e4:	ldr	r1, [sp, #196]	; 0xc4
   180e8:	eor	sl, r8, r0
   180ec:	adc	r2, r2, r5
   180f0:	eor	r4, r2, r1
   180f4:	adds	r1, ip, r4
   180f8:	ldr	ip, [sp, #40]	; 0x28
   180fc:	eor	r8, r1, r9
   18100:	adc	ip, ip, r6
   18104:	eor	r9, ip, r5
   18108:	ldr	r5, [sp, #16]
   1810c:	adds	r3, r5, r3
   18110:	lsr	r5, r9, #24
   18114:	str	r5, [sp, #8]
   18118:	ldr	r5, [sp, #20]
   1811c:	adc	r2, r5, r2
   18120:	ldr	r5, [sp, #184]	; 0xb8
   18124:	eor	fp, fp, r5
   18128:	lsr	r5, r8, #24
   1812c:	orr	r5, r5, r9, lsl #8
   18130:	ldr	r9, [sp, #180]	; 0xb4
   18134:	eor	sl, sl, r9
   18138:	ldr	r9, [sp, #8]
   1813c:	orr	r7, r9, r8, lsl #8
   18140:	ldr	r8, [sp, #56]	; 0x38
   18144:	adds	r9, r3, r5
   18148:	eor	r4, r4, r9
   1814c:	adc	r2, r2, r7
   18150:	eor	r6, r6, r2
   18154:	eor	r0, r0, r8
   18158:	ldr	r8, [sp, #92]	; 0x5c
   1815c:	strd	sl, [r8]
   18160:	lsl	fp, r0, #1
   18164:	mov	r3, r8
   18168:	str	r9, [sp, #8]
   1816c:	lsr	r9, r6, #16
   18170:	lsr	r8, r4, #16
   18174:	orr	r4, r9, r4, lsl #16
   18178:	ldr	r9, [sp, #96]	; 0x60
   1817c:	lsl	sl, lr, #1
   18180:	orr	lr, fp, lr, lsr #31
   18184:	ldr	fp, [sp, #160]	; 0xa0
   18188:	orr	r6, r8, r6, lsl #16
   1818c:	orr	r0, sl, r0, lsr #31
   18190:	mov	sl, r3
   18194:	ldr	r3, [sp, #48]	; 0x30
   18198:	adds	r1, r1, r6
   1819c:	eor	r8, r9, r1
   181a0:	ldr	r9, [sp, #100]	; 0x64
   181a4:	adc	ip, ip, r4
   181a8:	eor	r8, r8, fp
   181ac:	eor	r5, r5, r1
   181b0:	ldr	fp, [sp, #164]	; 0xa4
   181b4:	eor	r7, r7, ip
   181b8:	lsl	r1, r7, #1
   181bc:	eor	r9, r9, ip
   181c0:	lsl	ip, r5, #1
   181c4:	orr	r5, r1, r5, lsr #31
   181c8:	ldr	r1, [sl, #20]
   181cc:	eor	r9, r9, fp
   181d0:	orr	r7, ip, r7, lsr #31
   181d4:	ldr	fp, [sp, #44]	; 0x2c
   181d8:	strd	r8, [sl, #8]
   181dc:	ldr	r8, [sl, #16]
   181e0:	ldr	ip, [sp, #68]	; 0x44
   181e4:	ldr	r9, [sl, #24]
   181e8:	eor	ip, ip, r8
   181ec:	ldr	r8, [sl, #28]
   181f0:	eor	ip, ip, fp
   181f4:	ldr	fp, [sp, #80]	; 0x50
   181f8:	eor	r2, r2, r8
   181fc:	eor	r1, r1, fp
   18200:	mov	fp, sl
   18204:	ldr	sl, [sl, #32]
   18208:	eor	r1, r1, r3
   1820c:	ldr	r3, [sp, #8]
   18210:	eor	r7, r7, sl
   18214:	ldr	sl, [sp, #28]
   18218:	eor	r3, r3, r9
   1821c:	mov	r9, fp
   18220:	ldr	fp, [sp, #4]
   18224:	str	ip, [r9, #16]
   18228:	str	r1, [r9, #20]
   1822c:	mov	r1, r9
   18230:	ldr	ip, [r9, #36]	; 0x24
   18234:	eor	r3, r3, fp
   18238:	ldr	r8, [r9, #40]	; 0x28
   1823c:	str	r3, [r1, #24]
   18240:	mov	r3, r1
   18244:	ldr	r9, [sp, #52]	; 0x34
   18248:	eor	r5, r5, ip
   1824c:	ldr	ip, [sp, #76]	; 0x4c
   18250:	eor	r2, r2, r9
   18254:	ldr	r9, [r1, #44]	; 0x2c
   18258:	ldr	r1, [sp, #104]	; 0x68
   1825c:	str	r2, [r3, #28]
   18260:	mov	r2, r3
   18264:	ldr	r3, [r3, #48]	; 0x30
   18268:	eor	r9, r9, sl
   1826c:	ldr	sl, [sp, #24]
   18270:	eor	r7, r7, r1
   18274:	ldr	r1, [sp, #108]	; 0x6c
   18278:	eor	r5, r5, r1
   1827c:	ldr	r1, [sp, #12]
   18280:	eor	r8, r8, r1
   18284:	eor	r8, r8, ip
   18288:	ldr	ip, [sp, #84]	; 0x54
   1828c:	ldr	r1, [r2, #52]	; 0x34
   18290:	str	r7, [r2, #32]
   18294:	ldr	fp, [r2, #56]	; 0x38
   18298:	eor	r9, r9, ip
   1829c:	eor	ip, sl, r3
   182a0:	str	r5, [r2, #36]	; 0x24
   182a4:	eor	r6, r6, ip
   182a8:	ldr	ip, [sp, #32]
   182ac:	strd	r8, [r2, #40]	; 0x28
   182b0:	ldr	r3, [r2, #60]	; 0x3c
   182b4:	eor	lr, lr, fp
   182b8:	str	r6, [r2, #48]	; 0x30
   182bc:	ldr	r7, [sp, #124]	; 0x7c
   182c0:	eor	r1, r1, ip
   182c4:	ldr	r5, [sp, #128]	; 0x80
   182c8:	eor	r4, r4, r1
   182cc:	eor	r0, r0, r3
   182d0:	str	r4, [r2, #52]	; 0x34
   182d4:	eor	r1, lr, r7
   182d8:	eor	r3, r0, r5
   182dc:	str	r1, [r2, #56]	; 0x38
   182e0:	str	r3, [r2, #60]	; 0x3c
   182e4:	add	sp, sp, #524	; 0x20c
   182e8:	ldrd	r4, [sp]
   182ec:	ldrd	r6, [sp, #8]
   182f0:	ldrd	r8, [sp, #16]
   182f4:	ldrd	sl, [sp, #24]
   182f8:	add	sp, sp, #32
   182fc:	pop	{pc}		; (ldr pc, [sp], #4)
   18300:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18304:	mov	r4, r0
   18308:	strd	r6, [sp, #8]
   1830c:	strd	sl, [sp, #24]
   18310:	add	fp, r0, #96	; 0x60
   18314:	ldr	sl, [r0, #224]	; 0xe0
   18318:	strd	r8, [sp, #16]
   1831c:	mov	r8, r2
   18320:	mov	r9, r1
   18324:	str	lr, [sp, #32]
   18328:	sub	sp, sp, #20
   1832c:	rsb	r2, sl, #128	; 0x80
   18330:	add	r0, fp, sl
   18334:	cmp	r2, r8
   18338:	bcc	18370 <__assert_fail@plt+0x7084>
   1833c:	mov	r2, r8
   18340:	mov	r1, r9
   18344:	bl	11058 <memcpy@plt>
   18348:	ldr	r3, [r4, #224]	; 0xe0
   1834c:	add	r8, r3, r8
   18350:	str	r8, [r4, #224]	; 0xe0
   18354:	add	sp, sp, #20
   18358:	ldrd	r4, [sp]
   1835c:	ldrd	r6, [sp, #8]
   18360:	ldrd	r8, [sp, #16]
   18364:	ldrd	sl, [sp, #24]
   18368:	add	sp, sp, #32
   1836c:	pop	{pc}		; (ldr pc, [sp], #4)
   18370:	mov	r3, #0
   18374:	add	r5, r1, r2
   18378:	sub	r8, r8, #128	; 0x80
   1837c:	str	r3, [r4, #224]	; 0xe0
   18380:	add	r8, sl, r8
   18384:	bl	11058 <memcpy@plt>
   18388:	ldr	lr, [r4, #64]	; 0x40
   1838c:	mov	r1, fp
   18390:	mov	r0, r4
   18394:	ldr	ip, [r4, #68]	; 0x44
   18398:	ldrd	r2, [r4, #72]	; 0x48
   1839c:	adds	lr, lr, #128	; 0x80
   183a0:	mov	r6, lr
   183a4:	adc	ip, ip, #0
   183a8:	cmp	ip, #0
   183ac:	mov	r7, ip
   183b0:	cmpeq	lr, #127	; 0x7f
   183b4:	movls	ip, #1
   183b8:	movhi	ip, #0
   183bc:	strd	r6, [r4, #64]	; 0x40
   183c0:	adds	r6, r2, ip
   183c4:	adc	r7, r3, #0
   183c8:	strd	r6, [r4, #72]	; 0x48
   183cc:	bl	13364 <__assert_fail@plt+0x2078>
   183d0:	cmp	r8, #128	; 0x80
   183d4:	bls	18460 <__assert_fail@plt+0x7174>
   183d8:	sub	sl, r8, #129	; 0x81
   183dc:	str	fp, [sp, #12]
   183e0:	lsr	sl, sl, #7
   183e4:	add	r9, sl, #1
   183e8:	add	r9, r5, r9, lsl #7
   183ec:	str	sl, [sp]
   183f0:	ldr	r0, [r4, #64]	; 0x40
   183f4:	mov	r1, r5
   183f8:	add	r5, r5, #128	; 0x80
   183fc:	ldr	ip, [r4, #68]	; 0x44
   18400:	ldrd	r2, [r4, #72]	; 0x48
   18404:	adds	r6, r0, #128	; 0x80
   18408:	mov	r0, r4
   1840c:	adc	r7, ip, #0
   18410:	cmp	r7, #0
   18414:	cmpeq	r6, #127	; 0x7f
   18418:	strd	r6, [r4, #64]	; 0x40
   1841c:	movls	ip, #1
   18420:	movhi	ip, #0
   18424:	adds	sl, r2, ip
   18428:	adc	fp, r3, #0
   1842c:	mov	r2, sl
   18430:	mov	r3, fp
   18434:	strd	r2, [r4, #72]	; 0x48
   18438:	bl	13364 <__assert_fail@plt+0x2078>
   1843c:	cmp	r5, r9
   18440:	bne	183f0 <__assert_fail@plt+0x7104>
   18444:	ldr	sl, [sp]
   18448:	sub	r8, r8, #128	; 0x80
   1844c:	ldr	fp, [sp, #12]
   18450:	ldr	r0, [r4, #224]	; 0xe0
   18454:	sub	r8, r8, sl, lsl #7
   18458:	add	r0, fp, r0
   1845c:	b	1833c <__assert_fail@plt+0x7050>
   18460:	ldr	r0, [r4, #224]	; 0xe0
   18464:	mov	r9, r5
   18468:	add	r0, fp, r0
   1846c:	b	1833c <__assert_fail@plt+0x7050>
   18470:	mov	r2, #176	; 0xb0
   18474:	strd	r4, [sp, #-16]!
   18478:	mov	r4, r0
   1847c:	mov	r5, r1
   18480:	add	r0, r0, #64	; 0x40
   18484:	str	r6, [sp, #8]
   18488:	mov	r1, #0
   1848c:	str	lr, [sp, #12]
   18490:	sub	sp, sp, #8
   18494:	bl	111f0 <memset@plt>
   18498:	movw	r1, #25816	; 0x64d8
   1849c:	movt	r1, #3
   184a0:	ldr	lr, [r1]
   184a4:	mov	r2, r5
   184a8:	sub	r3, r4, #8
   184ac:	add	r6, r4, #56	; 0x38
   184b0:	ldr	ip, [r1, #4]
   184b4:	ldr	r0, [r1, #8]
   184b8:	str	lr, [r4]
   184bc:	ldr	lr, [r1, #12]
   184c0:	str	ip, [r4, #4]
   184c4:	ldr	ip, [r1, #16]
   184c8:	str	r0, [r4, #8]
   184cc:	ldr	r0, [r1, #20]
   184d0:	str	lr, [r4, #12]
   184d4:	ldr	lr, [r1, #24]
   184d8:	str	ip, [r4, #16]
   184dc:	ldr	ip, [r1, #28]
   184e0:	str	r0, [r4, #20]
   184e4:	ldr	r0, [r1, #32]
   184e8:	str	lr, [r4, #24]
   184ec:	ldr	lr, [r1, #36]	; 0x24
   184f0:	str	ip, [r4, #28]
   184f4:	ldr	ip, [r1, #40]	; 0x28
   184f8:	str	r0, [r4, #32]
   184fc:	ldr	r0, [r1, #44]	; 0x2c
   18500:	str	lr, [r4, #36]	; 0x24
   18504:	ldr	lr, [r1, #48]	; 0x30
   18508:	str	ip, [r4, #40]	; 0x28
   1850c:	ldr	ip, [r1, #52]	; 0x34
   18510:	str	r0, [r4, #44]	; 0x2c
   18514:	ldrd	r0, [r1, #56]	; 0x38
   18518:	str	lr, [r4, #48]	; 0x30
   1851c:	str	ip, [r4, #52]	; 0x34
   18520:	str	r0, [r4, #56]	; 0x38
   18524:	str	r1, [r4, #60]	; 0x3c
   18528:	ldr	r0, [r3, #8]!
   1852c:	add	r2, r2, #8
   18530:	ldr	lr, [r2, #-8]
   18534:	ldr	ip, [r2, #-4]
   18538:	cmp	r6, r3
   1853c:	ldr	r1, [r3, #4]
   18540:	eor	r0, r0, lr
   18544:	str	lr, [sp]
   18548:	str	ip, [sp, #4]
   1854c:	eor	r1, r1, ip
   18550:	strd	r0, [r3]
   18554:	bne	18528 <__assert_fail@plt+0x723c>
   18558:	ldrb	r3, [r5]
   1855c:	mov	r0, #0
   18560:	str	r3, [r4, #228]	; 0xe4
   18564:	add	sp, sp, #8
   18568:	ldrd	r4, [sp]
   1856c:	ldr	r6, [sp, #8]
   18570:	add	sp, sp, #12
   18574:	pop	{pc}		; (ldr pc, [sp], #4)
   18578:	sub	r3, r1, #1
   1857c:	cmp	r3, #63	; 0x3f
   18580:	bhi	186d0 <__assert_fail@plt+0x73e4>
   18584:	movw	r2, #257	; 0x101
   18588:	strd	r4, [sp, #-20]!	; 0xffffffec
   1858c:	mov	r3, #0
   18590:	strd	r6, [sp, #8]
   18594:	mov	r5, r1
   18598:	mov	r6, #0
   1859c:	str	lr, [sp, #16]
   185a0:	sub	sp, sp, #76	; 0x4c
   185a4:	mov	r7, #0
   185a8:	mov	r4, r0
   185ac:	mov	r1, r3
   185b0:	add	r0, r0, #64	; 0x40
   185b4:	strb	r5, [sp, #8]
   185b8:	strh	r2, [sp, #10]
   185bc:	mov	r2, #176	; 0xb0
   185c0:	strb	r3, [sp, #9]
   185c4:	str	r3, [sp, #12]
   185c8:	str	r3, [sp, #16]
   185cc:	str	r3, [sp, #20]
   185d0:	strh	r3, [sp, #24]
   185d4:	str	r3, [sp, #26]
   185d8:	str	r3, [sp, #30]
   185dc:	str	r3, [sp, #34]	; 0x22
   185e0:	strh	r3, [sp, #38]	; 0x26
   185e4:	strd	r6, [sp, #40]	; 0x28
   185e8:	strd	r6, [sp, #48]	; 0x30
   185ec:	strd	r6, [sp, #56]	; 0x38
   185f0:	strd	r6, [sp, #64]	; 0x40
   185f4:	bl	111f0 <memset@plt>
   185f8:	movw	r3, #25816	; 0x64d8
   185fc:	movt	r3, #3
   18600:	ldm	r3, {r6, ip}
   18604:	add	r1, sp, #8
   18608:	sub	r2, r4, #8
   1860c:	add	lr, r4, #56	; 0x38
   18610:	ldr	r0, [r3, #8]
   18614:	str	r6, [r4]
   18618:	str	ip, [r4, #4]
   1861c:	str	r0, [r4, #8]
   18620:	ldr	r6, [r3, #12]
   18624:	ldr	ip, [r3, #16]
   18628:	ldr	r0, [r3, #20]
   1862c:	str	r6, [r4, #12]
   18630:	ldr	r6, [r3, #24]
   18634:	str	ip, [r4, #16]
   18638:	ldr	ip, [r3, #28]
   1863c:	str	r0, [r4, #20]
   18640:	ldr	r0, [r3, #32]
   18644:	str	r6, [r4, #24]
   18648:	ldr	r6, [r3, #36]	; 0x24
   1864c:	str	ip, [r4, #28]
   18650:	ldr	ip, [r3, #40]	; 0x28
   18654:	str	r0, [r4, #32]
   18658:	ldr	r0, [r3, #44]	; 0x2c
   1865c:	str	r6, [r4, #36]	; 0x24
   18660:	ldr	r6, [r3, #48]	; 0x30
   18664:	str	ip, [r4, #40]	; 0x28
   18668:	ldr	ip, [r3, #52]	; 0x34
   1866c:	str	r0, [r4, #44]	; 0x2c
   18670:	ldr	r0, [r3, #56]	; 0x38
   18674:	str	r6, [r4, #48]	; 0x30
   18678:	ldr	r3, [r3, #60]	; 0x3c
   1867c:	str	ip, [r4, #52]	; 0x34
   18680:	str	r0, [r4, #56]	; 0x38
   18684:	str	r3, [r4, #60]	; 0x3c
   18688:	ldrd	r6, [r1], #8
   1868c:	ldr	r0, [r2, #8]!
   18690:	strd	r6, [sp]
   18694:	ldr	ip, [sp, #4]
   18698:	eor	r0, r0, r6
   1869c:	cmp	r2, lr
   186a0:	ldr	r3, [r2, #4]
   186a4:	str	r0, [r2]
   186a8:	eor	r3, r3, ip
   186ac:	str	r3, [r2, #4]
   186b0:	bne	18688 <__assert_fail@plt+0x739c>
   186b4:	mov	r0, #0
   186b8:	str	r5, [r4, #228]	; 0xe4
   186bc:	add	sp, sp, #76	; 0x4c
   186c0:	ldrd	r4, [sp]
   186c4:	ldrd	r6, [sp, #8]
   186c8:	add	sp, sp, #16
   186cc:	pop	{pc}		; (ldr pc, [sp], #4)
   186d0:	mvn	r0, #0
   186d4:	bx	lr
   186d8:	sub	ip, r1, #1
   186dc:	cmp	ip, #63	; 0x3f
   186e0:	bhi	188bc <__assert_fail@plt+0x75d0>
   186e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   186e8:	sub	ip, r3, #1
   186ec:	strd	r6, [sp, #8]
   186f0:	str	lr, [sp, #28]
   186f4:	clz	lr, r2
   186f8:	lsr	lr, lr, #5
   186fc:	str	r8, [sp, #16]
   18700:	strd	sl, [sp, #20]
   18704:	sub	sp, sp, #192	; 0xc0
   18708:	cmp	ip, #63	; 0x3f
   1870c:	movls	ip, lr
   18710:	orrhi	ip, lr, #1
   18714:	cmp	ip, #0
   18718:	bne	188b4 <__assert_fail@plt+0x75c8>
   1871c:	mov	r6, r3
   18720:	mov	r5, r1
   18724:	mov	r3, #0
   18728:	movw	r1, #257	; 0x101
   1872c:	mov	r7, r2
   18730:	mov	r2, #0
   18734:	strb	r5, [sp]
   18738:	mov	r4, r0
   1873c:	add	r0, r0, #64	; 0x40
   18740:	strb	r6, [sp, #1]
   18744:	strh	r1, [sp, #2]
   18748:	mov	r1, ip
   1874c:	add	r8, r4, #56	; 0x38
   18750:	str	ip, [sp, #4]
   18754:	strd	r2, [sp, #32]
   18758:	strd	r2, [sp, #40]	; 0x28
   1875c:	strd	r2, [sp, #48]	; 0x30
   18760:	strd	r2, [sp, #56]	; 0x38
   18764:	mov	r2, #176	; 0xb0
   18768:	str	ip, [sp, #8]
   1876c:	str	ip, [sp, #12]
   18770:	strh	ip, [sp, #16]
   18774:	str	ip, [sp, #18]
   18778:	str	ip, [sp, #22]
   1877c:	str	ip, [sp, #26]
   18780:	strh	ip, [sp, #30]
   18784:	bl	111f0 <memset@plt>
   18788:	movw	r0, #25816	; 0x64d8
   1878c:	movt	r0, #3
   18790:	ldr	r3, [r0]
   18794:	mov	lr, sp
   18798:	sub	ip, r4, #8
   1879c:	ldmib	r0, {r1, r2}
   187a0:	str	r3, [r4]
   187a4:	ldr	r3, [r0, #12]
   187a8:	str	r1, [r4, #4]
   187ac:	str	r2, [r4, #8]
   187b0:	ldr	r1, [r0, #16]
   187b4:	str	r3, [r4, #12]
   187b8:	ldr	r2, [r0, #20]
   187bc:	ldr	r3, [r0, #24]
   187c0:	str	r1, [r4, #16]
   187c4:	ldr	r1, [r0, #28]
   187c8:	str	r2, [r4, #20]
   187cc:	ldr	r2, [r0, #32]
   187d0:	str	r3, [r4, #24]
   187d4:	ldr	r3, [r0, #36]	; 0x24
   187d8:	str	r1, [r4, #28]
   187dc:	ldr	r1, [r0, #40]	; 0x28
   187e0:	str	r2, [r4, #32]
   187e4:	ldr	r2, [r0, #44]	; 0x2c
   187e8:	str	r3, [r4, #36]	; 0x24
   187ec:	ldr	r3, [r0, #48]	; 0x30
   187f0:	str	r1, [r4, #40]	; 0x28
   187f4:	ldr	r1, [r0, #52]	; 0x34
   187f8:	str	r2, [r4, #44]	; 0x2c
   187fc:	ldr	r2, [r0, #56]	; 0x38
   18800:	str	r3, [r4, #48]	; 0x30
   18804:	ldr	r3, [r0, #60]	; 0x3c
   18808:	str	r1, [r4, #52]	; 0x34
   1880c:	str	r2, [r4, #56]	; 0x38
   18810:	str	r3, [r4, #60]	; 0x3c
   18814:	ldrd	sl, [lr], #8
   18818:	ldr	r2, [ip, #8]!
   1881c:	strd	sl, [sp, #64]	; 0x40
   18820:	ldr	r1, [sp, #68]	; 0x44
   18824:	eor	r2, r2, sl
   18828:	cmp	ip, r8
   1882c:	ldr	r3, [ip, #4]
   18830:	str	r2, [ip]
   18834:	eor	r3, r3, r1
   18838:	str	r3, [ip, #4]
   1883c:	bne	18814 <__assert_fail@plt+0x7528>
   18840:	mov	r2, #128	; 0x80
   18844:	mov	r1, #0
   18848:	str	r5, [r4, #228]	; 0xe4
   1884c:	add	r0, sp, #64	; 0x40
   18850:	bl	111f0 <memset@plt>
   18854:	mov	r3, #128	; 0x80
   18858:	mov	r2, r6
   1885c:	mov	r1, r7
   18860:	add	r0, sp, #64	; 0x40
   18864:	bl	110d0 <__memcpy_chk@plt>
   18868:	mov	r0, r4
   1886c:	mov	r2, #128	; 0x80
   18870:	add	r1, sp, #64	; 0x40
   18874:	bl	18300 <__assert_fail@plt+0x7014>
   18878:	movw	r3, #37172	; 0x9134
   1887c:	movt	r3, #4
   18880:	add	r0, sp, #64	; 0x40
   18884:	mov	r2, #128	; 0x80
   18888:	ldr	r3, [r3]
   1888c:	mov	r1, #0
   18890:	blx	r3
   18894:	mov	r0, #0
   18898:	add	sp, sp, #192	; 0xc0
   1889c:	ldrd	r4, [sp]
   188a0:	ldrd	r6, [sp, #8]
   188a4:	ldr	r8, [sp, #16]
   188a8:	ldrd	sl, [sp, #20]
   188ac:	add	sp, sp, #28
   188b0:	pop	{pc}		; (ldr pc, [sp], #4)
   188b4:	mvn	r0, #0
   188b8:	b	18898 <__assert_fail@plt+0x75ac>
   188bc:	mvn	r0, #0
   188c0:	bx	lr
   188c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   188c8:	strd	r6, [sp, #8]
   188cc:	strd	r8, [sp, #16]
   188d0:	subs	r8, r2, #0
   188d4:	strd	sl, [sp, #24]
   188d8:	str	lr, [sp, #32]
   188dc:	sub	sp, sp, #20
   188e0:	beq	1891c <__assert_fail@plt+0x7630>
   188e4:	ldr	sl, [r0, #224]	; 0xe0
   188e8:	add	fp, r0, #96	; 0x60
   188ec:	mov	r4, r0
   188f0:	mov	r9, r1
   188f4:	rsb	r2, sl, #128	; 0x80
   188f8:	add	r0, fp, sl
   188fc:	cmp	r8, r2
   18900:	bhi	1893c <__assert_fail@plt+0x7650>
   18904:	mov	r2, r8
   18908:	mov	r1, r9
   1890c:	bl	11058 <memcpy@plt>
   18910:	ldr	r3, [r4, #224]	; 0xe0
   18914:	add	r8, r3, r8
   18918:	str	r8, [r4, #224]	; 0xe0
   1891c:	mov	r0, #0
   18920:	add	sp, sp, #20
   18924:	ldrd	r4, [sp]
   18928:	ldrd	r6, [sp, #8]
   1892c:	ldrd	r8, [sp, #16]
   18930:	ldrd	sl, [sp, #24]
   18934:	add	sp, sp, #32
   18938:	pop	{pc}		; (ldr pc, [sp], #4)
   1893c:	mov	r3, #0
   18940:	add	r5, r1, r2
   18944:	sub	sl, sl, #128	; 0x80
   18948:	str	r3, [r4, #224]	; 0xe0
   1894c:	add	r8, r8, sl
   18950:	bl	11058 <memcpy@plt>
   18954:	ldr	lr, [r4, #64]	; 0x40
   18958:	mov	r1, fp
   1895c:	mov	r0, r4
   18960:	ldr	ip, [r4, #68]	; 0x44
   18964:	ldrd	r2, [r4, #72]	; 0x48
   18968:	adds	lr, lr, #128	; 0x80
   1896c:	mov	r6, lr
   18970:	adc	ip, ip, #0
   18974:	cmp	ip, #0
   18978:	mov	r7, ip
   1897c:	cmpeq	lr, #127	; 0x7f
   18980:	movls	ip, #1
   18984:	movhi	ip, #0
   18988:	strd	r6, [r4, #64]	; 0x40
   1898c:	adds	r6, r2, ip
   18990:	adc	r7, r3, #0
   18994:	strd	r6, [r4, #72]	; 0x48
   18998:	bl	13364 <__assert_fail@plt+0x2078>
   1899c:	cmp	r8, #128	; 0x80
   189a0:	bls	18a2c <__assert_fail@plt+0x7740>
   189a4:	sub	sl, r8, #129	; 0x81
   189a8:	str	fp, [sp, #12]
   189ac:	lsr	sl, sl, #7
   189b0:	add	r9, sl, #1
   189b4:	add	r9, r5, r9, lsl #7
   189b8:	str	sl, [sp]
   189bc:	ldr	r0, [r4, #64]	; 0x40
   189c0:	mov	r1, r5
   189c4:	add	r5, r5, #128	; 0x80
   189c8:	ldr	ip, [r4, #68]	; 0x44
   189cc:	ldrd	r2, [r4, #72]	; 0x48
   189d0:	adds	r6, r0, #128	; 0x80
   189d4:	mov	r0, r4
   189d8:	adc	r7, ip, #0
   189dc:	cmp	r7, #0
   189e0:	cmpeq	r6, #127	; 0x7f
   189e4:	strd	r6, [r4, #64]	; 0x40
   189e8:	movls	ip, #1
   189ec:	movhi	ip, #0
   189f0:	adds	sl, r2, ip
   189f4:	adc	fp, r3, #0
   189f8:	mov	r2, sl
   189fc:	mov	r3, fp
   18a00:	strd	r2, [r4, #72]	; 0x48
   18a04:	bl	13364 <__assert_fail@plt+0x2078>
   18a08:	cmp	r5, r9
   18a0c:	bne	189bc <__assert_fail@plt+0x76d0>
   18a10:	ldr	sl, [sp]
   18a14:	sub	r8, r8, #128	; 0x80
   18a18:	ldr	fp, [sp, #12]
   18a1c:	ldr	r0, [r4, #224]	; 0xe0
   18a20:	sub	r8, r8, sl, lsl #7
   18a24:	add	r0, fp, r0
   18a28:	b	18904 <__assert_fail@plt+0x7618>
   18a2c:	ldr	r0, [r4, #224]	; 0xe0
   18a30:	mov	r9, r5
   18a34:	add	r0, fp, r0
   18a38:	b	18904 <__assert_fail@plt+0x7618>
   18a3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18a40:	mov	r5, r1
   18a44:	mov	r4, r0
   18a48:	strd	r6, [sp, #8]
   18a4c:	mov	r1, #0
   18a50:	mov	r6, r2
   18a54:	strd	r8, [sp, #16]
   18a58:	mov	r2, #64	; 0x40
   18a5c:	strd	sl, [sp, #24]
   18a60:	str	lr, [sp, #32]
   18a64:	sub	sp, sp, #76	; 0x4c
   18a68:	add	r0, sp, #8
   18a6c:	bl	111f0 <memset@plt>
   18a70:	cmp	r5, #0
   18a74:	beq	18b74 <__assert_fail@plt+0x7888>
   18a78:	ldr	r3, [r4, #228]	; 0xe4
   18a7c:	cmp	r3, r6
   18a80:	bhi	18b74 <__assert_fail@plt+0x7888>
   18a84:	ldrd	r2, [r4, #80]	; 0x50
   18a88:	orrs	r3, r2, r3
   18a8c:	bne	18b74 <__assert_fail@plt+0x7888>
   18a90:	ldrd	r0, [r4, #64]	; 0x40
   18a94:	mov	r7, #0
   18a98:	ldrd	sl, [r4, #72]	; 0x48
   18a9c:	ldr	r2, [r4, #224]	; 0xe0
   18aa0:	ldrb	r3, [r4, #232]	; 0xe8
   18aa4:	adds	r8, r2, r0
   18aa8:	adcs	r9, r7, r1
   18aac:	movcs	r1, #1
   18ab0:	movcc	r1, #0
   18ab4:	adds	r6, sl, r1
   18ab8:	strd	r8, [r4, #64]	; 0x40
   18abc:	adc	r7, fp, #0
   18ac0:	cmp	r3, #0
   18ac4:	strd	r6, [r4, #72]	; 0x48
   18ac8:	bne	18b64 <__assert_fail@plt+0x7878>
   18acc:	mvn	r8, #0
   18ad0:	mvn	r9, #0
   18ad4:	add	r6, r4, #96	; 0x60
   18ad8:	mov	r1, #0
   18adc:	add	r0, r6, r2
   18ae0:	rsb	r2, r2, #128	; 0x80
   18ae4:	strd	r8, [r4, #80]	; 0x50
   18ae8:	bl	111f0 <memset@plt>
   18aec:	mov	r1, r6
   18af0:	mov	r0, r4
   18af4:	bl	13364 <__assert_fail@plt+0x2078>
   18af8:	sub	r3, r4, #8
   18afc:	add	r2, sp, #8
   18b00:	add	ip, r4, #56	; 0x38
   18b04:	ldrd	r0, [r3, #8]!
   18b08:	cmp	r3, ip
   18b0c:	strd	r0, [r2], #8
   18b10:	strd	r0, [sp]
   18b14:	bne	18b04 <__assert_fail@plt+0x7818>
   18b18:	add	r1, sp, #8
   18b1c:	mov	r0, r5
   18b20:	ldr	r2, [r4, #228]	; 0xe4
   18b24:	bl	11058 <memcpy@plt>
   18b28:	movw	r3, #37172	; 0x9134
   18b2c:	movt	r3, #4
   18b30:	add	r0, sp, #8
   18b34:	mov	r2, #64	; 0x40
   18b38:	ldr	r3, [r3]
   18b3c:	mov	r1, #0
   18b40:	blx	r3
   18b44:	mov	r0, #0
   18b48:	add	sp, sp, #76	; 0x4c
   18b4c:	ldrd	r4, [sp]
   18b50:	ldrd	r6, [sp, #8]
   18b54:	ldrd	r8, [sp, #16]
   18b58:	ldrd	sl, [sp, #24]
   18b5c:	add	sp, sp, #32
   18b60:	pop	{pc}		; (ldr pc, [sp], #4)
   18b64:	mvn	r0, #0
   18b68:	mvn	r1, #0
   18b6c:	strd	r0, [r4, #88]	; 0x58
   18b70:	b	18acc <__assert_fail@plt+0x77e0>
   18b74:	mvn	r0, #0
   18b78:	b	18b48 <__assert_fail@plt+0x785c>
   18b7c:	adds	ip, r3, #0
   18b80:	strd	r4, [sp, #-28]!	; 0xffffffe4
   18b84:	movne	ip, #1
   18b88:	cmp	r2, #0
   18b8c:	strd	r6, [sp, #8]
   18b90:	movne	ip, #0
   18b94:	cmp	r0, #0
   18b98:	strd	r8, [sp, #16]
   18b9c:	moveq	ip, #1
   18ba0:	str	lr, [sp, #24]
   18ba4:	sub	sp, sp, #244	; 0xf4
   18ba8:	cmp	ip, #0
   18bac:	ldr	r7, [sp, #272]	; 0x110
   18bb0:	ldr	lr, [sp, #276]	; 0x114
   18bb4:	bne	18c68 <__assert_fail@plt+0x797c>
   18bb8:	adds	ip, lr, #0
   18bbc:	movne	ip, #1
   18bc0:	cmp	r7, #0
   18bc4:	movne	ip, #0
   18bc8:	cmp	ip, #0
   18bcc:	bne	18c68 <__assert_fail@plt+0x797c>
   18bd0:	sub	ip, r1, #1
   18bd4:	mov	r4, r1
   18bd8:	cmp	lr, #64	; 0x40
   18bdc:	cmpls	ip, #63	; 0x3f
   18be0:	bhi	18c68 <__assert_fail@plt+0x797c>
   18be4:	cmp	lr, #0
   18be8:	mov	r8, r0
   18bec:	mov	r6, r3
   18bf0:	mov	r5, r2
   18bf4:	mov	r9, sp
   18bf8:	bne	18c50 <__assert_fail@plt+0x7964>
   18bfc:	mov	r0, r9
   18c00:	bl	18578 <__assert_fail@plt+0x728c>
   18c04:	cmp	r0, #0
   18c08:	blt	18c68 <__assert_fail@plt+0x797c>
   18c0c:	cmp	r6, #0
   18c10:	beq	18c24 <__assert_fail@plt+0x7938>
   18c14:	mov	r2, r6
   18c18:	mov	r1, r5
   18c1c:	mov	r0, r9
   18c20:	bl	18300 <__assert_fail@plt+0x7014>
   18c24:	mov	r2, r4
   18c28:	mov	r1, r8
   18c2c:	mov	r0, r9
   18c30:	bl	18a3c <__assert_fail@plt+0x7750>
   18c34:	mov	r0, #0
   18c38:	add	sp, sp, #244	; 0xf4
   18c3c:	ldrd	r4, [sp]
   18c40:	ldrd	r6, [sp, #8]
   18c44:	ldrd	r8, [sp, #16]
   18c48:	add	sp, sp, #24
   18c4c:	pop	{pc}		; (ldr pc, [sp], #4)
   18c50:	mov	r3, lr
   18c54:	mov	r2, r7
   18c58:	mov	r0, r9
   18c5c:	bl	186d8 <__assert_fail@plt+0x73ec>
   18c60:	cmp	r0, #0
   18c64:	bge	18c0c <__assert_fail@plt+0x7920>
   18c68:	mvn	r0, #0
   18c6c:	b	18c38 <__assert_fail@plt+0x794c>
   18c70:	adds	ip, r3, #0
   18c74:	strd	r4, [sp, #-28]!	; 0xffffffe4
   18c78:	movne	ip, #1
   18c7c:	cmp	r2, #0
   18c80:	strd	r6, [sp, #8]
   18c84:	movne	ip, #0
   18c88:	cmp	r0, #0
   18c8c:	strd	r8, [sp, #16]
   18c90:	moveq	ip, #1
   18c94:	str	lr, [sp, #24]
   18c98:	sub	sp, sp, #244	; 0xf4
   18c9c:	cmp	ip, #0
   18ca0:	ldr	r7, [sp, #272]	; 0x110
   18ca4:	ldr	lr, [sp, #276]	; 0x114
   18ca8:	bne	18d5c <__assert_fail@plt+0x7a70>
   18cac:	adds	ip, lr, #0
   18cb0:	movne	ip, #1
   18cb4:	cmp	r7, #0
   18cb8:	movne	ip, #0
   18cbc:	cmp	ip, #0
   18cc0:	bne	18d5c <__assert_fail@plt+0x7a70>
   18cc4:	sub	ip, r1, #1
   18cc8:	mov	r4, r1
   18ccc:	cmp	lr, #64	; 0x40
   18cd0:	cmpls	ip, #63	; 0x3f
   18cd4:	bhi	18d5c <__assert_fail@plt+0x7a70>
   18cd8:	cmp	lr, #0
   18cdc:	mov	r8, r0
   18ce0:	mov	r6, r3
   18ce4:	mov	r5, r2
   18ce8:	mov	r9, sp
   18cec:	bne	18d44 <__assert_fail@plt+0x7a58>
   18cf0:	mov	r0, r9
   18cf4:	bl	18578 <__assert_fail@plt+0x728c>
   18cf8:	cmp	r0, #0
   18cfc:	blt	18d5c <__assert_fail@plt+0x7a70>
   18d00:	cmp	r6, #0
   18d04:	beq	18d18 <__assert_fail@plt+0x7a2c>
   18d08:	mov	r2, r6
   18d0c:	mov	r1, r5
   18d10:	mov	r0, r9
   18d14:	bl	18300 <__assert_fail@plt+0x7014>
   18d18:	mov	r2, r4
   18d1c:	mov	r1, r8
   18d20:	mov	r0, r9
   18d24:	bl	18a3c <__assert_fail@plt+0x7750>
   18d28:	mov	r0, #0
   18d2c:	add	sp, sp, #244	; 0xf4
   18d30:	ldrd	r4, [sp]
   18d34:	ldrd	r6, [sp, #8]
   18d38:	ldrd	r8, [sp, #16]
   18d3c:	add	sp, sp, #24
   18d40:	pop	{pc}		; (ldr pc, [sp], #4)
   18d44:	mov	r3, lr
   18d48:	mov	r2, r7
   18d4c:	mov	r0, r9
   18d50:	bl	186d8 <__assert_fail@plt+0x73ec>
   18d54:	cmp	r0, #0
   18d58:	bge	18d00 <__assert_fail@plt+0x7a14>
   18d5c:	mvn	r0, #0
   18d60:	b	18d2c <__assert_fail@plt+0x7a40>
   18d64:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18d68:	mov	r5, r0
   18d6c:	mov	r0, #32768	; 0x8000
   18d70:	strd	r6, [sp, #8]
   18d74:	mov	r7, r2
   18d78:	str	r8, [sp, #16]
   18d7c:	mov	r8, r1
   18d80:	str	lr, [sp, #20]
   18d84:	sub	sp, sp, #240	; 0xf0
   18d88:	bl	34844 <__assert_fail@plt+0x23558>
   18d8c:	subs	r6, r0, #0
   18d90:	beq	18e5c <__assert_fail@plt+0x7b70>
   18d94:	mov	r1, r7
   18d98:	mov	r0, sp
   18d9c:	bl	18578 <__assert_fail@plt+0x728c>
   18da0:	mov	r4, #0
   18da4:	b	18dbc <__assert_fail@plt+0x7ad0>
   18da8:	cmp	r3, #0
   18dac:	beq	18df8 <__assert_fail@plt+0x7b0c>
   18db0:	bl	1119c <feof@plt>
   18db4:	cmp	r0, #0
   18db8:	bne	18e08 <__assert_fail@plt+0x7b1c>
   18dbc:	mov	r3, r5
   18dc0:	rsb	r2, r4, #32768	; 0x8000
   18dc4:	add	r0, r6, r4
   18dc8:	mov	r1, #1
   18dcc:	bl	11100 <fread@plt>
   18dd0:	mov	r3, r0
   18dd4:	mov	r0, r5
   18dd8:	add	r4, r4, r3
   18ddc:	cmp	r4, #32768	; 0x8000
   18de0:	bne	18da8 <__assert_fail@plt+0x7abc>
   18de4:	mov	r2, r4
   18de8:	mov	r1, r6
   18dec:	mov	r0, sp
   18df0:	bl	188c4 <__assert_fail@plt+0x75d8>
   18df4:	b	18da0 <__assert_fail@plt+0x7ab4>
   18df8:	bl	11040 <ferror@plt>
   18dfc:	cmp	r0, #0
   18e00:	mvnne	r4, #0
   18e04:	bne	18e24 <__assert_fail@plt+0x7b38>
   18e08:	cmp	r4, #0
   18e0c:	bne	18e48 <__assert_fail@plt+0x7b5c>
   18e10:	mov	r2, r7
   18e14:	mov	r1, r8
   18e18:	mov	r0, sp
   18e1c:	mov	r4, #0
   18e20:	bl	18a3c <__assert_fail@plt+0x7750>
   18e24:	mov	r0, r6
   18e28:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   18e2c:	mov	r0, r4
   18e30:	add	sp, sp, #240	; 0xf0
   18e34:	ldrd	r4, [sp]
   18e38:	ldrd	r6, [sp, #8]
   18e3c:	ldr	r8, [sp, #16]
   18e40:	add	sp, sp, #20
   18e44:	pop	{pc}		; (ldr pc, [sp], #4)
   18e48:	mov	r2, r4
   18e4c:	mov	r1, r6
   18e50:	mov	r0, sp
   18e54:	bl	188c4 <__assert_fail@plt+0x75d8>
   18e58:	b	18e10 <__assert_fail@plt+0x7b24>
   18e5c:	mvn	r4, #0
   18e60:	b	18e2c <__assert_fail@plt+0x7b40>
   18e64:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18e68:	strd	r6, [sp, #8]
   18e6c:	mov	r7, r0
   18e70:	mov	r0, #32768	; 0x8000
   18e74:	strd	r8, [sp, #16]
   18e78:	mov	r9, r2
   18e7c:	strd	sl, [sp, #24]
   18e80:	str	lr, [sp, #32]
   18e84:	sub	sp, sp, #12
   18e88:	str	r1, [sp, #4]
   18e8c:	bl	34844 <__assert_fail@plt+0x23558>
   18e90:	subs	r8, r0, #0
   18e94:	beq	18fe8 <__assert_fail@plt+0x7cfc>
   18e98:	add	r6, r8, #32512	; 0x7f00
   18e9c:	mov	r4, #0
   18ea0:	add	r6, r6, #255	; 0xff
   18ea4:	mov	sl, #0
   18ea8:	mov	fp, #0
   18eac:	mov	r5, #0
   18eb0:	b	18ec8 <__assert_fail@plt+0x7bdc>
   18eb4:	cmp	r0, #0
   18eb8:	ldr	r3, [r7]
   18ebc:	beq	18f74 <__assert_fail@plt+0x7c88>
   18ec0:	tst	r3, #16
   18ec4:	bne	18f80 <__assert_fail@plt+0x7c94>
   18ec8:	rsb	r2, r5, #32768	; 0x8000
   18ecc:	add	r0, r8, r5
   18ed0:	mov	r3, r7
   18ed4:	mov	r1, #1
   18ed8:	bl	112b0 <fread_unlocked@plt>
   18edc:	add	r5, r5, r0
   18ee0:	cmp	r5, #32768	; 0x8000
   18ee4:	bne	18eb4 <__assert_fail@plt+0x7bc8>
   18ee8:	sub	r2, r8, #1
   18eec:	lsl	r3, r4, #15
   18ef0:	ldrb	r1, [r2, #1]!
   18ef4:	uxth	r3, r3
   18ef8:	add	r3, r3, r4, lsr #1
   18efc:	cmp	r6, r2
   18f00:	add	r3, r3, r1
   18f04:	uxth	r4, r3
   18f08:	bne	18eec <__assert_fail@plt+0x7c00>
   18f0c:	mov	r2, #32768	; 0x8000
   18f10:	mov	r3, #0
   18f14:	adds	r0, sl, r2
   18f18:	mov	r2, #0
   18f1c:	adcs	r1, fp, r3
   18f20:	mov	r3, #0
   18f24:	movcs	r2, #1
   18f28:	movcs	r3, #0
   18f2c:	orrs	r3, r2, r3
   18f30:	mov	sl, r0
   18f34:	mov	fp, r1
   18f38:	beq	18eac <__assert_fail@plt+0x7bc0>
   18f3c:	bl	111c0 <__errno_location@plt>
   18f40:	mvn	r4, #0
   18f44:	mov	r3, #75	; 0x4b
   18f48:	str	r3, [r0]
   18f4c:	mov	r0, r8
   18f50:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   18f54:	mov	r0, r4
   18f58:	add	sp, sp, #12
   18f5c:	ldrd	r4, [sp]
   18f60:	ldrd	r6, [sp, #8]
   18f64:	ldrd	r8, [sp, #16]
   18f68:	ldrd	sl, [sp, #24]
   18f6c:	add	sp, sp, #32
   18f70:	pop	{pc}		; (ldr pc, [sp], #4)
   18f74:	tst	r3, #32
   18f78:	mvnne	r4, #0
   18f7c:	bne	18f4c <__assert_fail@plt+0x7c60>
   18f80:	mov	r3, #0
   18f84:	adds	r0, sl, r5
   18f88:	adcs	r1, fp, r3
   18f8c:	mov	r2, #0
   18f90:	mov	r3, #0
   18f94:	movcs	r2, #1
   18f98:	movcs	r3, #0
   18f9c:	cmp	r5, #0
   18fa0:	subne	lr, r8, #1
   18fa4:	addne	r5, lr, r5
   18fa8:	beq	18fd4 <__assert_fail@plt+0x7ce8>
   18fac:	lsl	ip, r4, #15
   18fb0:	ldrb	r6, [lr, #1]!
   18fb4:	uxth	ip, ip
   18fb8:	add	ip, ip, r4, lsr #1
   18fbc:	cmp	r5, lr
   18fc0:	add	ip, ip, r6
   18fc4:	uxth	r4, ip
   18fc8:	bne	18fac <__assert_fail@plt+0x7cc0>
   18fcc:	orrs	r3, r2, r3
   18fd0:	bne	18f3c <__assert_fail@plt+0x7c50>
   18fd4:	ldr	r3, [sp, #4]
   18fd8:	str	r4, [r3]
   18fdc:	mov	r4, #0
   18fe0:	strd	r0, [r9]
   18fe4:	b	18f4c <__assert_fail@plt+0x7c60>
   18fe8:	mvn	r4, #0
   18fec:	b	18f54 <__assert_fail@plt+0x7c68>
   18ff0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18ff4:	strd	r6, [sp, #8]
   18ff8:	mov	r7, r0
   18ffc:	mov	r0, #32768	; 0x8000
   19000:	strd	r8, [sp, #16]
   19004:	mov	r9, r2
   19008:	strd	sl, [sp, #24]
   1900c:	str	lr, [sp, #32]
   19010:	sub	sp, sp, #12
   19014:	str	r1, [sp, #4]
   19018:	bl	34844 <__assert_fail@plt+0x23558>
   1901c:	subs	r8, r0, #0
   19020:	beq	19164 <__assert_fail@plt+0x7e78>
   19024:	add	r6, r8, #32512	; 0x7f00
   19028:	mov	r4, #0
   1902c:	add	r6, r6, #255	; 0xff
   19030:	mov	sl, #0
   19034:	mov	fp, #0
   19038:	mov	r5, #0
   1903c:	b	19054 <__assert_fail@plt+0x7d68>
   19040:	cmp	r0, #0
   19044:	ldr	r3, [r7]
   19048:	beq	190f0 <__assert_fail@plt+0x7e04>
   1904c:	tst	r3, #16
   19050:	bne	190fc <__assert_fail@plt+0x7e10>
   19054:	rsb	r2, r5, #32768	; 0x8000
   19058:	add	r0, r8, r5
   1905c:	mov	r3, r7
   19060:	mov	r1, #1
   19064:	bl	112b0 <fread_unlocked@plt>
   19068:	add	r5, r5, r0
   1906c:	cmp	r5, #32768	; 0x8000
   19070:	bne	19040 <__assert_fail@plt+0x7d54>
   19074:	sub	r3, r8, #1
   19078:	ldrb	r2, [r3, #1]!
   1907c:	cmp	r6, r3
   19080:	add	r4, r4, r2
   19084:	bne	19078 <__assert_fail@plt+0x7d8c>
   19088:	mov	r2, #32768	; 0x8000
   1908c:	mov	r3, #0
   19090:	adds	r0, sl, r2
   19094:	mov	r2, #0
   19098:	adcs	r1, fp, r3
   1909c:	mov	r3, #0
   190a0:	movcs	r2, #1
   190a4:	movcs	r3, #0
   190a8:	orrs	r3, r2, r3
   190ac:	mov	sl, r0
   190b0:	mov	fp, r1
   190b4:	beq	19038 <__assert_fail@plt+0x7d4c>
   190b8:	bl	111c0 <__errno_location@plt>
   190bc:	mvn	r5, #0
   190c0:	mov	r3, #75	; 0x4b
   190c4:	str	r3, [r0]
   190c8:	mov	r0, r8
   190cc:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   190d0:	mov	r0, r5
   190d4:	add	sp, sp, #12
   190d8:	ldrd	r4, [sp]
   190dc:	ldrd	r6, [sp, #8]
   190e0:	ldrd	r8, [sp, #16]
   190e4:	ldrd	sl, [sp, #24]
   190e8:	add	sp, sp, #32
   190ec:	pop	{pc}		; (ldr pc, [sp], #4)
   190f0:	tst	r3, #32
   190f4:	mvnne	r5, #0
   190f8:	bne	190c8 <__assert_fail@plt+0x7ddc>
   190fc:	mov	r1, #0
   19100:	adds	r2, sl, r5
   19104:	adcs	r3, fp, r1
   19108:	mov	r0, #0
   1910c:	mov	r1, #0
   19110:	movcs	r0, #1
   19114:	movcs	r1, #0
   19118:	cmp	r5, #0
   1911c:	subne	ip, r8, #1
   19120:	addne	r5, ip, r5
   19124:	beq	19140 <__assert_fail@plt+0x7e54>
   19128:	ldrb	lr, [ip, #1]!
   1912c:	cmp	r5, ip
   19130:	add	r4, r4, lr
   19134:	bne	19128 <__assert_fail@plt+0x7e3c>
   19138:	orrs	r1, r0, r1
   1913c:	bne	190b8 <__assert_fail@plt+0x7dcc>
   19140:	lsr	r1, r4, #16
   19144:	mov	r5, #0
   19148:	uxtah	r4, r1, r4
   1914c:	asr	r1, r4, #16
   19150:	uxtah	r4, r1, r4
   19154:	ldr	r1, [sp, #4]
   19158:	str	r4, [r1]
   1915c:	strd	r2, [r9]
   19160:	b	190c8 <__assert_fail@plt+0x7ddc>
   19164:	mvn	r5, #0
   19168:	b	190d0 <__assert_fail@plt+0x7de4>
   1916c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19170:	mov	r3, #0
   19174:	strd	r6, [sp, #8]
   19178:	mov	r7, r0
   1917c:	strd	r8, [sp, #16]
   19180:	mov	r8, #1024	; 0x400
   19184:	mov	r9, #0
   19188:	strd	sl, [sp, #24]
   1918c:	mov	sl, #1
   19190:	mov	fp, #0
   19194:	str	lr, [sp, #32]
   19198:	sub	sp, sp, #676	; 0x2a4
   1919c:	ldr	r6, [r2]
   191a0:	add	r1, sp, #720	; 0x2d0
   191a4:	add	r2, sp, #20
   191a8:	strd	sl, [sp]
   191ac:	ldrb	r5, [sp, #716]	; 0x2cc
   191b0:	strd	r8, [sp, #8]
   191b4:	ldrd	r0, [r1]
   191b8:	ldrb	r4, [sp, #712]	; 0x2c8
   191bc:	bl	2de48 <__assert_fail@plt+0x1cb5c>
   191c0:	mov	r3, r0
   191c4:	mov	r2, r6
   191c8:	movw	r1, #25880	; 0x6518
   191cc:	movt	r1, #3
   191d0:	mov	r0, #1
   191d4:	bl	111fc <__printf_chk@plt>
   191d8:	cmp	r5, #0
   191dc:	bne	19224 <__assert_fail@plt+0x7f38>
   191e0:	movw	r3, #37284	; 0x91a4
   191e4:	movt	r3, #4
   191e8:	ldr	r0, [r3]
   191ec:	ldr	r3, [r0, #20]
   191f0:	ldr	r2, [r0, #24]
   191f4:	cmp	r3, r2
   191f8:	addcc	r2, r3, #1
   191fc:	strcc	r2, [r0, #20]
   19200:	strbcc	r4, [r3]
   19204:	bcs	1923c <__assert_fail@plt+0x7f50>
   19208:	add	sp, sp, #676	; 0x2a4
   1920c:	ldrd	r4, [sp]
   19210:	ldrd	r6, [sp, #8]
   19214:	ldrd	r8, [sp, #16]
   19218:	ldrd	sl, [sp, #24]
   1921c:	add	sp, sp, #32
   19220:	pop	{pc}		; (ldr pc, [sp], #4)
   19224:	mov	r2, r7
   19228:	movw	r1, #34236	; 0x85bc
   1922c:	movt	r1, #3
   19230:	mov	r0, #1
   19234:	bl	111fc <__printf_chk@plt>
   19238:	b	191e0 <__assert_fail@plt+0x7ef4>
   1923c:	mov	r1, r4
   19240:	bl	11244 <__overflow@plt>
   19244:	b	19208 <__assert_fail@plt+0x7f1c>
   19248:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1924c:	mov	r3, #0
   19250:	strd	r6, [sp, #8]
   19254:	mov	r7, r0
   19258:	strd	r8, [sp, #16]
   1925c:	mov	r8, #512	; 0x200
   19260:	mov	r9, #0
   19264:	strd	sl, [sp, #24]
   19268:	mov	sl, #1
   1926c:	mov	fp, #0
   19270:	str	lr, [sp, #32]
   19274:	sub	sp, sp, #676	; 0x2a4
   19278:	ldr	r6, [r2]
   1927c:	add	r1, sp, #720	; 0x2d0
   19280:	add	r2, sp, #20
   19284:	strd	sl, [sp]
   19288:	ldrb	r5, [sp, #716]	; 0x2cc
   1928c:	strd	r8, [sp, #8]
   19290:	ldrd	r0, [r1]
   19294:	ldrb	r4, [sp, #712]	; 0x2c8
   19298:	bl	2de48 <__assert_fail@plt+0x1cb5c>
   1929c:	mov	r3, r0
   192a0:	mov	r2, r6
   192a4:	movw	r1, #25892	; 0x6524
   192a8:	movt	r1, #3
   192ac:	mov	r0, #1
   192b0:	bl	111fc <__printf_chk@plt>
   192b4:	cmp	r5, #0
   192b8:	bne	19300 <__assert_fail@plt+0x8014>
   192bc:	movw	r3, #37284	; 0x91a4
   192c0:	movt	r3, #4
   192c4:	ldr	r0, [r3]
   192c8:	ldr	r3, [r0, #20]
   192cc:	ldr	r2, [r0, #24]
   192d0:	cmp	r3, r2
   192d4:	addcc	r2, r3, #1
   192d8:	strcc	r2, [r0, #20]
   192dc:	strbcc	r4, [r3]
   192e0:	bcs	19318 <__assert_fail@plt+0x802c>
   192e4:	add	sp, sp, #676	; 0x2a4
   192e8:	ldrd	r4, [sp]
   192ec:	ldrd	r6, [sp, #8]
   192f0:	ldrd	r8, [sp, #16]
   192f4:	ldrd	sl, [sp, #24]
   192f8:	add	sp, sp, #32
   192fc:	pop	{pc}		; (ldr pc, [sp], #4)
   19300:	mov	r2, r7
   19304:	movw	r1, #34236	; 0x85bc
   19308:	movt	r1, #3
   1930c:	mov	r0, #1
   19310:	bl	111fc <__printf_chk@plt>
   19314:	b	192bc <__assert_fail@plt+0x7fd0>
   19318:	mov	r1, r4
   1931c:	bl	11244 <__overflow@plt>
   19320:	b	192e4 <__assert_fail@plt+0x7ff8>
   19324:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19328:	mov	r3, #0
   1932c:	movw	r5, #25940	; 0x6554
   19330:	movt	r5, #3
   19334:	strd	r6, [sp, #8]
   19338:	mov	r4, #0
   1933c:	strd	r8, [sp, #16]
   19340:	strd	sl, [sp, #24]
   19344:	mov	sl, r0
   19348:	str	lr, [sp, #32]
   1934c:	sub	sp, sp, #65536	; 0x10000
   19350:	sub	sp, sp, #36	; 0x24
   19354:	str	r1, [sp, #24]
   19358:	str	r2, [sp, #28]
   1935c:	mov	r2, #0
   19360:	strd	r2, [sp, #8]
   19364:	mov	r3, #65536	; 0x10000
   19368:	mov	r2, #1
   1936c:	str	sl, [sp]
   19370:	mov	r1, r3
   19374:	add	r0, sp, #32
   19378:	bl	11274 <__fread_unlocked_chk@plt>
   1937c:	cmp	r0, #0
   19380:	beq	1953c <__assert_fail@plt+0x8250>
   19384:	ldrd	r6, [sp, #8]
   19388:	mov	r3, #0
   1938c:	mov	r2, #0
   19390:	strd	r2, [sp, #16]
   19394:	mov	r3, #0
   19398:	adds	r8, r0, r6
   1939c:	adcs	r9, r3, r7
   193a0:	bcs	19598 <__assert_fail@plt+0x82ac>
   193a4:	ldrd	r2, [sp, #16]
   193a8:	strd	r8, [sp, #8]
   193ac:	orrs	r3, r2, r3
   193b0:	bne	19584 <__assert_fail@plt+0x8298>
   193b4:	cmp	r0, #7
   193b8:	bls	19578 <__assert_fail@plt+0x828c>
   193bc:	sub	r8, r0, #8
   193c0:	add	r3, sp, #32
   193c4:	lsr	r8, r8, #3
   193c8:	add	r1, r3, #8
   193cc:	add	r9, sp, #48	; 0x30
   193d0:	lsl	r3, r8, #3
   193d4:	add	r9, r9, r3
   193d8:	str	r3, [sp, #16]
   193dc:	ldmdb	r1, {r2, ip}
   193e0:	add	r1, r1, #8
   193e4:	cmp	r1, r9
   193e8:	rev	ip, ip
   193ec:	rev	r2, r2
   193f0:	lsr	r3, ip, #24
   193f4:	eor	r2, r2, r4
   193f8:	uxtb	r4, ip
   193fc:	lsr	r6, r2, #24
   19400:	ldr	r4, [r5, r4, lsl #2]
   19404:	uxtb	lr, r2
   19408:	add	r3, r3, #768	; 0x300
   1940c:	ubfx	fp, ip, #16, #8
   19410:	add	lr, lr, #1024	; 0x400
   19414:	ldr	r3, [r5, r3, lsl #2]
   19418:	add	r6, r6, #1792	; 0x700
   1941c:	ubfx	ip, ip, #8, #8
   19420:	add	fp, fp, #512	; 0x200
   19424:	ldr	r7, [r5, r6, lsl #2]
   19428:	add	ip, ip, #256	; 0x100
   1942c:	ldr	r6, [r5, lr, lsl #2]
   19430:	ubfx	lr, r2, #16, #8
   19434:	eor	r3, r3, r4
   19438:	ubfx	r2, r2, #8, #8
   1943c:	ldr	r4, [r5, fp, lsl #2]
   19440:	add	lr, lr, #1536	; 0x600
   19444:	add	r2, r2, #1280	; 0x500
   19448:	eor	r3, r3, r7
   1944c:	ldr	ip, [r5, ip, lsl #2]
   19450:	eor	r3, r3, r6
   19454:	ldr	lr, [r5, lr, lsl #2]
   19458:	eor	r3, r3, r4
   1945c:	ldr	r2, [r5, r2, lsl #2]
   19460:	eor	r3, r3, ip
   19464:	eor	r3, r3, lr
   19468:	eor	r4, r2, r3
   1946c:	bne	193dc <__assert_fail@plt+0x80f0>
   19470:	add	r3, sp, #32
   19474:	add	r8, r8, #1
   19478:	add	r8, r3, r8, lsl #3
   1947c:	ldr	r3, [sp, #16]
   19480:	tst	r0, #7
   19484:	sub	r0, r0, #9
   19488:	sub	r0, r0, r3
   1948c:	beq	19530 <__assert_fail@plt+0x8244>
   19490:	ldrb	r3, [r8]
   19494:	cmp	r0, #0
   19498:	eor	r3, r3, r4, lsr #24
   1949c:	ldr	r3, [r5, r3, lsl #2]
   194a0:	eor	r4, r3, r4, lsl #8
   194a4:	beq	19530 <__assert_fail@plt+0x8244>
   194a8:	ldrb	r3, [r8, #1]
   194ac:	cmp	r0, #1
   194b0:	eor	r3, r3, r4, lsr #24
   194b4:	ldr	r3, [r5, r3, lsl #2]
   194b8:	eor	r4, r3, r4, lsl #8
   194bc:	beq	19530 <__assert_fail@plt+0x8244>
   194c0:	ldrb	r3, [r8, #2]
   194c4:	cmp	r0, #2
   194c8:	eor	r3, r3, r4, lsr #24
   194cc:	ldr	r3, [r5, r3, lsl #2]
   194d0:	eor	r4, r3, r4, lsl #8
   194d4:	beq	19530 <__assert_fail@plt+0x8244>
   194d8:	ldrb	r3, [r8, #3]
   194dc:	cmp	r0, #3
   194e0:	eor	r3, r3, r4, lsr #24
   194e4:	ldr	r3, [r5, r3, lsl #2]
   194e8:	eor	r4, r3, r4, lsl #8
   194ec:	beq	19530 <__assert_fail@plt+0x8244>
   194f0:	ldrb	r3, [r8, #4]
   194f4:	cmp	r0, #4
   194f8:	eor	r3, r3, r4, lsr #24
   194fc:	ldr	r3, [r5, r3, lsl #2]
   19500:	eor	r4, r3, r4, lsl #8
   19504:	beq	19530 <__assert_fail@plt+0x8244>
   19508:	ldrb	r3, [r8, #5]
   1950c:	cmp	r0, #5
   19510:	eor	r3, r3, r4, lsr #24
   19514:	ldr	r3, [r5, r3, lsl #2]
   19518:	eor	r4, r3, r4, lsl #8
   1951c:	beq	19530 <__assert_fail@plt+0x8244>
   19520:	ldrb	r3, [r8, #6]
   19524:	eor	r3, r3, r4, lsr #24
   19528:	ldr	r3, [r5, r3, lsl #2]
   1952c:	eor	r4, r3, r4, lsl #8
   19530:	ldr	r3, [sl]
   19534:	tst	r3, #16
   19538:	beq	19364 <__assert_fail@plt+0x8078>
   1953c:	ldrd	r0, [sp, #8]
   19540:	ldr	r3, [sp, #24]
   19544:	ldr	r2, [sp, #28]
   19548:	str	r4, [r3]
   1954c:	mov	r3, #1
   19550:	strd	r0, [r2]
   19554:	mov	r0, r3
   19558:	add	sp, sp, #65536	; 0x10000
   1955c:	add	sp, sp, #36	; 0x24
   19560:	ldrd	r4, [sp]
   19564:	ldrd	r6, [sp, #8]
   19568:	ldrd	r8, [sp, #16]
   1956c:	ldrd	sl, [sp, #24]
   19570:	add	sp, sp, #32
   19574:	pop	{pc}		; (ldr pc, [sp], #4)
   19578:	sub	r0, r0, #1
   1957c:	add	r8, sp, #32
   19580:	b	19490 <__assert_fail@plt+0x81a4>
   19584:	bl	111c0 <__errno_location@plt>
   19588:	mov	r2, #75	; 0x4b
   1958c:	mov	r3, #0
   19590:	str	r2, [r0]
   19594:	b	19554 <__assert_fail@plt+0x8268>
   19598:	mov	r2, #1
   1959c:	mov	r3, #0
   195a0:	strd	r2, [sp, #16]
   195a4:	b	193a4 <__assert_fail@plt+0x80b8>
   195a8:	cmp	r1, #0
   195ac:	clz	r3, r2
   195b0:	lsr	r3, r3, #5
   195b4:	moveq	r3, #1
   195b8:	cmp	r0, #0
   195bc:	moveq	r3, #1
   195c0:	cmp	r3, #0
   195c4:	bne	195cc <__assert_fail@plt+0x82e0>
   195c8:	b	19324 <__assert_fail@plt+0x8038>
   195cc:	mov	r0, #0
   195d0:	bx	lr
   195d4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   195d8:	movw	r5, #37324	; 0x91cc
   195dc:	movt	r5, #4
   195e0:	strd	r6, [sp, #8]
   195e4:	mov	r3, #0
   195e8:	mov	r4, r1
   195ec:	ldr	r6, [r5]
   195f0:	mov	r7, r0
   195f4:	str	r8, [sp, #16]
   195f8:	mov	r8, r2
   195fc:	strd	sl, [sp, #20]
   19600:	mov	sl, #0
   19604:	mov	fp, #0
   19608:	str	lr, [sp, #28]
   1960c:	sub	sp, sp, #16
   19610:	cmp	r6, r3
   19614:	str	r3, [sp, #4]
   19618:	strd	sl, [sp, #8]
   1961c:	beq	196a8 <__assert_fail@plt+0x83bc>
   19620:	mov	r0, r7
   19624:	add	r2, sp, #8
   19628:	add	r1, sp, #4
   1962c:	blx	r6
   19630:	cmp	r0, #0
   19634:	beq	19700 <__assert_fail@plt+0x8414>
   19638:	ldr	ip, [sp, #4]
   1963c:	ldrd	r6, [sp, #8]
   19640:	orrs	r3, r6, r7
   19644:	strd	r6, [r8]
   19648:	beq	19680 <__assert_fail@plt+0x8394>
   1964c:	movw	r5, #25940	; 0x6554
   19650:	movt	r5, #3
   19654:	eor	r0, r6, ip, lsr #24
   19658:	lsr	r1, r6, #8
   1965c:	and	r2, r0, #255	; 0xff
   19660:	lsr	lr, r7, #8
   19664:	ldr	r0, [r5, r2, lsl #2]
   19668:	orr	r1, r1, r7, lsl #24
   1966c:	mov	r7, lr
   19670:	mov	r6, r1
   19674:	orrs	r3, r6, r7
   19678:	eor	ip, r0, ip, lsl #8
   1967c:	bne	19654 <__assert_fail@plt+0x8368>
   19680:	mvn	ip, ip
   19684:	mov	r0, #0
   19688:	str	ip, [r4]
   1968c:	add	sp, sp, #16
   19690:	ldrd	r4, [sp]
   19694:	ldrd	r6, [sp, #8]
   19698:	ldr	r8, [sp, #16]
   1969c:	ldrd	sl, [sp, #20]
   196a0:	add	sp, sp, #28
   196a4:	pop	{pc}		; (ldr pc, [sp], #4)
   196a8:	movw	r3, #37311	; 0x91bf
   196ac:	movt	r3, #4
   196b0:	ldrb	r3, [r3]
   196b4:	cmp	r3, #0
   196b8:	bne	196d0 <__assert_fail@plt+0x83e4>
   196bc:	movw	r3, #38312	; 0x95a8
   196c0:	movt	r3, #1
   196c4:	mov	r6, r3
   196c8:	str	r3, [r5]
   196cc:	b	19620 <__assert_fail@plt+0x8334>
   196d0:	mov	r2, #5
   196d4:	mov	r0, r6
   196d8:	movw	r1, #25900	; 0x652c
   196dc:	movt	r1, #3
   196e0:	bl	110a0 <dcgettext@plt>
   196e4:	mov	r3, r0
   196e8:	movw	r2, #24332	; 0x5f0c
   196ec:	movt	r2, #3
   196f0:	mov	r1, r6
   196f4:	mov	r0, r6
   196f8:	bl	11124 <error@plt>
   196fc:	b	196bc <__assert_fail@plt+0x83d0>
   19700:	mvn	r0, #0
   19704:	b	1968c <__assert_fail@plt+0x83a0>
   19708:	strd	r4, [sp, #-20]!	; 0xffffffec
   1970c:	strd	r6, [sp, #8]
   19710:	mov	r7, r0
   19714:	str	lr, [sp, #16]
   19718:	sub	sp, sp, #28
   1971c:	ldr	r6, [r2]
   19720:	mov	r2, sp
   19724:	ldrb	r5, [sp, #52]	; 0x34
   19728:	ldrd	r0, [sp, #56]	; 0x38
   1972c:	ldrb	r4, [sp, #48]	; 0x30
   19730:	bl	2ef28 <__assert_fail@plt+0x1dc3c>
   19734:	mov	r3, r0
   19738:	mov	r2, r6
   1973c:	movw	r1, #25932	; 0x654c
   19740:	movt	r1, #3
   19744:	mov	r0, #1
   19748:	bl	111fc <__printf_chk@plt>
   1974c:	cmp	r5, #0
   19750:	bne	19790 <__assert_fail@plt+0x84a4>
   19754:	movw	r3, #37284	; 0x91a4
   19758:	movt	r3, #4
   1975c:	ldr	r0, [r3]
   19760:	ldr	r3, [r0, #20]
   19764:	ldr	r2, [r0, #24]
   19768:	cmp	r3, r2
   1976c:	addcc	r2, r3, #1
   19770:	strcc	r2, [r0, #20]
   19774:	strbcc	r4, [r3]
   19778:	bcs	197a8 <__assert_fail@plt+0x84bc>
   1977c:	add	sp, sp, #28
   19780:	ldrd	r4, [sp]
   19784:	ldrd	r6, [sp, #8]
   19788:	add	sp, sp, #16
   1978c:	pop	{pc}		; (ldr pc, [sp], #4)
   19790:	mov	r2, r7
   19794:	movw	r1, #34236	; 0x85bc
   19798:	movt	r1, #3
   1979c:	mov	r0, #1
   197a0:	bl	111fc <__printf_chk@plt>
   197a4:	b	19754 <__assert_fail@plt+0x8468>
   197a8:	mov	r1, r4
   197ac:	bl	11244 <__overflow@plt>
   197b0:	b	1977c <__assert_fail@plt+0x8490>
   197b4:	mov	r0, #1
   197b8:	b	12efc <__assert_fail@plt+0x1c10>
   197bc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   197c0:	mov	r4, r1
   197c4:	strd	r6, [sp, #8]
   197c8:	mov	r6, r2
   197cc:	strd	r8, [sp, #16]
   197d0:	mov	r8, r3
   197d4:	strd	sl, [sp, #24]
   197d8:	mov	sl, r0
   197dc:	str	lr, [sp, #32]
   197e0:	sub	sp, sp, #12
   197e4:	str	r2, [sp]
   197e8:	bl	111a8 <strlen@plt>
   197ec:	ldr	fp, [r4]
   197f0:	cmp	fp, #0
   197f4:	beq	19904 <__assert_fail@plt+0x8618>
   197f8:	cmp	r6, #0
   197fc:	mov	r7, r0
   19800:	beq	198b0 <__assert_fail@plt+0x85c4>
   19804:	mov	r5, #0
   19808:	mvn	r9, #0
   1980c:	str	r5, [sp, #4]
   19810:	mov	r2, r7
   19814:	mov	r1, sl
   19818:	mov	r0, fp
   1981c:	bl	112bc <strncmp@plt>
   19820:	cmp	r0, #0
   19824:	mov	r0, fp
   19828:	bne	19868 <__assert_fail@plt+0x857c>
   1982c:	bl	111a8 <strlen@plt>
   19830:	ldr	r3, [sp]
   19834:	cmp	r0, r7
   19838:	mov	r2, r8
   1983c:	mov	r1, r6
   19840:	mla	r0, r8, r9, r3
   19844:	beq	198a8 <__assert_fail@plt+0x85bc>
   19848:	cmn	r9, #1
   1984c:	moveq	r9, r5
   19850:	beq	19868 <__assert_fail@plt+0x857c>
   19854:	bl	11088 <memcmp@plt>
   19858:	ldr	r3, [sp, #4]
   1985c:	cmp	r0, #0
   19860:	movne	r3, #1
   19864:	str	r3, [sp, #4]
   19868:	ldr	fp, [r4, #4]!
   1986c:	add	r5, r5, #1
   19870:	add	r6, r6, r8
   19874:	cmp	fp, #0
   19878:	bne	19810 <__assert_fail@plt+0x8524>
   1987c:	ldr	r3, [sp, #4]
   19880:	cmp	r3, #0
   19884:	mvnne	r9, #1
   19888:	mov	r0, r9
   1988c:	add	sp, sp, #12
   19890:	ldrd	r4, [sp]
   19894:	ldrd	r6, [sp, #8]
   19898:	ldrd	r8, [sp, #16]
   1989c:	ldrd	sl, [sp, #24]
   198a0:	add	sp, sp, #32
   198a4:	pop	{pc}		; (ldr pc, [sp], #4)
   198a8:	mov	r9, r5
   198ac:	b	19888 <__assert_fail@plt+0x859c>
   198b0:	mov	r5, r6
   198b4:	mvn	r9, #0
   198b8:	mov	r2, r7
   198bc:	mov	r1, sl
   198c0:	mov	r0, fp
   198c4:	bl	112bc <strncmp@plt>
   198c8:	cmp	r0, #0
   198cc:	mov	r0, fp
   198d0:	bne	198ec <__assert_fail@plt+0x8600>
   198d4:	bl	111a8 <strlen@plt>
   198d8:	cmp	r0, r7
   198dc:	beq	198a8 <__assert_fail@plt+0x85bc>
   198e0:	cmn	r9, #1
   198e4:	moveq	r9, r5
   198e8:	movne	r6, #1
   198ec:	ldr	fp, [r4, #4]!
   198f0:	add	r5, r5, #1
   198f4:	cmp	fp, #0
   198f8:	bne	198b8 <__assert_fail@plt+0x85cc>
   198fc:	str	r6, [sp, #4]
   19900:	b	1987c <__assert_fail@plt+0x8590>
   19904:	mvn	r9, #0
   19908:	b	19888 <__assert_fail@plt+0x859c>
   1990c:	strd	r4, [sp, #-16]!
   19910:	str	r6, [sp, #8]
   19914:	mov	r6, r0
   19918:	ldr	r0, [r1]
   1991c:	str	lr, [sp, #12]
   19920:	cmp	r0, #0
   19924:	beq	19968 <__assert_fail@plt+0x867c>
   19928:	mov	r4, r1
   1992c:	mov	r5, #0
   19930:	b	19944 <__assert_fail@plt+0x8658>
   19934:	ldr	r0, [r4, #4]!
   19938:	add	r5, r5, #1
   1993c:	cmp	r0, #0
   19940:	beq	19968 <__assert_fail@plt+0x867c>
   19944:	mov	r1, r6
   19948:	bl	11004 <strcmp@plt>
   1994c:	cmp	r0, #0
   19950:	bne	19934 <__assert_fail@plt+0x8648>
   19954:	mov	r0, r5
   19958:	ldrd	r4, [sp]
   1995c:	ldr	r6, [sp, #8]
   19960:	add	sp, sp, #12
   19964:	pop	{pc}		; (ldr pc, [sp], #4)
   19968:	ldrd	r4, [sp]
   1996c:	mvn	r0, #0
   19970:	ldr	r6, [sp, #8]
   19974:	add	sp, sp, #12
   19978:	pop	{pc}		; (ldr pc, [sp], #4)
   1997c:	cmn	r2, #1
   19980:	strd	r4, [sp, #-16]!
   19984:	mov	r5, r1
   19988:	movweq	r1, #34148	; 0x8564
   1998c:	movwne	r1, #34176	; 0x8580
   19990:	str	r6, [sp, #8]
   19994:	movteq	r1, #3
   19998:	movtne	r1, #3
   1999c:	str	lr, [sp, #12]
   199a0:	mov	r6, r0
   199a4:	sub	sp, sp, #8
   199a8:	mov	r2, #5
   199ac:	mov	r0, #0
   199b0:	bl	110a0 <dcgettext@plt>
   199b4:	mov	r4, r0
   199b8:	mov	r2, r5
   199bc:	mov	r1, #8
   199c0:	mov	r0, #0
   199c4:	bl	31508 <__assert_fail@plt+0x2021c>
   199c8:	mov	r5, r0
   199cc:	mov	r1, r6
   199d0:	mov	r0, #1
   199d4:	bl	32900 <__assert_fail@plt+0x21614>
   199d8:	mov	r1, #0
   199dc:	mov	r3, r5
   199e0:	str	r0, [sp]
   199e4:	mov	r2, r4
   199e8:	mov	r0, r1
   199ec:	bl	11124 <error@plt>
   199f0:	add	sp, sp, #8
   199f4:	ldrd	r4, [sp]
   199f8:	ldr	r6, [sp, #8]
   199fc:	add	sp, sp, #12
   19a00:	pop	{pc}		; (ldr pc, [sp], #4)
   19a04:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19a08:	mov	r4, r1
   19a0c:	movw	r1, #34208	; 0x85a0
   19a10:	movt	r1, #3
   19a14:	strd	r6, [sp, #8]
   19a18:	mov	r6, r0
   19a1c:	mov	r7, r2
   19a20:	mov	r0, #0
   19a24:	strd	r8, [sp, #16]
   19a28:	mov	r2, #5
   19a2c:	strd	sl, [sp, #24]
   19a30:	movw	sl, #37272	; 0x9198
   19a34:	movt	sl, #4
   19a38:	str	lr, [sp, #32]
   19a3c:	sub	sp, sp, #12
   19a40:	bl	110a0 <dcgettext@plt>
   19a44:	ldr	r1, [sl]
   19a48:	bl	10fe0 <fputs_unlocked@plt>
   19a4c:	ldr	fp, [r6]
   19a50:	cmp	fp, #0
   19a54:	beq	19af4 <__assert_fail@plt+0x8808>
   19a58:	movw	r3, #34232	; 0x85b8
   19a5c:	movt	r3, #3
   19a60:	mov	r9, #0
   19a64:	str	r3, [sp]
   19a68:	movw	r3, #34240	; 0x85c0
   19a6c:	movt	r3, #3
   19a70:	mov	r5, r9
   19a74:	str	r3, [sp, #4]
   19a78:	b	19ab0 <__assert_fail@plt+0x87c4>
   19a7c:	mov	r0, fp
   19a80:	mov	r9, r4
   19a84:	bl	32910 <__assert_fail@plt+0x21624>
   19a88:	mov	r3, r0
   19a8c:	mov	r1, #1
   19a90:	ldr	r2, [sp]
   19a94:	mov	r0, r8
   19a98:	bl	11214 <__fprintf_chk@plt>
   19a9c:	ldr	fp, [r6, #4]!
   19aa0:	add	r5, r5, #1
   19aa4:	add	r4, r4, r7
   19aa8:	cmp	fp, #0
   19aac:	beq	19af4 <__assert_fail@plt+0x8808>
   19ab0:	cmp	r5, #0
   19ab4:	mov	r1, r4
   19ab8:	ldr	r8, [sl]
   19abc:	mov	r2, r7
   19ac0:	mov	r0, r9
   19ac4:	beq	19a7c <__assert_fail@plt+0x8790>
   19ac8:	bl	11088 <memcmp@plt>
   19acc:	cmp	r0, #0
   19ad0:	bne	19a7c <__assert_fail@plt+0x8790>
   19ad4:	mov	r0, fp
   19ad8:	bl	32910 <__assert_fail@plt+0x21624>
   19adc:	mov	r3, r0
   19ae0:	mov	r1, #1
   19ae4:	ldr	r2, [sp, #4]
   19ae8:	mov	r0, r8
   19aec:	bl	11214 <__fprintf_chk@plt>
   19af0:	b	19a9c <__assert_fail@plt+0x87b0>
   19af4:	ldr	r0, [sl]
   19af8:	ldr	r3, [r0, #20]
   19afc:	ldr	r2, [r0, #24]
   19b00:	cmp	r3, r2
   19b04:	bcs	19b34 <__assert_fail@plt+0x8848>
   19b08:	add	r1, r3, #1
   19b0c:	mov	r2, #10
   19b10:	str	r1, [r0, #20]
   19b14:	strb	r2, [r3]
   19b18:	add	sp, sp, #12
   19b1c:	ldrd	r4, [sp]
   19b20:	ldrd	r6, [sp, #8]
   19b24:	ldrd	r8, [sp, #16]
   19b28:	ldrd	sl, [sp, #24]
   19b2c:	add	sp, sp, #32
   19b30:	pop	{pc}		; (ldr pc, [sp], #4)
   19b34:	mov	r1, #10
   19b38:	add	sp, sp, #12
   19b3c:	ldrd	r4, [sp]
   19b40:	ldrd	r6, [sp, #8]
   19b44:	ldrd	r8, [sp, #16]
   19b48:	ldrd	sl, [sp, #24]
   19b4c:	ldr	lr, [sp, #32]
   19b50:	add	sp, sp, #36	; 0x24
   19b54:	b	11244 <__overflow@plt>
   19b58:	strd	r4, [sp, #-28]!	; 0xffffffe4
   19b5c:	mov	r5, r1
   19b60:	strd	r6, [sp, #8]
   19b64:	mov	r6, r2
   19b68:	mov	r7, r3
   19b6c:	strd	r8, [sp, #16]
   19b70:	mov	r8, r0
   19b74:	str	lr, [sp, #24]
   19b78:	sub	sp, sp, #12
   19b7c:	ldrb	r4, [sp, #48]	; 0x30
   19b80:	cmp	r4, #0
   19b84:	bne	19c30 <__assert_fail@plt+0x8944>
   19b88:	ldr	r0, [r2]
   19b8c:	cmp	r0, #0
   19b90:	movne	r9, r2
   19b94:	bne	19c18 <__assert_fail@plt+0x892c>
   19b98:	movw	r1, #34148	; 0x8564
   19b9c:	movt	r1, #3
   19ba0:	mov	r2, #5
   19ba4:	mov	r0, #0
   19ba8:	bl	110a0 <dcgettext@plt>
   19bac:	mov	r9, r0
   19bb0:	mov	r2, r5
   19bb4:	mov	r1, #8
   19bb8:	mov	r0, #0
   19bbc:	bl	31508 <__assert_fail@plt+0x2021c>
   19bc0:	mov	r4, r0
   19bc4:	mov	r1, r8
   19bc8:	mov	r0, #1
   19bcc:	bl	32900 <__assert_fail@plt+0x21614>
   19bd0:	mov	r1, #0
   19bd4:	mov	r3, r4
   19bd8:	str	r0, [sp]
   19bdc:	mov	r2, r9
   19be0:	mov	r0, r1
   19be4:	bl	11124 <error@plt>
   19be8:	mov	r0, r6
   19bec:	mov	r1, r7
   19bf0:	ldr	r2, [sp, #40]	; 0x28
   19bf4:	bl	19a04 <__assert_fail@plt+0x8718>
   19bf8:	ldr	r3, [sp, #44]	; 0x2c
   19bfc:	blx	r3
   19c00:	mvn	r0, #0
   19c04:	b	19c4c <__assert_fail@plt+0x8960>
   19c08:	ldr	r0, [r9, #4]!
   19c0c:	add	r4, r4, #1
   19c10:	cmp	r0, #0
   19c14:	beq	19b98 <__assert_fail@plt+0x88ac>
   19c18:	mov	r1, r5
   19c1c:	bl	11004 <strcmp@plt>
   19c20:	cmp	r0, #0
   19c24:	bne	19c08 <__assert_fail@plt+0x891c>
   19c28:	mov	r0, r4
   19c2c:	b	19c4c <__assert_fail@plt+0x8960>
   19c30:	mov	r2, r3
   19c34:	mov	r1, r6
   19c38:	ldr	r3, [sp, #40]	; 0x28
   19c3c:	mov	r0, r5
   19c40:	bl	197bc <__assert_fail@plt+0x84d0>
   19c44:	cmp	r0, #0
   19c48:	blt	19c64 <__assert_fail@plt+0x8978>
   19c4c:	add	sp, sp, #12
   19c50:	ldrd	r4, [sp]
   19c54:	ldrd	r6, [sp, #8]
   19c58:	ldrd	r8, [sp, #16]
   19c5c:	add	sp, sp, #24
   19c60:	pop	{pc}		; (ldr pc, [sp], #4)
   19c64:	cmn	r0, #1
   19c68:	beq	19b98 <__assert_fail@plt+0x88ac>
   19c6c:	movw	r1, #34176	; 0x8580
   19c70:	movt	r1, #3
   19c74:	mov	r2, #5
   19c78:	mov	r0, #0
   19c7c:	bl	110a0 <dcgettext@plt>
   19c80:	mov	r9, r0
   19c84:	b	19bb0 <__assert_fail@plt+0x88c4>
   19c88:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19c8c:	strd	r6, [sp, #8]
   19c90:	ldr	r7, [r1]
   19c94:	str	r8, [sp, #16]
   19c98:	str	lr, [sp, #20]
   19c9c:	cmp	r7, #0
   19ca0:	beq	19ce0 <__assert_fail@plt+0x89f4>
   19ca4:	mov	r6, r3
   19ca8:	mov	r8, r0
   19cac:	mov	r4, r2
   19cb0:	mov	r5, r1
   19cb4:	b	19cc4 <__assert_fail@plt+0x89d8>
   19cb8:	ldr	r7, [r5, #4]!
   19cbc:	cmp	r7, #0
   19cc0:	beq	19ce0 <__assert_fail@plt+0x89f4>
   19cc4:	mov	r1, r4
   19cc8:	mov	r2, r6
   19ccc:	mov	r0, r8
   19cd0:	add	r4, r4, r6
   19cd4:	bl	11088 <memcmp@plt>
   19cd8:	cmp	r0, #0
   19cdc:	bne	19cb8 <__assert_fail@plt+0x89cc>
   19ce0:	mov	r0, r7
   19ce4:	ldrd	r4, [sp]
   19ce8:	ldrd	r6, [sp, #8]
   19cec:	ldr	r8, [sp, #16]
   19cf0:	add	sp, sp, #20
   19cf4:	pop	{pc}		; (ldr pc, [sp], #4)
   19cf8:	movw	r3, #37328	; 0x91d0
   19cfc:	movt	r3, #4
   19d00:	str	r0, [r3]
   19d04:	bx	lr
   19d08:	movw	r3, #37328	; 0x91d0
   19d0c:	movt	r3, #4
   19d10:	strb	r0, [r3, #4]
   19d14:	bx	lr
   19d18:	movw	r3, #37284	; 0x91a4
   19d1c:	movt	r3, #4
   19d20:	strd	r4, [sp, #-16]!
   19d24:	ldr	r0, [r3]
   19d28:	str	r6, [sp, #8]
   19d2c:	str	lr, [sp, #12]
   19d30:	sub	sp, sp, #8
   19d34:	bl	348d8 <__assert_fail@plt+0x235ec>
   19d38:	cmp	r0, #0
   19d3c:	beq	19d68 <__assert_fail@plt+0x8a7c>
   19d40:	movw	r4, #37328	; 0x91d0
   19d44:	movt	r4, #4
   19d48:	ldrb	r6, [r4, #4]
   19d4c:	bl	111c0 <__errno_location@plt>
   19d50:	mov	r5, r0
   19d54:	cmp	r6, #0
   19d58:	beq	19d94 <__assert_fail@plt+0x8aa8>
   19d5c:	ldr	r3, [r0]
   19d60:	cmp	r3, #32
   19d64:	bne	19d94 <__assert_fail@plt+0x8aa8>
   19d68:	movw	r3, #37272	; 0x9198
   19d6c:	movt	r3, #4
   19d70:	ldr	r0, [r3]
   19d74:	bl	348d8 <__assert_fail@plt+0x235ec>
   19d78:	cmp	r0, #0
   19d7c:	bne	19ddc <__assert_fail@plt+0x8af0>
   19d80:	add	sp, sp, #8
   19d84:	ldrd	r4, [sp]
   19d88:	ldr	r6, [sp, #8]
   19d8c:	add	sp, sp, #12
   19d90:	pop	{pc}		; (ldr pc, [sp], #4)
   19d94:	movw	r1, #34248	; 0x85c8
   19d98:	movt	r1, #3
   19d9c:	mov	r2, #5
   19da0:	mov	r0, #0
   19da4:	bl	110a0 <dcgettext@plt>
   19da8:	mov	r6, r0
   19dac:	ldr	r0, [r4]
   19db0:	cmp	r0, #0
   19db4:	beq	19dec <__assert_fail@plt+0x8b00>
   19db8:	ldr	r4, [r5]
   19dbc:	bl	31d94 <__assert_fail@plt+0x20aa8>
   19dc0:	mov	r3, r0
   19dc4:	movw	r2, #34260	; 0x85d4
   19dc8:	movt	r2, #3
   19dcc:	mov	r0, #0
   19dd0:	str	r6, [sp]
   19dd4:	mov	r1, r4
   19dd8:	bl	11124 <error@plt>
   19ddc:	movw	r3, #37184	; 0x9140
   19de0:	movt	r3, #4
   19de4:	ldr	r0, [r3]
   19de8:	bl	1104c <_exit@plt>
   19dec:	mov	r3, r6
   19df0:	movw	r2, #24332	; 0x5f0c
   19df4:	movt	r2, #3
   19df8:	ldr	r1, [r5]
   19dfc:	bl	11124 <error@plt>
   19e00:	b	19ddc <__assert_fail@plt+0x8af0>
   19e04:	strd	r4, [sp, #-20]!	; 0xffffffec
   19e08:	mov	r5, r0
   19e0c:	movw	r0, #32840	; 0x8048
   19e10:	strd	r6, [sp, #8]
   19e14:	mov	r7, r1
   19e18:	str	lr, [sp, #16]
   19e1c:	sub	sp, sp, #164	; 0xa4
   19e20:	bl	34844 <__assert_fail@plt+0x23558>
   19e24:	subs	r6, r0, #0
   19e28:	moveq	r0, #1
   19e2c:	beq	19e94 <__assert_fail@plt+0x8ba8>
   19e30:	add	r0, sp, #4
   19e34:	bl	19ef0 <__assert_fail@plt+0x8c04>
   19e38:	mov	r4, #0
   19e3c:	b	19e58 <__assert_fail@plt+0x8b6c>
   19e40:	bl	112b0 <fread_unlocked@plt>
   19e44:	add	r4, r4, r0
   19e48:	cmp	r4, #32768	; 0x8000
   19e4c:	beq	19ea8 <__assert_fail@plt+0x8bbc>
   19e50:	cmp	r0, #0
   19e54:	beq	19ebc <__assert_fail@plt+0x8bd0>
   19e58:	ldr	ip, [r5]
   19e5c:	rsb	r2, r4, #32768	; 0x8000
   19e60:	add	r0, r6, r4
   19e64:	mov	r3, r5
   19e68:	mov	r1, #1
   19e6c:	tst	ip, #16
   19e70:	beq	19e40 <__assert_fail@plt+0x8b54>
   19e74:	cmp	r4, #0
   19e78:	bne	19ed8 <__assert_fail@plt+0x8bec>
   19e7c:	mov	r1, r7
   19e80:	add	r0, sp, #4
   19e84:	bl	1aad8 <__assert_fail@plt+0x97ec>
   19e88:	mov	r0, r6
   19e8c:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   19e90:	mov	r0, #0
   19e94:	add	sp, sp, #164	; 0xa4
   19e98:	ldrd	r4, [sp]
   19e9c:	ldrd	r6, [sp, #8]
   19ea0:	add	sp, sp, #16
   19ea4:	pop	{pc}		; (ldr pc, [sp], #4)
   19ea8:	mov	r1, r4
   19eac:	add	r2, sp, #4
   19eb0:	mov	r0, r6
   19eb4:	bl	19f60 <__assert_fail@plt+0x8c74>
   19eb8:	b	19e38 <__assert_fail@plt+0x8b4c>
   19ebc:	ldr	r3, [r5]
   19ec0:	tst	r3, #32
   19ec4:	beq	19e74 <__assert_fail@plt+0x8b88>
   19ec8:	mov	r0, r6
   19ecc:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   19ed0:	mov	r0, #1
   19ed4:	b	19e94 <__assert_fail@plt+0x8ba8>
   19ed8:	mov	r1, r4
   19edc:	add	r2, sp, #4
   19ee0:	mov	r0, r6
   19ee4:	bl	1abac <__assert_fail@plt+0x98c0>
   19ee8:	b	19e7c <__assert_fail@plt+0x8b90>
   19eec:	andeq	r0, r0, r0
   19ef0:	mov	r3, #0
   19ef4:	movw	ip, #43913	; 0xab89
   19ef8:	movt	ip, #61389	; 0xefcd
   19efc:	movw	r1, #56574	; 0xdcfe
   19f00:	movt	r1, #39098	; 0x98ba
   19f04:	movw	r2, #21622	; 0x5476
   19f08:	movt	r2, #4146	; 0x1032
   19f0c:	push	{lr}		; (str lr, [sp, #-4]!)
   19f10:	movw	lr, #8961	; 0x2301
   19f14:	movt	lr, #26437	; 0x6745
   19f18:	str	r3, [r0, #20]
   19f1c:	str	lr, [r0]
   19f20:	str	ip, [r0, #4]
   19f24:	str	r1, [r0, #8]
   19f28:	strd	r2, [r0, #12]
   19f2c:	str	r3, [r0, #24]
   19f30:	pop	{pc}		; (ldr pc, [sp], #4)
   19f34:	mov	r3, r0
   19f38:	mov	r0, r1
   19f3c:	ldr	r2, [r3]
   19f40:	str	r2, [r1]
   19f44:	ldr	r2, [r3, #4]
   19f48:	str	r2, [r1, #4]
   19f4c:	ldr	r2, [r3, #8]
   19f50:	str	r2, [r1, #8]
   19f54:	ldr	r3, [r3, #12]
   19f58:	str	r3, [r1, #12]
   19f5c:	bx	lr
   19f60:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19f64:	mov	r4, r2
   19f68:	bic	r3, r1, #3
   19f6c:	ldr	r5, [r2]
   19f70:	ldr	ip, [r2, #20]
   19f74:	strd	r6, [sp, #8]
   19f78:	strd	r8, [sp, #16]
   19f7c:	strd	sl, [sp, #24]
   19f80:	str	lr, [sp, #32]
   19f84:	sub	sp, sp, #124	; 0x7c
   19f88:	add	lr, r0, r3
   19f8c:	str	r5, [sp, #68]	; 0x44
   19f90:	str	r2, [sp, #116]	; 0x74
   19f94:	ldr	r2, [r2, #16]
   19f98:	adds	r2, r2, r1
   19f9c:	movcs	r1, #1
   19fa0:	movcc	r1, #0
   19fa4:	cmp	r0, lr
   19fa8:	mov	lr, r4
   19fac:	ldr	r4, [r4, #4]
   19fb0:	add	ip, ip, r1
   19fb4:	str	r2, [lr, #16]
   19fb8:	ldr	r2, [lr, #8]
   19fbc:	str	ip, [lr, #20]
   19fc0:	str	r4, [sp, #24]
   19fc4:	str	r2, [sp, #28]
   19fc8:	ldr	r2, [lr, #12]
   19fcc:	str	r2, [sp, #32]
   19fd0:	bcs	1aa98 <__assert_fail@plt+0x97ac>
   19fd4:	sub	r3, r3, #1
   19fd8:	add	r2, r0, #128	; 0x80
   19fdc:	bic	r3, r3, #63	; 0x3f
   19fe0:	add	r8, r0, #64	; 0x40
   19fe4:	add	r3, r3, r2
   19fe8:	str	r8, [sp, #4]
   19fec:	str	r3, [sp, #76]	; 0x4c
   19ff0:	movw	r3, #42104	; 0xa478
   19ff4:	movt	r3, #55146	; 0xd76a
   19ff8:	str	r3, [sp, #80]	; 0x50
   19ffc:	movw	r3, #46934	; 0xb756
   1a000:	movt	r3, #59591	; 0xe8c7
   1a004:	str	r3, [sp, #84]	; 0x54
   1a008:	movw	r3, #28891	; 0x70db
   1a00c:	movt	r3, #9248	; 0x2420
   1a010:	str	r3, [sp, #88]	; 0x58
   1a014:	movw	r3, #52974	; 0xceee
   1a018:	movt	r3, #49597	; 0xc1bd
   1a01c:	str	r3, [sp, #92]	; 0x5c
   1a020:	movw	r3, #50730	; 0xc62a
   1a024:	movt	r3, #18311	; 0x4787
   1a028:	str	r3, [sp, #96]	; 0x60
   1a02c:	movw	r3, #17939	; 0x4613
   1a030:	movt	r3, #43056	; 0xa830
   1a034:	str	r3, [sp, #100]	; 0x64
   1a038:	movw	r3, #38145	; 0x9501
   1a03c:	movt	r3, #64838	; 0xfd46
   1a040:	str	r3, [sp, #104]	; 0x68
   1a044:	movw	r3, #39128	; 0x98d8
   1a048:	movt	r3, #27008	; 0x6980
   1a04c:	str	r3, [sp, #108]	; 0x6c
   1a050:	movw	r3, #55230	; 0xd7be
   1a054:	movt	r3, #35164	; 0x895c
   1a058:	str	r3, [sp, #112]	; 0x70
   1a05c:	ldr	r0, [sp, #4]
   1a060:	ldr	r1, [sp, #68]	; 0x44
   1a064:	ldr	lr, [sp, #80]	; 0x50
   1a068:	ldr	r2, [sp, #32]
   1a06c:	ldr	r7, [sp, #24]
   1a070:	add	sl, r1, lr
   1a074:	ldr	r6, [sp, #28]
   1a078:	ldr	lr, [sp, #84]	; 0x54
   1a07c:	ldr	r4, [r0, #-64]	; 0xffffffc0
   1a080:	eor	ip, r6, r2
   1a084:	eor	r9, r7, r6
   1a088:	and	ip, ip, r7
   1a08c:	ldr	r8, [r0, #-60]	; 0xffffffc4
   1a090:	add	r3, r2, lr
   1a094:	eor	ip, ip, r2
   1a098:	ldr	lr, [sp, #88]	; 0x58
   1a09c:	add	sl, sl, r4
   1a0a0:	add	sl, ip, sl
   1a0a4:	add	sl, r7, sl, ror #25
   1a0a8:	add	r3, r3, r8
   1a0ac:	str	r8, [sp, #36]	; 0x24
   1a0b0:	str	r4, [sp, #72]	; 0x48
   1a0b4:	movw	r4, #63407	; 0xf7af
   1a0b8:	movt	r4, #35652	; 0x8b44
   1a0bc:	add	r1, r6, lr
   1a0c0:	ldr	lr, [sp, #92]	; 0x5c
   1a0c4:	and	r9, r9, sl
   1a0c8:	eor	r9, r9, r6
   1a0cc:	eor	r6, sl, r7
   1a0d0:	str	r4, [sp, #60]	; 0x3c
   1a0d4:	add	r9, r9, r3
   1a0d8:	movw	r4, #4386	; 0x1122
   1a0dc:	movt	r4, #27536	; 0x6b90
   1a0e0:	add	r9, sl, r9, ror #20
   1a0e4:	add	r2, r7, lr
   1a0e8:	mov	lr, r0
   1a0ec:	mov	ip, lr
   1a0f0:	ldr	fp, [lr, #-56]	; 0xffffffc8
   1a0f4:	and	r6, r6, r9
   1a0f8:	eor	r6, r6, r7
   1a0fc:	movw	r0, #4015	; 0xfaf
   1a100:	movt	r0, #62844	; 0xf57c
   1a104:	ldr	r5, [lr, #-44]	; 0xffffffd4
   1a108:	ldr	lr, [lr, #-52]	; 0xffffffcc
   1a10c:	add	r1, r1, fp
   1a110:	add	r6, r6, r1
   1a114:	ldr	r7, [sp, #100]	; 0x64
   1a118:	add	r6, r9, r6, ror #15
   1a11c:	str	lr, [sp, #8]
   1a120:	ldr	r3, [sp, #8]
   1a124:	str	fp, [sp, #40]	; 0x28
   1a128:	ldr	lr, [ip, #-48]	; 0xffffffd0
   1a12c:	str	r5, [sp, #48]	; 0x30
   1a130:	add	r2, r2, r3
   1a134:	mov	r3, ip
   1a138:	ldr	ip, [ip, #-40]	; 0xffffffd8
   1a13c:	ldr	r1, [r3, #-32]	; 0xffffffe0
   1a140:	mov	r8, lr
   1a144:	movw	lr, #29075	; 0x7193
   1a148:	movt	lr, #64920	; 0xfd98
   1a14c:	add	r0, r8, r0
   1a150:	add	r0, r0, sl
   1a154:	mov	fp, ip
   1a158:	ldr	ip, [r3, #-36]	; 0xffffffdc
   1a15c:	str	r1, [sp, #16]
   1a160:	ldr	r1, [sp, #96]	; 0x60
   1a164:	str	ip, [sp, #12]
   1a168:	eor	ip, sl, r9
   1a16c:	and	ip, ip, r6
   1a170:	str	r8, [sp, #44]	; 0x2c
   1a174:	movw	r8, #17294	; 0x438e
   1a178:	movt	r8, #42617	; 0xa679
   1a17c:	eor	sl, sl, ip
   1a180:	str	fp, [sp, #52]	; 0x34
   1a184:	add	sl, sl, r2
   1a188:	add	fp, fp, r7
   1a18c:	add	r1, r5, r1
   1a190:	ldr	r5, [r3, #-28]	; 0xffffffe4
   1a194:	add	fp, fp, r6
   1a198:	add	r1, r1, r9
   1a19c:	movw	r7, #2081	; 0x821
   1a1a0:	movt	r7, #18868	; 0x49b4
   1a1a4:	ldr	ip, [r3, #-24]	; 0xffffffe8
   1a1a8:	eor	r3, r9, r6
   1a1ac:	ldr	r2, [sp, #60]	; 0x3c
   1a1b0:	str	ip, [sp, #20]
   1a1b4:	add	ip, r6, sl, ror #10
   1a1b8:	ldr	sl, [sp, #12]
   1a1bc:	and	r3, r3, ip
   1a1c0:	str	r5, [sp, #56]	; 0x38
   1a1c4:	add	r5, r5, r2
   1a1c8:	eor	r9, r9, r3
   1a1cc:	eor	r3, r6, ip
   1a1d0:	ldr	r2, [sp, #108]	; 0x6c
   1a1d4:	add	r0, r9, r0
   1a1d8:	ldr	r9, [sp, #104]	; 0x68
   1a1dc:	add	r0, ip, r0, ror #25
   1a1e0:	and	r3, r3, r0
   1a1e4:	eor	r6, r6, r3
   1a1e8:	add	r1, r6, r1
   1a1ec:	ldr	r6, [sp, #20]
   1a1f0:	add	sl, sl, r9
   1a1f4:	add	r1, r0, r1, ror #20
   1a1f8:	ldr	r9, [sp, #16]
   1a1fc:	add	sl, sl, ip
   1a200:	eor	r3, r0, r1
   1a204:	add	r5, r5, r1
   1a208:	sub	r6, r6, #41984	; 0xa400
   1a20c:	sub	r6, r6, #79	; 0x4f
   1a210:	add	r9, r9, r2
   1a214:	eor	r2, ip, r0
   1a218:	and	r2, r2, r1
   1a21c:	add	r9, r9, r0
   1a220:	eor	r2, r2, ip
   1a224:	add	fp, r2, fp
   1a228:	ldr	r2, [sp, #4]
   1a22c:	add	fp, r1, fp, ror #15
   1a230:	and	r3, r3, fp
   1a234:	add	r6, r6, fp
   1a238:	eor	r3, r3, r0
   1a23c:	movw	r0, #9570	; 0x2562
   1a240:	movt	r0, #63006	; 0xf61e
   1a244:	add	sl, r3, sl
   1a248:	ldr	ip, [r2, #-20]	; 0xffffffec
   1a24c:	add	sl, fp, sl, ror #10
   1a250:	eor	r2, r1, fp
   1a254:	ldr	r3, [sp, #112]	; 0x70
   1a258:	and	r2, r2, sl
   1a25c:	eor	r1, r1, r2
   1a260:	add	r9, r1, r9
   1a264:	str	ip, [sp, #60]	; 0x3c
   1a268:	add	r9, sl, r9, ror #25
   1a26c:	ldr	r1, [sp, #4]
   1a270:	add	ip, ip, r3
   1a274:	eor	r3, fp, sl
   1a278:	and	r3, r3, r9
   1a27c:	add	ip, ip, sl
   1a280:	eor	fp, fp, r3
   1a284:	eor	r3, sl, r9
   1a288:	add	r5, fp, r5
   1a28c:	add	r5, r9, r5, ror #20
   1a290:	ldr	r2, [r1, #-16]
   1a294:	and	r3, r3, r5
   1a298:	eor	sl, sl, r3
   1a29c:	eor	r3, r9, r5
   1a2a0:	add	r6, sl, r6
   1a2a4:	mov	sl, r1
   1a2a8:	add	r6, r5, r6, ror #15
   1a2ac:	add	r4, r2, r4
   1a2b0:	ldr	sl, [sl, #-8]
   1a2b4:	add	r4, r4, r9
   1a2b8:	and	r3, r3, r6
   1a2bc:	eor	r3, r3, r9
   1a2c0:	ldr	r9, [sp, #52]	; 0x34
   1a2c4:	add	r3, r3, ip
   1a2c8:	mov	ip, r1
   1a2cc:	ldr	r1, [r1, #-12]
   1a2d0:	add	r3, r6, r3, ror #10
   1a2d4:	add	r8, sl, r8
   1a2d8:	mov	fp, r1
   1a2dc:	add	lr, r1, lr
   1a2e0:	ldr	r1, [sp, #36]	; 0x24
   1a2e4:	add	lr, lr, r5
   1a2e8:	str	fp, [sp, #64]	; 0x40
   1a2ec:	movw	fp, #4189	; 0x105d
   1a2f0:	movt	fp, #54831	; 0xd62f
   1a2f4:	add	r0, r1, r0
   1a2f8:	eor	r1, r5, r6
   1a2fc:	and	r1, r1, r3
   1a300:	eor	r5, r5, r1
   1a304:	eor	r1, r6, r3
   1a308:	add	r4, r5, r4
   1a30c:	movw	r5, #45888	; 0xb340
   1a310:	movt	r5, #49216	; 0xc040
   1a314:	add	r4, r3, r4, ror #25
   1a318:	add	r5, r9, r5
   1a31c:	ldr	r9, [sp, #76]	; 0x4c
   1a320:	and	r1, r1, r4
   1a324:	add	r0, r0, r4
   1a328:	eor	r1, r1, r6
   1a32c:	add	r6, r8, r6
   1a330:	add	lr, r1, lr
   1a334:	eor	r1, r3, r4
   1a338:	add	lr, r4, lr, ror #20
   1a33c:	mov	r8, ip
   1a340:	ldr	ip, [ip, #-4]
   1a344:	add	r8, r8, #64	; 0x40
   1a348:	and	r1, r1, lr
   1a34c:	cmp	r9, r8
   1a350:	eor	r1, r1, r3
   1a354:	movw	r9, #23121	; 0x5a51
   1a358:	movt	r9, #9822	; 0x265e
   1a35c:	add	r6, r1, r6
   1a360:	str	r8, [sp, #4]
   1a364:	add	r6, lr, r6, ror #15
   1a368:	eor	r1, r4, lr
   1a36c:	add	r7, ip, r7
   1a370:	add	r7, r7, r3
   1a374:	add	r5, r5, lr
   1a378:	and	r1, r1, r6
   1a37c:	movw	r8, #5203	; 0x1453
   1a380:	movt	r8, #580	; 0x244
   1a384:	eor	r4, r4, r1
   1a388:	ldr	r1, [sp, #60]	; 0x3c
   1a38c:	add	r7, r4, r7
   1a390:	add	r7, r6, r7, ror #10
   1a394:	ldr	r4, [sp, #72]	; 0x48
   1a398:	eor	r3, r6, r7
   1a39c:	and	r3, r3, lr
   1a3a0:	add	r9, r1, r9
   1a3a4:	eor	r3, r3, r6
   1a3a8:	add	r9, r9, r6
   1a3ac:	add	r0, r3, r0
   1a3b0:	movw	lr, #51114	; 0xc7aa
   1a3b4:	movt	lr, #59830	; 0xe9b6
   1a3b8:	add	r0, r7, r0, ror #27
   1a3bc:	add	lr, r4, lr
   1a3c0:	ldr	r4, [sp, #48]	; 0x30
   1a3c4:	eor	r1, r7, r0
   1a3c8:	add	lr, lr, r7
   1a3cc:	and	r6, r6, r1
   1a3d0:	ldr	r1, [sp, #20]
   1a3d4:	eor	r6, r6, r7
   1a3d8:	add	r5, r6, r5
   1a3dc:	movw	r6, #59009	; 0xe681
   1a3e0:	movt	r6, #55457	; 0xd8a1
   1a3e4:	add	r5, r0, r5, ror #23
   1a3e8:	add	fp, r4, fp
   1a3ec:	add	fp, fp, r0
   1a3f0:	add	r6, ip, r6
   1a3f4:	eor	r3, r0, r5
   1a3f8:	add	r8, r1, r8
   1a3fc:	and	r3, r3, r7
   1a400:	add	r8, r8, r5
   1a404:	eor	r3, r3, r0
   1a408:	movw	r7, #64456	; 0xfbc8
   1a40c:	movt	r7, #59347	; 0xe7d3
   1a410:	add	r4, r3, r9
   1a414:	add	r4, r5, r4, ror #18
   1a418:	movw	r9, #2006	; 0x7d6
   1a41c:	movt	r9, #49975	; 0xc337
   1a420:	add	r9, sl, r9
   1a424:	eor	r3, r5, r4
   1a428:	add	r6, r6, r4
   1a42c:	and	r0, r0, r3
   1a430:	eor	r0, r0, r5
   1a434:	add	lr, r0, lr
   1a438:	ldr	r0, [sp, #44]	; 0x2c
   1a43c:	add	lr, r4, lr, ror #12
   1a440:	eor	r3, r4, lr
   1a444:	and	r3, r3, r5
   1a448:	movw	r5, #52710	; 0xcde6
   1a44c:	movt	r5, #8673	; 0x21e1
   1a450:	eor	r3, r3, r4
   1a454:	add	r3, r3, fp
   1a458:	add	r7, r0, r7
   1a45c:	ldr	r0, [sp, #56]	; 0x38
   1a460:	add	r3, lr, r3, ror #27
   1a464:	add	r7, r7, lr
   1a468:	eor	r1, lr, r3
   1a46c:	and	r1, r1, r4
   1a470:	movw	r4, #3463	; 0xd87
   1a474:	movt	r4, #62677	; 0xf4d5
   1a478:	eor	r1, r1, lr
   1a47c:	add	r8, r1, r8
   1a480:	add	r5, r0, r5
   1a484:	ldr	r0, [sp, #16]
   1a488:	add	r8, r3, r8, ror #23
   1a48c:	add	r5, r5, r3
   1a490:	eor	r1, r3, r8
   1a494:	add	r9, r9, r8
   1a498:	and	r1, r1, lr
   1a49c:	ldr	lr, [sp, #8]
   1a4a0:	eor	r1, r1, r3
   1a4a4:	add	r1, r1, r6
   1a4a8:	movw	r6, #5357	; 0x14ed
   1a4ac:	movt	r6, #17754	; 0x455a
   1a4b0:	add	r1, r8, r1, ror #18
   1a4b4:	add	r6, r0, r6
   1a4b8:	add	r4, lr, r4
   1a4bc:	eor	lr, r8, r1
   1a4c0:	and	lr, lr, r3
   1a4c4:	add	r4, r4, r1
   1a4c8:	eor	lr, lr, r8
   1a4cc:	add	r7, lr, r7
   1a4d0:	add	r7, r1, r7, ror #12
   1a4d4:	eor	r3, r1, r7
   1a4d8:	add	r6, r6, r7
   1a4dc:	and	r8, r8, r3
   1a4e0:	ldr	r3, [sp, #64]	; 0x40
   1a4e4:	eor	r8, r8, r1
   1a4e8:	add	lr, r8, r5
   1a4ec:	movw	r5, #59653	; 0xe905
   1a4f0:	movt	r5, #43491	; 0xa9e3
   1a4f4:	add	lr, r7, lr, ror #27
   1a4f8:	ldr	fp, [sp, #40]	; 0x28
   1a4fc:	movw	r8, #41976	; 0xa3f8
   1a500:	movt	r8, #64751	; 0xfcef
   1a504:	eor	r0, r7, lr
   1a508:	add	r5, r3, r5
   1a50c:	and	r0, r0, r1
   1a510:	ldr	r1, [sp, #12]
   1a514:	add	r5, r5, lr
   1a518:	eor	r0, r0, r7
   1a51c:	add	r9, r0, r9
   1a520:	add	r8, fp, r8
   1a524:	add	r9, lr, r9, ror #23
   1a528:	movw	fp, #59972	; 0xea44
   1a52c:	movt	fp, #42174	; 0xa4be
   1a530:	eor	r3, lr, r9
   1a534:	add	r8, r8, r9
   1a538:	and	r7, r7, r3
   1a53c:	eor	r7, r7, lr
   1a540:	add	r0, r7, r4
   1a544:	movw	r4, #729	; 0x2d9
   1a548:	movt	r4, #26479	; 0x676f
   1a54c:	add	r0, r9, r0, ror #18
   1a550:	movw	r7, #19594	; 0x4c8a
   1a554:	movt	r7, #36138	; 0x8d2a
   1a558:	add	r4, r1, r4
   1a55c:	eor	r3, r9, r0
   1a560:	add	r4, r4, r0
   1a564:	and	r3, r3, lr
   1a568:	movw	lr, #14658	; 0x3942
   1a56c:	movt	lr, #65530	; 0xfffa
   1a570:	eor	r3, r3, r9
   1a574:	add	r6, r3, r6
   1a578:	add	r7, r2, r7
   1a57c:	add	r6, r0, r6, ror #12
   1a580:	eor	r3, r0, r6
   1a584:	add	r7, r7, r6
   1a588:	and	r3, r3, r9
   1a58c:	ldr	r9, [sp, #60]	; 0x3c
   1a590:	eor	r3, r3, r0
   1a594:	add	r3, r3, r5
   1a598:	ldr	r5, [sp, #48]	; 0x30
   1a59c:	add	r3, r6, r3, ror #27
   1a5a0:	eor	r1, r6, r3
   1a5a4:	and	r1, r1, r0
   1a5a8:	movw	r0, #63105	; 0xf681
   1a5ac:	movt	r0, #34673	; 0x8771
   1a5b0:	eor	r1, r1, r6
   1a5b4:	add	r8, r1, r8
   1a5b8:	add	lr, r5, lr
   1a5bc:	ldr	r5, [sp, #16]
   1a5c0:	add	r8, r3, r8, ror #23
   1a5c4:	add	lr, lr, r3
   1a5c8:	eor	r1, r3, r8
   1a5cc:	and	r1, r1, r6
   1a5d0:	movw	r6, #14348	; 0x380c
   1a5d4:	movt	r6, #64997	; 0xfde5
   1a5d8:	eor	r1, r1, r3
   1a5dc:	add	r1, r1, r4
   1a5e0:	add	r0, r5, r0
   1a5e4:	add	r1, r8, r1, ror #18
   1a5e8:	movw	r5, #24866	; 0x6122
   1a5ec:	movt	r5, #28061	; 0x6d9d
   1a5f0:	add	r5, r9, r5
   1a5f4:	add	r0, r0, r8
   1a5f8:	eor	r4, r8, r1
   1a5fc:	add	r5, r5, r1
   1a600:	and	r3, r3, r4
   1a604:	add	r6, sl, r6
   1a608:	eor	r3, r3, r8
   1a60c:	ldr	r8, [sp, #36]	; 0x24
   1a610:	movw	r9, #53161	; 0xcfa9
   1a614:	movt	r9, #19422	; 0x4bde
   1a618:	add	r7, r3, r7
   1a61c:	add	r7, r1, r7, ror #12
   1a620:	eor	r4, r4, r7
   1a624:	eor	r1, r1, r7
   1a628:	add	lr, r4, lr
   1a62c:	add	r6, r6, r7
   1a630:	add	lr, r7, lr, ror #28
   1a634:	add	fp, r8, fp
   1a638:	movw	r8, #19296	; 0x4b60
   1a63c:	movt	r8, #63163	; 0xf6bb
   1a640:	movw	r4, #48240	; 0xbc70
   1a644:	movt	r4, #48831	; 0xbebf
   1a648:	eor	r1, r1, lr
   1a64c:	add	r0, r1, r0
   1a650:	ldr	r1, [sp, #44]	; 0x2c
   1a654:	eor	r7, r7, lr
   1a658:	add	r0, lr, r0, ror #21
   1a65c:	add	fp, fp, lr
   1a660:	eor	r7, r7, r0
   1a664:	eor	lr, lr, r0
   1a668:	add	r3, r7, r5
   1a66c:	ldr	r5, [sp, #64]	; 0x40
   1a670:	add	r9, r1, r9
   1a674:	add	r3, r0, r3, ror #16
   1a678:	ldr	r1, [sp, #12]
   1a67c:	add	r9, r9, r0
   1a680:	eor	r0, r0, r3
   1a684:	add	r8, r1, r8
   1a688:	eor	r1, lr, r3
   1a68c:	ldr	lr, [sp, #20]
   1a690:	add	r1, r1, r6
   1a694:	add	r8, r8, r3
   1a698:	add	r1, r3, r1, ror #9
   1a69c:	eor	r0, r0, r1
   1a6a0:	eor	r3, r3, r1
   1a6a4:	add	r4, lr, r4
   1a6a8:	add	lr, r0, fp
   1a6ac:	ldr	fp, [sp, #40]	; 0x28
   1a6b0:	add	lr, r1, lr, ror #28
   1a6b4:	add	r4, r4, r1
   1a6b8:	movw	r0, #32454	; 0x7ec6
   1a6bc:	movt	r0, #10395	; 0x289b
   1a6c0:	eor	r3, r3, lr
   1a6c4:	eor	r1, r1, lr
   1a6c8:	add	r3, r3, r9
   1a6cc:	ldr	r9, [sp, #72]	; 0x48
   1a6d0:	add	r0, r5, r0
   1a6d4:	add	r3, lr, r3, ror #21
   1a6d8:	movw	r5, #10234	; 0x27fa
   1a6dc:	movt	r5, #60065	; 0xeaa1
   1a6e0:	add	r0, r0, lr
   1a6e4:	eor	r1, r1, r3
   1a6e8:	eor	lr, lr, r3
   1a6ec:	add	r6, r1, r8
   1a6f0:	ldr	r1, [sp, #8]
   1a6f4:	movw	r8, #12421	; 0x3085
   1a6f8:	movt	r8, #54511	; 0xd4ef
   1a6fc:	add	r6, r3, r6, ror #16
   1a700:	add	r5, r9, r5
   1a704:	add	r5, r5, r3
   1a708:	eor	lr, lr, r6
   1a70c:	add	lr, lr, r4
   1a710:	movw	r4, #7429	; 0x1d05
   1a714:	movt	r4, #1160	; 0x488
   1a718:	add	r8, r1, r8
   1a71c:	add	lr, r6, lr, ror #9
   1a720:	eor	r1, r3, r6
   1a724:	ldr	r3, [sp, #52]	; 0x34
   1a728:	add	r8, r8, r6
   1a72c:	eor	r1, r1, lr
   1a730:	eor	r6, r6, lr
   1a734:	add	r1, r1, r0
   1a738:	movw	r0, #53305	; 0xd039
   1a73c:	movt	r0, #55764	; 0xd9d4
   1a740:	add	r1, lr, r1, ror #28
   1a744:	add	r4, r3, r4
   1a748:	ldr	r3, [sp, #56]	; 0x38
   1a74c:	add	r4, r4, lr
   1a750:	eor	lr, lr, r1
   1a754:	add	r0, r3, r0
   1a758:	eor	r3, r6, r1
   1a75c:	add	r6, r3, r5
   1a760:	movw	r5, #39397	; 0x99e5
   1a764:	movt	r5, #59099	; 0xe6db
   1a768:	add	r6, r1, r6, ror #21
   1a76c:	add	r0, r0, r1
   1a770:	add	r5, r2, r5
   1a774:	eor	lr, lr, r6
   1a778:	eor	r3, r1, r6
   1a77c:	add	r7, lr, r8
   1a780:	add	r5, r5, r6
   1a784:	add	r7, r6, r7, ror #16
   1a788:	movw	lr, #31992	; 0x7cf8
   1a78c:	movt	lr, #8098	; 0x1fa2
   1a790:	add	lr, ip, lr
   1a794:	eor	r3, r3, r7
   1a798:	eor	r6, r6, r7
   1a79c:	add	r3, r3, r4
   1a7a0:	add	lr, lr, r7
   1a7a4:	add	r3, r7, r3, ror #9
   1a7a8:	movw	r4, #22117	; 0x5665
   1a7ac:	movt	r4, #50348	; 0xc4ac
   1a7b0:	add	r4, fp, r4
   1a7b4:	movw	fp, #65431	; 0xff97
   1a7b8:	movt	fp, #17194	; 0x432a
   1a7bc:	eor	r6, r6, r3
   1a7c0:	add	r6, r6, r0
   1a7c4:	eor	r7, r7, r3
   1a7c8:	add	r6, r3, r6, ror #28
   1a7cc:	add	r4, r4, r3
   1a7d0:	movw	r0, #8772	; 0x2244
   1a7d4:	movt	r0, #62505	; 0xf429
   1a7d8:	eor	r7, r7, r6
   1a7dc:	eor	r3, r3, r6
   1a7e0:	add	r7, r7, r5
   1a7e4:	add	r0, r9, r0
   1a7e8:	ldr	r9, [sp, #12]
   1a7ec:	add	r7, r6, r7, ror #21
   1a7f0:	add	r0, r0, r6
   1a7f4:	movw	r5, #9127	; 0x23a7
   1a7f8:	movt	r5, #43924	; 0xab94
   1a7fc:	eor	r3, r3, r7
   1a800:	eor	r6, r6, r7
   1a804:	add	r1, r3, lr
   1a808:	add	r5, sl, r5
   1a80c:	add	r1, r7, r1, ror #16
   1a810:	add	fp, r9, fp
   1a814:	mvn	r9, r7
   1a818:	movw	lr, #41017	; 0xa039
   1a81c:	movt	lr, #64659	; 0xfc93
   1a820:	eor	sl, r6, r1
   1a824:	mvn	r3, r1
   1a828:	add	sl, sl, r4
   1a82c:	ldr	r4, [sp, #48]	; 0x30
   1a830:	add	fp, fp, r7
   1a834:	add	sl, r1, sl, ror #9
   1a838:	add	r5, r5, r1
   1a83c:	movw	r6, #22979	; 0x59c3
   1a840:	movt	r6, #25947	; 0x655b
   1a844:	orr	r8, r9, sl
   1a848:	mvn	r9, sl
   1a84c:	eor	r8, r8, r1
   1a850:	ldr	r1, [sp, #8]
   1a854:	add	r6, r2, r6
   1a858:	add	r8, r8, r0
   1a85c:	add	lr, r4, lr
   1a860:	add	r8, sl, r8, ror #26
   1a864:	add	lr, lr, sl
   1a868:	movw	r4, #52370	; 0xcc92
   1a86c:	movt	r4, #36620	; 0x8f0c
   1a870:	movw	r0, #62589	; 0xf47d
   1a874:	movt	r0, #65519	; 0xffef
   1a878:	orr	r3, r3, r8
   1a87c:	eor	sl, sl, r3
   1a880:	add	r6, r6, r8
   1a884:	add	sl, sl, fp
   1a888:	ldr	fp, [sp, #20]
   1a88c:	add	r4, r1, r4
   1a890:	add	r7, r8, sl, ror #22
   1a894:	mvn	r1, r8
   1a898:	ldr	sl, [sp, #36]	; 0x24
   1a89c:	orr	r9, r9, r7
   1a8a0:	mvn	r2, r7
   1a8a4:	eor	r8, r8, r9
   1a8a8:	movw	r9, #59104	; 0xe6e0
   1a8ac:	movt	r9, #65068	; 0xfe2c
   1a8b0:	add	r5, r8, r5
   1a8b4:	ldr	r8, [sp, #16]
   1a8b8:	add	r9, ip, r9
   1a8bc:	add	r0, fp, r0
   1a8c0:	add	r5, r7, r5, ror #17
   1a8c4:	ldr	ip, [sp, #52]	; 0x34
   1a8c8:	movw	fp, #24017	; 0x5dd1
   1a8cc:	movt	fp, #34180	; 0x8584
   1a8d0:	add	fp, sl, fp
   1a8d4:	movw	sl, #32335	; 0x7e4f
   1a8d8:	movt	sl, #28584	; 0x6fa8
   1a8dc:	orr	r1, r1, r5
   1a8e0:	add	sl, r8, sl
   1a8e4:	movw	r8, #17172	; 0x4314
   1a8e8:	movt	r8, #41729	; 0xa301
   1a8ec:	add	r4, r4, r7
   1a8f0:	add	r8, ip, r8
   1a8f4:	ldr	ip, [sp, #64]	; 0x40
   1a8f8:	eor	r7, r7, r1
   1a8fc:	add	lr, r7, lr
   1a900:	movw	r7, #4513	; 0x11a1
   1a904:	movt	r7, #19976	; 0x4e08
   1a908:	add	lr, r5, lr, ror #11
   1a90c:	mvn	r1, r5
   1a910:	add	r0, r0, r5
   1a914:	orr	r3, r2, lr
   1a918:	mvn	r2, lr
   1a91c:	add	r7, ip, r7
   1a920:	ldr	ip, [sp, #44]	; 0x2c
   1a924:	eor	r5, r5, r3
   1a928:	add	r5, r5, r6
   1a92c:	movw	r6, #32386	; 0x7e82
   1a930:	movt	r6, #63315	; 0xf753
   1a934:	add	r3, lr, r5, ror #26
   1a938:	add	fp, fp, lr
   1a93c:	movw	r5, #62005	; 0xf235
   1a940:	movt	r5, #48442	; 0xbd3a
   1a944:	add	sl, sl, r3
   1a948:	add	r6, ip, r6
   1a94c:	orr	ip, r1, r3
   1a950:	eor	ip, ip, lr
   1a954:	mvn	r1, r3
   1a958:	ldr	lr, [sp, #60]	; 0x3c
   1a95c:	add	ip, ip, r4
   1a960:	movw	r4, #53947	; 0xd2bb
   1a964:	movt	r4, #10967	; 0x2ad7
   1a968:	add	ip, r3, ip, ror #22
   1a96c:	orr	r2, r2, ip
   1a970:	add	r9, r9, ip
   1a974:	eor	r3, r3, r2
   1a978:	mvn	r2, ip
   1a97c:	add	r0, r3, r0
   1a980:	ldr	r3, [sp, #40]	; 0x28
   1a984:	add	r5, lr, r5
   1a988:	add	r0, ip, r0, ror #17
   1a98c:	movw	lr, #54161	; 0xd391
   1a990:	movt	lr, #60294	; 0xeb86
   1a994:	orr	r1, r1, r0
   1a998:	add	r8, r8, r0
   1a99c:	eor	r1, r1, ip
   1a9a0:	add	r1, r1, fp
   1a9a4:	add	r4, r3, r4
   1a9a8:	ldr	r3, [sp, #56]	; 0x38
   1a9ac:	add	r1, r0, r1, ror #11
   1a9b0:	orr	r2, r2, r1
   1a9b4:	mvn	ip, r1
   1a9b8:	eor	r2, r2, r0
   1a9bc:	add	r7, r7, r1
   1a9c0:	add	r2, r2, sl
   1a9c4:	add	lr, r3, lr
   1a9c8:	add	r2, r1, r2, ror #26
   1a9cc:	mvn	r3, r0
   1a9d0:	orr	r3, r3, r2
   1a9d4:	mvn	r0, r2
   1a9d8:	eor	r3, r3, r1
   1a9dc:	add	r6, r6, r2
   1a9e0:	add	r3, r3, r9
   1a9e4:	add	r3, r2, r3, ror #22
   1a9e8:	orr	ip, ip, r3
   1a9ec:	mvn	fp, r3
   1a9f0:	eor	ip, ip, r2
   1a9f4:	add	r5, r5, r3
   1a9f8:	add	ip, ip, r8
   1a9fc:	add	ip, r3, ip, ror #17
   1aa00:	orr	r0, r0, ip
   1aa04:	mvn	sl, ip
   1aa08:	eor	r0, r0, r3
   1aa0c:	ldr	r3, [sp, #32]
   1aa10:	add	r4, r4, ip
   1aa14:	add	r0, r0, r7
   1aa18:	add	r0, ip, r0, ror #11
   1aa1c:	orr	fp, fp, r0
   1aa20:	mvn	r1, r0
   1aa24:	eor	fp, fp, ip
   1aa28:	add	lr, lr, r0
   1aa2c:	add	fp, fp, r6
   1aa30:	ldr	r6, [sp, #28]
   1aa34:	add	fp, r0, fp, ror #26
   1aa38:	orr	sl, sl, fp
   1aa3c:	mvn	r2, fp
   1aa40:	eor	sl, sl, r0
   1aa44:	ldr	r0, [sp, #68]	; 0x44
   1aa48:	add	sl, sl, r5
   1aa4c:	add	sl, fp, sl, ror #22
   1aa50:	orr	r1, r1, sl
   1aa54:	add	r3, r3, sl
   1aa58:	eor	r1, r1, fp
   1aa5c:	add	r0, r0, fp
   1aa60:	add	r1, r1, r4
   1aa64:	str	r3, [sp, #32]
   1aa68:	add	r1, sl, r1, ror #17
   1aa6c:	str	r0, [sp, #68]	; 0x44
   1aa70:	add	r3, r6, r1
   1aa74:	orr	r2, r2, r1
   1aa78:	eor	r2, r2, sl
   1aa7c:	str	r3, [sp, #28]
   1aa80:	add	r2, r2, lr
   1aa84:	ldr	r7, [sp, #24]
   1aa88:	add	r2, r1, r2, ror #11
   1aa8c:	add	r3, r7, r2
   1aa90:	str	r3, [sp, #24]
   1aa94:	bne	1a05c <__assert_fail@plt+0x8d70>
   1aa98:	ldr	r2, [sp, #68]	; 0x44
   1aa9c:	ldr	r3, [sp, #116]	; 0x74
   1aaa0:	str	r2, [r3]
   1aaa4:	ldr	r2, [sp, #24]
   1aaa8:	str	r2, [r3, #4]
   1aaac:	ldr	r2, [sp, #28]
   1aab0:	str	r2, [r3, #8]
   1aab4:	ldr	r2, [sp, #32]
   1aab8:	str	r2, [r3, #12]
   1aabc:	add	sp, sp, #124	; 0x7c
   1aac0:	ldrd	r4, [sp]
   1aac4:	ldrd	r6, [sp, #8]
   1aac8:	ldrd	r8, [sp, #16]
   1aacc:	ldrd	sl, [sp, #24]
   1aad0:	add	sp, sp, #32
   1aad4:	pop	{pc}		; (ldr pc, [sp], #4)
   1aad8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1aadc:	mov	r4, r0
   1aae0:	mov	r5, r1
   1aae4:	ldr	r0, [r0, #24]
   1aae8:	ldr	r3, [r4, #16]
   1aaec:	ldr	r1, [r4, #20]
   1aaf0:	cmp	r0, #56	; 0x38
   1aaf4:	strd	r6, [sp, #8]
   1aaf8:	add	r7, r4, #28
   1aafc:	movcc	r6, #64	; 0x40
   1ab00:	movcs	r6, #128	; 0x80
   1ab04:	str	r8, [sp, #16]
   1ab08:	movcc	r2, #56	; 0x38
   1ab0c:	movcs	r2, #120	; 0x78
   1ab10:	str	lr, [sp, #20]
   1ab14:	movcc	ip, #15
   1ab18:	movcs	ip, #31
   1ab1c:	movcc	r8, #14
   1ab20:	movcs	r8, #30
   1ab24:	add	ip, r4, ip, lsl #2
   1ab28:	adds	r3, r3, r0
   1ab2c:	add	r8, r4, r8, lsl #2
   1ab30:	sub	r2, r2, r0
   1ab34:	lsr	lr, r3, #29
   1ab38:	addcs	r1, r1, #1
   1ab3c:	add	r0, r7, r0
   1ab40:	str	r3, [r4, #16]
   1ab44:	lsl	r3, r3, #3
   1ab48:	orr	lr, lr, r1, lsl #3
   1ab4c:	strcs	r1, [r4, #20]
   1ab50:	movw	r1, #34268	; 0x85dc
   1ab54:	movt	r1, #3
   1ab58:	str	r3, [r8, #28]
   1ab5c:	str	lr, [ip, #28]
   1ab60:	bl	11058 <memcpy@plt>
   1ab64:	mov	r0, r7
   1ab68:	mov	r2, r4
   1ab6c:	mov	r1, r6
   1ab70:	bl	19f60 <__assert_fail@plt+0x8c74>
   1ab74:	ldr	r3, [r4]
   1ab78:	mov	r0, r5
   1ab7c:	str	r3, [r5]
   1ab80:	ldr	r3, [r4, #4]
   1ab84:	str	r3, [r5, #4]
   1ab88:	ldr	r3, [r4, #8]
   1ab8c:	str	r3, [r5, #8]
   1ab90:	ldr	r3, [r4, #12]
   1ab94:	str	r3, [r5, #12]
   1ab98:	ldrd	r4, [sp]
   1ab9c:	ldrd	r6, [sp, #8]
   1aba0:	ldr	r8, [sp, #16]
   1aba4:	add	sp, sp, #20
   1aba8:	pop	{pc}		; (ldr pc, [sp], #4)
   1abac:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1abb0:	mov	r5, r2
   1abb4:	mov	r4, r0
   1abb8:	strd	r6, [sp, #8]
   1abbc:	mov	r6, r1
   1abc0:	strd	r8, [sp, #16]
   1abc4:	ldr	r8, [r2, #24]
   1abc8:	str	sl, [sp, #24]
   1abcc:	str	lr, [sp, #28]
   1abd0:	cmp	r8, #0
   1abd4:	bne	1accc <__assert_fail@plt+0x99e0>
   1abd8:	cmp	r6, #63	; 0x3f
   1abdc:	bls	1aca4 <__assert_fail@plt+0x99b8>
   1abe0:	tst	r4, #3
   1abe4:	beq	1ac8c <__assert_fail@plt+0x99a0>
   1abe8:	cmp	r6, #64	; 0x40
   1abec:	add	r7, r5, #28
   1abf0:	beq	1ad6c <__assert_fail@plt+0x9a80>
   1abf4:	sub	r9, r6, #65	; 0x41
   1abf8:	lsr	r9, r9, #6
   1abfc:	add	r8, r9, #1
   1ac00:	add	r8, r4, r8, lsl #6
   1ac04:	mov	r3, r4
   1ac08:	mov	r2, r7
   1ac0c:	add	r4, r4, #64	; 0x40
   1ac10:	ldr	lr, [r3]
   1ac14:	add	r3, r3, #16
   1ac18:	add	r2, r2, #16
   1ac1c:	ldr	ip, [r3, #-12]
   1ac20:	ldr	r0, [r3, #-8]
   1ac24:	ldr	r1, [r3, #-4]
   1ac28:	cmp	r3, r4
   1ac2c:	str	lr, [r2, #-16]
   1ac30:	str	ip, [r2, #-12]
   1ac34:	str	r0, [r2, #-8]
   1ac38:	str	r1, [r2, #-4]
   1ac3c:	bne	1ac10 <__assert_fail@plt+0x9924>
   1ac40:	mov	r4, r3
   1ac44:	mov	r2, r5
   1ac48:	mov	r1, #64	; 0x40
   1ac4c:	mov	r0, r7
   1ac50:	bl	19f60 <__assert_fail@plt+0x8c74>
   1ac54:	cmp	r8, r4
   1ac58:	bne	1ac04 <__assert_fail@plt+0x9918>
   1ac5c:	sub	r6, r6, #64	; 0x40
   1ac60:	sub	r6, r6, r9, lsl #6
   1ac64:	ldr	r4, [r5, #24]
   1ac68:	mov	r1, r8
   1ac6c:	mov	r2, r6
   1ac70:	add	r0, r7, r4
   1ac74:	add	r4, r4, r6
   1ac78:	bl	11058 <memcpy@plt>
   1ac7c:	cmp	r4, #63	; 0x3f
   1ac80:	bhi	1ad0c <__assert_fail@plt+0x9a20>
   1ac84:	str	r4, [r5, #24]
   1ac88:	b	1acb4 <__assert_fail@plt+0x99c8>
   1ac8c:	bic	r1, r6, #63	; 0x3f
   1ac90:	mov	r0, r4
   1ac94:	mov	r2, r5
   1ac98:	and	r6, r6, #63	; 0x3f
   1ac9c:	add	r4, r4, r1
   1aca0:	bl	19f60 <__assert_fail@plt+0x8c74>
   1aca4:	cmp	r6, #0
   1aca8:	movne	r8, r4
   1acac:	addne	r7, r5, #28
   1acb0:	bne	1ac64 <__assert_fail@plt+0x9978>
   1acb4:	ldrd	r4, [sp]
   1acb8:	ldrd	r6, [sp, #8]
   1acbc:	ldrd	r8, [sp, #16]
   1acc0:	ldr	sl, [sp, #24]
   1acc4:	add	sp, sp, #28
   1acc8:	pop	{pc}		; (ldr pc, [sp], #4)
   1accc:	rsb	r7, r8, #128	; 0x80
   1acd0:	add	r9, r2, #28
   1acd4:	cmp	r7, r1
   1acd8:	add	r0, r9, r8
   1acdc:	movcs	r7, r1
   1ace0:	mov	r1, r4
   1ace4:	mov	r2, r7
   1ace8:	bl	11058 <memcpy@plt>
   1acec:	ldr	r1, [r5, #24]
   1acf0:	add	r1, r7, r1
   1acf4:	cmp	r1, #64	; 0x40
   1acf8:	str	r1, [r5, #24]
   1acfc:	bhi	1ad34 <__assert_fail@plt+0x9a48>
   1ad00:	add	r4, r4, r7
   1ad04:	sub	r6, r6, r7
   1ad08:	b	1abd8 <__assert_fail@plt+0x98ec>
   1ad0c:	mov	r2, r5
   1ad10:	mov	r0, r7
   1ad14:	sub	r4, r4, #64	; 0x40
   1ad18:	mov	r1, #64	; 0x40
   1ad1c:	bl	19f60 <__assert_fail@plt+0x8c74>
   1ad20:	mov	r0, r7
   1ad24:	mov	r2, r4
   1ad28:	add	r1, r5, #92	; 0x5c
   1ad2c:	bl	11058 <memcpy@plt>
   1ad30:	b	1ac84 <__assert_fail@plt+0x9998>
   1ad34:	mov	r2, r5
   1ad38:	mov	r0, r9
   1ad3c:	bic	r1, r1, #63	; 0x3f
   1ad40:	bl	19f60 <__assert_fail@plt+0x8c74>
   1ad44:	ldr	r3, [r5, #24]
   1ad48:	add	r1, r8, r7
   1ad4c:	mov	r0, r9
   1ad50:	bic	r1, r1, #63	; 0x3f
   1ad54:	add	r1, r9, r1
   1ad58:	and	r3, r3, #63	; 0x3f
   1ad5c:	mov	r2, r3
   1ad60:	str	r3, [r5, #24]
   1ad64:	bl	11058 <memcpy@plt>
   1ad68:	b	1ad00 <__assert_fail@plt+0x9a14>
   1ad6c:	mov	r8, r4
   1ad70:	b	1ac64 <__assert_fail@plt+0x9978>
   1ad74:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ad78:	mov	r3, #0
   1ad7c:	mov	r4, r2
   1ad80:	strd	r6, [sp, #8]
   1ad84:	add	r7, pc, #260	; 0x104
   1ad88:	ldrd	r6, [r7]
   1ad8c:	strd	r8, [sp, #16]
   1ad90:	add	r9, pc, #256	; 0x100
   1ad94:	ldrd	r8, [r9]
   1ad98:	strd	sl, [sp, #24]
   1ad9c:	mov	sl, #0
   1ada0:	mov	fp, #0
   1ada4:	str	lr, [sp, #32]
   1ada8:	sub	sp, sp, #164	; 0xa4
   1adac:	mov	r2, sp
   1adb0:	strd	r8, [sp]
   1adb4:	strd	r6, [sp, #8]
   1adb8:	add	r7, sp, #160	; 0xa0
   1adbc:	strd	sl, [sp, #16]
   1adc0:	str	r3, [sp, #24]
   1adc4:	bl	1abac <__assert_fail@plt+0x98c0>
   1adc8:	ldr	r3, [sp, #16]
   1adcc:	ldr	r0, [sp, #24]
   1add0:	ldr	r1, [sp, #20]
   1add4:	cmp	r0, #56	; 0x38
   1add8:	movcc	r5, #64	; 0x40
   1addc:	movcs	r5, #128	; 0x80
   1ade0:	movcc	r2, #56	; 0x38
   1ade4:	movcs	r2, #120	; 0x78
   1ade8:	movcc	ip, #15
   1adec:	movcs	ip, #31
   1adf0:	movcc	r6, #14
   1adf4:	movcs	r6, #30
   1adf8:	adds	r3, r0, r3
   1adfc:	add	r6, r7, r6, lsl #2
   1ae00:	add	r7, sp, #28
   1ae04:	lsr	lr, r3, #29
   1ae08:	addcs	r1, r1, #1
   1ae0c:	sub	r2, r2, r0
   1ae10:	add	r0, r7, r0
   1ae14:	add	r7, sp, #160	; 0xa0
   1ae18:	str	r3, [sp, #16]
   1ae1c:	orr	lr, lr, r1, lsl #3
   1ae20:	strcs	r1, [sp, #20]
   1ae24:	movw	r1, #34268	; 0x85dc
   1ae28:	movt	r1, #3
   1ae2c:	add	ip, r7, ip, lsl #2
   1ae30:	lsl	r3, r3, #3
   1ae34:	str	r3, [r6, #-132]	; 0xffffff7c
   1ae38:	str	lr, [ip, #-132]	; 0xffffff7c
   1ae3c:	bl	11058 <memcpy@plt>
   1ae40:	mov	r2, sp
   1ae44:	mov	r1, r5
   1ae48:	add	r0, sp, #28
   1ae4c:	bl	19f60 <__assert_fail@plt+0x8c74>
   1ae50:	ldr	r3, [sp]
   1ae54:	mov	r0, r4
   1ae58:	ldmib	sp, {r1, r2}
   1ae5c:	str	r3, [r4]
   1ae60:	ldr	r3, [sp, #12]
   1ae64:	str	r1, [r4, #4]
   1ae68:	str	r2, [r4, #8]
   1ae6c:	str	r3, [r4, #12]
   1ae70:	add	sp, sp, #164	; 0xa4
   1ae74:	ldrd	r4, [sp]
   1ae78:	ldrd	r6, [sp, #8]
   1ae7c:	ldrd	r8, [sp, #16]
   1ae80:	ldrd	sl, [sp, #24]
   1ae84:	add	sp, sp, #32
   1ae88:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae8c:	nop	{0}
   1ae90:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1ae94:	eorsne	r5, r2, r6, ror r4
   1ae98:	strbvs	r2, [r5, -r1, lsl #6]
   1ae9c:	svc	0x00cdab89
   1aea0:	strd	r4, [sp, #-20]!	; 0xffffffec
   1aea4:	mov	r5, r0
   1aea8:	movw	r0, #32840	; 0x8048
   1aeac:	strd	r6, [sp, #8]
   1aeb0:	mov	r7, r1
   1aeb4:	str	lr, [sp, #16]
   1aeb8:	sub	sp, sp, #164	; 0xa4
   1aebc:	bl	34844 <__assert_fail@plt+0x23558>
   1aec0:	subs	r6, r0, #0
   1aec4:	moveq	r0, #1
   1aec8:	beq	1af30 <__assert_fail@plt+0x9c44>
   1aecc:	mov	r0, sp
   1aed0:	bl	1af88 <__assert_fail@plt+0x9c9c>
   1aed4:	mov	r4, #0
   1aed8:	b	1aef4 <__assert_fail@plt+0x9c08>
   1aedc:	bl	112b0 <fread_unlocked@plt>
   1aee0:	add	r4, r4, r0
   1aee4:	cmp	r4, #32768	; 0x8000
   1aee8:	beq	1af44 <__assert_fail@plt+0x9c58>
   1aeec:	cmp	r0, #0
   1aef0:	beq	1af58 <__assert_fail@plt+0x9c6c>
   1aef4:	ldr	ip, [r5]
   1aef8:	rsb	r2, r4, #32768	; 0x8000
   1aefc:	add	r0, r6, r4
   1af00:	mov	r3, r5
   1af04:	mov	r1, #1
   1af08:	tst	ip, #16
   1af0c:	beq	1aedc <__assert_fail@plt+0x9bf0>
   1af10:	cmp	r4, #0
   1af14:	bne	1af74 <__assert_fail@plt+0x9c88>
   1af18:	mov	r1, r7
   1af1c:	mov	r0, sp
   1af20:	bl	1c5e4 <__assert_fail@plt+0xb2f8>
   1af24:	mov	r0, r6
   1af28:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   1af2c:	mov	r0, #0
   1af30:	add	sp, sp, #164	; 0xa4
   1af34:	ldrd	r4, [sp]
   1af38:	ldrd	r6, [sp, #8]
   1af3c:	add	sp, sp, #16
   1af40:	pop	{pc}		; (ldr pc, [sp], #4)
   1af44:	mov	r1, r4
   1af48:	mov	r2, sp
   1af4c:	mov	r0, r6
   1af50:	bl	1b020 <__assert_fail@plt+0x9d34>
   1af54:	b	1aed4 <__assert_fail@plt+0x9be8>
   1af58:	ldr	r3, [r5]
   1af5c:	tst	r3, #32
   1af60:	beq	1af10 <__assert_fail@plt+0x9c24>
   1af64:	mov	r0, r6
   1af68:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   1af6c:	mov	r0, #1
   1af70:	b	1af30 <__assert_fail@plt+0x9c44>
   1af74:	mov	r1, r4
   1af78:	mov	r2, sp
   1af7c:	mov	r0, r6
   1af80:	bl	1c6a8 <__assert_fail@plt+0xb3bc>
   1af84:	b	1af18 <__assert_fail@plt+0x9c2c>
   1af88:	movw	r3, #8961	; 0x2301
   1af8c:	movt	r3, #26437	; 0x6745
   1af90:	push	{lr}		; (str lr, [sp, #-4]!)
   1af94:	movw	lr, #43913	; 0xab89
   1af98:	movt	lr, #61389	; 0xefcd
   1af9c:	movw	ip, #56574	; 0xdcfe
   1afa0:	movt	ip, #39098	; 0x98ba
   1afa4:	movw	r1, #21622	; 0x5476
   1afa8:	movt	r1, #4146	; 0x1032
   1afac:	stm	r0, {r3, lr}
   1afb0:	movw	r2, #57840	; 0xe1f0
   1afb4:	movt	r2, #50130	; 0xc3d2
   1afb8:	str	ip, [r0, #8]
   1afbc:	mov	r3, #0
   1afc0:	str	r1, [r0, #12]
   1afc4:	str	r2, [r0, #16]
   1afc8:	str	r3, [r0, #20]
   1afcc:	str	r3, [r0, #24]
   1afd0:	str	r3, [r0, #28]
   1afd4:	pop	{pc}		; (ldr pc, [sp], #4)
   1afd8:	mov	r3, r0
   1afdc:	mov	r0, r1
   1afe0:	ldr	r2, [r3]
   1afe4:	rev	r2, r2
   1afe8:	str	r2, [r1]
   1afec:	ldr	r2, [r3, #4]
   1aff0:	rev	r2, r2
   1aff4:	str	r2, [r1, #4]
   1aff8:	ldr	r2, [r3, #8]
   1affc:	rev	r2, r2
   1b000:	str	r2, [r1, #8]
   1b004:	ldr	r2, [r3, #12]
   1b008:	rev	r2, r2
   1b00c:	str	r2, [r1, #12]
   1b010:	ldr	r3, [r3, #16]
   1b014:	rev	r3, r3
   1b018:	str	r3, [r1, #16]
   1b01c:	bx	lr
   1b020:	ldr	r3, [r2, #20]
   1b024:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1b028:	ldr	ip, [r2, #24]
   1b02c:	strd	r6, [sp, #8]
   1b030:	mov	r6, r2
   1b034:	str	lr, [sp, #32]
   1b038:	bic	lr, r1, #3
   1b03c:	adds	r3, r3, r1
   1b040:	add	r5, r0, lr
   1b044:	strd	r8, [sp, #16]
   1b048:	movcs	r4, #1
   1b04c:	movcc	r4, #0
   1b050:	strd	sl, [sp, #24]
   1b054:	add	ip, ip, r4
   1b058:	sub	sp, sp, #140	; 0x8c
   1b05c:	ldr	r1, [r2, #4]
   1b060:	cmp	r0, r5
   1b064:	mov	r5, r2
   1b068:	str	r2, [sp, #128]	; 0x80
   1b06c:	ldr	r2, [r2]
   1b070:	str	r3, [r6, #20]
   1b074:	ldr	r3, [r6, #12]
   1b078:	ldr	r6, [r6, #8]
   1b07c:	str	ip, [r5, #24]
   1b080:	ldr	ip, [r5, #16]
   1b084:	bcs	1c5c8 <__assert_fail@plt+0xb2dc>
   1b088:	add	r4, r0, #128	; 0x80
   1b08c:	sub	lr, lr, #1
   1b090:	str	r2, [sp, #108]	; 0x6c
   1b094:	add	r0, r0, #64	; 0x40
   1b098:	bic	lr, lr, #63	; 0x3f
   1b09c:	str	r0, [sp, #8]
   1b0a0:	add	r0, lr, r4
   1b0a4:	mov	lr, r6
   1b0a8:	str	r1, [sp, #112]	; 0x70
   1b0ac:	str	r6, [sp, #116]	; 0x74
   1b0b0:	str	r0, [sp, #132]	; 0x84
   1b0b4:	movw	r0, #31129	; 0x7999
   1b0b8:	movt	r0, #23170	; 0x5a82
   1b0bc:	str	r0, [sp, #4]
   1b0c0:	movw	r0, #60321	; 0xeba1
   1b0c4:	movt	r0, #28377	; 0x6ed9
   1b0c8:	str	r3, [sp, #120]	; 0x78
   1b0cc:	str	r0, [sp, #16]
   1b0d0:	movw	r0, #48348	; 0xbcdc
   1b0d4:	movt	r0, #36635	; 0x8f1b
   1b0d8:	str	ip, [sp, #124]	; 0x7c
   1b0dc:	str	r0, [sp, #104]	; 0x68
   1b0e0:	movw	r0, #49622	; 0xc1d6
   1b0e4:	movt	r0, #51810	; 0xca62
   1b0e8:	str	r0, [sp, #12]
   1b0ec:	ldr	r9, [sp, #4]
   1b0f0:	ror	r5, r1, #2
   1b0f4:	eor	r0, lr, r3
   1b0f8:	and	r1, r1, r0
   1b0fc:	ror	r0, r2, #2
   1b100:	ldr	r7, [sp, #8]
   1b104:	eor	r4, r5, lr
   1b108:	eor	r1, r1, r3
   1b10c:	and	r4, r4, r2
   1b110:	eor	r6, r5, r0
   1b114:	eor	r4, r4, lr
   1b118:	ldr	fp, [r7, #-64]	; 0xffffffc0
   1b11c:	ldr	sl, [r7, #-60]	; 0xffffffc4
   1b120:	ldr	r8, [r7, #-56]	; 0xffffffc8
   1b124:	rev	r7, fp
   1b128:	ldr	fp, [sp, #8]
   1b12c:	str	r7, [sp, #20]
   1b130:	add	r7, r7, r9
   1b134:	add	r7, r7, r2, ror #27
   1b138:	rev	r2, sl
   1b13c:	str	r2, [sp, #44]	; 0x2c
   1b140:	add	r2, r2, r3
   1b144:	add	r7, r1, r7
   1b148:	ldr	r3, [sp, #8]
   1b14c:	add	r2, r2, r9
   1b150:	add	ip, r7, ip
   1b154:	add	r2, r4, r2
   1b158:	and	r6, r6, ip
   1b15c:	ror	r4, ip, #2
   1b160:	ldr	fp, [fp, #-52]	; 0xffffffcc
   1b164:	rev	r9, r8
   1b168:	eor	r6, r6, r5
   1b16c:	eor	r1, r0, r4
   1b170:	ldr	sl, [r3, #-48]	; 0xffffffd0
   1b174:	ldr	r7, [r3, #-44]	; 0xffffffd4
   1b178:	rev	fp, fp
   1b17c:	str	sl, [sp, #8]
   1b180:	mov	sl, r3
   1b184:	add	r3, r2, ip, ror #27
   1b188:	ldr	ip, [sp, #4]
   1b18c:	add	r2, r9, lr
   1b190:	str	fp, [sp, #24]
   1b194:	and	r1, r1, r3
   1b198:	ror	lr, r3, #2
   1b19c:	ldr	r8, [sl, #-40]	; 0xffffffd8
   1b1a0:	eor	r1, r1, r0
   1b1a4:	add	r2, r2, ip
   1b1a8:	add	ip, fp, ip
   1b1ac:	add	r2, r6, r2
   1b1b0:	mov	fp, sl
   1b1b4:	ldr	r6, [sl, #-36]	; 0xffffffdc
   1b1b8:	add	r2, r2, r3, ror #27
   1b1bc:	add	r5, ip, r5
   1b1c0:	rev	r8, r8
   1b1c4:	ldr	sl, [sp, #8]
   1b1c8:	add	r1, r1, r5
   1b1cc:	str	fp, [sp, #8]
   1b1d0:	add	r1, r1, r2, ror #27
   1b1d4:	str	r8, [sp, #36]	; 0x24
   1b1d8:	rev	r3, sl
   1b1dc:	ldr	sl, [fp, #-32]	; 0xffffffe0
   1b1e0:	mov	r5, r3
   1b1e4:	eor	r3, r4, lr
   1b1e8:	mov	ip, r5
   1b1ec:	and	r3, r3, r2
   1b1f0:	ror	r2, r2, #2
   1b1f4:	str	r5, [sp, #28]
   1b1f8:	eor	r3, r3, r4
   1b1fc:	ldr	r5, [sp, #4]
   1b200:	add	ip, ip, r5
   1b204:	add	ip, ip, r0
   1b208:	rev	r0, r7
   1b20c:	mov	fp, r0
   1b210:	add	r3, r3, ip
   1b214:	ror	r0, r1, #2
   1b218:	add	r5, fp, r5
   1b21c:	eor	ip, lr, r2
   1b220:	add	r3, r3, r1, ror #27
   1b224:	str	fp, [sp, #32]
   1b228:	add	r5, r5, r4
   1b22c:	and	ip, ip, r1
   1b230:	ldr	fp, [sp, #8]
   1b234:	eor	ip, ip, lr
   1b238:	eor	r1, r2, r0
   1b23c:	add	ip, ip, r5
   1b240:	and	r1, r1, r3
   1b244:	ldmib	sp, {r5, r7}
   1b248:	add	ip, ip, r3, ror #27
   1b24c:	eor	r1, r1, r2
   1b250:	ldr	r4, [fp, #-24]	; 0xffffffe8
   1b254:	add	r5, r8, r5
   1b258:	ldr	r7, [r7, #-28]	; 0xffffffe4
   1b25c:	add	lr, r5, lr
   1b260:	add	r1, r1, lr
   1b264:	ror	lr, ip, #2
   1b268:	ldr	r8, [fp, #-20]	; 0xffffffec
   1b26c:	str	r4, [sp, #52]	; 0x34
   1b270:	ror	r4, r3, #2
   1b274:	rev	r3, r6
   1b278:	mov	r6, r3
   1b27c:	ldr	r3, [fp, #-16]
   1b280:	add	r1, r1, ip, ror #27
   1b284:	eor	r5, r0, r4
   1b288:	rev	r7, r7
   1b28c:	and	ip, ip, r5
   1b290:	eor	ip, ip, r0
   1b294:	str	r3, [sp, #60]	; 0x3c
   1b298:	mov	r3, r6
   1b29c:	ldr	r5, [fp, #-12]
   1b2a0:	str	r7, [sp, #48]	; 0x30
   1b2a4:	str	r6, [sp, #72]	; 0x48
   1b2a8:	ldr	r6, [sp, #4]
   1b2ac:	str	r5, [sp, #4]
   1b2b0:	rev	r5, sl
   1b2b4:	ldr	sl, [fp, #-8]
   1b2b8:	str	r5, [sp, #40]	; 0x28
   1b2bc:	ldr	fp, [fp, #-4]
   1b2c0:	add	r3, r3, r6
   1b2c4:	add	r5, r5, r6
   1b2c8:	add	r2, r3, r2
   1b2cc:	eor	r3, r4, lr
   1b2d0:	add	r2, ip, r2
   1b2d4:	ror	ip, r1, #2
   1b2d8:	and	r3, r3, r1
   1b2dc:	add	r2, r2, r1, ror #27
   1b2e0:	add	r5, r5, r0
   1b2e4:	eor	r3, r3, r4
   1b2e8:	eor	r1, lr, ip
   1b2ec:	add	r3, r3, r5
   1b2f0:	str	fp, [sp, #68]	; 0x44
   1b2f4:	mov	fp, r7
   1b2f8:	and	r1, r1, r2
   1b2fc:	add	r5, fp, r6
   1b300:	eor	r1, r1, lr
   1b304:	ror	r0, r2, #2
   1b308:	add	r4, r5, r4
   1b30c:	add	r3, r3, r2, ror #27
   1b310:	mov	r7, r6
   1b314:	add	r1, r1, r4
   1b318:	ldr	fp, [sp, #20]
   1b31c:	ror	r6, r3, #2
   1b320:	ldr	r4, [sp, #52]	; 0x34
   1b324:	add	r1, r1, r3, ror #27
   1b328:	eor	fp, fp, r9
   1b32c:	rev	r2, r4
   1b330:	eor	r4, ip, r0
   1b334:	and	r3, r3, r4
   1b338:	rev	r4, r8
   1b33c:	str	r2, [sp, #52]	; 0x34
   1b340:	add	r2, r2, r7
   1b344:	eor	r3, r3, ip
   1b348:	add	r2, r2, lr
   1b34c:	ror	lr, r1, #2
   1b350:	str	r4, [sp, #56]	; 0x38
   1b354:	add	r3, r3, r2
   1b358:	eor	r2, r0, r6
   1b35c:	add	r3, r3, r1, ror #27
   1b360:	and	r2, r2, r1
   1b364:	ldr	r1, [sp, #60]	; 0x3c
   1b368:	add	r4, r4, r7
   1b36c:	eor	r2, r2, r0
   1b370:	add	ip, r4, ip
   1b374:	ror	r5, r3, #2
   1b378:	add	r2, r2, ip
   1b37c:	add	r2, r2, r3, ror #27
   1b380:	eor	r4, lr, r5
   1b384:	rev	r8, r1
   1b388:	eor	r1, r6, lr
   1b38c:	and	r1, r1, r3
   1b390:	add	ip, r8, r7
   1b394:	eor	r3, r1, r6
   1b398:	ldr	r1, [sp, #4]
   1b39c:	add	r0, ip, r0
   1b3a0:	add	r3, r3, r0
   1b3a4:	str	r8, [sp, #64]	; 0x40
   1b3a8:	ror	r8, r2, #2
   1b3ac:	add	r3, r3, r2, ror #27
   1b3b0:	and	r2, r2, r4
   1b3b4:	eor	r2, r2, lr
   1b3b8:	eor	ip, r5, r8
   1b3bc:	ror	r4, r3, #2
   1b3c0:	and	ip, ip, r3
   1b3c4:	rev	r1, r1
   1b3c8:	eor	ip, ip, r5
   1b3cc:	add	r0, r1, r7
   1b3d0:	add	r0, r0, r6
   1b3d4:	add	r0, r2, r0
   1b3d8:	rev	r2, sl
   1b3dc:	add	r6, r2, r7
   1b3e0:	add	r0, r0, r3, ror #27
   1b3e4:	ldr	r3, [sp, #40]	; 0x28
   1b3e8:	add	r6, r6, lr
   1b3ec:	mov	sl, r7
   1b3f0:	ldr	lr, [sp, #68]	; 0x44
   1b3f4:	add	ip, ip, r6
   1b3f8:	ror	r7, r0, #2
   1b3fc:	str	r2, [sp, #60]	; 0x3c
   1b400:	add	ip, ip, r0, ror #27
   1b404:	str	sl, [sp, #4]
   1b408:	eor	fp, fp, r3
   1b40c:	mov	r3, sl
   1b410:	ldr	r6, [sp, #24]
   1b414:	eor	fp, fp, r1
   1b418:	rev	r2, lr
   1b41c:	eor	lr, r8, r4
   1b420:	ror	fp, fp, #31
   1b424:	add	sl, r2, sl
   1b428:	and	lr, lr, r0
   1b42c:	str	r2, [sp, #68]	; 0x44
   1b430:	eor	r0, lr, r8
   1b434:	add	r5, sl, r5
   1b438:	ldr	lr, [sp, #28]
   1b43c:	eor	sl, r4, r7
   1b440:	add	r0, r0, r5
   1b444:	add	r0, r0, ip, ror #27
   1b448:	ldr	r2, [sp, #44]	; 0x2c
   1b44c:	ror	r5, ip, #2
   1b450:	and	ip, ip, sl
   1b454:	eor	ip, ip, r4
   1b458:	ldr	sl, [sp, #52]	; 0x34
   1b45c:	eor	lr, r9, lr
   1b460:	ldr	r9, [sp, #60]	; 0x3c
   1b464:	eor	r2, r2, r6
   1b468:	mov	r6, r2
   1b46c:	ldr	r2, [sp, #48]	; 0x30
   1b470:	eor	sl, lr, sl
   1b474:	eor	r6, r6, r2
   1b478:	ldr	r2, [sp, #68]	; 0x44
   1b47c:	eor	r6, r6, r9
   1b480:	add	r9, fp, r3
   1b484:	add	r9, r9, r8
   1b488:	ror	lr, r6, #31
   1b48c:	add	r6, ip, r9
   1b490:	ldr	r9, [sp, #24]
   1b494:	eor	ip, r7, r5
   1b498:	add	r6, r6, r0, ror #27
   1b49c:	eor	r8, sl, r2
   1b4a0:	ldr	r2, [sp, #32]
   1b4a4:	str	lr, [sp, #20]
   1b4a8:	ror	lr, r0, #2
   1b4ac:	and	r0, r0, ip
   1b4b0:	eor	sl, r9, r2
   1b4b4:	ror	r2, r8, #31
   1b4b8:	ldr	r8, [sp, #20]
   1b4bc:	mov	r9, r3
   1b4c0:	ldr	ip, [sp, #56]	; 0x38
   1b4c4:	ldr	r3, [sp, #36]	; 0x24
   1b4c8:	add	r9, r8, r9
   1b4cc:	ldr	r8, [sp, #28]
   1b4d0:	add	r9, r9, r4
   1b4d4:	ror	r4, r6, #2
   1b4d8:	eor	sl, sl, ip
   1b4dc:	eor	ip, r0, r7
   1b4e0:	eor	sl, sl, fp
   1b4e4:	add	ip, ip, r9
   1b4e8:	ldr	r9, [sp, #4]
   1b4ec:	ror	sl, sl, #31
   1b4f0:	eor	r0, r5, lr
   1b4f4:	and	r0, r0, r6
   1b4f8:	eor	r8, r8, r3
   1b4fc:	ldr	r3, [sp, #72]	; 0x48
   1b500:	eor	r0, r0, r5
   1b504:	str	sl, [sp, #24]
   1b508:	ldr	sl, [sp, #64]	; 0x40
   1b50c:	add	r9, r2, r9
   1b510:	add	r9, r9, r7
   1b514:	str	r2, [sp, #72]	; 0x48
   1b518:	add	r0, r0, r9
   1b51c:	eor	r9, lr, r4
   1b520:	eor	r8, r8, sl
   1b524:	add	sl, ip, r6, ror #27
   1b528:	ldr	ip, [sp, #20]
   1b52c:	ldr	r6, [sp, #32]
   1b530:	eor	r8, r8, ip
   1b534:	ror	ip, r8, #31
   1b538:	ldr	r8, [sp, #24]
   1b53c:	eor	r7, r6, r3
   1b540:	ror	r6, sl, #2
   1b544:	eor	r7, r7, r1
   1b548:	eor	r7, r7, r2
   1b54c:	str	ip, [sp, #28]
   1b550:	add	ip, r0, sl, ror #27
   1b554:	and	sl, sl, r9
   1b558:	ror	r9, r7, #31
   1b55c:	ldr	r0, [sp, #4]
   1b560:	ldr	r7, [sp, #40]	; 0x28
   1b564:	str	r9, [sp, #32]
   1b568:	ldr	r9, [sp, #36]	; 0x24
   1b56c:	add	r0, r8, r0
   1b570:	add	r5, r0, r5
   1b574:	eor	r0, sl, lr
   1b578:	ldr	r8, [sp, #16]
   1b57c:	add	r0, r0, r5
   1b580:	eor	r5, r4, r6
   1b584:	ldr	r2, [sp, #60]	; 0x3c
   1b588:	add	r0, r0, ip, ror #27
   1b58c:	eor	sl, r9, r7
   1b590:	ror	r9, ip, #2
   1b594:	eor	ip, ip, r5
   1b598:	ldr	r7, [sp, #28]
   1b59c:	ldr	r5, [sp, #48]	; 0x30
   1b5a0:	eor	sl, sl, r2
   1b5a4:	ldr	r2, [sp, #24]
   1b5a8:	add	r7, r7, r8
   1b5ac:	add	lr, r7, lr
   1b5b0:	add	lr, ip, lr
   1b5b4:	eor	r7, r3, r5
   1b5b8:	ror	r5, r0, #2
   1b5bc:	eor	ip, r6, r9
   1b5c0:	add	lr, lr, r0, ror #27
   1b5c4:	mov	r3, r8
   1b5c8:	eor	sl, sl, r2
   1b5cc:	eor	ip, ip, r0
   1b5d0:	ldr	r2, [sp, #32]
   1b5d4:	ror	sl, sl, #31
   1b5d8:	ldr	r0, [sp, #40]	; 0x28
   1b5dc:	str	sl, [sp, #36]	; 0x24
   1b5e0:	ldr	sl, [sp, #68]	; 0x44
   1b5e4:	add	r8, r2, r8
   1b5e8:	add	r4, r8, r4
   1b5ec:	add	ip, ip, r4
   1b5f0:	eor	r7, r7, sl
   1b5f4:	ldr	sl, [sp, #52]	; 0x34
   1b5f8:	eor	sl, r0, sl
   1b5fc:	ldr	r0, [sp, #28]
   1b600:	eor	sl, sl, fp
   1b604:	eor	sl, sl, r2
   1b608:	eor	r8, r7, r0
   1b60c:	ror	r7, lr, #2
   1b610:	ror	r4, r8, #31
   1b614:	str	r4, [sp, #40]	; 0x28
   1b618:	ldr	r4, [sp, #36]	; 0x24
   1b61c:	add	r0, r4, r3
   1b620:	add	r4, ip, lr, ror #27
   1b624:	eor	ip, r9, r5
   1b628:	add	r0, r0, r6
   1b62c:	ror	r6, sl, #31
   1b630:	eor	lr, lr, ip
   1b634:	ldr	ip, [sp, #48]	; 0x30
   1b638:	add	lr, lr, r0
   1b63c:	ror	r8, r4, #2
   1b640:	add	lr, lr, r4, ror #27
   1b644:	str	r6, [sp, #44]	; 0x2c
   1b648:	ldr	r6, [sp, #56]	; 0x38
   1b64c:	ldr	r3, [sp, #40]	; 0x28
   1b650:	ldr	sl, [sp, #16]
   1b654:	eor	r6, ip, r6
   1b658:	eor	ip, r5, r7
   1b65c:	ldr	r2, [sp, #20]
   1b660:	eor	ip, ip, r4
   1b664:	ldr	r4, [sp, #64]	; 0x40
   1b668:	add	r0, r3, sl
   1b66c:	add	r0, r0, r9
   1b670:	ldr	r9, [sp, #52]	; 0x34
   1b674:	eor	r6, r6, r2
   1b678:	add	ip, ip, r0
   1b67c:	ldr	r2, [sp, #36]	; 0x24
   1b680:	eor	r0, r7, r8
   1b684:	add	ip, ip, lr, ror #27
   1b688:	eor	r4, r9, r4
   1b68c:	ror	r9, lr, #2
   1b690:	eor	lr, lr, r0
   1b694:	ldr	r0, [sp, #56]	; 0x38
   1b698:	eor	r6, r6, r2
   1b69c:	ror	r6, r6, #31
   1b6a0:	ldr	r2, [sp, #44]	; 0x2c
   1b6a4:	str	r6, [sp, #48]	; 0x30
   1b6a8:	ldr	r6, [sp, #72]	; 0x48
   1b6ac:	add	sl, r2, sl
   1b6b0:	add	r5, sl, r5
   1b6b4:	ldr	sl, [sp, #16]
   1b6b8:	add	lr, lr, r5
   1b6bc:	ror	r5, ip, #2
   1b6c0:	add	lr, lr, ip, ror #27
   1b6c4:	eor	r4, r4, r6
   1b6c8:	eor	r6, r0, r1
   1b6cc:	ldr	r0, [sp, #24]
   1b6d0:	eor	r4, r4, r3
   1b6d4:	ldr	r3, [sp, #48]	; 0x30
   1b6d8:	ror	r4, r4, #31
   1b6dc:	eor	r6, r6, r0
   1b6e0:	str	r4, [sp, #52]	; 0x34
   1b6e4:	eor	r4, r8, r9
   1b6e8:	eor	ip, ip, r4
   1b6ec:	ldr	r4, [sp, #64]	; 0x40
   1b6f0:	eor	r6, r6, r2
   1b6f4:	add	r0, r3, sl
   1b6f8:	ror	r6, r6, #31
   1b6fc:	add	r7, r0, r7
   1b700:	ldr	r0, [sp, #60]	; 0x3c
   1b704:	add	ip, ip, r7
   1b708:	mov	r2, r6
   1b70c:	ror	r6, lr, #2
   1b710:	ldr	r7, [sp, #52]	; 0x34
   1b714:	add	ip, ip, lr, ror #27
   1b718:	eor	r4, r4, r0
   1b71c:	eor	r0, r9, r5
   1b720:	eor	r0, r0, lr
   1b724:	mov	lr, r3
   1b728:	ldr	r3, [sp, #68]	; 0x44
   1b72c:	add	r7, r7, sl
   1b730:	ldr	sl, [sp, #28]
   1b734:	add	r8, r7, r8
   1b738:	add	r8, r0, r8
   1b73c:	ldr	r7, [sp, #16]
   1b740:	add	r8, r8, ip, ror #27
   1b744:	eor	r1, r1, r3
   1b748:	mov	r3, r2
   1b74c:	ldr	r0, [sp, #32]
   1b750:	eor	r4, r4, sl
   1b754:	ror	sl, ip, #2
   1b758:	str	r3, [sp, #80]	; 0x50
   1b75c:	eor	r4, r4, lr
   1b760:	ldr	r2, [sp, #60]	; 0x3c
   1b764:	ror	lr, r4, #31
   1b768:	eor	r4, r5, r6
   1b76c:	eor	ip, ip, r4
   1b770:	eor	r1, r1, r0
   1b774:	ror	r0, r8, #2
   1b778:	str	lr, [sp, #56]	; 0x38
   1b77c:	add	lr, r3, r7
   1b780:	add	r9, lr, r9
   1b784:	ldr	lr, [sp, #52]	; 0x34
   1b788:	eor	r2, r2, fp
   1b78c:	add	r9, ip, r9
   1b790:	mov	ip, r3
   1b794:	ldr	r3, [sp, #68]	; 0x44
   1b798:	add	r9, r9, r8, ror #27
   1b79c:	eor	r1, r1, lr
   1b7a0:	ldr	lr, [sp, #36]	; 0x24
   1b7a4:	ror	r4, r1, #31
   1b7a8:	ldr	r1, [sp, #56]	; 0x38
   1b7ac:	str	r4, [sp, #60]	; 0x3c
   1b7b0:	eor	r2, r2, lr
   1b7b4:	mov	lr, r7
   1b7b8:	eor	r2, r2, ip
   1b7bc:	ror	ip, r9, #2
   1b7c0:	add	r7, r1, r7
   1b7c4:	eor	r1, r6, sl
   1b7c8:	add	r5, r7, r5
   1b7cc:	ror	r7, r2, #31
   1b7d0:	ldr	r2, [sp, #20]
   1b7d4:	eor	r8, r8, r1
   1b7d8:	add	r5, r8, r5
   1b7dc:	str	r7, [sp, #64]	; 0x40
   1b7e0:	mov	r7, lr
   1b7e4:	add	lr, r4, lr
   1b7e8:	ldr	r4, [sp, #40]	; 0x28
   1b7ec:	add	r1, r5, r9, ror #27
   1b7f0:	add	r6, lr, r6
   1b7f4:	eor	r3, r3, r2
   1b7f8:	eor	r2, sl, r0
   1b7fc:	ldr	r8, [sp, #56]	; 0x38
   1b800:	eor	r9, r9, r2
   1b804:	add	r9, r9, r6
   1b808:	add	r9, r9, r1, ror #27
   1b80c:	ldr	r2, [sp, #24]
   1b810:	eor	r3, r3, r4
   1b814:	ror	r4, r1, #2
   1b818:	ldr	lr, [sp, #72]	; 0x48
   1b81c:	eor	r3, r3, r8
   1b820:	ror	r6, r3, #31
   1b824:	eor	r3, r0, ip
   1b828:	ldr	r8, [sp, #20]
   1b82c:	eor	r3, r3, r1
   1b830:	ldr	r1, [sp, #60]	; 0x3c
   1b834:	str	r6, [sp, #68]	; 0x44
   1b838:	eor	fp, fp, lr
   1b83c:	ror	lr, r9, #2
   1b840:	ldr	r6, [sp, #64]	; 0x40
   1b844:	add	r5, r6, r7
   1b848:	ldr	r6, [sp, #44]	; 0x2c
   1b84c:	add	sl, r5, sl
   1b850:	add	sl, r3, sl
   1b854:	eor	fp, fp, r6
   1b858:	eor	r6, r8, r2
   1b85c:	add	r2, sl, r9, ror #27
   1b860:	eor	fp, fp, r1
   1b864:	ldr	sl, [sp, #28]
   1b868:	ror	r3, fp, #31
   1b86c:	ldr	r8, [sp, #48]	; 0x30
   1b870:	str	r3, [sp, #20]
   1b874:	ldr	fp, [sp, #64]	; 0x40
   1b878:	ldr	r3, [sp, #68]	; 0x44
   1b87c:	eor	r1, r6, r8
   1b880:	ror	r6, r2, #2
   1b884:	eor	r1, r1, fp
   1b888:	add	r5, r3, r7
   1b88c:	eor	r3, ip, r4
   1b890:	eor	r9, r9, r3
   1b894:	ldr	r3, [sp, #72]	; 0x48
   1b898:	add	r0, r5, r0
   1b89c:	add	r0, r9, r0
   1b8a0:	mov	r9, r7
   1b8a4:	ror	r5, r1, #31
   1b8a8:	eor	r1, r4, lr
   1b8ac:	str	r5, [sp, #72]	; 0x48
   1b8b0:	eor	r8, r3, sl
   1b8b4:	ldr	r3, [sp, #20]
   1b8b8:	add	r7, r3, r7
   1b8bc:	add	r3, r0, r2, ror #27
   1b8c0:	ldr	r0, [sp, #52]	; 0x34
   1b8c4:	add	ip, r7, ip
   1b8c8:	eor	r2, r2, r1
   1b8cc:	ldr	r1, [sp, #32]
   1b8d0:	add	ip, r2, ip
   1b8d4:	add	ip, ip, r3, ror #27
   1b8d8:	ldr	r7, [sp, #68]	; 0x44
   1b8dc:	eor	r8, r8, r0
   1b8e0:	ror	r0, r3, #2
   1b8e4:	ldr	r2, [sp, #20]
   1b8e8:	eor	r8, r8, r7
   1b8ec:	ldr	r7, [sp, #24]
   1b8f0:	eor	sl, r7, r1
   1b8f4:	ror	r7, r8, #31
   1b8f8:	add	r8, r5, r9
   1b8fc:	eor	r5, lr, r6
   1b900:	add	r4, r8, r4
   1b904:	ror	r1, ip, #2
   1b908:	eor	r3, r3, r5
   1b90c:	str	r7, [sp, #24]
   1b910:	add	r3, r3, r4
   1b914:	ldr	r7, [sp, #80]	; 0x50
   1b918:	eor	sl, sl, r7
   1b91c:	ldr	r7, [sp, #36]	; 0x24
   1b920:	eor	sl, sl, r2
   1b924:	ror	sl, sl, #31
   1b928:	ldr	r2, [sp, #28]
   1b92c:	str	sl, [sp, #28]
   1b930:	ldr	sl, [sp, #56]	; 0x38
   1b934:	eor	r8, r2, r7
   1b938:	add	r2, r3, ip, ror #27
   1b93c:	eor	r3, r6, r0
   1b940:	eor	r3, r3, ip
   1b944:	eor	r4, r8, sl
   1b948:	ldr	sl, [sp, #24]
   1b94c:	ldr	r8, [sp, #72]	; 0x48
   1b950:	add	r5, sl, r9
   1b954:	add	lr, r5, lr
   1b958:	eor	r4, r4, r8
   1b95c:	add	r3, r3, lr
   1b960:	ror	ip, r4, #31
   1b964:	ldr	r4, [sp, #40]	; 0x28
   1b968:	eor	lr, r0, r1
   1b96c:	add	r3, r3, r2, ror #27
   1b970:	mov	r5, ip
   1b974:	ldr	ip, [sp, #32]
   1b978:	eor	r7, ip, r4
   1b97c:	ldr	ip, [sp, #28]
   1b980:	ror	r4, r2, #2
   1b984:	eor	r2, r2, lr
   1b988:	add	r8, ip, r9
   1b98c:	ldr	ip, [sp, #60]	; 0x3c
   1b990:	add	r6, r8, r6
   1b994:	str	r5, [sp, #76]	; 0x4c
   1b998:	ldr	lr, [sp, #36]	; 0x24
   1b99c:	add	r6, r2, r6
   1b9a0:	add	r6, r6, r3, ror #27
   1b9a4:	ldr	r2, [sp, #40]	; 0x28
   1b9a8:	eor	r7, r7, ip
   1b9ac:	ror	ip, r3, #2
   1b9b0:	ldr	r8, [sp, #44]	; 0x2c
   1b9b4:	eor	r7, r7, sl
   1b9b8:	eor	sl, lr, r8
   1b9bc:	ror	lr, r7, #31
   1b9c0:	add	r7, r5, r9
   1b9c4:	add	r0, r7, r0
   1b9c8:	eor	r5, r1, r4
   1b9cc:	ldr	r7, [sp, #48]	; 0x30
   1b9d0:	eor	sl, sl, fp
   1b9d4:	eor	r3, r3, r5
   1b9d8:	str	lr, [sp, #32]
   1b9dc:	add	r3, r3, r0
   1b9e0:	ldr	lr, [sp, #28]
   1b9e4:	eor	r8, r2, r7
   1b9e8:	add	r2, r3, r6, ror #27
   1b9ec:	eor	r3, r4, ip
   1b9f0:	ldr	r7, [sp, #76]	; 0x4c
   1b9f4:	eor	sl, sl, lr
   1b9f8:	ror	lr, r6, #2
   1b9fc:	eor	r6, r6, r3
   1ba00:	ror	r0, sl, #31
   1ba04:	ldr	fp, [sp, #32]
   1ba08:	mov	sl, r0
   1ba0c:	ldr	r0, [sp, #68]	; 0x44
   1ba10:	str	sl, [sp, #40]	; 0x28
   1ba14:	add	r5, fp, r9
   1ba18:	add	r1, r5, r1
   1ba1c:	eor	r0, r8, r0
   1ba20:	ldr	r8, [sp, #52]	; 0x34
   1ba24:	add	r6, r6, r1
   1ba28:	eor	r0, r0, r7
   1ba2c:	add	r7, sl, r9
   1ba30:	ror	r1, r2, #2
   1ba34:	ror	r3, r0, #31
   1ba38:	eor	r0, ip, lr
   1ba3c:	add	r4, r7, r4
   1ba40:	eor	r7, r0, r2
   1ba44:	add	r7, r7, r4
   1ba48:	str	r3, [sp, #36]	; 0x24
   1ba4c:	ldr	r4, [sp, #36]	; 0x24
   1ba50:	ldr	r3, [sp, #44]	; 0x2c
   1ba54:	eor	sl, r3, r8
   1ba58:	add	r3, r6, r2, ror #27
   1ba5c:	ldr	r2, [sp, #20]
   1ba60:	add	r8, r4, r9
   1ba64:	eor	r4, lr, r1
   1ba68:	mov	r9, fp
   1ba6c:	ldr	fp, [sp, #80]	; 0x50
   1ba70:	ror	r5, r3, #2
   1ba74:	add	r7, r7, r3, ror #27
   1ba78:	eor	r3, r3, r4
   1ba7c:	add	ip, r8, ip
   1ba80:	add	r3, r3, ip
   1ba84:	ldr	r8, [sp, #24]
   1ba88:	eor	sl, sl, r2
   1ba8c:	add	r0, r3, r7, ror #27
   1ba90:	ldr	r2, [sp, #48]	; 0x30
   1ba94:	eor	sl, sl, r9
   1ba98:	ror	ip, r7, #2
   1ba9c:	ror	r9, sl, #31
   1baa0:	ldr	r4, [sp, #72]	; 0x48
   1baa4:	ldr	sl, [sp, #104]	; 0x68
   1baa8:	eor	r6, r2, fp
   1baac:	str	r9, [sp, #44]	; 0x2c
   1bab0:	eor	r6, r6, r4
   1bab4:	ldr	r4, [sp, #40]	; 0x28
   1bab8:	add	r3, r9, sl
   1babc:	add	lr, r3, lr
   1bac0:	orr	r3, r0, ip
   1bac4:	add	lr, lr, r0, ror #27
   1bac8:	and	r3, r3, r5
   1bacc:	eor	r2, r6, r4
   1bad0:	ldr	r4, [sp, #56]	; 0x38
   1bad4:	ror	r6, r2, #31
   1bad8:	ldr	r2, [sp, #52]	; 0x34
   1badc:	add	r9, r6, sl
   1bae0:	str	r6, [sp, #48]	; 0x30
   1bae4:	ldr	r6, [sp, #36]	; 0x24
   1bae8:	eor	r4, r2, r4
   1baec:	orr	r2, r7, r5
   1baf0:	eor	r4, r4, r8
   1baf4:	and	r2, r2, r1
   1baf8:	ror	r8, r0, #2
   1bafc:	and	r7, r7, r5
   1bb00:	add	r1, r9, r1
   1bb04:	ldr	r9, [sp, #28]
   1bb08:	eor	r4, r4, r6
   1bb0c:	mov	r6, fp
   1bb10:	ldr	fp, [sp, #60]	; 0x3c
   1bb14:	orr	r7, r2, r7
   1bb18:	ror	r2, r4, #31
   1bb1c:	add	r7, r7, lr
   1bb20:	and	r0, r0, ip
   1bb24:	ldr	lr, [sp, #44]	; 0x2c
   1bb28:	orr	r0, r3, r0
   1bb2c:	add	r3, r2, sl
   1bb30:	str	r2, [sp, #52]	; 0x34
   1bb34:	add	r1, r0, r1
   1bb38:	add	r5, r3, r5
   1bb3c:	ldr	r2, [sp, #56]	; 0x38
   1bb40:	add	r1, r1, r7, ror #27
   1bb44:	eor	r6, r6, fp
   1bb48:	eor	r6, r6, r9
   1bb4c:	ldr	fp, [sp, #64]	; 0x40
   1bb50:	ror	r9, r7, #2
   1bb54:	eor	r6, r6, lr
   1bb58:	add	r5, r5, r1, ror #27
   1bb5c:	ldr	lr, [sp, #76]	; 0x4c
   1bb60:	orr	r3, r1, r9
   1bb64:	ror	r0, r6, #31
   1bb68:	and	r3, r3, r8
   1bb6c:	add	r6, r0, sl
   1bb70:	eor	r4, r2, fp
   1bb74:	str	r9, [sp, #64]	; 0x40
   1bb78:	and	r9, r1, r9
   1bb7c:	orr	r2, r7, r8
   1bb80:	and	r7, r7, r8
   1bb84:	str	r0, [sp, #56]	; 0x38
   1bb88:	eor	r4, r4, lr
   1bb8c:	ror	lr, r1, #2
   1bb90:	ldr	r1, [sp, #48]	; 0x30
   1bb94:	and	r2, r2, ip
   1bb98:	orr	r3, r3, r9
   1bb9c:	orr	r2, r2, r7
   1bba0:	add	ip, r6, ip
   1bba4:	ldr	r9, [sp, #64]	; 0x40
   1bba8:	add	ip, r3, ip
   1bbac:	add	r5, r2, r5
   1bbb0:	ldr	r0, [sp, #68]	; 0x44
   1bbb4:	add	ip, ip, r5, ror #27
   1bbb8:	eor	r4, r4, r1
   1bbbc:	ror	r7, r4, #31
   1bbc0:	ldr	r4, [sp, #40]	; 0x28
   1bbc4:	ldr	r1, [sp, #60]	; 0x3c
   1bbc8:	add	r3, r7, sl
   1bbcc:	mov	r6, r7
   1bbd0:	add	r8, r3, r8
   1bbd4:	ldr	r7, [sp, #32]
   1bbd8:	add	r8, r8, ip, ror #27
   1bbdc:	str	r6, [sp, #80]	; 0x50
   1bbe0:	ror	r6, r5, #2
   1bbe4:	ldr	r2, [sp, #52]	; 0x34
   1bbe8:	eor	r1, r1, r0
   1bbec:	orr	r3, ip, r6
   1bbf0:	eor	r1, r1, r7
   1bbf4:	eor	r1, r1, r2
   1bbf8:	ldr	r2, [sp, #20]
   1bbfc:	ror	r7, r1, #31
   1bc00:	orr	r1, r5, lr
   1bc04:	and	r5, r5, lr
   1bc08:	and	r1, r1, r9
   1bc0c:	and	r9, r3, lr
   1bc10:	mov	r3, r0
   1bc14:	ldr	r0, [sp, #72]	; 0x48
   1bc18:	orr	r1, r1, r5
   1bc1c:	add	r8, r1, r8
   1bc20:	str	r7, [sp, #60]	; 0x3c
   1bc24:	add	r7, r7, sl
   1bc28:	eor	r2, fp, r2
   1bc2c:	ldr	fp, [sp, #56]	; 0x38
   1bc30:	eor	r4, r2, r4
   1bc34:	ror	r2, ip, #2
   1bc38:	and	ip, ip, r6
   1bc3c:	orr	ip, r9, ip
   1bc40:	ldr	r9, [sp, #36]	; 0x24
   1bc44:	eor	r3, r3, r0
   1bc48:	ldr	r0, [sp, #64]	; 0x40
   1bc4c:	eor	r4, r4, fp
   1bc50:	ror	r5, r4, #31
   1bc54:	ldr	fp, [sp, #20]
   1bc58:	eor	r3, r3, r9
   1bc5c:	mov	r9, sl
   1bc60:	ror	r4, r8, #2
   1bc64:	ldr	r1, [sp, #80]	; 0x50
   1bc68:	add	r0, r7, r0
   1bc6c:	str	r5, [sp, #84]	; 0x54
   1bc70:	ldr	r7, [sp, #24]
   1bc74:	add	ip, ip, r0
   1bc78:	orr	r0, r8, r2
   1bc7c:	add	ip, ip, r8, ror #27
   1bc80:	and	r0, r0, r6
   1bc84:	and	r8, r8, r2
   1bc88:	orr	r0, r0, r8
   1bc8c:	eor	r3, r3, r1
   1bc90:	add	r1, r5, sl
   1bc94:	ror	r5, ip, #2
   1bc98:	ror	r3, r3, #31
   1bc9c:	add	lr, r1, lr
   1bca0:	ldr	sl, [sp, #72]	; 0x48
   1bca4:	eor	fp, fp, r7
   1bca8:	add	lr, lr, ip, ror #27
   1bcac:	mov	r1, r3
   1bcb0:	ldr	r3, [sp, #44]	; 0x2c
   1bcb4:	add	r7, r1, r9
   1bcb8:	add	r0, r0, lr
   1bcbc:	str	r1, [sp, #88]	; 0x58
   1bcc0:	add	r6, r7, r6
   1bcc4:	mov	lr, r9
   1bcc8:	ldr	r1, [sp, #60]	; 0x3c
   1bccc:	ror	r9, r0, #2
   1bcd0:	eor	fp, fp, r3
   1bcd4:	orr	r3, ip, r4
   1bcd8:	and	r3, r3, r2
   1bcdc:	and	ip, ip, r4
   1bce0:	orr	ip, r3, ip
   1bce4:	eor	fp, fp, r1
   1bce8:	ldr	r1, [sp, #28]
   1bcec:	add	ip, ip, r6
   1bcf0:	ror	r8, fp, #31
   1bcf4:	ldr	r6, [sp, #84]	; 0x54
   1bcf8:	add	ip, ip, r0, ror #27
   1bcfc:	mov	fp, r8
   1bd00:	ldr	r8, [sp, #48]	; 0x30
   1bd04:	eor	r1, sl, r1
   1bd08:	str	fp, [sp, #64]	; 0x40
   1bd0c:	ldr	sl, [sp, #24]
   1bd10:	eor	r1, r1, r8
   1bd14:	eor	r3, r1, r6
   1bd18:	ldr	r6, [sp, #76]	; 0x4c
   1bd1c:	add	r1, fp, lr
   1bd20:	add	r2, r1, r2
   1bd24:	orr	r1, r0, r5
   1bd28:	and	r1, r1, r4
   1bd2c:	and	r0, r0, r5
   1bd30:	ldr	fp, [sp, #32]
   1bd34:	orr	r1, r1, r0
   1bd38:	add	r2, r2, ip, ror #27
   1bd3c:	ldr	r0, [sp, #56]	; 0x38
   1bd40:	eor	r8, sl, r6
   1bd44:	ror	sl, r3, #31
   1bd48:	orr	r3, ip, r9
   1bd4c:	ldr	r6, [sp, #52]	; 0x34
   1bd50:	and	r3, r3, r5
   1bd54:	add	r2, r1, r2
   1bd58:	add	r7, sl, lr
   1bd5c:	str	sl, [sp, #92]	; 0x5c
   1bd60:	add	r4, r7, r4
   1bd64:	ldr	r1, [sp, #80]	; 0x50
   1bd68:	ldr	sl, [sp, #88]	; 0x58
   1bd6c:	eor	r6, r8, r6
   1bd70:	mov	r8, lr
   1bd74:	ror	lr, ip, #2
   1bd78:	and	ip, ip, r9
   1bd7c:	orr	ip, r3, ip
   1bd80:	ldr	r3, [sp, #64]	; 0x40
   1bd84:	add	ip, ip, r4
   1bd88:	ldr	r4, [sp, #40]	; 0x28
   1bd8c:	add	ip, ip, r2, ror #27
   1bd90:	eor	r6, r6, sl
   1bd94:	ldr	sl, [sp, #28]
   1bd98:	ror	r7, r6, #31
   1bd9c:	str	r7, [sp, #96]	; 0x60
   1bda0:	eor	sl, sl, fp
   1bda4:	ror	fp, r2, #2
   1bda8:	eor	sl, sl, r0
   1bdac:	ldr	r0, [sp, #76]	; 0x4c
   1bdb0:	eor	sl, sl, r3
   1bdb4:	add	r3, r7, r8
   1bdb8:	add	r5, r3, r5
   1bdbc:	orr	r3, ip, fp
   1bdc0:	ldr	r7, [sp, #32]
   1bdc4:	add	r5, r5, ip, ror #27
   1bdc8:	and	r3, r3, lr
   1bdcc:	eor	r4, r0, r4
   1bdd0:	ror	r0, sl, #31
   1bdd4:	ldr	sl, [sp, #92]	; 0x5c
   1bdd8:	eor	r4, r4, r1
   1bddc:	mov	r6, r0
   1bde0:	orr	r0, r2, lr
   1bde4:	add	r1, r6, r8
   1bde8:	and	r0, r0, r9
   1bdec:	str	r6, [sp, #68]	; 0x44
   1bdf0:	ror	r6, ip, #2
   1bdf4:	and	ip, ip, fp
   1bdf8:	eor	r4, r4, sl
   1bdfc:	ldr	sl, [sp, #36]	; 0x24
   1be00:	add	r9, r1, r9
   1be04:	orr	r3, r3, ip
   1be08:	and	r2, r2, lr
   1be0c:	ldr	ip, [sp, #60]	; 0x3c
   1be10:	add	r3, r3, r9
   1be14:	orr	r2, r0, r2
   1be18:	ror	r0, r4, #31
   1be1c:	add	r5, r2, r5
   1be20:	ldr	r4, [sp, #36]	; 0x24
   1be24:	add	r3, r3, r5, ror #27
   1be28:	eor	r7, r7, sl
   1be2c:	ldr	r9, [sp, #96]	; 0x60
   1be30:	eor	r7, r7, ip
   1be34:	add	ip, r0, r8
   1be38:	str	r0, [sp, #76]	; 0x4c
   1be3c:	ldr	sl, [sp, #40]	; 0x28
   1be40:	add	lr, ip, lr
   1be44:	orr	r0, r5, r6
   1be48:	and	r0, r0, fp
   1be4c:	add	lr, lr, r3, ror #27
   1be50:	ldr	r2, [sp, #44]	; 0x2c
   1be54:	eor	r7, r7, r9
   1be58:	ror	r9, r5, #2
   1be5c:	and	r5, r5, r6
   1be60:	ror	r7, r7, #31
   1be64:	orr	r1, r3, r9
   1be68:	mov	ip, r7
   1be6c:	ldr	r7, [sp, #84]	; 0x54
   1be70:	and	r1, r1, r6
   1be74:	eor	sl, sl, r2
   1be78:	str	ip, [sp, #100]	; 0x64
   1be7c:	eor	sl, sl, r7
   1be80:	add	r7, ip, r8
   1be84:	ldr	ip, [sp, #68]	; 0x44
   1be88:	add	r7, r7, fp
   1be8c:	ror	r8, r3, #2
   1be90:	and	r3, r3, r9
   1be94:	ldr	fp, [sp, #88]	; 0x58
   1be98:	orr	r3, r1, r3
   1be9c:	add	r1, r3, r7
   1bea0:	ldr	r3, [sp, #44]	; 0x2c
   1bea4:	eor	r2, sl, ip
   1bea8:	ldr	ip, [sp, #48]	; 0x30
   1beac:	ror	r2, r2, #31
   1beb0:	str	r2, [sp, #72]	; 0x48
   1beb4:	eor	r4, r4, ip
   1beb8:	orr	ip, r0, r5
   1bebc:	ldr	r0, [sp, #52]	; 0x34
   1bec0:	add	ip, ip, lr
   1bec4:	eor	fp, r4, fp
   1bec8:	ldr	r4, [sp, #76]	; 0x4c
   1becc:	add	r1, r1, ip, ror #27
   1bed0:	ror	r7, ip, #2
   1bed4:	ldr	lr, [sp, #104]	; 0x68
   1bed8:	eor	r5, r3, r0
   1bedc:	orr	r0, ip, r8
   1bee0:	ldr	r3, [sp, #64]	; 0x40
   1bee4:	and	ip, ip, r8
   1bee8:	and	r0, r0, r9
   1beec:	eor	fp, fp, r4
   1bef0:	orr	r0, r0, ip
   1bef4:	add	r4, r2, lr
   1bef8:	mov	r2, lr
   1befc:	add	r4, r4, r6
   1bf00:	ror	r6, fp, #31
   1bf04:	ldr	fp, [sp, #56]	; 0x38
   1bf08:	eor	r5, r5, r3
   1bf0c:	add	r4, r4, r1, ror #27
   1bf10:	orr	r3, r1, r7
   1bf14:	add	sl, r6, lr
   1bf18:	ldr	lr, [sp, #100]	; 0x64
   1bf1c:	and	r3, r3, r8
   1bf20:	add	r9, sl, r9
   1bf24:	str	r6, [sp, #44]	; 0x2c
   1bf28:	ror	r6, r1, #2
   1bf2c:	and	r1, r1, r7
   1bf30:	ldr	sl, [sp, #92]	; 0x5c
   1bf34:	add	r0, r0, r4
   1bf38:	orr	r3, r3, r1
   1bf3c:	ldr	r4, [sp, #52]	; 0x34
   1bf40:	add	r3, r3, r9
   1bf44:	eor	r5, r5, lr
   1bf48:	add	r3, r3, r0, ror #27
   1bf4c:	ldr	lr, [sp, #48]	; 0x30
   1bf50:	ror	r5, r5, #31
   1bf54:	ldr	r1, [sp, #72]	; 0x48
   1bf58:	mov	ip, r5
   1bf5c:	ror	r5, r0, #2
   1bf60:	eor	lr, lr, fp
   1bf64:	ldr	fp, [sp, #80]	; 0x50
   1bf68:	eor	lr, lr, sl
   1bf6c:	str	ip, [sp, #80]	; 0x50
   1bf70:	eor	lr, lr, r1
   1bf74:	mov	r1, ip
   1bf78:	add	r1, r1, r2
   1bf7c:	mov	ip, r2
   1bf80:	ldr	r2, [sp, #44]	; 0x2c
   1bf84:	ror	r9, lr, #31
   1bf88:	add	r8, r1, r8
   1bf8c:	orr	lr, r3, r5
   1bf90:	eor	sl, r4, fp
   1bf94:	ldr	r4, [sp, #96]	; 0x60
   1bf98:	orr	r1, r0, r6
   1bf9c:	and	lr, lr, r6
   1bfa0:	add	r8, r8, r3, ror #27
   1bfa4:	and	r1, r1, r7
   1bfa8:	str	r9, [sp, #48]	; 0x30
   1bfac:	eor	sl, sl, r4
   1bfb0:	and	r4, r0, r6
   1bfb4:	ror	r0, r3, #2
   1bfb8:	eor	sl, sl, r2
   1bfbc:	and	r3, r3, r5
   1bfc0:	ror	r2, sl, #31
   1bfc4:	ldr	sl, [sp, #60]	; 0x3c
   1bfc8:	orr	r3, lr, r3
   1bfcc:	orr	r1, r1, r4
   1bfd0:	ldr	lr, [sp, #68]	; 0x44
   1bfd4:	add	r8, r1, r8
   1bfd8:	str	r2, [sp, #20]
   1bfdc:	mov	r2, ip
   1bfe0:	add	ip, r9, ip
   1bfe4:	ldr	r1, [sp, #20]
   1bfe8:	add	r7, ip, r7
   1bfec:	add	r3, r3, r7
   1bff0:	ror	r7, r8, #2
   1bff4:	ldr	r9, [sp, #56]	; 0x38
   1bff8:	add	ip, r3, r8, ror #27
   1bffc:	add	r3, r1, r2
   1c000:	add	r6, r3, r6
   1c004:	orr	r3, ip, r7
   1c008:	eor	r9, r9, sl
   1c00c:	ldr	sl, [sp, #84]	; 0x54
   1c010:	add	r6, r6, ip, ror #27
   1c014:	eor	r4, r9, lr
   1c018:	and	r3, r3, r0
   1c01c:	ldr	r9, [sp, #80]	; 0x50
   1c020:	eor	lr, fp, sl
   1c024:	ldr	fp, [sp, #88]	; 0x58
   1c028:	eor	r4, r4, r9
   1c02c:	ldr	r9, [sp, #76]	; 0x4c
   1c030:	ror	r1, r4, #31
   1c034:	ldr	r4, [sp, #60]	; 0x3c
   1c038:	str	r1, [sp, #24]
   1c03c:	orr	r1, r8, r0
   1c040:	and	r8, r8, r0
   1c044:	eor	lr, lr, r9
   1c048:	ldr	r9, [sp, #48]	; 0x30
   1c04c:	and	r1, r1, r5
   1c050:	orr	r1, r1, r8
   1c054:	mov	r8, r2
   1c058:	ldr	r2, [sp, #20]
   1c05c:	add	r1, r1, r6
   1c060:	eor	lr, lr, r9
   1c064:	eor	r9, r4, fp
   1c068:	ror	r4, lr, #31
   1c06c:	ldr	lr, [sp, #100]	; 0x64
   1c070:	str	r4, [sp, #28]
   1c074:	ror	r4, ip, #2
   1c078:	and	ip, ip, r7
   1c07c:	orr	ip, r3, ip
   1c080:	eor	lr, r9, lr
   1c084:	ldr	r9, [sp, #24]
   1c088:	eor	lr, lr, r2
   1c08c:	ror	r6, lr, #31
   1c090:	ldr	r2, [sp, #28]
   1c094:	add	r9, r9, r8
   1c098:	ldr	r8, [sp, #64]	; 0x40
   1c09c:	add	r5, r9, r5
   1c0a0:	str	r6, [sp, #32]
   1c0a4:	eor	r6, r7, r4
   1c0a8:	add	ip, ip, r5
   1c0ac:	ldr	r9, [sp, #12]
   1c0b0:	ror	r5, r1, #2
   1c0b4:	add	ip, ip, r1, ror #27
   1c0b8:	eor	r1, r1, r6
   1c0bc:	ldr	r6, [sp, #24]
   1c0c0:	eor	r8, sl, r8
   1c0c4:	ldr	lr, [sp, #72]	; 0x48
   1c0c8:	add	r3, r2, r9
   1c0cc:	add	r0, r3, r0
   1c0d0:	ldr	sl, [sp, #92]	; 0x5c
   1c0d4:	add	r3, r1, r0
   1c0d8:	ldr	r0, [sp, #32]
   1c0dc:	add	r3, r3, ip, ror #27
   1c0e0:	eor	r8, r8, lr
   1c0e4:	eor	r8, r8, r6
   1c0e8:	ror	r6, ip, #2
   1c0ec:	ror	r1, r8, #31
   1c0f0:	eor	lr, fp, sl
   1c0f4:	ldr	fp, [sp, #96]	; 0x60
   1c0f8:	add	r8, r0, r9
   1c0fc:	eor	r0, r4, r5
   1c100:	str	r1, [sp, #36]	; 0x24
   1c104:	eor	ip, ip, r0
   1c108:	mov	r0, r2
   1c10c:	add	r7, r8, r7
   1c110:	ldr	r2, [sp, #36]	; 0x24
   1c114:	add	r7, ip, r7
   1c118:	ldr	r1, [sp, #44]	; 0x2c
   1c11c:	add	r7, r7, r3, ror #27
   1c120:	ldr	r8, [sp, #64]	; 0x40
   1c124:	eor	lr, lr, r1
   1c128:	eor	r1, lr, r0
   1c12c:	ror	lr, r3, #2
   1c130:	ror	ip, r1, #31
   1c134:	eor	r0, r8, fp
   1c138:	ldr	r8, [sp, #32]
   1c13c:	eor	r1, r5, r6
   1c140:	eor	r1, r1, r3
   1c144:	str	ip, [sp, #40]	; 0x28
   1c148:	ldr	ip, [sp, #80]	; 0x50
   1c14c:	eor	r0, r0, ip
   1c150:	add	ip, r2, r9
   1c154:	eor	r0, r0, r8
   1c158:	ldr	r8, [sp, #40]	; 0x28
   1c15c:	add	r4, ip, r4
   1c160:	ror	r3, r0, #31
   1c164:	add	r1, r1, r4
   1c168:	mov	r4, r9
   1c16c:	ror	r0, r7, #2
   1c170:	eor	ip, r6, lr
   1c174:	add	r1, r1, r7, ror #27
   1c178:	eor	ip, ip, r7
   1c17c:	str	r3, [sp, #52]	; 0x34
   1c180:	ldr	r3, [sp, #68]	; 0x44
   1c184:	add	r9, r8, r9
   1c188:	ror	r7, r1, #2
   1c18c:	add	r9, r9, r5
   1c190:	ldr	r8, [sp, #48]	; 0x30
   1c194:	add	ip, ip, r9
   1c198:	eor	r9, r0, r7
   1c19c:	add	ip, ip, r1, ror #27
   1c1a0:	eor	r3, sl, r3
   1c1a4:	ldr	sl, [sp, #76]	; 0x4c
   1c1a8:	eor	r9, r9, ip
   1c1ac:	eor	r3, r3, r8
   1c1b0:	eor	r3, r3, r2
   1c1b4:	ror	r2, r3, #31
   1c1b8:	ldr	r3, [sp, #20]
   1c1bc:	eor	r5, fp, sl
   1c1c0:	ldr	fp, [sp, #52]	; 0x34
   1c1c4:	str	r2, [sp, #56]	; 0x38
   1c1c8:	eor	r5, r5, r3
   1c1cc:	ldr	r3, [sp, #68]	; 0x44
   1c1d0:	add	r8, fp, r4
   1c1d4:	ldr	fp, [sp, #40]	; 0x28
   1c1d8:	eor	r4, lr, r0
   1c1dc:	add	r6, r8, r6
   1c1e0:	eor	r1, r1, r4
   1c1e4:	ldr	r8, [sp, #12]
   1c1e8:	add	r1, r1, r6
   1c1ec:	add	r1, r1, ip, ror #27
   1c1f0:	ldr	r6, [sp, #24]
   1c1f4:	eor	r5, r5, fp
   1c1f8:	ldr	fp, [sp, #100]	; 0x64
   1c1fc:	ror	r5, r5, #31
   1c200:	eor	r4, r3, fp
   1c204:	add	r3, r2, r8
   1c208:	ldr	r2, [sp, #52]	; 0x34
   1c20c:	eor	r4, r4, r6
   1c210:	add	r3, r3, lr
   1c214:	ror	r6, ip, #2
   1c218:	ldr	ip, [sp, #72]	; 0x48
   1c21c:	add	r3, r9, r3
   1c220:	add	r3, r3, r1, ror #27
   1c224:	ldr	r9, [sp, #28]
   1c228:	eor	r4, r4, r2
   1c22c:	ror	lr, r4, #31
   1c230:	add	r4, r5, r8
   1c234:	eor	r8, r7, r6
   1c238:	add	r0, r4, r0
   1c23c:	ldr	r4, [sp, #56]	; 0x38
   1c240:	eor	ip, sl, ip
   1c244:	mov	r2, lr
   1c248:	ror	lr, r1, #2
   1c24c:	eor	r1, r1, r8
   1c250:	eor	ip, ip, r9
   1c254:	mov	sl, r2
   1c258:	ror	r8, r3, #2
   1c25c:	str	r2, [sp, #64]	; 0x40
   1c260:	eor	ip, ip, r4
   1c264:	ldr	r4, [sp, #44]	; 0x2c
   1c268:	ror	ip, ip, #31
   1c26c:	eor	r9, fp, r4
   1c270:	ldr	r4, [sp, #12]
   1c274:	ldr	fp, [sp, #32]
   1c278:	ldr	r2, [sp, #72]	; 0x48
   1c27c:	add	sl, sl, r4
   1c280:	add	r4, r1, r0
   1c284:	add	r1, r4, r3, ror #27
   1c288:	eor	r0, r6, lr
   1c28c:	add	r7, sl, r7
   1c290:	eor	r9, r9, fp
   1c294:	eor	r3, r3, r0
   1c298:	ldr	r0, [sp, #12]
   1c29c:	eor	r9, r9, r5
   1c2a0:	add	r3, r3, r7
   1c2a4:	ror	r7, r9, #31
   1c2a8:	ldr	sl, [sp, #80]	; 0x50
   1c2ac:	eor	r4, lr, r8
   1c2b0:	ror	r9, r1, #2
   1c2b4:	eor	r4, r4, r1
   1c2b8:	mov	fp, r7
   1c2bc:	ldr	r7, [sp, #36]	; 0x24
   1c2c0:	add	r3, r3, r1, ror #27
   1c2c4:	str	r9, [sp, #12]
   1c2c8:	ldr	r9, [sp, #64]	; 0x40
   1c2cc:	eor	r2, r2, sl
   1c2d0:	str	fp, [sp, #68]	; 0x44
   1c2d4:	eor	r2, r2, r7
   1c2d8:	add	r7, ip, r0
   1c2dc:	add	r6, r7, r6
   1c2e0:	add	r4, r6, r4
   1c2e4:	ldr	r6, [sp, #12]
   1c2e8:	eor	r2, r2, r9
   1c2ec:	add	r4, r4, r3, ror #27
   1c2f0:	ror	r1, r2, #31
   1c2f4:	ldr	r9, [sp, #40]	; 0x28
   1c2f8:	ldr	r2, [sp, #48]	; 0x30
   1c2fc:	str	r1, [sp, #60]	; 0x3c
   1c300:	eor	r7, r8, r6
   1c304:	ldr	r1, [sp, #44]	; 0x2c
   1c308:	eor	r7, r7, r3
   1c30c:	eor	r1, r1, r2
   1c310:	mov	r2, r1
   1c314:	mov	r1, fp
   1c318:	eor	r2, r2, r9
   1c31c:	mov	fp, r0
   1c320:	ror	r9, r4, #2
   1c324:	eor	r2, r2, ip
   1c328:	add	r0, r1, r0
   1c32c:	ror	r1, r3, #2
   1c330:	ror	r2, r2, #31
   1c334:	add	r0, r0, lr
   1c338:	ldr	r3, [sp, #20]
   1c33c:	add	r0, r0, r7
   1c340:	ldr	lr, [sp, #60]	; 0x3c
   1c344:	add	r7, r0, r4, ror #27
   1c348:	str	r2, [sp, #44]	; 0x2c
   1c34c:	mov	r2, r6
   1c350:	eor	r6, r6, r1
   1c354:	eor	r4, r4, r6
   1c358:	ldr	r6, [sp, #24]
   1c35c:	eor	r3, sl, r3
   1c360:	ldr	r0, [sp, #48]	; 0x30
   1c364:	add	lr, lr, fp
   1c368:	add	lr, lr, r8
   1c36c:	ldr	sl, [sp, #52]	; 0x34
   1c370:	ldr	r8, [sp, #68]	; 0x44
   1c374:	eor	r6, r0, r6
   1c378:	add	r0, lr, r4
   1c37c:	ldr	lr, [sp, #56]	; 0x38
   1c380:	add	r4, r0, r7, ror #27
   1c384:	eor	r0, r1, r9
   1c388:	eor	r3, r3, sl
   1c38c:	eor	r0, r0, r7
   1c390:	ldr	sl, [sp, #60]	; 0x3c
   1c394:	eor	r3, r3, r8
   1c398:	ror	r8, r7, #2
   1c39c:	ror	r3, r3, #31
   1c3a0:	ldr	r7, [sp, #28]
   1c3a4:	eor	r6, r6, lr
   1c3a8:	ldr	lr, [sp, #44]	; 0x2c
   1c3ac:	eor	r6, r6, sl
   1c3b0:	ldr	sl, [sp, #20]
   1c3b4:	ror	r6, r6, #31
   1c3b8:	add	lr, lr, fp
   1c3bc:	add	lr, lr, r2
   1c3c0:	mov	r2, fp
   1c3c4:	add	fp, r3, fp
   1c3c8:	eor	sl, sl, r7
   1c3cc:	ror	r7, r4, #2
   1c3d0:	add	fp, fp, r1
   1c3d4:	ldr	r1, [sp, #44]	; 0x2c
   1c3d8:	add	lr, lr, r0
   1c3dc:	eor	r5, r5, sl
   1c3e0:	eor	r0, r9, r8
   1c3e4:	add	lr, lr, r4, ror #27
   1c3e8:	eor	r0, r0, r4
   1c3ec:	ldr	r4, [sp, #24]
   1c3f0:	add	sl, r6, r2
   1c3f4:	str	r2, [sp, #12]
   1c3f8:	add	r0, r0, fp
   1c3fc:	ror	fp, lr, #2
   1c400:	ldr	r2, [sp, #64]	; 0x40
   1c404:	add	r0, r0, lr, ror #27
   1c408:	add	r9, sl, r9
   1c40c:	eor	r5, r5, r1
   1c410:	ldr	r1, [sp, #32]
   1c414:	ror	r5, r5, #31
   1c418:	eor	r4, r4, r1
   1c41c:	eor	r1, r8, r7
   1c420:	eor	r4, r4, r2
   1c424:	eor	r1, r1, lr
   1c428:	eor	r4, r4, r3
   1c42c:	ldr	r3, [sp, #28]
   1c430:	add	r9, r1, r9
   1c434:	eor	r1, r7, fp
   1c438:	add	r9, r9, r0, ror #27
   1c43c:	ldr	lr, [sp, #36]	; 0x24
   1c440:	ror	r4, r4, #31
   1c444:	ldr	r2, [sp, #12]
   1c448:	eor	lr, r3, lr
   1c44c:	ror	r3, r0, #2
   1c450:	eor	r0, r0, r1
   1c454:	eor	lr, lr, ip
   1c458:	ldr	r1, [sp, #40]	; 0x28
   1c45c:	add	ip, r5, r2
   1c460:	eor	r6, r6, lr
   1c464:	ror	lr, r9, #2
   1c468:	add	r8, ip, r8
   1c46c:	add	sl, r4, r2
   1c470:	ror	r6, r6, #31
   1c474:	add	ip, r0, r8
   1c478:	eor	r8, fp, r3
   1c47c:	ldr	r0, [sp, #32]
   1c480:	add	ip, ip, r9, ror #27
   1c484:	eor	r9, r9, r8
   1c488:	add	r7, sl, r7
   1c48c:	ldr	r8, [sp, #68]	; 0x44
   1c490:	add	sl, r6, r2
   1c494:	add	r7, r9, r7
   1c498:	add	fp, sl, fp
   1c49c:	mov	sl, r2
   1c4a0:	add	r7, r7, ip, ror #27
   1c4a4:	ldr	r9, [sp, #36]	; 0x24
   1c4a8:	eor	r1, r0, r1
   1c4ac:	eor	r0, r3, lr
   1c4b0:	ldr	r2, [sp, #60]	; 0x3c
   1c4b4:	eor	r0, r0, ip
   1c4b8:	eor	r1, r1, r8
   1c4bc:	add	fp, r0, fp
   1c4c0:	ror	r8, ip, #2
   1c4c4:	eor	r5, r5, r1
   1c4c8:	ldr	r0, [sp, #40]	; 0x28
   1c4cc:	add	fp, fp, r7, ror #27
   1c4d0:	add	r5, sl, r5, ror #31
   1c4d4:	ldr	r1, [sp, #52]	; 0x34
   1c4d8:	add	r5, r5, r3
   1c4dc:	ldr	ip, [sp, #56]	; 0x38
   1c4e0:	eor	r1, r9, r1
   1c4e4:	ror	r9, r7, #2
   1c4e8:	eor	r1, r1, r2
   1c4ec:	ldr	r2, [sp, #44]	; 0x2c
   1c4f0:	eor	ip, r0, ip
   1c4f4:	eor	r0, lr, r8
   1c4f8:	eor	r1, r1, r4
   1c4fc:	eor	r7, r7, r0
   1c500:	mov	r4, sl
   1c504:	add	r1, sl, r1, ror #31
   1c508:	add	r5, r5, r7
   1c50c:	ror	sl, fp, #2
   1c510:	eor	r0, r8, r9
   1c514:	eor	r2, r2, ip
   1c518:	add	r5, r5, fp, ror #27
   1c51c:	eor	fp, fp, r0
   1c520:	eor	r2, r2, r6
   1c524:	eor	r3, r9, sl
   1c528:	ldr	r0, [sp, #116]	; 0x74
   1c52c:	add	r2, r4, r2, ror #31
   1c530:	eor	r3, r3, r5
   1c534:	add	r1, r1, lr
   1c538:	add	r1, r1, fp
   1c53c:	add	r2, r2, r8
   1c540:	add	r1, r1, r5, ror #27
   1c544:	add	r3, r2, r3
   1c548:	ldr	r2, [sp, #124]	; 0x7c
   1c54c:	add	r0, r0, r5, ror #2
   1c550:	ldr	r5, [sp, #8]
   1c554:	add	r3, r3, r1, ror #27
   1c558:	str	r0, [sp, #116]	; 0x74
   1c55c:	add	ip, r2, r9
   1c560:	ldr	r2, [sp, #112]	; 0x70
   1c564:	add	lr, r5, #64	; 0x40
   1c568:	str	lr, [sp, #8]
   1c56c:	add	r4, r2, r1
   1c570:	ldr	r2, [sp, #120]	; 0x78
   1c574:	mov	r1, r4
   1c578:	str	r4, [sp, #112]	; 0x70
   1c57c:	str	ip, [sp, #124]	; 0x7c
   1c580:	add	r5, r2, sl
   1c584:	ldr	r2, [sp, #132]	; 0x84
   1c588:	str	r5, [sp, #120]	; 0x78
   1c58c:	cmp	lr, r2
   1c590:	ldr	lr, [sp, #108]	; 0x6c
   1c594:	ldr	r2, [sp, #128]	; 0x80
   1c598:	add	r6, lr, r3
   1c59c:	mov	lr, r0
   1c5a0:	mov	r3, r5
   1c5a4:	str	r0, [r2, #8]
   1c5a8:	mov	r0, r2
   1c5ac:	mov	r2, r6
   1c5b0:	str	r6, [sp, #108]	; 0x6c
   1c5b4:	str	r6, [r0]
   1c5b8:	str	r4, [r0, #4]
   1c5bc:	str	r5, [r0, #12]
   1c5c0:	str	ip, [r0, #16]
   1c5c4:	bne	1b0ec <__assert_fail@plt+0x9e00>
   1c5c8:	add	sp, sp, #140	; 0x8c
   1c5cc:	ldrd	r4, [sp]
   1c5d0:	ldrd	r6, [sp, #8]
   1c5d4:	ldrd	r8, [sp, #16]
   1c5d8:	ldrd	sl, [sp, #24]
   1c5dc:	add	sp, sp, #32
   1c5e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c5e4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1c5e8:	mov	r4, r0
   1c5ec:	mov	r5, r1
   1c5f0:	ldr	r0, [r0, #28]
   1c5f4:	ldr	r3, [r4, #20]
   1c5f8:	ldr	r1, [r4, #24]
   1c5fc:	cmp	r0, #56	; 0x38
   1c600:	strd	r6, [sp, #8]
   1c604:	add	r7, r4, #32
   1c608:	movcc	r6, #64	; 0x40
   1c60c:	movcs	r6, #128	; 0x80
   1c610:	str	r8, [sp, #16]
   1c614:	movcc	r2, #56	; 0x38
   1c618:	movcs	r2, #120	; 0x78
   1c61c:	str	lr, [sp, #20]
   1c620:	movcc	r8, #14
   1c624:	movcc	lr, #15
   1c628:	movcs	lr, #31
   1c62c:	movcs	r8, #30
   1c630:	adds	r3, r3, r0
   1c634:	add	lr, lr, #8
   1c638:	lsr	ip, r3, #29
   1c63c:	addcs	r1, r1, #1
   1c640:	add	r8, r8, #8
   1c644:	str	r3, [r4, #20]
   1c648:	lsl	r3, r3, #3
   1c64c:	sub	r2, r2, r0
   1c650:	orr	ip, ip, r1, lsl #3
   1c654:	strcs	r1, [r4, #24]
   1c658:	add	r0, r7, r0
   1c65c:	rev	r3, r3
   1c660:	movw	r1, #34332	; 0x861c
   1c664:	movt	r1, #3
   1c668:	rev	ip, ip
   1c66c:	str	ip, [r4, r8, lsl #2]
   1c670:	str	r3, [r4, lr, lsl #2]
   1c674:	bl	11058 <memcpy@plt>
   1c678:	mov	r1, r6
   1c67c:	mov	r0, r7
   1c680:	mov	r2, r4
   1c684:	bl	1b020 <__assert_fail@plt+0x9d34>
   1c688:	mov	r1, r5
   1c68c:	mov	r0, r4
   1c690:	ldrd	r4, [sp]
   1c694:	ldrd	r6, [sp, #8]
   1c698:	ldr	r8, [sp, #16]
   1c69c:	ldr	lr, [sp, #20]
   1c6a0:	add	sp, sp, #24
   1c6a4:	b	1afd8 <__assert_fail@plt+0x9cec>
   1c6a8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1c6ac:	mov	r5, r2
   1c6b0:	mov	r4, r0
   1c6b4:	strd	r6, [sp, #8]
   1c6b8:	mov	r6, r1
   1c6bc:	strd	r8, [sp, #16]
   1c6c0:	ldr	r8, [r2, #28]
   1c6c4:	str	sl, [sp, #24]
   1c6c8:	str	lr, [sp, #28]
   1c6cc:	cmp	r8, #0
   1c6d0:	bne	1c7c8 <__assert_fail@plt+0xb4dc>
   1c6d4:	cmp	r6, #63	; 0x3f
   1c6d8:	bls	1c7a0 <__assert_fail@plt+0xb4b4>
   1c6dc:	tst	r4, #3
   1c6e0:	beq	1c788 <__assert_fail@plt+0xb49c>
   1c6e4:	cmp	r6, #64	; 0x40
   1c6e8:	add	r7, r5, #32
   1c6ec:	beq	1c868 <__assert_fail@plt+0xb57c>
   1c6f0:	sub	r9, r6, #65	; 0x41
   1c6f4:	lsr	r9, r9, #6
   1c6f8:	add	r8, r9, #1
   1c6fc:	add	r8, r4, r8, lsl #6
   1c700:	mov	r3, r4
   1c704:	mov	r2, r7
   1c708:	add	r4, r4, #64	; 0x40
   1c70c:	ldr	lr, [r3]
   1c710:	add	r3, r3, #16
   1c714:	add	r2, r2, #16
   1c718:	ldr	ip, [r3, #-12]
   1c71c:	ldr	r0, [r3, #-8]
   1c720:	ldr	r1, [r3, #-4]
   1c724:	cmp	r3, r4
   1c728:	str	lr, [r2, #-16]
   1c72c:	str	ip, [r2, #-12]
   1c730:	str	r0, [r2, #-8]
   1c734:	str	r1, [r2, #-4]
   1c738:	bne	1c70c <__assert_fail@plt+0xb420>
   1c73c:	mov	r4, r3
   1c740:	mov	r2, r5
   1c744:	mov	r1, #64	; 0x40
   1c748:	mov	r0, r7
   1c74c:	bl	1b020 <__assert_fail@plt+0x9d34>
   1c750:	cmp	r8, r4
   1c754:	bne	1c700 <__assert_fail@plt+0xb414>
   1c758:	sub	r6, r6, #64	; 0x40
   1c75c:	sub	r6, r6, r9, lsl #6
   1c760:	ldr	r4, [r5, #28]
   1c764:	mov	r1, r8
   1c768:	mov	r2, r6
   1c76c:	add	r0, r7, r4
   1c770:	add	r4, r4, r6
   1c774:	bl	11058 <memcpy@plt>
   1c778:	cmp	r4, #63	; 0x3f
   1c77c:	bhi	1c808 <__assert_fail@plt+0xb51c>
   1c780:	str	r4, [r5, #28]
   1c784:	b	1c7b0 <__assert_fail@plt+0xb4c4>
   1c788:	bic	r1, r6, #63	; 0x3f
   1c78c:	mov	r0, r4
   1c790:	mov	r2, r5
   1c794:	and	r6, r6, #63	; 0x3f
   1c798:	add	r4, r4, r1
   1c79c:	bl	1b020 <__assert_fail@plt+0x9d34>
   1c7a0:	cmp	r6, #0
   1c7a4:	movne	r8, r4
   1c7a8:	addne	r7, r5, #32
   1c7ac:	bne	1c760 <__assert_fail@plt+0xb474>
   1c7b0:	ldrd	r4, [sp]
   1c7b4:	ldrd	r6, [sp, #8]
   1c7b8:	ldrd	r8, [sp, #16]
   1c7bc:	ldr	sl, [sp, #24]
   1c7c0:	add	sp, sp, #28
   1c7c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c7c8:	rsb	r7, r8, #128	; 0x80
   1c7cc:	add	r9, r2, #32
   1c7d0:	cmp	r7, r1
   1c7d4:	add	r0, r9, r8
   1c7d8:	movcs	r7, r1
   1c7dc:	mov	r1, r4
   1c7e0:	mov	r2, r7
   1c7e4:	bl	11058 <memcpy@plt>
   1c7e8:	ldr	r1, [r5, #28]
   1c7ec:	add	r1, r7, r1
   1c7f0:	cmp	r1, #64	; 0x40
   1c7f4:	str	r1, [r5, #28]
   1c7f8:	bhi	1c830 <__assert_fail@plt+0xb544>
   1c7fc:	add	r4, r4, r7
   1c800:	sub	r6, r6, r7
   1c804:	b	1c6d4 <__assert_fail@plt+0xb3e8>
   1c808:	mov	r2, r5
   1c80c:	mov	r0, r7
   1c810:	sub	r4, r4, #64	; 0x40
   1c814:	mov	r1, #64	; 0x40
   1c818:	bl	1b020 <__assert_fail@plt+0x9d34>
   1c81c:	mov	r0, r7
   1c820:	mov	r2, r4
   1c824:	add	r1, r5, #96	; 0x60
   1c828:	bl	11058 <memcpy@plt>
   1c82c:	b	1c780 <__assert_fail@plt+0xb494>
   1c830:	mov	r2, r5
   1c834:	mov	r0, r9
   1c838:	bic	r1, r1, #63	; 0x3f
   1c83c:	bl	1b020 <__assert_fail@plt+0x9d34>
   1c840:	ldr	r3, [r5, #28]
   1c844:	add	r1, r8, r7
   1c848:	mov	r0, r9
   1c84c:	bic	r1, r1, #63	; 0x3f
   1c850:	add	r1, r9, r1
   1c854:	and	r3, r3, #63	; 0x3f
   1c858:	mov	r2, r3
   1c85c:	str	r3, [r5, #28]
   1c860:	bl	11058 <memcpy@plt>
   1c864:	b	1c7fc <__assert_fail@plt+0xb510>
   1c868:	mov	r8, r4
   1c86c:	b	1c760 <__assert_fail@plt+0xb474>
   1c870:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c874:	mov	r4, r2
   1c878:	strd	r6, [sp, #8]
   1c87c:	mov	r6, #0
   1c880:	mov	r7, #0
   1c884:	strd	r8, [sp, #16]
   1c888:	strd	sl, [sp, #24]
   1c88c:	str	lr, [sp, #32]
   1c890:	sub	sp, sp, #164	; 0xa4
   1c894:	add	fp, pc, #228	; 0xe4
   1c898:	ldrd	sl, [fp]
   1c89c:	mov	r2, sp
   1c8a0:	add	r9, pc, #224	; 0xe0
   1c8a4:	ldrd	r8, [r9]
   1c8a8:	strd	r6, [sp, #24]
   1c8ac:	add	r7, pc, #220	; 0xdc
   1c8b0:	ldrd	r6, [r7]
   1c8b4:	strd	sl, [sp]
   1c8b8:	strd	r8, [sp, #8]
   1c8bc:	strd	r6, [sp, #16]
   1c8c0:	add	r7, sp, #32
   1c8c4:	bl	1c6a8 <__assert_fail@plt+0xb3bc>
   1c8c8:	ldr	r3, [sp, #20]
   1c8cc:	ldr	r0, [sp, #28]
   1c8d0:	ldr	r1, [sp, #24]
   1c8d4:	cmp	r0, #56	; 0x38
   1c8d8:	movcc	r5, #64	; 0x40
   1c8dc:	movcs	r5, #128	; 0x80
   1c8e0:	movcc	r2, #56	; 0x38
   1c8e4:	movcs	r2, #120	; 0x78
   1c8e8:	movcc	lr, #15
   1c8ec:	movcs	lr, #31
   1c8f0:	movcc	r6, #14
   1c8f4:	movcs	r6, #30
   1c8f8:	adds	r3, r0, r3
   1c8fc:	sub	r2, r2, r0
   1c900:	lsr	ip, r3, #29
   1c904:	addcs	r1, r1, #1
   1c908:	add	r0, r7, r0
   1c90c:	add	r7, sp, #160	; 0xa0
   1c910:	str	r3, [sp, #20]
   1c914:	lsl	r3, r3, #3
   1c918:	orr	ip, ip, r1, lsl #3
   1c91c:	strcs	r1, [sp, #24]
   1c920:	movw	r1, #34332	; 0x861c
   1c924:	movt	r1, #3
   1c928:	add	lr, r7, lr, lsl #2
   1c92c:	rev	r3, r3
   1c930:	add	r6, r7, r6, lsl #2
   1c934:	rev	ip, ip
   1c938:	str	ip, [r6, #-128]	; 0xffffff80
   1c93c:	str	r3, [lr, #-128]	; 0xffffff80
   1c940:	bl	11058 <memcpy@plt>
   1c944:	mov	r2, sp
   1c948:	mov	r1, r5
   1c94c:	add	r0, sp, #32
   1c950:	bl	1b020 <__assert_fail@plt+0x9d34>
   1c954:	mov	r1, r4
   1c958:	mov	r0, sp
   1c95c:	bl	1afd8 <__assert_fail@plt+0x9cec>
   1c960:	add	sp, sp, #164	; 0xa4
   1c964:	ldrd	r4, [sp]
   1c968:	ldrd	r6, [sp, #8]
   1c96c:	ldrd	r8, [sp, #16]
   1c970:	ldrd	sl, [sp, #24]
   1c974:	add	sp, sp, #32
   1c978:	pop	{pc}		; (ldr pc, [sp], #4)
   1c97c:	nop	{0}
   1c980:	strbvs	r2, [r5, -r1, lsl #6]
   1c984:	svc	0x00cdab89
   1c988:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1c98c:	eorsne	r5, r2, r6, ror r4
   1c990:	bicsgt	lr, r2, #240, 2	; 0x3c
   1c994:	andeq	r0, r0, r0
   1c998:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1c99c:	mov	r5, r0
   1c9a0:	movw	r0, #32840	; 0x8048
   1c9a4:	strd	r6, [sp, #8]
   1c9a8:	mov	r4, r2
   1c9ac:	mov	r7, r3
   1c9b0:	str	r8, [sp, #16]
   1c9b4:	mov	r8, r1
   1c9b8:	str	lr, [sp, #20]
   1c9bc:	sub	sp, sp, #176	; 0xb0
   1c9c0:	bl	34844 <__assert_fail@plt+0x23558>
   1c9c4:	subs	r6, r0, #0
   1c9c8:	moveq	r0, #1
   1c9cc:	beq	1ca34 <__assert_fail@plt+0xb748>
   1c9d0:	add	r0, sp, #4
   1c9d4:	blx	r4
   1c9d8:	mov	r4, #0
   1c9dc:	b	1c9f8 <__assert_fail@plt+0xb70c>
   1c9e0:	bl	112b0 <fread_unlocked@plt>
   1c9e4:	add	r4, r4, r0
   1c9e8:	cmp	r4, #32768	; 0x8000
   1c9ec:	beq	1ca60 <__assert_fail@plt+0xb774>
   1c9f0:	cmp	r0, #0
   1c9f4:	beq	1ca74 <__assert_fail@plt+0xb788>
   1c9f8:	ldr	ip, [r5]
   1c9fc:	rsb	r2, r4, #32768	; 0x8000
   1ca00:	add	r0, r6, r4
   1ca04:	mov	r3, r5
   1ca08:	mov	r1, #1
   1ca0c:	tst	ip, #16
   1ca10:	beq	1c9e0 <__assert_fail@plt+0xb6f4>
   1ca14:	cmp	r4, #0
   1ca18:	bne	1ca4c <__assert_fail@plt+0xb760>
   1ca1c:	mov	r1, r8
   1ca20:	add	r0, sp, #4
   1ca24:	blx	r7
   1ca28:	mov	r0, r6
   1ca2c:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   1ca30:	mov	r0, #0
   1ca34:	add	sp, sp, #176	; 0xb0
   1ca38:	ldrd	r4, [sp]
   1ca3c:	ldrd	r6, [sp, #8]
   1ca40:	ldr	r8, [sp, #16]
   1ca44:	add	sp, sp, #20
   1ca48:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca4c:	mov	r1, r4
   1ca50:	add	r2, sp, #4
   1ca54:	mov	r0, r6
   1ca58:	bl	1f3e8 <__assert_fail@plt+0xe0fc>
   1ca5c:	b	1ca1c <__assert_fail@plt+0xb730>
   1ca60:	mov	r1, r4
   1ca64:	add	r2, sp, #4
   1ca68:	mov	r0, r6
   1ca6c:	bl	1cc54 <__assert_fail@plt+0xb968>
   1ca70:	b	1c9d8 <__assert_fail@plt+0xb6ec>
   1ca74:	ldr	r3, [r5]
   1ca78:	tst	r3, #32
   1ca7c:	beq	1ca14 <__assert_fail@plt+0xb728>
   1ca80:	mov	r0, r6
   1ca84:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   1ca88:	mov	r0, #1
   1ca8c:	b	1ca34 <__assert_fail@plt+0xb748>
   1ca90:	movw	r3, #62172	; 0xf2dc
   1ca94:	movt	r3, #1
   1ca98:	movw	r2, #51896	; 0xcab8
   1ca9c:	movt	r2, #1
   1caa0:	b	1c998 <__assert_fail@plt+0xb6ac>
   1caa4:	movw	r3, #62312	; 0xf368
   1caa8:	movt	r3, #1
   1caac:	movw	r2, #52000	; 0xcb20
   1cab0:	movt	r2, #1
   1cab4:	b	1c998 <__assert_fail@plt+0xb6ac>
   1cab8:	movw	ip, #58983	; 0xe667
   1cabc:	movt	ip, #27145	; 0x6a09
   1cac0:	push	{lr}		; (str lr, [sp, #-4]!)
   1cac4:	movw	r1, #44677	; 0xae85
   1cac8:	movt	r1, #47975	; 0xbb67
   1cacc:	movw	r2, #62322	; 0xf372
   1cad0:	movt	r2, #15470	; 0x3c6e
   1cad4:	str	ip, [r0]
   1cad8:	movw	r3, #62778	; 0xf53a
   1cadc:	movt	r3, #42319	; 0xa54f
   1cae0:	movw	lr, #21119	; 0x527f
   1cae4:	movt	lr, #20750	; 0x510e
   1cae8:	movw	ip, #26764	; 0x688c
   1caec:	movt	ip, #39685	; 0x9b05
   1caf0:	stmib	r0, {r1, r2, r3, lr}
   1caf4:	mov	r3, #0
   1caf8:	movw	r1, #55723	; 0xd9ab
   1cafc:	movt	r1, #8067	; 0x1f83
   1cb00:	movw	r2, #52505	; 0xcd19
   1cb04:	movt	r2, #23520	; 0x5be0
   1cb08:	str	ip, [r0, #20]
   1cb0c:	str	r1, [r0, #24]
   1cb10:	strd	r2, [r0, #28]
   1cb14:	str	r3, [r0, #36]	; 0x24
   1cb18:	str	r3, [r0, #40]	; 0x28
   1cb1c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cb20:	movw	ip, #40664	; 0x9ed8
   1cb24:	movt	ip, #49413	; 0xc105
   1cb28:	push	{lr}		; (str lr, [sp, #-4]!)
   1cb2c:	movw	r1, #54535	; 0xd507
   1cb30:	movt	r1, #13948	; 0x367c
   1cb34:	movw	r2, #56599	; 0xdd17
   1cb38:	movt	r2, #12400	; 0x3070
   1cb3c:	str	ip, [r0]
   1cb40:	movw	r3, #22841	; 0x5939
   1cb44:	movt	r3, #63246	; 0xf70e
   1cb48:	movw	lr, #2865	; 0xb31
   1cb4c:	movt	lr, #65472	; 0xffc0
   1cb50:	movw	ip, #5393	; 0x1511
   1cb54:	movt	ip, #26712	; 0x6858
   1cb58:	stmib	r0, {r1, r2, r3, lr}
   1cb5c:	mov	r3, #0
   1cb60:	movw	r1, #36775	; 0x8fa7
   1cb64:	movt	r1, #25849	; 0x64f9
   1cb68:	movw	r2, #20388	; 0x4fa4
   1cb6c:	movt	r2, #48890	; 0xbefa
   1cb70:	str	ip, [r0, #20]
   1cb74:	str	r1, [r0, #24]
   1cb78:	strd	r2, [r0, #28]
   1cb7c:	str	r3, [r0, #36]	; 0x24
   1cb80:	str	r3, [r0, #40]	; 0x28
   1cb84:	pop	{pc}		; (ldr pc, [sp], #4)
   1cb88:	mov	r3, r0
   1cb8c:	mov	r0, r1
   1cb90:	ldr	r2, [r3]
   1cb94:	rev	r2, r2
   1cb98:	str	r2, [r1]
   1cb9c:	ldr	r2, [r3, #4]
   1cba0:	rev	r2, r2
   1cba4:	str	r2, [r1, #4]
   1cba8:	ldr	r2, [r3, #8]
   1cbac:	rev	r2, r2
   1cbb0:	str	r2, [r1, #8]
   1cbb4:	ldr	r2, [r3, #12]
   1cbb8:	rev	r2, r2
   1cbbc:	str	r2, [r1, #12]
   1cbc0:	ldr	r2, [r3, #16]
   1cbc4:	rev	r2, r2
   1cbc8:	str	r2, [r1, #16]
   1cbcc:	ldr	r2, [r3, #20]
   1cbd0:	rev	r2, r2
   1cbd4:	str	r2, [r1, #20]
   1cbd8:	ldr	r2, [r3, #24]
   1cbdc:	rev	r2, r2
   1cbe0:	str	r2, [r1, #24]
   1cbe4:	ldr	r3, [r3, #28]
   1cbe8:	rev	r3, r3
   1cbec:	str	r3, [r1, #28]
   1cbf0:	bx	lr
   1cbf4:	mov	r3, r0
   1cbf8:	mov	r0, r1
   1cbfc:	ldr	r2, [r3]
   1cc00:	rev	r2, r2
   1cc04:	str	r2, [r1]
   1cc08:	ldr	r2, [r3, #4]
   1cc0c:	rev	r2, r2
   1cc10:	str	r2, [r1, #4]
   1cc14:	ldr	r2, [r3, #8]
   1cc18:	rev	r2, r2
   1cc1c:	str	r2, [r1, #8]
   1cc20:	ldr	r2, [r3, #12]
   1cc24:	rev	r2, r2
   1cc28:	str	r2, [r1, #12]
   1cc2c:	ldr	r2, [r3, #16]
   1cc30:	rev	r2, r2
   1cc34:	str	r2, [r1, #16]
   1cc38:	ldr	r2, [r3, #20]
   1cc3c:	rev	r2, r2
   1cc40:	str	r2, [r1, #20]
   1cc44:	ldr	r3, [r3, #24]
   1cc48:	rev	r3, r3
   1cc4c:	str	r3, [r1, #24]
   1cc50:	bx	lr
   1cc54:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1cc58:	mov	r4, r2
   1cc5c:	bic	r3, r1, #3
   1cc60:	ldr	ip, [r2, #36]	; 0x24
   1cc64:	strd	r6, [sp, #8]
   1cc68:	strd	r8, [sp, #16]
   1cc6c:	strd	sl, [sp, #24]
   1cc70:	str	lr, [sp, #32]
   1cc74:	sub	sp, sp, #164	; 0xa4
   1cc78:	add	lr, r0, r3
   1cc7c:	ldr	r8, [r2]
   1cc80:	str	r2, [sp, #76]	; 0x4c
   1cc84:	ldr	r2, [r2, #32]
   1cc88:	adds	r2, r2, r1
   1cc8c:	movcs	r1, #1
   1cc90:	movcc	r1, #0
   1cc94:	add	ip, ip, r1
   1cc98:	cmp	r0, lr
   1cc9c:	mov	lr, r4
   1cca0:	ldr	r4, [r4, #4]
   1cca4:	str	r2, [lr, #32]
   1cca8:	str	ip, [lr, #36]	; 0x24
   1ccac:	ldr	r1, [lr, #8]
   1ccb0:	ldr	ip, [lr, #12]
   1ccb4:	ldr	sl, [lr, #16]
   1ccb8:	str	r1, [sp, #16]
   1ccbc:	ldr	r7, [lr, #20]
   1ccc0:	str	ip, [sp, #32]
   1ccc4:	ldr	r5, [lr, #24]
   1ccc8:	ldr	lr, [lr, #28]
   1cccc:	str	lr, [sp, #28]
   1ccd0:	bcs	1f20c <__assert_fail@plt+0xdf20>
   1ccd4:	sub	r3, r3, #1
   1ccd8:	add	r2, r0, #128	; 0x80
   1ccdc:	str	r4, [sp, #84]	; 0x54
   1cce0:	bic	r3, r3, #63	; 0x3f
   1cce4:	add	r0, r0, #64	; 0x40
   1cce8:	str	r8, [sp, #92]	; 0x5c
   1ccec:	add	r3, r3, r2
   1ccf0:	str	lr, [sp, #112]	; 0x70
   1ccf4:	mov	lr, r4
   1ccf8:	str	r0, [sp, #4]
   1ccfc:	str	r3, [sp, #120]	; 0x78
   1cd00:	movw	r3, #12184	; 0x2f98
   1cd04:	movt	r3, #17034	; 0x428a
   1cd08:	str	r1, [sp, #88]	; 0x58
   1cd0c:	str	ip, [sp, #96]	; 0x60
   1cd10:	str	r3, [sp, #124]	; 0x7c
   1cd14:	movw	r3, #17553	; 0x4491
   1cd18:	movt	r3, #28983	; 0x7137
   1cd1c:	str	sl, [sp, #100]	; 0x64
   1cd20:	str	r7, [sp, #104]	; 0x68
   1cd24:	str	r3, [sp, #128]	; 0x80
   1cd28:	movw	r3, #56229	; 0xdba5
   1cd2c:	movt	r3, #59829	; 0xe9b5
   1cd30:	str	r5, [sp, #108]	; 0x6c
   1cd34:	str	r3, [sp, #132]	; 0x84
   1cd38:	movw	r3, #49755	; 0xc25b
   1cd3c:	movt	r3, #14678	; 0x3956
   1cd40:	str	r3, [sp, #136]	; 0x88
   1cd44:	movw	r3, #4593	; 0x11f1
   1cd48:	movt	r3, #23025	; 0x59f1
   1cd4c:	str	r3, [sp, #140]	; 0x8c
   1cd50:	movw	r3, #24277	; 0x5ed5
   1cd54:	movt	r3, #43804	; 0xab1c
   1cd58:	str	r3, [sp, #144]	; 0x90
   1cd5c:	movw	r3, #43672	; 0xaa98
   1cd60:	movt	r3, #55303	; 0xd807
   1cd64:	str	r3, [sp, #148]	; 0x94
   1cd68:	movw	r3, #23297	; 0x5b01
   1cd6c:	movt	r3, #4739	; 0x1283
   1cd70:	str	r3, [sp, #152]	; 0x98
   1cd74:	movw	r3, #34238	; 0x85be
   1cd78:	movt	r3, #9265	; 0x2431
   1cd7c:	str	r3, [sp, #156]	; 0x9c
   1cd80:	mov	r3, r8
   1cd84:	mov	r8, r5
   1cd88:	ldr	r5, [sp, #4]
   1cd8c:	ror	r0, sl, #11
   1cd90:	eor	r4, r8, r7
   1cd94:	ror	r1, r3, #13
   1cd98:	and	r4, r4, sl
   1cd9c:	orr	ip, r3, lr
   1cda0:	eor	r0, r0, sl, ror #6
   1cda4:	ldr	r2, [sp, #16]
   1cda8:	eor	r4, r4, r8
   1cdac:	eor	r1, r1, r3, ror #2
   1cdb0:	eor	r0, r0, sl, ror #25
   1cdb4:	ldr	r9, [r5, #-64]	; 0xffffffc0
   1cdb8:	eor	r1, r1, r3, ror #22
   1cdbc:	ldr	r6, [r5, #-60]	; 0xffffffc4
   1cdc0:	and	ip, ip, r2
   1cdc4:	and	r2, r3, lr
   1cdc8:	orr	ip, ip, r2
   1cdcc:	eor	r2, sl, r7
   1cdd0:	add	r1, r1, ip
   1cdd4:	rev	fp, r9
   1cdd8:	mov	r9, r5
   1cddc:	ldr	r5, [r5, #-56]	; 0xffffffc8
   1cde0:	str	r5, [sp, #8]
   1cde4:	ldr	r5, [sp, #124]	; 0x7c
   1cde8:	str	fp, [sp, #36]	; 0x24
   1cdec:	add	r5, fp, r5
   1cdf0:	movw	fp, #64463	; 0xfbcf
   1cdf4:	movt	fp, #46528	; 0xb5c0
   1cdf8:	add	r0, r0, r5
   1cdfc:	add	r4, r0, r4
   1ce00:	ldr	r0, [sp, #28]
   1ce04:	mov	r5, r9
   1ce08:	ldr	ip, [r5, #-48]	; 0xffffffd0
   1ce0c:	ldr	r9, [r9, #-52]	; 0xffffffcc
   1ce10:	add	r4, r4, r0
   1ce14:	rev	r0, r6
   1ce18:	ldr	r6, [sp, #32]
   1ce1c:	add	r1, r1, r4
   1ce20:	str	ip, [sp, #20]
   1ce24:	mov	ip, r0
   1ce28:	orr	r5, r1, r3
   1ce2c:	add	r8, r8, ip
   1ce30:	and	r5, r5, lr
   1ce34:	str	ip, [sp, #12]
   1ce38:	rev	r9, r9
   1ce3c:	ldr	ip, [sp, #128]	; 0x80
   1ce40:	add	r6, r4, r6
   1ce44:	ror	r4, r0, #18
   1ce48:	ror	r0, r6, #11
   1ce4c:	and	r2, r2, r6
   1ce50:	eor	r2, r2, r7
   1ce54:	eor	r0, r0, r6, ror #6
   1ce58:	str	r4, [sp, #28]
   1ce5c:	add	r8, r8, ip
   1ce60:	ror	r4, r1, #13
   1ce64:	and	ip, r1, r3
   1ce68:	eor	r0, r0, r6, ror #25
   1ce6c:	add	r2, r2, r8
   1ce70:	orr	r5, r5, ip
   1ce74:	eor	r4, r4, r1, ror #2
   1ce78:	eor	ip, r6, sl
   1ce7c:	add	r0, r2, r0
   1ce80:	ldmib	sp, {r2, r8}
   1ce84:	eor	r4, r4, r1, ror #22
   1ce88:	str	r9, [sp, #8]
   1ce8c:	ldr	r9, [r2, #-44]	; 0xffffffd4
   1ce90:	add	r2, r4, r5
   1ce94:	rev	r8, r8
   1ce98:	add	r7, r8, r7
   1ce9c:	add	r2, r2, r0
   1cea0:	ldr	r4, [sp, #16]
   1cea4:	add	fp, r7, fp
   1cea8:	str	r9, [sp, #24]
   1ceac:	str	r8, [sp, #60]	; 0x3c
   1ceb0:	add	r5, r0, r4
   1ceb4:	ldr	r8, [sp, #12]
   1ceb8:	ror	r0, r2, #13
   1cebc:	and	ip, ip, r5
   1cec0:	ldr	r4, [sp, #28]
   1cec4:	eor	r7, r0, r2, ror #2
   1cec8:	and	r0, r1, r2
   1cecc:	eor	ip, ip, sl
   1ced0:	add	ip, ip, fp
   1ced4:	eor	r7, r7, r2, ror #22
   1ced8:	eor	r9, r4, r8, ror #7
   1cedc:	orr	r4, r1, r2
   1cee0:	and	r4, r4, r3
   1cee4:	ror	r8, r5, #11
   1cee8:	orr	r4, r4, r0
   1ceec:	ldr	r0, [sp, #8]
   1cef0:	eor	r8, r8, r5, ror #6
   1cef4:	add	r7, r7, r4
   1cef8:	eor	fp, r8, r5, ror #25
   1cefc:	eor	r8, r6, r5
   1cf00:	add	sl, r0, sl
   1cf04:	ldr	r0, [sp, #20]
   1cf08:	add	ip, ip, fp
   1cf0c:	add	r4, ip, lr
   1cf10:	add	r7, r7, ip
   1cf14:	ror	ip, r7, #13
   1cf18:	eor	ip, ip, r7, ror #2
   1cf1c:	rev	r0, r0
   1cf20:	eor	ip, ip, r7, ror #22
   1cf24:	str	r0, [sp, #40]	; 0x28
   1cf28:	ldr	r0, [sp, #132]	; 0x84
   1cf2c:	add	sl, sl, r0
   1cf30:	ldr	r0, [sp, #4]
   1cf34:	ldr	fp, [r0, #-40]	; 0xffffffd8
   1cf38:	and	r0, r8, r4
   1cf3c:	eor	r0, r0, r6
   1cf40:	add	r0, r0, sl
   1cf44:	eor	sl, r5, r4
   1cf48:	str	fp, [sp, #16]
   1cf4c:	and	fp, r2, r7
   1cf50:	ldr	lr, [sp, #12]
   1cf54:	ldr	r8, [sp, #136]	; 0x88
   1cf58:	eor	lr, r9, lr, lsr #3
   1cf5c:	orr	r9, r2, r7
   1cf60:	and	r9, r9, r1
   1cf64:	orr	r9, r9, fp
   1cf68:	ldr	fp, [sp, #40]	; 0x28
   1cf6c:	str	lr, [sp, #80]	; 0x50
   1cf70:	ror	lr, r4, #11
   1cf74:	eor	lr, lr, r4, ror #6
   1cf78:	eor	lr, lr, r4, ror #25
   1cf7c:	add	r8, fp, r8
   1cf80:	ldr	fp, [sp, #24]
   1cf84:	add	r6, r8, r6
   1cf88:	add	r0, r0, lr
   1cf8c:	ldr	lr, [sp, #140]	; 0x8c
   1cf90:	rev	fp, fp
   1cf94:	add	r8, fp, lr
   1cf98:	ldr	lr, [sp, #4]
   1cf9c:	str	fp, [sp, #48]	; 0x30
   1cfa0:	ldr	lr, [lr, #-36]	; 0xffffffdc
   1cfa4:	str	lr, [sp, #20]
   1cfa8:	add	lr, ip, r9
   1cfac:	add	r9, r0, r3
   1cfb0:	ror	r3, r9, #11
   1cfb4:	and	fp, sl, r9
   1cfb8:	add	lr, lr, r0
   1cfbc:	eor	fp, fp, r5
   1cfc0:	ror	sl, lr, #13
   1cfc4:	add	r5, r8, r5
   1cfc8:	eor	r3, r3, r9, ror #6
   1cfcc:	add	r6, fp, r6
   1cfd0:	ldr	r8, [sp, #16]
   1cfd4:	eor	sl, sl, lr, ror #2
   1cfd8:	orr	ip, r7, lr
   1cfdc:	and	r0, r7, lr
   1cfe0:	eor	r3, r3, r9, ror #25
   1cfe4:	and	ip, ip, r2
   1cfe8:	eor	sl, sl, lr, ror #22
   1cfec:	orr	ip, ip, r0
   1cff0:	eor	r0, r4, r9
   1cff4:	add	r6, r6, r3
   1cff8:	ldr	r3, [sp, #4]
   1cffc:	add	sl, sl, ip
   1d000:	rev	r8, r8
   1d004:	add	r1, r1, r6
   1d008:	str	r8, [sp, #44]	; 0x2c
   1d00c:	ror	ip, r1, #11
   1d010:	movw	r8, #33444	; 0x82a4
   1d014:	movt	r8, #37439	; 0x923f
   1d018:	and	r0, r0, r1
   1d01c:	ldr	r3, [r3, #-32]	; 0xffffffe0
   1d020:	eor	ip, ip, r1, ror #6
   1d024:	eor	r0, r0, r4
   1d028:	add	r5, r0, r5
   1d02c:	eor	r0, r9, r1
   1d030:	eor	ip, ip, r1, ror #25
   1d034:	add	r5, r5, ip
   1d038:	ldr	ip, [sp, #144]	; 0x90
   1d03c:	str	r3, [sp, #16]
   1d040:	add	r3, sl, r6
   1d044:	add	r2, r2, r5
   1d048:	orr	sl, lr, r3
   1d04c:	and	fp, lr, r3
   1d050:	ror	r6, r3, #13
   1d054:	and	sl, sl, r7
   1d058:	orr	sl, sl, fp
   1d05c:	ldr	fp, [sp, #44]	; 0x2c
   1d060:	eor	r6, r6, r3, ror #2
   1d064:	eor	r6, r6, r3, ror #22
   1d068:	add	r8, fp, r8
   1d06c:	and	fp, r0, r2
   1d070:	add	r8, r8, r4
   1d074:	ldr	r4, [sp, #20]
   1d078:	eor	fp, fp, r9
   1d07c:	add	r8, fp, r8
   1d080:	rev	r4, r4
   1d084:	str	r4, [sp, #52]	; 0x34
   1d088:	add	r4, r4, ip
   1d08c:	ldr	ip, [sp, #4]
   1d090:	add	fp, r4, r9
   1d094:	ldr	r9, [sp, #16]
   1d098:	ldr	ip, [ip, #-28]	; 0xffffffe4
   1d09c:	rev	r9, r9
   1d0a0:	str	ip, [sp, #20]
   1d0a4:	add	ip, r6, sl
   1d0a8:	ldr	r4, [sp, #20]
   1d0ac:	add	ip, ip, r5
   1d0b0:	ror	r5, r2, #11
   1d0b4:	ror	r0, ip, #13
   1d0b8:	str	r9, [sp, #56]	; 0x38
   1d0bc:	orr	sl, r3, ip
   1d0c0:	eor	r5, r5, r2, ror #6
   1d0c4:	and	r6, r3, ip
   1d0c8:	and	sl, sl, lr
   1d0cc:	eor	r0, r0, ip, ror #2
   1d0d0:	orr	sl, sl, r6
   1d0d4:	eor	r6, r1, r2
   1d0d8:	eor	r5, r5, r2, ror #25
   1d0dc:	rev	r4, r4
   1d0e0:	eor	r0, r0, ip, ror #22
   1d0e4:	add	r5, r8, r5
   1d0e8:	str	r4, [sp, #20]
   1d0ec:	add	r0, r0, sl
   1d0f0:	add	r7, r7, r5
   1d0f4:	ldr	r4, [sp, #148]	; 0x94
   1d0f8:	add	r0, r0, r5
   1d0fc:	ror	r5, r7, #11
   1d100:	ror	r8, r0, #13
   1d104:	orr	sl, ip, r0
   1d108:	eor	r5, r5, r7, ror #6
   1d10c:	and	sl, sl, r3
   1d110:	eor	r8, r8, r0, ror #2
   1d114:	eor	r5, r5, r7, ror #25
   1d118:	add	r9, r9, r4
   1d11c:	ldr	r4, [sp, #4]
   1d120:	add	r9, r9, r1
   1d124:	ldr	r4, [r4, #-24]	; 0xffffffe8
   1d128:	str	r4, [sp, #16]
   1d12c:	and	r4, r6, r7
   1d130:	and	r6, ip, r0
   1d134:	eor	r4, r4, r1
   1d138:	eor	r1, r8, r0, ror #22
   1d13c:	ldr	r8, [sp, #20]
   1d140:	add	r4, r4, fp
   1d144:	orr	sl, sl, r6
   1d148:	ldr	fp, [sp, #152]	; 0x98
   1d14c:	add	r4, r4, r5
   1d150:	add	r1, r1, sl
   1d154:	add	r1, r1, r4
   1d158:	add	lr, lr, r4
   1d15c:	eor	r6, r2, r7
   1d160:	and	r4, r6, lr
   1d164:	ror	r6, r1, #13
   1d168:	add	r8, r8, fp
   1d16c:	ldr	fp, [sp, #16]
   1d170:	eor	r6, r6, r1, ror #2
   1d174:	add	r8, r8, r2
   1d178:	eor	r2, r2, r4
   1d17c:	ldr	r5, [sp, #4]
   1d180:	and	r4, r0, r1
   1d184:	eor	r6, r6, r1, ror #22
   1d188:	add	r2, r2, r9
   1d18c:	ldr	sl, [sp, #156]	; 0x9c
   1d190:	rev	fp, fp
   1d194:	ldr	r5, [r5, #-20]	; 0xffffffec
   1d198:	str	r5, [sp, #16]
   1d19c:	ror	r5, lr, #11
   1d1a0:	str	fp, [sp, #24]
   1d1a4:	orr	fp, r0, r1
   1d1a8:	eor	r5, r5, lr, ror #6
   1d1ac:	and	fp, fp, ip
   1d1b0:	ldr	r9, [sp, #24]
   1d1b4:	orr	fp, fp, r4
   1d1b8:	eor	r4, r7, lr
   1d1bc:	eor	r5, r5, lr, ror #25
   1d1c0:	add	r5, r2, r5
   1d1c4:	add	r2, r6, fp
   1d1c8:	ldr	fp, [sp, #4]
   1d1cc:	add	r9, r9, sl
   1d1d0:	add	r2, r2, r5
   1d1d4:	ldr	sl, [sp, #16]
   1d1d8:	add	r9, r9, r7
   1d1dc:	ldr	r6, [fp, #-16]
   1d1e0:	orr	fp, r1, r2
   1d1e4:	and	fp, fp, r0
   1d1e8:	rev	sl, sl
   1d1ec:	str	r6, [sp, #16]
   1d1f0:	add	r6, r3, r5
   1d1f4:	ror	r3, r2, #13
   1d1f8:	and	r4, r4, r6
   1d1fc:	str	sl, [sp, #64]	; 0x40
   1d200:	movw	sl, #32195	; 0x7dc3
   1d204:	movt	sl, #21772	; 0x550c
   1d208:	eor	r4, r4, r7
   1d20c:	eor	r3, r3, r2, ror #2
   1d210:	add	r4, r4, r8
   1d214:	and	r8, r1, r2
   1d218:	ror	r5, r6, #11
   1d21c:	orr	fp, fp, r8
   1d220:	ldr	r8, [sp, #64]	; 0x40
   1d224:	eor	r3, r3, r2, ror #22
   1d228:	eor	r5, r5, r6, ror #6
   1d22c:	eor	r7, lr, r6
   1d230:	add	fp, r3, fp
   1d234:	ldr	r3, [sp, #4]
   1d238:	eor	r5, r5, r6, ror #25
   1d23c:	add	sl, r8, sl
   1d240:	ldr	r8, [sp, #16]
   1d244:	add	r5, r4, r5
   1d248:	add	ip, ip, r5
   1d24c:	add	r5, fp, r5
   1d250:	and	r7, r7, ip
   1d254:	movw	r4, #23924	; 0x5d74
   1d258:	movt	r4, #29374	; 0x72be
   1d25c:	rev	r8, r8
   1d260:	str	r8, [sp, #68]	; 0x44
   1d264:	add	r8, sl, lr
   1d268:	eor	lr, lr, r7
   1d26c:	ldr	sl, [sp, #36]	; 0x24
   1d270:	add	lr, lr, r9
   1d274:	orr	r7, r2, r5
   1d278:	str	r8, [sp, #16]
   1d27c:	and	r7, r7, r1
   1d280:	ldr	r8, [sp, #20]
   1d284:	ldr	fp, [sp, #68]	; 0x44
   1d288:	add	sl, sl, r8
   1d28c:	ldr	r8, [r3, #-12]
   1d290:	ror	r3, ip, #11
   1d294:	add	r4, fp, r4
   1d298:	ror	fp, r5, #13
   1d29c:	str	sl, [sp, #36]	; 0x24
   1d2a0:	eor	r3, r3, ip, ror #6
   1d2a4:	add	r4, r4, r6
   1d2a8:	eor	fp, fp, r5, ror #2
   1d2ac:	rev	r9, r8
   1d2b0:	ldr	r8, [sp, #12]
   1d2b4:	eor	r3, r3, ip, ror #25
   1d2b8:	eor	fp, fp, r5, ror #22
   1d2bc:	str	r9, [sp, #72]	; 0x48
   1d2c0:	add	lr, lr, r3
   1d2c4:	eor	r3, r6, ip
   1d2c8:	ldr	r9, [sp, #24]
   1d2cc:	add	r0, r0, lr
   1d2d0:	and	r3, r3, r0
   1d2d4:	eor	r3, r3, r6
   1d2d8:	add	sl, r8, r9
   1d2dc:	and	r9, r2, r5
   1d2e0:	orr	r7, r7, r9
   1d2e4:	add	fp, fp, r7
   1d2e8:	ldr	r7, [sp, #4]
   1d2ec:	add	r8, fp, lr
   1d2f0:	str	sl, [sp, #116]	; 0x74
   1d2f4:	ldr	lr, [sp, #16]
   1d2f8:	ror	r9, r8, #13
   1d2fc:	eor	r9, r9, r8, ror #2
   1d300:	ldr	sl, [r7, #-8]
   1d304:	ror	r7, r0, #11
   1d308:	eor	r9, r9, r8, ror #22
   1d30c:	eor	r7, r7, r0, ror #6
   1d310:	eor	r7, r7, r0, ror #25
   1d314:	str	sl, [sp, #12]
   1d318:	add	sl, r3, lr
   1d31c:	orr	r3, r5, r8
   1d320:	and	lr, r5, r8
   1d324:	and	r3, r3, r2
   1d328:	orr	r3, r3, lr
   1d32c:	ldr	lr, [sp, #12]
   1d330:	add	sl, sl, r7
   1d334:	add	r7, r9, r3
   1d338:	add	r1, r1, sl
   1d33c:	add	r7, r7, sl
   1d340:	ror	r6, r1, #11
   1d344:	ror	r3, r7, #13
   1d348:	eor	r6, r6, r1, ror #6
   1d34c:	rev	lr, lr
   1d350:	eor	r3, r3, r7, ror #2
   1d354:	eor	r6, r6, r1, ror #25
   1d358:	str	lr, [sp, #28]
   1d35c:	eor	lr, ip, r0
   1d360:	eor	r3, r3, r7, ror #22
   1d364:	ldr	fp, [sp, #4]
   1d368:	and	lr, lr, r1
   1d36c:	eor	lr, lr, ip
   1d370:	add	r4, lr, r4
   1d374:	orr	lr, r8, r7
   1d378:	and	lr, lr, r5
   1d37c:	add	r4, r4, r6
   1d380:	add	r2, r2, r4
   1d384:	ldr	r9, [fp, #-4]
   1d388:	add	sl, fp, #64	; 0x40
   1d38c:	ldr	fp, [sp, #120]	; 0x78
   1d390:	str	sl, [sp, #4]
   1d394:	rev	r9, r9
   1d398:	str	r9, [sp, #32]
   1d39c:	and	r9, r8, r7
   1d3a0:	cmp	fp, sl
   1d3a4:	orr	lr, lr, r9
   1d3a8:	ror	r9, r2, #11
   1d3ac:	ldr	fp, [sp, #28]
   1d3b0:	add	lr, r3, lr
   1d3b4:	movw	r3, #45566	; 0xb1fe
   1d3b8:	movt	r3, #32990	; 0x80de
   1d3bc:	add	r6, lr, r4
   1d3c0:	ldr	r4, [sp, #72]	; 0x48
   1d3c4:	ror	lr, r6, #13
   1d3c8:	orr	sl, r7, r6
   1d3cc:	eor	r9, r9, r2, ror #6
   1d3d0:	and	sl, sl, r8
   1d3d4:	eor	lr, lr, r6, ror #2
   1d3d8:	eor	r9, r9, r2, ror #25
   1d3dc:	add	r3, r4, r3
   1d3e0:	eor	lr, lr, r6, ror #22
   1d3e4:	add	ip, r3, ip
   1d3e8:	eor	r3, r0, r1
   1d3ec:	and	r3, r3, r2
   1d3f0:	eor	r3, r3, r0
   1d3f4:	add	ip, r3, ip
   1d3f8:	and	r3, r7, r6
   1d3fc:	add	ip, ip, r9
   1d400:	orr	sl, sl, r3
   1d404:	add	r5, r5, ip
   1d408:	add	lr, lr, sl
   1d40c:	ror	r9, r5, #11
   1d410:	movw	r3, #1703	; 0x6a7
   1d414:	movt	r3, #39900	; 0x9bdc
   1d418:	add	r4, lr, ip
   1d41c:	add	r3, fp, r3
   1d420:	ror	ip, r4, #13
   1d424:	add	r0, r3, r0
   1d428:	eor	r3, r1, r2
   1d42c:	eor	r9, r9, r5, ror #6
   1d430:	and	r3, r3, r5
   1d434:	orr	sl, r6, r4
   1d438:	eor	r3, r3, r1
   1d43c:	eor	ip, ip, r4, ror #2
   1d440:	and	sl, sl, r7
   1d444:	eor	r9, r9, r5, ror #25
   1d448:	add	r0, r3, r0
   1d44c:	and	r3, r6, r4
   1d450:	eor	ip, ip, r4, ror #22
   1d454:	orr	sl, sl, r3
   1d458:	add	r0, r0, r9
   1d45c:	ldr	r9, [sp, #32]
   1d460:	add	ip, ip, sl
   1d464:	add	r8, r8, r0
   1d468:	add	lr, ip, r0
   1d46c:	ror	sl, r8, #11
   1d470:	movw	r0, #61812	; 0xf174
   1d474:	movt	r0, #49563	; 0xc19b
   1d478:	ror	ip, lr, #13
   1d47c:	and	r3, r4, lr
   1d480:	eor	sl, sl, r8, ror #6
   1d484:	add	r0, r9, r0
   1d488:	eor	ip, ip, lr, ror #2
   1d48c:	orr	r9, r4, lr
   1d490:	add	r1, r0, r1
   1d494:	eor	r0, r2, r5
   1d498:	eor	sl, sl, r8, ror #25
   1d49c:	and	r0, r0, r8
   1d4a0:	eor	ip, ip, lr, ror #22
   1d4a4:	and	r9, r9, r6
   1d4a8:	eor	r0, r0, r2
   1d4ac:	orr	r9, r9, r3
   1d4b0:	add	r1, r0, r1
   1d4b4:	add	r9, ip, r9
   1d4b8:	ror	r0, fp, #19
   1d4bc:	add	r1, r1, sl
   1d4c0:	movw	ip, #27073	; 0x69c1
   1d4c4:	movt	ip, #58523	; 0xe49b
   1d4c8:	add	r3, r9, r1
   1d4cc:	eor	r0, r0, fp, ror #17
   1d4d0:	add	r7, r7, r1
   1d4d4:	ldr	r1, [sp, #36]	; 0x24
   1d4d8:	eor	r0, r0, fp, lsr #10
   1d4dc:	ldr	fp, [sp, #32]
   1d4e0:	ror	sl, r7, #11
   1d4e4:	eor	sl, sl, r7, ror #6
   1d4e8:	add	r9, r0, r1
   1d4ec:	ldr	r1, [sp, #80]	; 0x50
   1d4f0:	ror	r0, r3, #13
   1d4f4:	eor	sl, sl, r7, ror #25
   1d4f8:	eor	r0, r0, r3, ror #2
   1d4fc:	eor	r0, r0, r3, ror #22
   1d500:	add	r1, r9, r1
   1d504:	mov	r9, r1
   1d508:	eor	r1, r5, r8
   1d50c:	add	ip, r9, ip
   1d510:	and	r1, r1, r7
   1d514:	eor	r1, r1, r5
   1d518:	add	r2, ip, r2
   1d51c:	str	r9, [sp, #36]	; 0x24
   1d520:	add	r2, r1, r2
   1d524:	ror	r1, fp, #19
   1d528:	orr	r9, lr, r3
   1d52c:	add	r2, r2, sl
   1d530:	and	ip, lr, r3
   1d534:	eor	r1, r1, fp, ror #17
   1d538:	and	r9, r9, r4
   1d53c:	add	r6, r6, r2
   1d540:	orr	ip, r9, ip
   1d544:	eor	r1, r1, fp, lsr #10
   1d548:	ldr	fp, [sp, #60]	; 0x3c
   1d54c:	add	ip, r0, ip
   1d550:	add	ip, ip, r2
   1d554:	movw	r2, #18310	; 0x4786
   1d558:	movt	r2, #61374	; 0xefbe
   1d55c:	ldr	r0, [sp, #116]	; 0x74
   1d560:	ror	sl, fp, #18
   1d564:	mov	r9, fp
   1d568:	eor	sl, sl, fp, ror #7
   1d56c:	add	r1, r1, r0
   1d570:	ror	r0, r6, #11
   1d574:	eor	sl, sl, fp, lsr #3
   1d578:	ldr	fp, [sp, #64]	; 0x40
   1d57c:	eor	r0, r0, r6, ror #6
   1d580:	add	r1, r1, sl
   1d584:	ror	sl, ip, #13
   1d588:	add	r2, r1, r2
   1d58c:	eor	r0, r0, r6, ror #25
   1d590:	add	r2, r2, r5
   1d594:	orr	r5, r3, ip
   1d598:	str	r1, [sp, #12]
   1d59c:	add	r9, r9, fp
   1d5a0:	eor	fp, r8, r7
   1d5a4:	eor	sl, sl, ip, ror #2
   1d5a8:	and	fp, fp, r6
   1d5ac:	and	r5, r5, lr
   1d5b0:	eor	fp, fp, r8
   1d5b4:	eor	sl, sl, ip, ror #22
   1d5b8:	add	fp, fp, r2
   1d5bc:	ldr	r2, [sp, #8]
   1d5c0:	ror	r1, r2, #18
   1d5c4:	add	r2, fp, r0
   1d5c8:	and	r0, r3, ip
   1d5cc:	orr	r5, r5, r0
   1d5d0:	ldr	r0, [sp, #8]
   1d5d4:	add	r4, r4, r2
   1d5d8:	add	r5, sl, r5
   1d5dc:	ldr	fp, [sp, #36]	; 0x24
   1d5e0:	eor	r1, r1, r0, ror #7
   1d5e4:	add	r0, r5, r2
   1d5e8:	ldr	r5, [sp, #8]
   1d5ec:	ror	sl, fp, #19
   1d5f0:	ldr	r2, [sp, #68]	; 0x44
   1d5f4:	eor	sl, sl, fp, ror #17
   1d5f8:	eor	r1, r1, r5, lsr #3
   1d5fc:	eor	sl, sl, fp, lsr #10
   1d600:	eor	fp, r7, r6
   1d604:	add	r9, r1, r9
   1d608:	add	r5, r5, r2
   1d60c:	ror	r1, r4, #11
   1d610:	add	sl, r9, sl
   1d614:	movw	r2, #40390	; 0x9dc6
   1d618:	movt	r2, #4033	; 0xfc1
   1d61c:	and	fp, fp, r4
   1d620:	eor	r1, r1, r4, ror #6
   1d624:	add	r2, sl, r2
   1d628:	eor	fp, fp, r7
   1d62c:	ror	r9, r0, #13
   1d630:	add	r2, r2, r8
   1d634:	eor	r1, r1, r4, ror #25
   1d638:	orr	r8, ip, r0
   1d63c:	add	fp, fp, r2
   1d640:	ldr	r2, [sp, #40]	; 0x28
   1d644:	and	r8, r8, r3
   1d648:	str	sl, [sp, #16]
   1d64c:	eor	r9, r9, r0, ror #2
   1d650:	eor	r9, r9, r0, ror #22
   1d654:	ror	sl, r2, #18
   1d658:	add	r2, fp, r1
   1d65c:	and	r1, ip, r0
   1d660:	orr	r8, r8, r1
   1d664:	add	lr, lr, r2
   1d668:	ldr	fp, [sp, #12]
   1d66c:	add	r8, r9, r8
   1d670:	ldr	r1, [sp, #40]	; 0x28
   1d674:	ror	r9, fp, #19
   1d678:	eor	sl, sl, r1, ror #7
   1d67c:	add	r1, r8, r2
   1d680:	ldr	r2, [sp, #40]	; 0x28
   1d684:	eor	r9, r9, fp, ror #17
   1d688:	ror	fp, lr, #11
   1d68c:	eor	fp, fp, lr, ror #6
   1d690:	eor	sl, sl, r2, lsr #3
   1d694:	mov	r8, r2
   1d698:	ldr	r2, [sp, #72]	; 0x48
   1d69c:	eor	fp, fp, lr, ror #25
   1d6a0:	add	r5, sl, r5
   1d6a4:	ldr	sl, [sp, #12]
   1d6a8:	add	r8, r8, r2
   1d6ac:	movw	r2, #41420	; 0xa1cc
   1d6b0:	movt	r2, #9228	; 0x240c
   1d6b4:	eor	r9, r9, sl, lsr #10
   1d6b8:	eor	sl, r6, r4
   1d6bc:	and	sl, sl, lr
   1d6c0:	add	r5, r5, r9
   1d6c4:	ror	r9, r1, #13
   1d6c8:	str	r5, [sp, #8]
   1d6cc:	eor	r5, sl, r6
   1d6d0:	ldr	sl, [sp, #8]
   1d6d4:	add	r2, sl, r2
   1d6d8:	eor	sl, r9, r1, ror #2
   1d6dc:	orr	r9, r0, r1
   1d6e0:	add	r7, r2, r7
   1d6e4:	and	r9, r9, ip
   1d6e8:	add	r5, r5, r7
   1d6ec:	ldr	r7, [sp, #48]	; 0x30
   1d6f0:	eor	sl, sl, r1, ror #22
   1d6f4:	add	r5, r5, fp
   1d6f8:	and	r2, r0, r1
   1d6fc:	ldr	fp, [sp, #48]	; 0x30
   1d700:	orr	r2, r9, r2
   1d704:	add	r2, sl, r2
   1d708:	add	r2, r2, r5
   1d70c:	ror	r7, r7, #18
   1d710:	eor	r9, r7, fp, ror #7
   1d714:	add	r7, r3, r5
   1d718:	mov	r5, fp
   1d71c:	ldr	r3, [sp, #16]
   1d720:	ldr	fp, [sp, #28]
   1d724:	ror	sl, r3, #19
   1d728:	eor	r3, r9, r5, lsr #3
   1d72c:	add	r9, r5, fp
   1d730:	ldr	fp, [sp, #16]
   1d734:	movw	r5, #11375	; 0x2c6f
   1d738:	movt	r5, #11753	; 0x2de9
   1d73c:	add	r8, r3, r8
   1d740:	ror	r3, r7, #11
   1d744:	eor	r3, r3, r7, ror #6
   1d748:	eor	sl, sl, fp, ror #17
   1d74c:	eor	r3, r3, r7, ror #25
   1d750:	eor	sl, sl, fp, lsr #10
   1d754:	eor	fp, r4, lr
   1d758:	and	fp, fp, r7
   1d75c:	add	sl, r8, sl
   1d760:	eor	fp, fp, r4
   1d764:	ror	r8, r2, #13
   1d768:	add	r5, sl, r5
   1d76c:	add	r6, r5, r6
   1d770:	ldr	r5, [sp, #44]	; 0x2c
   1d774:	eor	r8, r8, r2, ror #2
   1d778:	add	fp, fp, r6
   1d77c:	str	sl, [sp, #40]	; 0x28
   1d780:	orr	sl, r1, r2
   1d784:	and	sl, sl, r0
   1d788:	eor	r8, r8, r2, ror #22
   1d78c:	ror	r6, r5, #18
   1d790:	add	r5, fp, r3
   1d794:	and	r3, r1, r2
   1d798:	orr	sl, sl, r3
   1d79c:	ldr	r3, [sp, #44]	; 0x2c
   1d7a0:	add	ip, ip, r5
   1d7a4:	add	sl, r8, sl
   1d7a8:	ldr	r8, [sp, #32]
   1d7ac:	eor	r6, r6, r3, ror #7
   1d7b0:	ldr	r3, [sp, #8]
   1d7b4:	ror	fp, r3, #19
   1d7b8:	add	r3, sl, r5
   1d7bc:	ldr	r5, [sp, #44]	; 0x2c
   1d7c0:	add	sl, r5, r8
   1d7c4:	ldr	r8, [sp, #8]
   1d7c8:	eor	r6, r6, r5, lsr #3
   1d7cc:	movw	r5, #33962	; 0x84aa
   1d7d0:	movt	r5, #19060	; 0x4a74
   1d7d4:	add	r9, r6, r9
   1d7d8:	ror	r6, ip, #11
   1d7dc:	eor	r6, r6, ip, ror #6
   1d7e0:	eor	fp, fp, r8, ror #17
   1d7e4:	eor	r6, r6, ip, ror #25
   1d7e8:	eor	fp, fp, r8, lsr #10
   1d7ec:	eor	r8, lr, r7
   1d7f0:	and	r8, r8, ip
   1d7f4:	add	r9, r9, fp
   1d7f8:	eor	r8, r8, lr
   1d7fc:	mov	fp, r9
   1d800:	ror	r9, r3, #13
   1d804:	add	r5, fp, r5
   1d808:	add	r5, r5, r4
   1d80c:	orr	r4, r2, r3
   1d810:	str	fp, [sp, #44]	; 0x2c
   1d814:	add	r8, r8, r5
   1d818:	ldr	r5, [sp, #52]	; 0x34
   1d81c:	and	r4, r4, r1
   1d820:	add	r8, r8, r6
   1d824:	eor	r9, r9, r3, ror #2
   1d828:	ldr	r6, [sp, #40]	; 0x28
   1d82c:	add	r0, r0, r8
   1d830:	eor	r9, r9, r3, ror #22
   1d834:	ror	fp, r5, #18
   1d838:	and	r5, r2, r3
   1d83c:	orr	r4, r4, r5
   1d840:	ldr	r5, [sp, #52]	; 0x34
   1d844:	add	r9, r9, r4
   1d848:	mov	r4, r6
   1d84c:	add	r8, r9, r8
   1d850:	eor	r9, r7, ip
   1d854:	and	r9, r9, r0
   1d858:	ror	r6, r8, #13
   1d85c:	eor	r9, r9, r7
   1d860:	eor	fp, fp, r5, ror #7
   1d864:	ror	r5, r4, #19
   1d868:	eor	r6, r6, r8, ror #2
   1d86c:	eor	r5, r5, r4, ror #17
   1d870:	eor	r6, r6, r8, ror #22
   1d874:	eor	r5, r5, r4, lsr #10
   1d878:	ldr	r4, [sp, #52]	; 0x34
   1d87c:	eor	fp, fp, r4, lsr #3
   1d880:	movw	r4, #43484	; 0xa9dc
   1d884:	movt	r4, #23728	; 0x5cb0
   1d888:	add	fp, fp, sl
   1d88c:	ror	sl, r0, #11
   1d890:	add	r5, fp, r5
   1d894:	ldr	fp, [sp, #56]	; 0x38
   1d898:	eor	sl, sl, r0, ror #6
   1d89c:	add	r4, r5, r4
   1d8a0:	add	lr, r4, lr
   1d8a4:	str	r5, [sp, #48]	; 0x30
   1d8a8:	orr	r5, r3, r8
   1d8ac:	eor	sl, sl, r0, ror #25
   1d8b0:	add	lr, r9, lr
   1d8b4:	and	r4, r3, r8
   1d8b8:	and	r5, r5, r2
   1d8bc:	add	lr, lr, sl
   1d8c0:	ldr	sl, [sp, #44]	; 0x2c
   1d8c4:	orr	r4, r5, r4
   1d8c8:	add	r4, r6, r4
   1d8cc:	ror	r9, fp, #18
   1d8d0:	add	r1, r1, lr
   1d8d4:	add	r4, r4, lr
   1d8d8:	ldr	lr, [sp, #52]	; 0x34
   1d8dc:	movw	r5, #35034	; 0x88da
   1d8e0:	movt	r5, #30457	; 0x76f9
   1d8e4:	eor	r9, r9, fp, ror #7
   1d8e8:	ror	r6, sl, #19
   1d8ec:	eor	r9, r9, fp, lsr #3
   1d8f0:	eor	r6, r6, sl, ror #17
   1d8f4:	add	lr, r9, lr
   1d8f8:	eor	r9, ip, r0
   1d8fc:	ror	fp, r1, #11
   1d900:	eor	r6, r6, sl, lsr #10
   1d904:	ldr	sl, [sp, #36]	; 0x24
   1d908:	and	r9, r9, r1
   1d90c:	eor	r9, r9, ip
   1d910:	eor	fp, fp, r1, ror #6
   1d914:	eor	fp, fp, r1, ror #25
   1d918:	add	lr, lr, sl
   1d91c:	ror	sl, r4, #13
   1d920:	add	lr, r6, lr
   1d924:	orr	r6, r8, r4
   1d928:	add	r5, lr, r5
   1d92c:	eor	sl, sl, r4, ror #2
   1d930:	and	r6, r6, r3
   1d934:	add	r5, r5, r7
   1d938:	ldr	r7, [sp, #20]
   1d93c:	eor	sl, sl, r4, ror #22
   1d940:	str	lr, [sp, #52]	; 0x34
   1d944:	and	lr, r8, r4
   1d948:	orr	lr, r6, lr
   1d94c:	add	r5, r9, r5
   1d950:	add	lr, sl, lr
   1d954:	ldr	sl, [sp, #48]	; 0x30
   1d958:	add	r5, r5, fp
   1d95c:	add	lr, lr, r5
   1d960:	add	r2, r2, r5
   1d964:	ror	r9, r7, #18
   1d968:	ldr	r5, [sp, #56]	; 0x38
   1d96c:	movw	r6, #20818	; 0x5152
   1d970:	movt	r6, #38974	; 0x983e
   1d974:	ror	fp, r2, #11
   1d978:	eor	r9, r9, r7, ror #7
   1d97c:	eor	fp, fp, r2, ror #6
   1d980:	eor	r9, r9, r7, lsr #3
   1d984:	ror	r7, sl, #19
   1d988:	add	r5, r9, r5
   1d98c:	eor	r9, r0, r1
   1d990:	eor	fp, fp, r2, ror #25
   1d994:	eor	r7, r7, sl, ror #17
   1d998:	and	r9, r9, r2
   1d99c:	eor	r9, r9, r0
   1d9a0:	eor	r7, r7, sl, lsr #10
   1d9a4:	ldr	sl, [sp, #12]
   1d9a8:	add	r5, r5, sl
   1d9ac:	ror	sl, lr, #13
   1d9b0:	add	r5, r7, r5
   1d9b4:	orr	r7, r4, lr
   1d9b8:	add	r6, r5, r6
   1d9bc:	eor	sl, sl, lr, ror #2
   1d9c0:	and	r7, r7, r8
   1d9c4:	add	ip, r6, ip
   1d9c8:	ldr	r6, [sp, #24]
   1d9cc:	add	ip, r9, ip
   1d9d0:	eor	sl, sl, lr, ror #22
   1d9d4:	str	r5, [sp, #56]	; 0x38
   1d9d8:	add	r5, ip, fp
   1d9dc:	and	ip, r4, lr
   1d9e0:	orr	ip, r7, ip
   1d9e4:	add	r3, r3, r5
   1d9e8:	add	ip, sl, ip
   1d9ec:	ldr	sl, [sp, #52]	; 0x34
   1d9f0:	ror	fp, r3, #11
   1d9f4:	ror	r9, r6, #18
   1d9f8:	add	ip, ip, r5
   1d9fc:	ldr	r5, [sp, #20]
   1da00:	eor	fp, fp, r3, ror #6
   1da04:	eor	r9, r9, r6, ror #7
   1da08:	eor	fp, fp, r3, ror #25
   1da0c:	eor	r9, r9, r6, lsr #3
   1da10:	movw	r6, #50797	; 0xc66d
   1da14:	movt	r6, #43057	; 0xa831
   1da18:	ror	r7, sl, #19
   1da1c:	add	r5, r9, r5
   1da20:	ldr	r9, [sp, #16]
   1da24:	eor	r7, r7, sl, ror #17
   1da28:	eor	r7, r7, sl, lsr #10
   1da2c:	ror	sl, ip, #13
   1da30:	add	r5, r5, r9
   1da34:	eor	r9, r1, r2
   1da38:	add	r7, r7, r5
   1da3c:	and	r9, r9, r3
   1da40:	eor	sl, sl, ip, ror #2
   1da44:	add	r6, r7, r6
   1da48:	eor	r9, r9, r1
   1da4c:	add	r0, r6, r0
   1da50:	ldr	r6, [sp, #64]	; 0x40
   1da54:	eor	sl, sl, ip, ror #22
   1da58:	add	r0, r9, r0
   1da5c:	str	r7, [sp, #60]	; 0x3c
   1da60:	orr	r7, lr, ip
   1da64:	add	r5, r0, fp
   1da68:	and	r7, r7, r4
   1da6c:	ldr	fp, [sp, #56]	; 0x38
   1da70:	and	r0, lr, ip
   1da74:	add	r8, r8, r5
   1da78:	orr	r0, r7, r0
   1da7c:	ror	r9, r6, #18
   1da80:	add	r0, sl, r0
   1da84:	add	r0, r0, r5
   1da88:	ldr	r5, [sp, #24]
   1da8c:	eor	r9, r9, r6, ror #7
   1da90:	mov	sl, fp
   1da94:	ror	r7, fp, #19
   1da98:	eor	r9, r9, r6, lsr #3
   1da9c:	movw	r6, #10184	; 0x27c8
   1daa0:	movt	r6, #45059	; 0xb003
   1daa4:	eor	r7, r7, fp, ror #17
   1daa8:	add	r5, r9, r5
   1daac:	ldr	r9, [sp, #8]
   1dab0:	ror	fp, r8, #11
   1dab4:	eor	r7, r7, sl, lsr #10
   1dab8:	eor	fp, fp, r8, ror #6
   1dabc:	ror	sl, r0, #13
   1dac0:	eor	fp, fp, r8, ror #25
   1dac4:	add	r5, r5, r9
   1dac8:	eor	r9, r2, r3
   1dacc:	eor	sl, sl, r0, ror #2
   1dad0:	add	r5, r7, r5
   1dad4:	and	r9, r9, r8
   1dad8:	add	r6, r5, r6
   1dadc:	eor	r9, r9, r2
   1dae0:	eor	sl, sl, r0, ror #22
   1dae4:	add	r1, r6, r1
   1dae8:	ldr	r6, [sp, #68]	; 0x44
   1daec:	orr	r7, ip, r0
   1daf0:	add	r1, r9, r1
   1daf4:	and	r7, r7, lr
   1daf8:	str	r5, [sp, #80]	; 0x50
   1dafc:	add	r5, r1, fp
   1db00:	and	r1, ip, r0
   1db04:	orr	r1, r7, r1
   1db08:	add	r4, r4, r5
   1db0c:	add	r1, sl, r1
   1db10:	ldr	sl, [sp, #60]	; 0x3c
   1db14:	ror	fp, r4, #11
   1db18:	ror	r9, r6, #18
   1db1c:	add	r1, r1, r5
   1db20:	ldr	r5, [sp, #64]	; 0x40
   1db24:	eor	fp, fp, r4, ror #6
   1db28:	eor	r9, r9, r6, ror #7
   1db2c:	eor	fp, fp, r4, ror #25
   1db30:	eor	r9, r9, r6, lsr #3
   1db34:	movw	r6, #32711	; 0x7fc7
   1db38:	movt	r6, #48985	; 0xbf59
   1db3c:	ror	r7, sl, #19
   1db40:	add	r5, r9, r5
   1db44:	ldr	r9, [sp, #40]	; 0x28
   1db48:	eor	r7, r7, sl, ror #17
   1db4c:	eor	r7, r7, sl, lsr #10
   1db50:	ror	sl, r1, #13
   1db54:	add	r5, r5, r9
   1db58:	eor	r9, r3, r8
   1db5c:	add	r7, r7, r5
   1db60:	and	r9, r9, r4
   1db64:	eor	sl, sl, r1, ror #2
   1db68:	add	r6, r7, r6
   1db6c:	eor	r9, r9, r3
   1db70:	add	r2, r6, r2
   1db74:	ldr	r6, [sp, #72]	; 0x48
   1db78:	eor	sl, sl, r1, ror #22
   1db7c:	add	r2, r9, r2
   1db80:	str	r7, [sp, #20]
   1db84:	orr	r7, r0, r1
   1db88:	add	r5, r2, fp
   1db8c:	and	r7, r7, ip
   1db90:	ldr	fp, [sp, #80]	; 0x50
   1db94:	and	r2, r0, r1
   1db98:	add	lr, lr, r5
   1db9c:	orr	r2, r7, r2
   1dba0:	ror	r9, r6, #18
   1dba4:	add	r2, sl, r2
   1dba8:	add	r2, r2, r5
   1dbac:	ldr	r5, [sp, #68]	; 0x44
   1dbb0:	ror	sl, lr, #11
   1dbb4:	eor	r9, r9, r6, ror #7
   1dbb8:	ror	r7, fp, #19
   1dbbc:	eor	r9, r9, r6, lsr #3
   1dbc0:	movw	r6, #3059	; 0xbf3
   1dbc4:	movt	r6, #50912	; 0xc6e0
   1dbc8:	eor	r7, r7, fp, ror #17
   1dbcc:	add	r5, r9, r5
   1dbd0:	ldr	r9, [sp, #44]	; 0x2c
   1dbd4:	eor	sl, sl, lr, ror #6
   1dbd8:	eor	r7, r7, fp, lsr #10
   1dbdc:	eor	fp, r8, r4
   1dbe0:	and	fp, fp, lr
   1dbe4:	eor	sl, sl, lr, ror #25
   1dbe8:	eor	fp, fp, r8
   1dbec:	add	r5, r5, r9
   1dbf0:	ror	r9, r2, #13
   1dbf4:	add	r5, r7, r5
   1dbf8:	orr	r7, r1, r2
   1dbfc:	add	r6, r5, r6
   1dc00:	eor	r9, r9, r2, ror #2
   1dc04:	and	r7, r7, r0
   1dc08:	add	r3, r6, r3
   1dc0c:	str	r5, [sp, #24]
   1dc10:	add	r3, fp, r3
   1dc14:	eor	r9, r9, r2, ror #22
   1dc18:	ldr	fp, [sp, #28]
   1dc1c:	add	r5, r3, sl
   1dc20:	and	r3, r1, r2
   1dc24:	orr	r3, r7, r3
   1dc28:	ldr	r7, [sp, #72]	; 0x48
   1dc2c:	add	ip, ip, r5
   1dc30:	add	r3, r9, r3
   1dc34:	ldr	r9, [sp, #20]
   1dc38:	add	r3, r3, r5
   1dc3c:	movw	r5, #37191	; 0x9147
   1dc40:	movt	r5, #54695	; 0xd5a7
   1dc44:	ror	r6, fp, #18
   1dc48:	eor	r6, r6, fp, ror #7
   1dc4c:	ror	sl, r9, #19
   1dc50:	eor	r6, r6, fp, lsr #3
   1dc54:	eor	sl, sl, r9, ror #17
   1dc58:	add	r6, r6, r7
   1dc5c:	ror	r7, ip, #11
   1dc60:	eor	sl, sl, r9, lsr #10
   1dc64:	ldr	r9, [sp, #48]	; 0x30
   1dc68:	eor	r7, r7, ip, ror #6
   1dc6c:	eor	r7, r7, ip, ror #25
   1dc70:	add	r6, r6, r9
   1dc74:	eor	r9, r4, lr
   1dc78:	add	fp, sl, r6
   1dc7c:	and	r9, r9, ip
   1dc80:	ror	r6, r3, #13
   1dc84:	add	r5, fp, r5
   1dc88:	eor	r9, r9, r4
   1dc8c:	add	r8, r5, r8
   1dc90:	orr	sl, r2, r3
   1dc94:	eor	r6, r6, r3, ror #2
   1dc98:	add	r9, r9, r8
   1dc9c:	ldr	r8, [sp, #32]
   1dca0:	and	sl, sl, r1
   1dca4:	and	r5, r2, r3
   1dca8:	str	fp, [sp, #64]	; 0x40
   1dcac:	add	r9, r9, r7
   1dcb0:	orr	r5, sl, r5
   1dcb4:	ldr	sl, [sp, #24]
   1dcb8:	eor	r6, r6, r3, ror #22
   1dcbc:	add	r0, r0, r9
   1dcc0:	add	r6, r6, r5
   1dcc4:	ror	fp, r8, #18
   1dcc8:	add	r5, r6, r9
   1dccc:	ldr	r9, [sp, #52]	; 0x34
   1dcd0:	movw	r6, #25425	; 0x6351
   1dcd4:	movt	r6, #1738	; 0x6ca
   1dcd8:	ror	r7, sl, #19
   1dcdc:	eor	fp, fp, r8, ror #7
   1dce0:	eor	fp, fp, r8, lsr #3
   1dce4:	mov	r8, sl
   1dce8:	eor	sl, r7, sl, ror #17
   1dcec:	ldr	r7, [sp, #28]
   1dcf0:	eor	sl, sl, r8, lsr #10
   1dcf4:	eor	r8, lr, ip
   1dcf8:	and	r8, r8, r0
   1dcfc:	eor	r8, r8, lr
   1dd00:	add	fp, fp, r7
   1dd04:	ror	r7, r0, #11
   1dd08:	add	r9, fp, r9
   1dd0c:	add	sl, sl, r9
   1dd10:	ror	r9, r5, #13
   1dd14:	add	r6, sl, r6
   1dd18:	eor	r7, r7, r0, ror #6
   1dd1c:	add	r4, r6, r4
   1dd20:	ldr	r6, [sp, #36]	; 0x24
   1dd24:	eor	r9, r9, r5, ror #2
   1dd28:	str	sl, [sp, #28]
   1dd2c:	orr	sl, r3, r5
   1dd30:	eor	r7, r7, r0, ror #25
   1dd34:	and	sl, sl, r2
   1dd38:	add	r8, r8, r4
   1dd3c:	eor	r9, r9, r5, ror #22
   1dd40:	and	r4, r3, r5
   1dd44:	add	r8, r8, r7
   1dd48:	orr	r4, sl, r4
   1dd4c:	add	r1, r1, r8
   1dd50:	ldr	sl, [sp, #64]	; 0x40
   1dd54:	ror	fp, r6, #18
   1dd58:	add	r9, r9, r4
   1dd5c:	add	r4, r9, r8
   1dd60:	ldr	r8, [sp, #32]
   1dd64:	eor	fp, fp, r6, ror #7
   1dd68:	eor	fp, fp, r6, lsr #3
   1dd6c:	mov	r9, sl
   1dd70:	movw	r6, #10599	; 0x2967
   1dd74:	movt	r6, #5161	; 0x1429
   1dd78:	ror	r7, sl, #19
   1dd7c:	add	fp, fp, r8
   1dd80:	ldr	r8, [sp, #56]	; 0x38
   1dd84:	eor	sl, r7, sl, ror #17
   1dd88:	ror	r7, r1, #11
   1dd8c:	eor	sl, sl, r9, lsr #10
   1dd90:	eor	r7, r7, r1, ror #6
   1dd94:	add	r9, fp, r8
   1dd98:	eor	r8, ip, r0
   1dd9c:	add	fp, sl, r9
   1dda0:	and	r8, r8, r1
   1dda4:	ror	r9, r4, #13
   1dda8:	add	r6, fp, r6
   1ddac:	orr	sl, r5, r4
   1ddb0:	eor	r7, r7, r1, ror #25
   1ddb4:	add	lr, r6, lr
   1ddb8:	eor	r8, r8, ip
   1ddbc:	eor	r9, r9, r4, ror #2
   1ddc0:	and	sl, sl, r3
   1ddc4:	add	r8, r8, lr
   1ddc8:	ldr	r6, [sp, #12]
   1ddcc:	and	lr, r5, r4
   1ddd0:	eor	r9, r9, r4, ror #22
   1ddd4:	add	r8, r8, r7
   1ddd8:	orr	lr, sl, lr
   1dddc:	ldr	sl, [sp, #28]
   1dde0:	add	r2, r2, r8
   1dde4:	add	r9, r9, lr
   1dde8:	str	fp, [sp, #32]
   1ddec:	add	lr, r9, r8
   1ddf0:	ror	fp, r6, #18
   1ddf4:	ror	r7, sl, #19
   1ddf8:	mov	r8, sl
   1ddfc:	eor	fp, fp, r6, ror #7
   1de00:	eor	sl, r7, sl, ror #17
   1de04:	ldr	r7, [sp, #36]	; 0x24
   1de08:	eor	fp, fp, r6, lsr #3
   1de0c:	movw	r6, #2693	; 0xa85
   1de10:	movt	r6, #10167	; 0x27b7
   1de14:	eor	sl, sl, r8, lsr #10
   1de18:	ldr	r8, [sp, #60]	; 0x3c
   1de1c:	add	fp, fp, r7
   1de20:	ror	r7, r2, #11
   1de24:	add	r9, fp, r8
   1de28:	eor	r8, r0, r1
   1de2c:	eor	r7, r7, r2, ror #6
   1de30:	add	sl, sl, r9
   1de34:	and	r8, r8, r2
   1de38:	ror	r9, lr, #13
   1de3c:	add	r6, sl, r6
   1de40:	eor	r8, r8, r0
   1de44:	eor	r7, r7, r2, ror #25
   1de48:	add	ip, r6, ip
   1de4c:	str	sl, [sp, #36]	; 0x24
   1de50:	orr	sl, r4, lr
   1de54:	and	sl, sl, r5
   1de58:	add	r8, r8, ip
   1de5c:	eor	r9, r9, lr, ror #2
   1de60:	and	ip, r4, lr
   1de64:	ldr	r6, [sp, #16]
   1de68:	add	r8, r8, r7
   1de6c:	orr	ip, sl, ip
   1de70:	eor	r9, r9, lr, ror #22
   1de74:	add	r3, r3, r8
   1de78:	ldr	sl, [sp, #32]
   1de7c:	add	r9, r9, ip
   1de80:	add	ip, r9, r8
   1de84:	eor	r8, r1, r2
   1de88:	ror	fp, r6, #18
   1de8c:	and	r8, r8, r3
   1de90:	eor	r8, r8, r1
   1de94:	ror	r7, sl, #19
   1de98:	eor	fp, fp, r6, ror #7
   1de9c:	eor	r9, r7, sl, ror #17
   1dea0:	ldr	r7, [sp, #12]
   1dea4:	eor	fp, fp, r6, lsr #3
   1dea8:	movw	r6, #8504	; 0x2138
   1deac:	movt	r6, #11803	; 0x2e1b
   1deb0:	eor	r9, r9, sl, lsr #10
   1deb4:	ldr	sl, [sp, #80]	; 0x50
   1deb8:	add	fp, fp, r7
   1debc:	ror	r7, r3, #11
   1dec0:	add	sl, fp, sl
   1dec4:	eor	r7, r7, r3, ror #6
   1dec8:	add	fp, r9, sl
   1decc:	orr	sl, lr, ip
   1ded0:	ror	r9, ip, #13
   1ded4:	add	r6, fp, r6
   1ded8:	and	sl, sl, r4
   1dedc:	eor	r7, r7, r3, ror #25
   1dee0:	add	r0, r6, r0
   1dee4:	eor	r9, r9, ip, ror #2
   1dee8:	ldr	r6, [sp, #8]
   1deec:	add	r8, r8, r0
   1def0:	and	r0, lr, ip
   1def4:	str	fp, [sp, #68]	; 0x44
   1def8:	orr	r0, sl, r0
   1defc:	ldr	sl, [sp, #36]	; 0x24
   1df00:	eor	r9, r9, ip, ror #22
   1df04:	add	r8, r8, r7
   1df08:	add	r9, r9, r0
   1df0c:	add	r5, r5, r8
   1df10:	add	r0, r9, r8
   1df14:	ror	fp, r6, #18
   1df18:	ror	r7, sl, #19
   1df1c:	mov	r8, sl
   1df20:	eor	fp, fp, r6, ror #7
   1df24:	eor	r9, r7, sl, ror #17
   1df28:	ldr	r7, [sp, #16]
   1df2c:	eor	fp, fp, r6, lsr #3
   1df30:	movw	r6, #28156	; 0x6dfc
   1df34:	movt	r6, #19756	; 0x4d2c
   1df38:	eor	r9, r9, r8, lsr #10
   1df3c:	ldr	r8, [sp, #20]
   1df40:	add	sl, fp, r7
   1df44:	ror	r7, r5, #11
   1df48:	add	sl, sl, r8
   1df4c:	eor	r8, r2, r3
   1df50:	eor	r7, r7, r5, ror #6
   1df54:	add	fp, r9, sl
   1df58:	and	r8, r8, r5
   1df5c:	ror	r9, r0, #13
   1df60:	add	r6, fp, r6
   1df64:	orr	sl, ip, r0
   1df68:	eor	r7, r7, r5, ror #25
   1df6c:	add	r1, r6, r1
   1df70:	eor	r8, r8, r2
   1df74:	eor	r9, r9, r0, ror #2
   1df78:	and	sl, sl, lr
   1df7c:	add	r8, r8, r1
   1df80:	ldr	r6, [sp, #40]	; 0x28
   1df84:	and	r1, ip, r0
   1df88:	eor	r9, r9, r0, ror #22
   1df8c:	add	r8, r8, r7
   1df90:	orr	r1, sl, r1
   1df94:	ldr	sl, [sp, #68]	; 0x44
   1df98:	add	r4, r4, r8
   1df9c:	add	r9, r9, r1
   1dfa0:	str	fp, [sp, #72]	; 0x48
   1dfa4:	add	r1, r9, r8
   1dfa8:	eor	r8, r3, r5
   1dfac:	ror	fp, r6, #18
   1dfb0:	and	r8, r8, r4
   1dfb4:	eor	r8, r8, r3
   1dfb8:	ror	r7, sl, #19
   1dfbc:	mov	r9, sl
   1dfc0:	eor	fp, fp, r6, ror #7
   1dfc4:	eor	sl, r7, sl, ror #17
   1dfc8:	ldr	r7, [sp, #8]
   1dfcc:	eor	fp, fp, r6, lsr #3
   1dfd0:	movw	r6, #3347	; 0xd13
   1dfd4:	movt	r6, #21304	; 0x5338
   1dfd8:	eor	sl, sl, r9, lsr #10
   1dfdc:	ldr	r9, [sp, #24]
   1dfe0:	add	fp, fp, r7
   1dfe4:	ror	r7, r4, #11
   1dfe8:	add	r9, fp, r9
   1dfec:	eor	r7, r7, r4, ror #6
   1dff0:	add	fp, sl, r9
   1dff4:	orr	sl, r0, r1
   1dff8:	ror	r9, r1, #13
   1dffc:	add	r6, fp, r6
   1e000:	and	sl, sl, ip
   1e004:	eor	r7, r7, r4, ror #25
   1e008:	add	r2, r6, r2
   1e00c:	eor	r9, r9, r1, ror #2
   1e010:	ldr	r6, [sp, #44]	; 0x2c
   1e014:	add	r8, r8, r2
   1e018:	and	r2, r0, r1
   1e01c:	str	fp, [sp, #12]
   1e020:	orr	r2, sl, r2
   1e024:	ldr	sl, [sp, #72]	; 0x48
   1e028:	eor	r9, r9, r1, ror #22
   1e02c:	add	r8, r8, r7
   1e030:	add	r9, r9, r2
   1e034:	add	lr, lr, r8
   1e038:	add	r2, r9, r8
   1e03c:	ror	fp, r6, #18
   1e040:	eor	r8, r5, r4
   1e044:	and	r8, r8, lr
   1e048:	ror	r7, sl, #19
   1e04c:	eor	r8, r8, r5
   1e050:	eor	fp, fp, r6, ror #7
   1e054:	eor	r9, r7, sl, ror #17
   1e058:	ldr	r7, [sp, #40]	; 0x28
   1e05c:	eor	fp, fp, r6, lsr #3
   1e060:	movw	r6, #29524	; 0x7354
   1e064:	movt	r6, #25866	; 0x650a
   1e068:	eor	r9, r9, sl, lsr #10
   1e06c:	ldr	sl, [sp, #64]	; 0x40
   1e070:	add	fp, fp, r7
   1e074:	ror	r7, lr, #11
   1e078:	add	sl, fp, sl
   1e07c:	eor	r7, r7, lr, ror #6
   1e080:	add	r9, r9, sl
   1e084:	orr	sl, r1, r2
   1e088:	mov	fp, r9
   1e08c:	and	sl, sl, r0
   1e090:	ror	r9, r2, #13
   1e094:	add	r6, fp, r6
   1e098:	eor	r7, r7, lr, ror #25
   1e09c:	add	r3, r6, r3
   1e0a0:	eor	r9, r9, r2, ror #2
   1e0a4:	ldr	r6, [sp, #48]	; 0x30
   1e0a8:	add	r8, r8, r3
   1e0ac:	and	r3, r1, r2
   1e0b0:	str	fp, [sp, #16]
   1e0b4:	orr	r3, sl, r3
   1e0b8:	ldr	sl, [sp, #12]
   1e0bc:	eor	r9, r9, r2, ror #22
   1e0c0:	add	r8, r8, r7
   1e0c4:	add	r9, r9, r3
   1e0c8:	add	ip, ip, r8
   1e0cc:	add	r3, r9, r8
   1e0d0:	ror	fp, r6, #18
   1e0d4:	eor	r8, r4, lr
   1e0d8:	and	r8, r8, ip
   1e0dc:	ror	r7, sl, #19
   1e0e0:	eor	r8, r8, r4
   1e0e4:	eor	fp, fp, r6, ror #7
   1e0e8:	eor	r9, r7, sl, ror #17
   1e0ec:	ldr	r7, [sp, #44]	; 0x2c
   1e0f0:	eor	fp, fp, r6, lsr #3
   1e0f4:	movw	r6, #2747	; 0xabb
   1e0f8:	movt	r6, #30314	; 0x766a
   1e0fc:	eor	r9, r9, sl, lsr #10
   1e100:	ldr	sl, [sp, #28]
   1e104:	add	fp, fp, r7
   1e108:	ror	r7, ip, #11
   1e10c:	add	sl, fp, sl
   1e110:	eor	r7, r7, ip, ror #6
   1e114:	add	r9, r9, sl
   1e118:	orr	sl, r2, r3
   1e11c:	mov	fp, r9
   1e120:	ror	r9, r3, #13
   1e124:	and	sl, sl, r1
   1e128:	add	r6, fp, r6
   1e12c:	eor	r7, r7, ip, ror #25
   1e130:	eor	r9, r9, r3, ror #2
   1e134:	add	r5, r6, r5
   1e138:	ldr	r6, [sp, #52]	; 0x34
   1e13c:	add	r8, r8, r5
   1e140:	and	r5, r2, r3
   1e144:	str	fp, [sp, #40]	; 0x28
   1e148:	eor	r9, r9, r3, ror #22
   1e14c:	orr	sl, sl, r5
   1e150:	add	r7, r8, r7
   1e154:	add	r0, r0, r7
   1e158:	ldr	r5, [sp, #48]	; 0x30
   1e15c:	add	r9, r9, sl
   1e160:	ldr	sl, [sp, #16]
   1e164:	add	r7, r9, r7
   1e168:	ror	fp, r6, #18
   1e16c:	eor	fp, fp, r6, ror #7
   1e170:	eor	fp, fp, r6, lsr #3
   1e174:	movw	r6, #51502	; 0xc92e
   1e178:	movt	r6, #33218	; 0x81c2
   1e17c:	ror	r8, sl, #19
   1e180:	add	fp, fp, r5
   1e184:	ror	r5, r0, #11
   1e188:	eor	r9, r8, sl, ror #17
   1e18c:	eor	r8, lr, ip
   1e190:	eor	r5, r5, r0, ror #6
   1e194:	and	r8, r8, r0
   1e198:	eor	r9, r9, sl, lsr #10
   1e19c:	ldr	sl, [sp, #32]
   1e1a0:	eor	r8, r8, lr
   1e1a4:	eor	r5, r5, r0, ror #25
   1e1a8:	add	sl, fp, sl
   1e1ac:	add	r9, r9, sl
   1e1b0:	orr	sl, r3, r7
   1e1b4:	mov	fp, r9
   1e1b8:	ror	r9, r7, #13
   1e1bc:	and	sl, sl, r2
   1e1c0:	add	r6, fp, r6
   1e1c4:	add	r4, r6, r4
   1e1c8:	str	fp, [sp, #44]	; 0x2c
   1e1cc:	eor	r9, r9, r7, ror #2
   1e1d0:	ldr	r6, [sp, #56]	; 0x38
   1e1d4:	add	r8, r8, r4
   1e1d8:	and	r4, r3, r7
   1e1dc:	add	r8, r8, r5
   1e1e0:	eor	r9, r9, r7, ror #22
   1e1e4:	orr	r4, sl, r4
   1e1e8:	add	r1, r1, r8
   1e1ec:	add	r9, r9, r4
   1e1f0:	add	r4, r9, r8
   1e1f4:	ror	r8, r1, #11
   1e1f8:	ror	fp, r6, #18
   1e1fc:	mov	r5, r6
   1e200:	eor	r8, r8, r1, ror #6
   1e204:	eor	fp, fp, r6, ror #7
   1e208:	ldr	r6, [sp, #40]	; 0x28
   1e20c:	eor	r8, r8, r1, ror #25
   1e210:	eor	fp, fp, r5, lsr #3
   1e214:	movw	r5, #11397	; 0x2c85
   1e218:	movt	r5, #37490	; 0x9272
   1e21c:	ror	sl, r6, #19
   1e220:	mov	r9, r6
   1e224:	eor	sl, sl, r6, ror #17
   1e228:	ldr	r6, [sp, #52]	; 0x34
   1e22c:	eor	sl, sl, r9, lsr #10
   1e230:	eor	r9, ip, r0
   1e234:	and	r9, r9, r1
   1e238:	eor	r9, r9, ip
   1e23c:	add	fp, fp, r6
   1e240:	ldr	r6, [sp, #36]	; 0x24
   1e244:	add	r6, fp, r6
   1e248:	add	r6, sl, r6
   1e24c:	orr	sl, r7, r4
   1e250:	mov	fp, r6
   1e254:	ror	r6, r4, #13
   1e258:	and	sl, sl, r3
   1e25c:	add	r5, fp, r5
   1e260:	add	lr, r5, lr
   1e264:	ldr	r5, [sp, #60]	; 0x3c
   1e268:	eor	r6, r6, r4, ror #2
   1e26c:	add	r9, r9, lr
   1e270:	and	lr, r7, r4
   1e274:	str	fp, [sp, #8]
   1e278:	eor	r6, r6, r4, ror #22
   1e27c:	orr	sl, sl, lr
   1e280:	add	r9, r9, r8
   1e284:	add	r2, r2, r9
   1e288:	movw	lr, #59553	; 0xe8a1
   1e28c:	movt	lr, #41663	; 0xa2bf
   1e290:	add	r6, r6, sl
   1e294:	ldr	sl, [sp, #44]	; 0x2c
   1e298:	ror	fp, r5, #18
   1e29c:	add	r9, r6, r9
   1e2a0:	ldr	r6, [sp, #56]	; 0x38
   1e2a4:	eor	fp, fp, r5, ror #7
   1e2a8:	eor	fp, fp, r5, lsr #3
   1e2ac:	mov	r8, sl
   1e2b0:	ror	r5, sl, #19
   1e2b4:	add	fp, fp, r6
   1e2b8:	ldr	r6, [sp, #68]	; 0x44
   1e2bc:	eor	r5, r5, sl, ror #17
   1e2c0:	ror	sl, r2, #11
   1e2c4:	eor	r5, r5, r8, lsr #10
   1e2c8:	eor	sl, sl, r2, ror #6
   1e2cc:	add	r8, fp, r6
   1e2d0:	eor	fp, r0, r1
   1e2d4:	add	r5, r5, r8
   1e2d8:	ror	r8, r9, #13
   1e2dc:	and	r6, fp, r2
   1e2e0:	add	lr, r5, lr
   1e2e4:	eor	sl, sl, r2, ror #25
   1e2e8:	eor	fp, r6, r0
   1e2ec:	eor	r8, r8, r9, ror #2
   1e2f0:	add	ip, lr, ip
   1e2f4:	str	r5, [sp, #48]	; 0x30
   1e2f8:	orr	r5, r4, r9
   1e2fc:	add	r6, fp, ip
   1e300:	ldr	fp, [sp, #80]	; 0x50
   1e304:	and	ip, r4, r9
   1e308:	eor	r8, r8, r9, ror #22
   1e30c:	and	r5, r5, r7
   1e310:	add	r6, r6, sl
   1e314:	orr	r5, r5, ip
   1e318:	add	ip, r3, r6
   1e31c:	add	r3, r8, r5
   1e320:	ldr	r5, [sp, #8]
   1e324:	add	r3, r3, r6
   1e328:	movw	r6, #26187	; 0x664b
   1e32c:	movt	r6, #43034	; 0xa81a
   1e330:	ror	lr, fp, #18
   1e334:	eor	lr, lr, fp, ror #7
   1e338:	ror	sl, r5, #19
   1e33c:	eor	lr, lr, fp, lsr #3
   1e340:	eor	r8, sl, r5, ror #17
   1e344:	ldr	r5, [sp, #60]	; 0x3c
   1e348:	ror	sl, ip, #11
   1e34c:	eor	sl, sl, ip, ror #6
   1e350:	add	lr, lr, r5
   1e354:	ldr	r5, [sp, #8]
   1e358:	eor	sl, sl, ip, ror #25
   1e35c:	eor	r8, r8, r5, lsr #10
   1e360:	ldr	r5, [sp, #72]	; 0x48
   1e364:	add	r5, lr, r5
   1e368:	eor	lr, r1, r2
   1e36c:	add	r5, r8, r5
   1e370:	ror	r8, r3, #13
   1e374:	and	lr, lr, ip
   1e378:	add	r6, r5, r6
   1e37c:	eor	lr, lr, r1
   1e380:	eor	r8, r8, r3, ror #2
   1e384:	add	r0, r6, r0
   1e388:	str	r5, [sp, #52]	; 0x34
   1e38c:	add	r0, lr, r0
   1e390:	orr	r5, r9, r3
   1e394:	ldr	lr, [sp, #20]
   1e398:	add	r6, r0, sl
   1e39c:	eor	r8, r8, r3, ror #22
   1e3a0:	and	r0, r9, r3
   1e3a4:	and	r5, r5, r4
   1e3a8:	ldr	sl, [sp, #20]
   1e3ac:	add	r7, r7, r6
   1e3b0:	orr	r0, r5, r0
   1e3b4:	add	r0, r8, r0
   1e3b8:	ldr	r5, [sp, #20]
   1e3bc:	ror	lr, lr, #18
   1e3c0:	add	r0, r0, r6
   1e3c4:	movw	r6, #35696	; 0x8b70
   1e3c8:	movt	r6, #49739	; 0xc24b
   1e3cc:	ldr	r8, [sp, #48]	; 0x30
   1e3d0:	eor	lr, lr, sl, ror #7
   1e3d4:	eor	lr, lr, r5, lsr #3
   1e3d8:	ror	sl, r8, #19
   1e3dc:	add	lr, lr, fp
   1e3e0:	ror	fp, r7, #11
   1e3e4:	eor	sl, sl, r8, ror #17
   1e3e8:	eor	fp, fp, r7, ror #6
   1e3ec:	eor	sl, sl, r8, lsr #10
   1e3f0:	ldr	r8, [sp, #12]
   1e3f4:	eor	fp, fp, r7, ror #25
   1e3f8:	add	r5, lr, r8
   1e3fc:	eor	r8, r2, ip
   1e400:	add	lr, sl, r5
   1e404:	and	r8, r8, r7
   1e408:	ror	sl, r0, #13
   1e40c:	mov	r5, lr
   1e410:	eor	lr, r8, r2
   1e414:	add	r6, r5, r6
   1e418:	eor	sl, sl, r0, ror #2
   1e41c:	add	r1, r6, r1
   1e420:	str	r5, [sp, #56]	; 0x38
   1e424:	orr	r5, r3, r0
   1e428:	add	r8, lr, r1
   1e42c:	ldr	r1, [sp, #24]
   1e430:	and	r5, r5, r9
   1e434:	add	r6, r8, fp
   1e438:	eor	sl, sl, r0, ror #22
   1e43c:	ldr	r8, [sp, #24]
   1e440:	ror	lr, r1, #18
   1e444:	and	r1, r3, r0
   1e448:	eor	lr, lr, r8, ror #7
   1e44c:	orr	r8, r5, r1
   1e450:	ldr	r5, [sp, #52]	; 0x34
   1e454:	add	r1, r4, r6
   1e458:	add	r8, sl, r8
   1e45c:	ldr	r4, [sp, #24]
   1e460:	add	r8, r8, r6
   1e464:	ror	sl, r1, #11
   1e468:	eor	sl, sl, r1, ror #6
   1e46c:	ror	fp, r5, #19
   1e470:	mov	r6, r5
   1e474:	eor	sl, sl, r1, ror #25
   1e478:	eor	fp, fp, r5, ror #17
   1e47c:	ldr	r5, [sp, #20]
   1e480:	eor	lr, lr, r4, lsr #3
   1e484:	movw	r4, #20899	; 0x51a3
   1e488:	movt	r4, #51052	; 0xc76c
   1e48c:	add	lr, lr, r5
   1e490:	eor	r5, fp, r6, lsr #10
   1e494:	ldr	r6, [sp, #16]
   1e498:	add	lr, lr, r6
   1e49c:	eor	r6, ip, r7
   1e4a0:	add	lr, r5, lr
   1e4a4:	and	r6, r6, r1
   1e4a8:	ror	r5, r8, #13
   1e4ac:	add	r4, lr, r4
   1e4b0:	eor	fp, r6, ip
   1e4b4:	add	r2, r4, r2
   1e4b8:	eor	r5, r5, r8, ror #2
   1e4bc:	str	lr, [sp, #20]
   1e4c0:	add	r6, fp, r2
   1e4c4:	ldr	fp, [sp, #64]	; 0x40
   1e4c8:	orr	lr, r0, r8
   1e4cc:	add	r4, r6, sl
   1e4d0:	eor	r5, r5, r8, ror #22
   1e4d4:	and	r6, r0, r8
   1e4d8:	and	lr, lr, r3
   1e4dc:	orr	r6, lr, r6
   1e4e0:	movw	lr, #59417	; 0xe819
   1e4e4:	movt	lr, #53650	; 0xd192
   1e4e8:	add	r6, r5, r6
   1e4ec:	ldr	r5, [sp, #56]	; 0x38
   1e4f0:	ror	r2, fp, #18
   1e4f4:	add	r6, r6, r4
   1e4f8:	mov	sl, fp
   1e4fc:	eor	r2, r2, fp, ror #7
   1e500:	add	fp, r9, r4
   1e504:	ldr	r4, [sp, #24]
   1e508:	eor	r2, r2, sl, lsr #3
   1e50c:	ror	r9, r5, #19
   1e510:	ror	sl, fp, #11
   1e514:	add	r2, r2, r4
   1e518:	ldr	r4, [sp, #40]	; 0x28
   1e51c:	eor	r9, r9, r5, ror #17
   1e520:	eor	sl, sl, fp, ror #6
   1e524:	eor	r9, r9, r5, lsr #10
   1e528:	eor	r5, r7, r1
   1e52c:	and	r5, r5, fp
   1e530:	eor	sl, sl, fp, ror #25
   1e534:	add	r4, r2, r4
   1e538:	add	r2, r9, r4
   1e53c:	ror	r9, r6, #13
   1e540:	mov	r4, r2
   1e544:	eor	r2, r5, r7
   1e548:	add	lr, r4, lr
   1e54c:	eor	r9, r9, r6, ror #2
   1e550:	add	ip, lr, ip
   1e554:	str	r4, [sp, #24]
   1e558:	orr	r4, r8, r6
   1e55c:	and	lr, r8, r6
   1e560:	add	r5, r2, ip
   1e564:	eor	r9, r9, r6, ror #22
   1e568:	and	r4, r4, r0
   1e56c:	add	ip, r5, sl
   1e570:	ldr	r2, [sp, #28]
   1e574:	orr	r5, r4, lr
   1e578:	add	r3, r3, ip
   1e57c:	add	r5, r9, r5
   1e580:	ldr	r9, [sp, #20]
   1e584:	add	r5, r5, ip
   1e588:	movw	ip, #1572	; 0x624
   1e58c:	movt	ip, #54937	; 0xd699
   1e590:	ldr	sl, [sp, #28]
   1e594:	ror	r2, r2, #18
   1e598:	ror	lr, r9, #19
   1e59c:	mov	r4, r9
   1e5a0:	eor	r2, r2, sl, ror #7
   1e5a4:	eor	lr, lr, r9, ror #17
   1e5a8:	eor	r2, r2, sl, lsr #3
   1e5ac:	ldr	sl, [sp, #64]	; 0x40
   1e5b0:	eor	lr, lr, r4, lsr #10
   1e5b4:	ldr	r4, [sp, #44]	; 0x2c
   1e5b8:	ror	r9, r3, #11
   1e5bc:	eor	r9, r9, r3, ror #6
   1e5c0:	add	r2, r2, sl
   1e5c4:	eor	r9, r9, r3, ror #25
   1e5c8:	add	sl, r2, r4
   1e5cc:	eor	r4, r1, fp
   1e5d0:	add	r2, lr, sl
   1e5d4:	and	r4, r4, r3
   1e5d8:	ror	sl, r5, #13
   1e5dc:	mov	lr, r2
   1e5e0:	eor	r2, r4, r1
   1e5e4:	add	ip, lr, ip
   1e5e8:	eor	sl, sl, r5, ror #2
   1e5ec:	add	r7, ip, r7
   1e5f0:	str	lr, [sp, #60]	; 0x3c
   1e5f4:	orr	lr, r6, r5
   1e5f8:	add	r4, r2, r7
   1e5fc:	ldr	r7, [sp, #32]
   1e600:	and	lr, lr, r8
   1e604:	add	ip, r4, r9
   1e608:	and	r4, r6, r5
   1e60c:	eor	sl, sl, r5, ror #22
   1e610:	orr	r4, lr, r4
   1e614:	ldr	lr, [sp, #24]
   1e618:	add	r9, r0, ip
   1e61c:	add	r4, sl, r4
   1e620:	ldr	sl, [sp, #28]
   1e624:	add	r4, r4, ip
   1e628:	ror	r2, r7, #18
   1e62c:	ldr	r0, [sp, #32]
   1e630:	eor	r2, r2, r7, ror #7
   1e634:	ror	r7, lr, #19
   1e638:	ldr	ip, [sp, #8]
   1e63c:	eor	r7, r7, lr, ror #17
   1e640:	eor	r2, r2, r0, lsr #3
   1e644:	movw	r0, #13701	; 0x3585
   1e648:	movt	r0, #62478	; 0xf40e
   1e64c:	eor	r7, r7, lr, lsr #10
   1e650:	add	r2, r2, sl
   1e654:	ror	sl, r9, #11
   1e658:	add	lr, r2, ip
   1e65c:	eor	ip, fp, r3
   1e660:	add	r2, r7, lr
   1e664:	ror	r7, r4, #13
   1e668:	and	ip, ip, r9
   1e66c:	mov	lr, r2
   1e670:	eor	sl, sl, r9, ror #6
   1e674:	eor	r2, ip, fp
   1e678:	add	r0, lr, r0
   1e67c:	eor	r7, r7, r4, ror #2
   1e680:	eor	sl, sl, r9, ror #25
   1e684:	add	r1, r0, r1
   1e688:	str	lr, [sp, #28]
   1e68c:	orr	lr, r5, r4
   1e690:	and	r0, r5, r4
   1e694:	eor	r7, r7, r4, ror #22
   1e698:	add	ip, r2, r1
   1e69c:	and	lr, lr, r6
   1e6a0:	ldr	r2, [sp, #36]	; 0x24
   1e6a4:	add	r1, ip, sl
   1e6a8:	orr	ip, lr, r0
   1e6ac:	add	ip, r7, ip
   1e6b0:	ldr	sl, [sp, #36]	; 0x24
   1e6b4:	add	r8, r8, r1
   1e6b8:	add	ip, ip, r1
   1e6bc:	ldr	r7, [sp, #60]	; 0x3c
   1e6c0:	ror	r2, r2, #18
   1e6c4:	eor	r2, r2, sl, ror #7
   1e6c8:	ror	r0, r7, #19
   1e6cc:	eor	r2, r2, sl, lsr #3
   1e6d0:	movw	sl, #41072	; 0xa070
   1e6d4:	movt	sl, #4202	; 0x106a
   1e6d8:	eor	r0, r0, r7, ror #17
   1e6dc:	eor	lr, r0, r7, lsr #10
   1e6e0:	ldr	r7, [sp, #32]
   1e6e4:	ldr	r0, [sp, #48]	; 0x30
   1e6e8:	add	r2, r2, r7
   1e6ec:	ror	r7, r8, #11
   1e6f0:	add	r1, r2, r0
   1e6f4:	eor	r7, r7, r8, ror #6
   1e6f8:	eor	r0, r3, r9
   1e6fc:	add	r2, lr, r1
   1e700:	ror	lr, ip, #13
   1e704:	and	r0, r0, r8
   1e708:	add	sl, r2, sl
   1e70c:	eor	r7, r7, r8, ror #25
   1e710:	eor	r0, r0, r3
   1e714:	str	r2, [sp, #32]
   1e718:	add	r2, sl, fp
   1e71c:	eor	lr, lr, ip, ror #2
   1e720:	ldr	fp, [sp, #68]	; 0x44
   1e724:	orr	r1, r4, ip
   1e728:	add	r0, r0, r2
   1e72c:	add	r2, r0, r7
   1e730:	and	r1, r1, r5
   1e734:	eor	lr, lr, ip, ror #22
   1e738:	and	r0, r4, ip
   1e73c:	add	r6, r6, r2
   1e740:	orr	r0, r1, r0
   1e744:	ldr	r1, [sp, #36]	; 0x24
   1e748:	eor	r7, r9, r8
   1e74c:	add	r0, lr, r0
   1e750:	and	r7, r7, r6
   1e754:	ror	sl, fp, #18
   1e758:	add	r0, r0, r2
   1e75c:	movw	r2, #49430	; 0xc116
   1e760:	movt	r2, #6564	; 0x19a4
   1e764:	eor	r7, r7, r9
   1e768:	eor	sl, sl, fp, ror #7
   1e76c:	eor	sl, sl, fp, lsr #3
   1e770:	ldr	fp, [sp, #28]
   1e774:	add	sl, sl, r1
   1e778:	ror	r1, r6, #11
   1e77c:	eor	r1, r1, r6, ror #6
   1e780:	ror	lr, fp, #19
   1e784:	eor	lr, lr, fp, ror #17
   1e788:	eor	lr, lr, fp, lsr #10
   1e78c:	ldr	fp, [sp, #52]	; 0x34
   1e790:	add	sl, sl, fp
   1e794:	ldr	fp, [sp, #72]	; 0x48
   1e798:	add	sl, lr, sl
   1e79c:	ror	lr, r0, #13
   1e7a0:	add	r2, sl, r2
   1e7a4:	eor	lr, lr, r0, ror #2
   1e7a8:	add	r3, r2, r3
   1e7ac:	str	sl, [sp, #36]	; 0x24
   1e7b0:	eor	sl, r1, r6, ror #25
   1e7b4:	add	r3, r7, r3
   1e7b8:	orr	r1, ip, r0
   1e7bc:	eor	lr, lr, r0, ror #22
   1e7c0:	and	r1, r1, r4
   1e7c4:	add	r2, r3, sl
   1e7c8:	and	r3, ip, r0
   1e7cc:	ror	r7, fp, #18
   1e7d0:	orr	r3, r1, r3
   1e7d4:	add	r5, r5, r2
   1e7d8:	ldr	r1, [sp, #32]
   1e7dc:	add	r3, lr, r3
   1e7e0:	eor	r7, r7, fp, ror #7
   1e7e4:	movw	sl, #27656	; 0x6c08
   1e7e8:	movt	sl, #7735	; 0x1e37
   1e7ec:	add	r3, r3, r2
   1e7f0:	ldr	r2, [sp, #68]	; 0x44
   1e7f4:	eor	r7, r7, fp, lsr #3
   1e7f8:	ror	lr, r5, #11
   1e7fc:	ror	fp, r1, #19
   1e800:	eor	lr, lr, r5, ror #6
   1e804:	add	r7, r7, r2
   1e808:	ldr	r2, [sp, #56]	; 0x38
   1e80c:	eor	fp, fp, r1, ror #17
   1e810:	eor	lr, lr, r5, ror #25
   1e814:	eor	fp, fp, r1, lsr #10
   1e818:	add	r7, r7, r2
   1e81c:	eor	r2, r8, r6
   1e820:	add	r7, fp, r7
   1e824:	and	r2, r2, r5
   1e828:	ror	fp, r3, #13
   1e82c:	add	sl, r7, sl
   1e830:	eor	r2, r2, r8
   1e834:	add	r1, sl, r9
   1e838:	eor	fp, fp, r3, ror #2
   1e83c:	orr	r9, r0, r3
   1e840:	add	r2, r2, r1
   1e844:	ldr	r1, [sp, #12]
   1e848:	and	r9, r9, ip
   1e84c:	eor	fp, fp, r3, ror #22
   1e850:	ror	sl, r1, #18
   1e854:	add	r1, r2, lr
   1e858:	and	r2, r0, r3
   1e85c:	ldr	lr, [sp, #12]
   1e860:	orr	r2, r9, r2
   1e864:	add	r4, r4, r1
   1e868:	add	r2, fp, r2
   1e86c:	ldr	fp, [sp, #36]	; 0x24
   1e870:	add	r2, r2, r1
   1e874:	ldr	r9, [sp, #12]
   1e878:	eor	sl, sl, lr, ror #7
   1e87c:	ldr	r1, [sp, #72]	; 0x48
   1e880:	ror	lr, fp, #19
   1e884:	eor	sl, sl, r9, lsr #3
   1e888:	movw	r9, #30540	; 0x774c
   1e88c:	movt	r9, #10056	; 0x2748
   1e890:	eor	lr, lr, fp, ror #17
   1e894:	add	sl, sl, r1
   1e898:	ldr	r1, [sp, #36]	; 0x24
   1e89c:	ror	fp, r4, #11
   1e8a0:	eor	fp, fp, r4, ror #6
   1e8a4:	eor	fp, fp, r4, ror #25
   1e8a8:	eor	lr, lr, r1, lsr #10
   1e8ac:	ldr	r1, [sp, #20]
   1e8b0:	add	sl, sl, r1
   1e8b4:	eor	r1, r6, r5
   1e8b8:	add	lr, lr, sl
   1e8bc:	and	r1, r1, r4
   1e8c0:	ror	sl, r2, #13
   1e8c4:	add	r9, lr, r9
   1e8c8:	eor	r1, r1, r6
   1e8cc:	str	lr, [sp, #64]	; 0x40
   1e8d0:	add	lr, r9, r8
   1e8d4:	eor	sl, sl, r2, ror #2
   1e8d8:	add	r1, r1, lr
   1e8dc:	ldr	lr, [sp, #16]
   1e8e0:	orr	r9, r3, r2
   1e8e4:	eor	sl, sl, r2, ror #22
   1e8e8:	and	r9, r9, r0
   1e8ec:	ror	r8, lr, #18
   1e8f0:	add	lr, r1, fp
   1e8f4:	and	r1, r3, r2
   1e8f8:	orr	r1, r9, r1
   1e8fc:	ror	r9, r7, #19
   1e900:	add	ip, ip, lr
   1e904:	add	r1, sl, r1
   1e908:	ldrd	sl, [sp, #12]
   1e90c:	eor	r9, r9, r7, ror #17
   1e910:	add	r1, r1, lr
   1e914:	movw	lr, #48309	; 0xbcb5
   1e918:	movt	lr, #13488	; 0x34b0
   1e91c:	eor	r9, r9, r7, lsr #10
   1e920:	eor	r8, r8, fp, ror #7
   1e924:	eor	r8, r8, fp, lsr #3
   1e928:	ldr	fp, [sp, #24]
   1e92c:	add	r8, r8, sl
   1e930:	ror	sl, ip, #11
   1e934:	eor	sl, sl, ip, ror #6
   1e938:	add	r8, r8, fp
   1e93c:	eor	fp, r5, r4
   1e940:	add	r9, r9, r8
   1e944:	ror	r8, r1, #13
   1e948:	and	fp, fp, ip
   1e94c:	add	lr, r9, lr
   1e950:	eor	fp, fp, r5
   1e954:	eor	sl, sl, ip, ror #25
   1e958:	eor	r8, r8, r1, ror #2
   1e95c:	add	lr, lr, r6
   1e960:	ldr	r6, [sp, #40]	; 0x28
   1e964:	add	lr, fp, lr
   1e968:	str	r9, [sp, #68]	; 0x44
   1e96c:	orr	r9, r2, r1
   1e970:	eor	fp, r8, r1, ror #22
   1e974:	ldr	r8, [sp, #40]	; 0x28
   1e978:	add	lr, lr, sl
   1e97c:	and	r9, r9, r3
   1e980:	and	sl, r2, r1
   1e984:	add	r0, r0, lr
   1e988:	ror	r6, r6, #18
   1e98c:	eor	r8, r6, r8, ror #7
   1e990:	orr	r6, r9, sl
   1e994:	ldr	r9, [sp, #40]	; 0x28
   1e998:	add	r6, fp, r6
   1e99c:	ldr	fp, [sp, #64]	; 0x40
   1e9a0:	add	r6, r6, lr
   1e9a4:	movw	lr, #3251	; 0xcb3
   1e9a8:	movt	lr, #14620	; 0x391c
   1e9ac:	eor	r8, r8, r9, lsr #3
   1e9b0:	ror	r9, r0, #11
   1e9b4:	ror	sl, fp, #19
   1e9b8:	eor	r9, r9, r0, ror #6
   1e9bc:	eor	sl, sl, fp, ror #17
   1e9c0:	ldr	fp, [sp, #16]
   1e9c4:	eor	r9, r9, r0, ror #25
   1e9c8:	add	r8, r8, fp
   1e9cc:	ldr	fp, [sp, #64]	; 0x40
   1e9d0:	eor	sl, sl, fp, lsr #10
   1e9d4:	ldr	fp, [sp, #60]	; 0x3c
   1e9d8:	add	r8, r8, fp
   1e9dc:	eor	fp, r4, ip
   1e9e0:	add	sl, sl, r8
   1e9e4:	ror	r8, r6, #13
   1e9e8:	and	fp, fp, r0
   1e9ec:	add	lr, sl, lr
   1e9f0:	eor	fp, fp, r4
   1e9f4:	add	lr, lr, r5
   1e9f8:	str	sl, [sp, #72]	; 0x48
   1e9fc:	eor	sl, r8, r6, ror #2
   1ea00:	ldr	r5, [sp, #44]	; 0x2c
   1ea04:	add	lr, fp, lr
   1ea08:	orr	r8, r1, r6
   1ea0c:	eor	fp, sl, r6, ror #22
   1ea10:	add	lr, lr, r9
   1ea14:	and	r8, r8, r2
   1ea18:	ldr	sl, [sp, #44]	; 0x2c
   1ea1c:	and	r9, r1, r6
   1ea20:	add	r3, r3, lr
   1ea24:	ror	r5, r5, #18
   1ea28:	eor	sl, r5, sl, ror #7
   1ea2c:	orr	r5, r8, r9
   1ea30:	ldr	r8, [sp, #68]	; 0x44
   1ea34:	add	r5, fp, r5
   1ea38:	ldr	fp, [sp, #44]	; 0x2c
   1ea3c:	add	r5, r5, lr
   1ea40:	movw	lr, #43594	; 0xaa4a
   1ea44:	movt	lr, #20184	; 0x4ed8
   1ea48:	ror	r9, r8, #19
   1ea4c:	eor	r9, r9, r8, ror #17
   1ea50:	eor	sl, sl, fp, lsr #3
   1ea54:	ldr	fp, [sp, #28]
   1ea58:	eor	r9, r9, r8, lsr #10
   1ea5c:	ldr	r8, [sp, #40]	; 0x28
   1ea60:	add	sl, sl, r8
   1ea64:	ror	r8, r3, #11
   1ea68:	add	sl, sl, fp
   1ea6c:	eor	fp, ip, r0
   1ea70:	add	r9, r9, sl
   1ea74:	eor	r8, r8, r3, ror #6
   1ea78:	and	fp, fp, r3
   1ea7c:	mov	sl, r9
   1ea80:	ror	r9, r5, #13
   1ea84:	eor	fp, fp, ip
   1ea88:	add	lr, sl, lr
   1ea8c:	eor	r8, r8, r3, ror #25
   1ea90:	add	r4, lr, r4
   1ea94:	str	sl, [sp, #40]	; 0x28
   1ea98:	eor	sl, r9, r5, ror #2
   1ea9c:	add	r4, fp, r4
   1eaa0:	orr	r9, r6, r5
   1eaa4:	ldr	lr, [sp, #8]
   1eaa8:	add	r4, r4, r8
   1eaac:	and	r9, r9, r1
   1eab0:	eor	fp, sl, r5, ror #22
   1eab4:	and	r8, r6, r5
   1eab8:	ldr	sl, [sp, #8]
   1eabc:	orr	r8, r9, r8
   1eac0:	ldr	r9, [sp, #72]	; 0x48
   1eac4:	add	r8, fp, r8
   1eac8:	ror	lr, lr, #18
   1eacc:	add	r8, r8, r4
   1ead0:	eor	sl, lr, sl, ror #7
   1ead4:	add	lr, r2, r4
   1ead8:	ldr	r2, [sp, #8]
   1eadc:	ror	fp, r9, #19
   1eae0:	ldr	r4, [sp, #44]	; 0x2c
   1eae4:	eor	fp, fp, r9, ror #17
   1eae8:	eor	sl, sl, r2, lsr #3
   1eaec:	movw	r2, #51791	; 0xca4f
   1eaf0:	movt	r2, #23452	; 0x5b9c
   1eaf4:	eor	fp, fp, r9, lsr #10
   1eaf8:	ldr	r9, [sp, #32]
   1eafc:	add	sl, sl, r4
   1eb00:	ror	r4, lr, #11
   1eb04:	eor	r4, r4, lr, ror #6
   1eb08:	add	sl, sl, r9
   1eb0c:	eor	r9, r0, r3
   1eb10:	add	sl, fp, sl
   1eb14:	and	r9, r9, lr
   1eb18:	mov	fp, sl
   1eb1c:	eor	r9, r9, r0
   1eb20:	ror	sl, r8, #13
   1eb24:	add	r2, fp, r2
   1eb28:	add	ip, r2, ip
   1eb2c:	eor	sl, sl, r8, ror #2
   1eb30:	str	fp, [sp, #80]	; 0x50
   1eb34:	add	r9, r9, ip
   1eb38:	ldr	ip, [sp, #48]	; 0x30
   1eb3c:	eor	fp, r4, lr, ror #25
   1eb40:	orr	r4, r5, r8
   1eb44:	eor	sl, sl, r8, ror #22
   1eb48:	and	r4, r4, r6
   1eb4c:	add	r9, r9, fp
   1eb50:	ldr	fp, [sp, #48]	; 0x30
   1eb54:	add	r1, r1, r9
   1eb58:	ror	r2, ip, #18
   1eb5c:	and	ip, r5, r8
   1eb60:	orr	ip, r4, ip
   1eb64:	movw	r4, #28659	; 0x6ff3
   1eb68:	movt	r4, #26670	; 0x682e
   1eb6c:	add	ip, sl, ip
   1eb70:	ldr	sl, [sp, #40]	; 0x28
   1eb74:	add	ip, ip, r9
   1eb78:	eor	r2, r2, fp, ror #7
   1eb7c:	ldr	r9, [sp, #40]	; 0x28
   1eb80:	eor	r2, r2, fp, lsr #3
   1eb84:	ror	fp, r1, #11
   1eb88:	ror	sl, sl, #19
   1eb8c:	eor	fp, fp, r1, ror #6
   1eb90:	eor	sl, sl, r9, ror #17
   1eb94:	ldr	r9, [sp, #8]
   1eb98:	eor	fp, fp, r1, ror #25
   1eb9c:	add	r2, r2, r9
   1eba0:	ldr	r9, [sp, #40]	; 0x28
   1eba4:	eor	sl, sl, r9, lsr #10
   1eba8:	ldr	r9, [sp, #36]	; 0x24
   1ebac:	add	r2, r2, r9
   1ebb0:	eor	r9, r3, lr
   1ebb4:	add	r2, sl, r2
   1ebb8:	and	r9, r9, r1
   1ebbc:	ror	sl, ip, #13
   1ebc0:	str	r2, [sp, #44]	; 0x2c
   1ebc4:	eor	r2, r9, r3
   1ebc8:	eor	sl, sl, ip, ror #2
   1ebcc:	ldr	r9, [sp, #44]	; 0x2c
   1ebd0:	eor	sl, sl, ip, ror #22
   1ebd4:	add	r4, r9, r4
   1ebd8:	orr	r9, r8, ip
   1ebdc:	add	r0, r4, r0
   1ebe0:	and	r9, r9, r5
   1ebe4:	add	r2, r2, r0
   1ebe8:	ldr	r0, [sp, #52]	; 0x34
   1ebec:	add	r2, r2, fp
   1ebf0:	ldr	fp, [sp, #52]	; 0x34
   1ebf4:	add	r6, r6, r2
   1ebf8:	str	r6, [sp, #12]
   1ebfc:	ror	r4, r0, #18
   1ec00:	and	r0, r8, ip
   1ec04:	orr	r0, r9, r0
   1ec08:	eor	r4, r4, fp, ror #7
   1ec0c:	add	r0, sl, r0
   1ec10:	ldr	sl, [sp, #80]	; 0x50
   1ec14:	add	r0, r0, r2
   1ec18:	movw	r2, #33518	; 0x82ee
   1ec1c:	movt	r2, #29839	; 0x748f
   1ec20:	eor	r4, r4, fp, lsr #3
   1ec24:	ldr	fp, [sp, #48]	; 0x30
   1ec28:	str	r0, [sp, #8]
   1ec2c:	ldr	r0, [sp, #8]
   1ec30:	ror	r6, sl, #19
   1ec34:	add	r4, r4, fp
   1ec38:	ldr	fp, [sp, #12]
   1ec3c:	eor	r6, r6, sl, ror #17
   1ec40:	add	r7, r4, r7
   1ec44:	eor	r6, r6, sl, lsr #10
   1ec48:	eor	sl, lr, r1
   1ec4c:	ror	r4, r0, #13
   1ec50:	add	r7, r6, r7
   1ec54:	orr	r6, ip, r0
   1ec58:	ror	r9, fp, #11
   1ec5c:	and	sl, sl, fp
   1ec60:	add	r2, r7, r2
   1ec64:	eor	r4, r4, r0, ror #2
   1ec68:	mov	r0, fp
   1ec6c:	add	r3, r2, r3
   1ec70:	eor	r9, r9, fp, ror #6
   1ec74:	eor	sl, sl, lr
   1ec78:	and	r6, r6, r8
   1ec7c:	add	sl, sl, r3
   1ec80:	ldr	r2, [sp, #56]	; 0x38
   1ec84:	eor	r9, r9, fp, ror #25
   1ec88:	str	r7, [sp, #48]	; 0x30
   1ec8c:	ldr	fp, [sp, #8]
   1ec90:	add	r9, sl, r9
   1ec94:	add	r5, r5, r9
   1ec98:	ror	r7, r2, #18
   1ec9c:	and	r3, ip, fp
   1eca0:	eor	r4, r4, fp, ror #22
   1eca4:	ldr	fp, [sp, #52]	; 0x34
   1eca8:	orr	r6, r6, r3
   1ecac:	eor	r7, r7, r2, ror #7
   1ecb0:	add	r3, r4, r6
   1ecb4:	ldr	r6, [sp, #44]	; 0x2c
   1ecb8:	mov	r4, r2
   1ecbc:	add	r3, r3, r9
   1ecc0:	eor	r9, r1, r0
   1ecc4:	eor	r7, r7, r4, lsr #3
   1ecc8:	ldr	r0, [sp, #64]	; 0x40
   1eccc:	movw	r2, #25455	; 0x636f
   1ecd0:	movt	r2, #30885	; 0x78a5
   1ecd4:	add	r7, r7, fp
   1ecd8:	and	r9, r9, r5
   1ecdc:	mov	fp, r5
   1ece0:	eor	r9, r9, r1
   1ece4:	ror	sl, r6, #19
   1ece8:	mov	r4, r6
   1ecec:	eor	sl, sl, r6, ror #17
   1ecf0:	add	r7, r7, r0
   1ecf4:	mov	r0, r3
   1ecf8:	ror	r6, r5, #11
   1ecfc:	eor	sl, sl, r4, lsr #10
   1ed00:	str	r0, [sp, #16]
   1ed04:	ror	r5, r3, #13
   1ed08:	mov	r3, fp
   1ed0c:	add	r4, r7, sl
   1ed10:	ldr	r7, [sp, #8]
   1ed14:	eor	r6, r6, fp, ror #6
   1ed18:	add	r2, r4, r2
   1ed1c:	eor	r5, r5, r0, ror #2
   1ed20:	add	r2, r2, lr
   1ed24:	ldr	fp, [sp, #20]
   1ed28:	eor	r6, r6, r3, ror #25
   1ed2c:	add	r9, r9, r2
   1ed30:	ldr	r2, [sp, #16]
   1ed34:	add	r9, r9, r6
   1ed38:	orr	sl, r7, r0
   1ed3c:	and	r7, r7, r0
   1ed40:	mov	r0, r3
   1ed44:	ldr	r3, [sp, #12]
   1ed48:	and	sl, sl, ip
   1ed4c:	ror	lr, fp, #18
   1ed50:	orr	r7, sl, r7
   1ed54:	str	r0, [sp, #52]	; 0x34
   1ed58:	eor	r2, r5, r2, ror #22
   1ed5c:	movw	r5, #30740	; 0x7814
   1ed60:	movt	r5, #33992	; 0x84c8
   1ed64:	eor	lr, lr, fp, ror #7
   1ed68:	add	r2, r2, r7
   1ed6c:	add	r7, r8, r9
   1ed70:	eor	sl, r3, r0
   1ed74:	mov	r8, r7
   1ed78:	eor	lr, lr, fp, lsr #3
   1ed7c:	add	r9, r2, r9
   1ed80:	ldr	r2, [sp, #16]
   1ed84:	and	sl, sl, r8
   1ed88:	eor	sl, sl, r3
   1ed8c:	mov	r3, r9
   1ed90:	ldr	r9, [sp, #8]
   1ed94:	mov	r7, r8
   1ed98:	ldr	r0, [sp, #48]	; 0x30
   1ed9c:	orr	r8, r2, r3
   1eda0:	mov	r2, r7
   1eda4:	ldr	fp, [sp, #56]	; 0x38
   1eda8:	and	r8, r8, r9
   1edac:	ror	r9, r3, #13
   1edb0:	ror	r6, r0, #19
   1edb4:	eor	r9, r9, r3, ror #2
   1edb8:	add	lr, lr, fp
   1edbc:	ror	fp, r7, #11
   1edc0:	ldr	r7, [sp, #68]	; 0x44
   1edc4:	eor	r6, r6, r0, ror #17
   1edc8:	str	r2, [sp, #56]	; 0x38
   1edcc:	eor	r9, r9, r3, ror #22
   1edd0:	eor	r6, r6, r0, lsr #10
   1edd4:	mov	r0, r3
   1edd8:	eor	fp, fp, r2, ror #6
   1eddc:	add	lr, lr, r7
   1ede0:	ldr	r7, [sp, #16]
   1ede4:	add	r3, lr, r6
   1ede8:	mov	r6, #520	; 0x208
   1edec:	movt	r6, #36039	; 0x8cc7
   1edf0:	add	r5, r3, r5
   1edf4:	ldr	lr, [sp, #52]	; 0x34
   1edf8:	str	r3, [sp, #64]	; 0x40
   1edfc:	add	r1, r5, r1
   1ee00:	eor	r5, fp, r2, ror #25
   1ee04:	ldr	r3, [sp, #24]
   1ee08:	add	r1, sl, r1
   1ee0c:	and	r7, r7, r0
   1ee10:	add	r1, r1, r5
   1ee14:	orr	r8, r8, r7
   1ee18:	add	ip, ip, r1
   1ee1c:	add	r9, r9, r8
   1ee20:	eor	fp, lr, r2
   1ee24:	and	fp, fp, ip
   1ee28:	add	r2, r9, r1
   1ee2c:	ldr	r1, [sp, #20]
   1ee30:	ror	r7, r3, #18
   1ee34:	eor	fp, fp, lr
   1ee38:	mov	r8, ip
   1ee3c:	ldr	lr, [sp, #72]	; 0x48
   1ee40:	orr	r9, r0, r2
   1ee44:	movw	r5, #65530	; 0xfffa
   1ee48:	movt	r5, #37054	; 0x90be
   1ee4c:	eor	sl, r7, r3, ror #7
   1ee50:	ror	r7, r4, #19
   1ee54:	eor	sl, sl, r3, lsr #3
   1ee58:	mov	r3, r0
   1ee5c:	ldr	r0, [sp, #56]	; 0x38
   1ee60:	eor	r7, r7, r4, ror #17
   1ee64:	add	ip, sl, r1
   1ee68:	ror	sl, r8, #11
   1ee6c:	str	r3, [sp, #20]
   1ee70:	add	ip, ip, lr
   1ee74:	ldr	lr, [sp, #16]
   1ee78:	eor	r7, r7, r4, lsr #10
   1ee7c:	and	r4, r3, r2
   1ee80:	ror	r1, r2, #13
   1ee84:	add	ip, ip, r7
   1ee88:	eor	sl, sl, r8, ror #6
   1ee8c:	ldr	r3, [sp, #60]	; 0x3c
   1ee90:	eor	r1, r1, r2, ror #2
   1ee94:	add	r6, ip, r6
   1ee98:	and	r9, r9, lr
   1ee9c:	mov	lr, r8
   1eea0:	eor	r1, r1, r2, ror #22
   1eea4:	orr	r9, r9, r4
   1eea8:	ldr	r4, [sp, #12]
   1eeac:	eor	sl, sl, lr, ror #25
   1eeb0:	add	r9, r1, r9
   1eeb4:	ror	r7, r3, #18
   1eeb8:	str	lr, [sp, #12]
   1eebc:	ldr	r1, [sp, #8]
   1eec0:	movw	lr, #41975	; 0xa3f7
   1eec4:	movt	lr, #48889	; 0xbef9
   1eec8:	eor	r7, r7, r3, ror #7
   1eecc:	eor	r8, r0, r8
   1eed0:	add	r6, r6, r4
   1eed4:	eor	r7, r7, r3, lsr #3
   1eed8:	movw	r4, #27883	; 0x6ceb
   1eedc:	movt	r4, #42064	; 0xa450
   1eee0:	add	r6, fp, r6
   1eee4:	add	r6, r6, sl
   1eee8:	ldr	sl, [sp, #28]
   1eeec:	add	r9, r9, r6
   1eef0:	add	r3, sl, lr
   1eef4:	add	lr, r1, r6
   1eef8:	and	r8, r8, lr
   1eefc:	orr	r6, r2, r9
   1ef00:	eor	r8, r8, r0
   1ef04:	ldrd	r0, [sp, #20]
   1ef08:	mov	fp, lr
   1ef0c:	str	lr, [sp, #8]
   1ef10:	str	r3, [sp, #68]	; 0x44
   1ef14:	ldr	r3, [sp, #64]	; 0x40
   1ef18:	str	r2, [sp, #24]
   1ef1c:	and	r6, r6, r0
   1ef20:	and	r0, r2, r9
   1ef24:	ldr	r2, [sp, #52]	; 0x34
   1ef28:	orr	r6, r6, r0
   1ef2c:	add	r1, r7, r1
   1ef30:	ror	r7, lr, #11
   1ef34:	ldr	r0, [sp, #12]
   1ef38:	ror	sl, r3, #19
   1ef3c:	eor	r7, r7, fp, ror #6
   1ef40:	ldr	fp, [sp, #28]
   1ef44:	eor	sl, sl, r3, ror #17
   1ef48:	eor	r0, r0, lr
   1ef4c:	eor	lr, sl, r3, lsr #10
   1ef50:	ldr	sl, [sp, #40]	; 0x28
   1ef54:	add	sl, r1, sl
   1ef58:	ror	r1, r9, #13
   1ef5c:	add	lr, lr, sl
   1ef60:	movw	sl, #30962	; 0x78f2
   1ef64:	movt	sl, #50801	; 0xc671
   1ef68:	add	r5, lr, r5
   1ef6c:	eor	r1, r1, r9, ror #2
   1ef70:	add	r5, r5, r2
   1ef74:	ldr	r2, [sp, #32]
   1ef78:	mov	r3, sl
   1ef7c:	add	r5, r8, r5
   1ef80:	ror	sl, fp, #18
   1ef84:	mov	r8, fp
   1ef88:	eor	r1, r1, r9, ror #22
   1ef8c:	eor	sl, sl, fp, ror #7
   1ef90:	ror	fp, ip, #19
   1ef94:	add	r6, r1, r6
   1ef98:	add	r3, r2, r3
   1ef9c:	ldr	r2, [sp, #8]
   1efa0:	eor	sl, sl, r8, lsr #3
   1efa4:	eor	fp, fp, ip, ror #17
   1efa8:	str	r3, [sp, #52]	; 0x34
   1efac:	eor	fp, fp, ip, lsr #10
   1efb0:	ldr	ip, [sp, #80]	; 0x50
   1efb4:	eor	r7, r7, r2, ror #25
   1efb8:	add	r5, r5, r7
   1efbc:	ldr	r7, [sp, #16]
   1efc0:	add	r6, r6, r5
   1efc4:	orr	r1, r9, r6
   1efc8:	add	r3, r7, r5
   1efcc:	ldr	r7, [sp, #12]
   1efd0:	and	r0, r0, r3
   1efd4:	ldr	r5, [sp, #60]	; 0x3c
   1efd8:	ldr	r8, [sp, #32]
   1efdc:	eor	r0, r0, r7
   1efe0:	and	r7, r9, r6
   1efe4:	add	sl, sl, r5
   1efe8:	ror	r5, r3, #11
   1efec:	add	sl, sl, ip
   1eff0:	ldr	ip, [sp, #24]
   1eff4:	eor	r5, r5, r3, ror #6
   1eff8:	eor	r5, r5, r3, ror #25
   1effc:	and	ip, r1, ip
   1f000:	ror	r1, r6, #13
   1f004:	orr	r7, ip, r7
   1f008:	mov	ip, r2
   1f00c:	add	r2, fp, sl
   1f010:	ldr	sl, [sp, #96]	; 0x60
   1f014:	eor	r1, r1, r6, ror #2
   1f018:	add	r4, r2, r4
   1f01c:	eor	ip, ip, r3
   1f020:	str	r2, [sp, #40]	; 0x28
   1f024:	ror	r2, r8, #18
   1f028:	ldr	fp, [sp, #112]	; 0x70
   1f02c:	eor	r1, r1, r6, ror #22
   1f030:	str	r2, [sp, #16]
   1f034:	add	sl, sl, r6
   1f038:	add	r7, r1, r7
   1f03c:	ldr	r2, [sp, #56]	; 0x38
   1f040:	str	sl, [sp, #32]
   1f044:	str	sl, [sp, #96]	; 0x60
   1f048:	add	fp, fp, r3
   1f04c:	str	fp, [sp, #28]
   1f050:	add	r4, r4, r2
   1f054:	ldr	r2, [sp, #76]	; 0x4c
   1f058:	add	r0, r0, r4
   1f05c:	mov	r4, r8
   1f060:	str	fp, [sp, #112]	; 0x70
   1f064:	ldr	r8, [sp, #16]
   1f068:	add	r5, r0, r5
   1f06c:	add	r7, r7, r5
   1f070:	ldr	r0, [sp, #20]
   1f074:	str	sl, [r2, #12]
   1f078:	str	fp, [r2, #28]
   1f07c:	eor	sl, r8, r4, ror #7
   1f080:	ldr	fp, [sp, #44]	; 0x2c
   1f084:	ror	r8, lr, #19
   1f088:	eor	r1, sl, r4, lsr #3
   1f08c:	ldr	sl, [sp, #68]	; 0x44
   1f090:	orr	r4, r6, r7
   1f094:	eor	r8, r8, lr, ror #17
   1f098:	add	r2, r0, r5
   1f09c:	and	r4, r4, r9
   1f0a0:	ldr	r0, [sp, #8]
   1f0a4:	ror	r5, r2, #11
   1f0a8:	and	ip, ip, r2
   1f0ac:	eor	lr, r8, lr, lsr #10
   1f0b0:	ldr	r8, [sp, #88]	; 0x58
   1f0b4:	eor	r5, r5, r2, ror #6
   1f0b8:	add	r1, r1, sl
   1f0bc:	and	sl, r6, r7
   1f0c0:	orr	r4, r4, sl
   1f0c4:	eor	sl, r3, r2
   1f0c8:	add	r1, r1, fp
   1f0cc:	ldr	fp, [sp, #108]	; 0x6c
   1f0d0:	eor	ip, ip, r0
   1f0d4:	str	sl, [sp, #20]
   1f0d8:	add	lr, r1, lr
   1f0dc:	ror	r0, r7, #13
   1f0e0:	add	sl, r8, r7
   1f0e4:	ldr	r8, [sp, #12]
   1f0e8:	eor	r0, r0, r7, ror #2
   1f0ec:	ldr	r1, [sp, #36]	; 0x24
   1f0f0:	str	sl, [sp, #88]	; 0x58
   1f0f4:	add	fp, fp, r2
   1f0f8:	eor	r2, r5, r2, ror #25
   1f0fc:	ldr	r5, [sp, #76]	; 0x4c
   1f100:	eor	r0, r0, r7, ror #22
   1f104:	add	lr, lr, r8
   1f108:	mov	r8, fp
   1f10c:	str	sl, [sp, #16]
   1f110:	add	lr, lr, ip
   1f114:	ldr	ip, [sp, #88]	; 0x58
   1f118:	add	r0, r0, r4
   1f11c:	add	r2, lr, r2
   1f120:	str	fp, [sp, #108]	; 0x6c
   1f124:	ror	sl, r1, #18
   1f128:	ldr	lr, [sp, #20]
   1f12c:	eor	sl, sl, r1, ror #7
   1f130:	str	ip, [r5, #8]
   1f134:	eor	sl, sl, r1, lsr #3
   1f138:	str	fp, [r5, #24]
   1f13c:	ldr	ip, [sp, #24]
   1f140:	ldr	fp, [sp, #40]	; 0x28
   1f144:	ldr	r4, [sp, #52]	; 0x34
   1f148:	add	ip, ip, r2
   1f14c:	add	r2, r0, r2
   1f150:	and	lr, lr, ip
   1f154:	orr	r0, r7, r2
   1f158:	ror	r1, fp, #19
   1f15c:	eor	r3, r3, lr
   1f160:	and	r7, r7, r2
   1f164:	ror	lr, ip, #11
   1f168:	and	r6, r6, r0
   1f16c:	ldr	r0, [sp, #8]
   1f170:	eor	r1, r1, fp, ror #17
   1f174:	add	sl, sl, r4
   1f178:	orr	r6, r6, r7
   1f17c:	eor	r5, lr, ip, ror #6
   1f180:	ldr	lr, [sp, #84]	; 0x54
   1f184:	eor	r1, r1, fp, lsr #10
   1f188:	ldr	fp, [sp, #48]	; 0x30
   1f18c:	ror	r4, r2, #13
   1f190:	eor	r4, r4, r2, ror #2
   1f194:	ldr	r7, [sp, #104]	; 0x68
   1f198:	add	lr, lr, r2
   1f19c:	eor	r2, r4, r2, ror #22
   1f1a0:	add	sl, sl, fp
   1f1a4:	str	lr, [sp, #84]	; 0x54
   1f1a8:	add	sl, sl, r1
   1f1ac:	add	r6, r2, r6
   1f1b0:	ldr	r1, [sp, #76]	; 0x4c
   1f1b4:	add	sl, sl, r0
   1f1b8:	add	fp, r7, ip
   1f1bc:	eor	ip, r5, ip, ror #25
   1f1c0:	ldr	r0, [sp, #92]	; 0x5c
   1f1c4:	add	r3, sl, r3
   1f1c8:	mov	r7, fp
   1f1cc:	add	r3, r3, ip
   1f1d0:	str	fp, [sp, #104]	; 0x68
   1f1d4:	ldr	r2, [sp, #100]	; 0x64
   1f1d8:	add	r9, r9, r3
   1f1dc:	add	r3, r6, r3
   1f1e0:	str	lr, [r1, #4]
   1f1e4:	str	fp, [r1, #20]
   1f1e8:	add	r0, r0, r3
   1f1ec:	mov	r3, r0
   1f1f0:	add	r2, r2, r9
   1f1f4:	str	r0, [r1]
   1f1f8:	mov	sl, r2
   1f1fc:	str	r0, [sp, #92]	; 0x5c
   1f200:	str	r2, [r1, #16]
   1f204:	str	r2, [sp, #100]	; 0x64
   1f208:	bne	1cd88 <__assert_fail@plt+0xba9c>
   1f20c:	add	sp, sp, #164	; 0xa4
   1f210:	ldrd	r4, [sp]
   1f214:	ldrd	r6, [sp, #8]
   1f218:	ldrd	r8, [sp, #16]
   1f21c:	ldrd	sl, [sp, #24]
   1f220:	add	sp, sp, #32
   1f224:	pop	{pc}		; (ldr pc, [sp], #4)
   1f228:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f22c:	mov	r4, r0
   1f230:	ldr	r0, [r0, #40]	; 0x28
   1f234:	ldr	r3, [r4, #32]
   1f238:	ldr	r1, [r4, #36]	; 0x24
   1f23c:	cmp	r0, #56	; 0x38
   1f240:	strd	r6, [sp, #8]
   1f244:	add	r6, r4, #44	; 0x2c
   1f248:	movcc	r5, #64	; 0x40
   1f24c:	movcs	r5, #128	; 0x80
   1f250:	str	r8, [sp, #16]
   1f254:	movcc	r2, #56	; 0x38
   1f258:	movcs	r2, #120	; 0x78
   1f25c:	str	lr, [sp, #20]
   1f260:	movcc	r7, #14
   1f264:	movcc	lr, #15
   1f268:	movcs	lr, #31
   1f26c:	movcs	r7, #30
   1f270:	adds	r3, r3, r0
   1f274:	add	lr, r4, lr, lsl #2
   1f278:	sub	r2, r2, r0
   1f27c:	lsr	ip, r3, #29
   1f280:	addcs	r1, r1, #1
   1f284:	add	r0, r6, r0
   1f288:	str	r3, [r4, #32]
   1f28c:	lsl	r3, r3, #3
   1f290:	orr	ip, ip, r1, lsl #3
   1f294:	strcs	r1, [r4, #36]	; 0x24
   1f298:	movw	r1, #34396	; 0x865c
   1f29c:	movt	r1, #3
   1f2a0:	add	r7, r4, r7, lsl #2
   1f2a4:	rev	r3, r3
   1f2a8:	rev	ip, ip
   1f2ac:	str	ip, [r7, #44]	; 0x2c
   1f2b0:	str	r3, [lr, #44]	; 0x2c
   1f2b4:	bl	11058 <memcpy@plt>
   1f2b8:	mov	r2, r4
   1f2bc:	mov	r1, r5
   1f2c0:	ldrd	r4, [sp]
   1f2c4:	mov	r0, r6
   1f2c8:	ldrd	r6, [sp, #8]
   1f2cc:	ldr	r8, [sp, #16]
   1f2d0:	ldr	lr, [sp, #20]
   1f2d4:	add	sp, sp, #24
   1f2d8:	b	1cc54 <__assert_fail@plt+0xb968>
   1f2dc:	strd	r4, [sp, #-16]!
   1f2e0:	mov	r5, r0
   1f2e4:	mov	r4, r1
   1f2e8:	str	r6, [sp, #8]
   1f2ec:	str	lr, [sp, #12]
   1f2f0:	bl	1f228 <__assert_fail@plt+0xdf3c>
   1f2f4:	ldr	r3, [r5]
   1f2f8:	mov	r0, r4
   1f2fc:	rev	r3, r3
   1f300:	str	r3, [r4]
   1f304:	ldr	r3, [r5, #4]
   1f308:	rev	r3, r3
   1f30c:	str	r3, [r4, #4]
   1f310:	ldr	r3, [r5, #8]
   1f314:	rev	r3, r3
   1f318:	str	r3, [r4, #8]
   1f31c:	ldr	r3, [r5, #12]
   1f320:	rev	r3, r3
   1f324:	str	r3, [r4, #12]
   1f328:	ldr	r3, [r5, #16]
   1f32c:	rev	r3, r3
   1f330:	str	r3, [r4, #16]
   1f334:	ldr	r3, [r5, #20]
   1f338:	rev	r3, r3
   1f33c:	str	r3, [r4, #20]
   1f340:	ldr	r3, [r5, #24]
   1f344:	rev	r3, r3
   1f348:	str	r3, [r4, #24]
   1f34c:	ldr	r3, [r5, #28]
   1f350:	rev	r3, r3
   1f354:	str	r3, [r4, #28]
   1f358:	ldrd	r4, [sp]
   1f35c:	ldr	r6, [sp, #8]
   1f360:	add	sp, sp, #12
   1f364:	pop	{pc}		; (ldr pc, [sp], #4)
   1f368:	strd	r4, [sp, #-16]!
   1f36c:	mov	r5, r0
   1f370:	mov	r4, r1
   1f374:	str	r6, [sp, #8]
   1f378:	str	lr, [sp, #12]
   1f37c:	bl	1f228 <__assert_fail@plt+0xdf3c>
   1f380:	ldr	r3, [r5]
   1f384:	mov	r0, r4
   1f388:	rev	r3, r3
   1f38c:	str	r3, [r4]
   1f390:	ldr	r3, [r5, #4]
   1f394:	rev	r3, r3
   1f398:	str	r3, [r4, #4]
   1f39c:	ldr	r3, [r5, #8]
   1f3a0:	rev	r3, r3
   1f3a4:	str	r3, [r4, #8]
   1f3a8:	ldr	r3, [r5, #12]
   1f3ac:	rev	r3, r3
   1f3b0:	str	r3, [r4, #12]
   1f3b4:	ldr	r3, [r5, #16]
   1f3b8:	rev	r3, r3
   1f3bc:	str	r3, [r4, #16]
   1f3c0:	ldr	r3, [r5, #20]
   1f3c4:	rev	r3, r3
   1f3c8:	str	r3, [r4, #20]
   1f3cc:	ldr	r3, [r5, #24]
   1f3d0:	rev	r3, r3
   1f3d4:	str	r3, [r4, #24]
   1f3d8:	ldrd	r4, [sp]
   1f3dc:	ldr	r6, [sp, #8]
   1f3e0:	add	sp, sp, #12
   1f3e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f3e8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1f3ec:	mov	r5, r2
   1f3f0:	mov	r4, r0
   1f3f4:	strd	r6, [sp, #8]
   1f3f8:	mov	r6, r1
   1f3fc:	strd	r8, [sp, #16]
   1f400:	ldr	r8, [r2, #40]	; 0x28
   1f404:	str	sl, [sp, #24]
   1f408:	str	lr, [sp, #28]
   1f40c:	cmp	r8, #0
   1f410:	bne	1f508 <__assert_fail@plt+0xe21c>
   1f414:	cmp	r6, #63	; 0x3f
   1f418:	bls	1f4e0 <__assert_fail@plt+0xe1f4>
   1f41c:	tst	r4, #3
   1f420:	beq	1f4c8 <__assert_fail@plt+0xe1dc>
   1f424:	cmp	r6, #64	; 0x40
   1f428:	add	r7, r5, #44	; 0x2c
   1f42c:	beq	1f5a8 <__assert_fail@plt+0xe2bc>
   1f430:	sub	r9, r6, #65	; 0x41
   1f434:	lsr	r9, r9, #6
   1f438:	add	r8, r9, #1
   1f43c:	add	r8, r4, r8, lsl #6
   1f440:	mov	r3, r4
   1f444:	mov	r2, r7
   1f448:	add	r4, r4, #64	; 0x40
   1f44c:	ldr	lr, [r3]
   1f450:	add	r3, r3, #16
   1f454:	add	r2, r2, #16
   1f458:	ldr	ip, [r3, #-12]
   1f45c:	ldr	r0, [r3, #-8]
   1f460:	ldr	r1, [r3, #-4]
   1f464:	cmp	r3, r4
   1f468:	str	lr, [r2, #-16]
   1f46c:	str	ip, [r2, #-12]
   1f470:	str	r0, [r2, #-8]
   1f474:	str	r1, [r2, #-4]
   1f478:	bne	1f44c <__assert_fail@plt+0xe160>
   1f47c:	mov	r4, r3
   1f480:	mov	r2, r5
   1f484:	mov	r1, #64	; 0x40
   1f488:	mov	r0, r7
   1f48c:	bl	1cc54 <__assert_fail@plt+0xb968>
   1f490:	cmp	r8, r4
   1f494:	bne	1f440 <__assert_fail@plt+0xe154>
   1f498:	sub	r6, r6, #64	; 0x40
   1f49c:	sub	r6, r6, r9, lsl #6
   1f4a0:	ldr	r4, [r5, #40]	; 0x28
   1f4a4:	mov	r1, r8
   1f4a8:	mov	r2, r6
   1f4ac:	add	r0, r7, r4
   1f4b0:	add	r4, r4, r6
   1f4b4:	bl	11058 <memcpy@plt>
   1f4b8:	cmp	r4, #63	; 0x3f
   1f4bc:	bhi	1f548 <__assert_fail@plt+0xe25c>
   1f4c0:	str	r4, [r5, #40]	; 0x28
   1f4c4:	b	1f4f0 <__assert_fail@plt+0xe204>
   1f4c8:	bic	r1, r6, #63	; 0x3f
   1f4cc:	mov	r0, r4
   1f4d0:	mov	r2, r5
   1f4d4:	and	r6, r6, #63	; 0x3f
   1f4d8:	add	r4, r4, r1
   1f4dc:	bl	1cc54 <__assert_fail@plt+0xb968>
   1f4e0:	cmp	r6, #0
   1f4e4:	movne	r8, r4
   1f4e8:	addne	r7, r5, #44	; 0x2c
   1f4ec:	bne	1f4a0 <__assert_fail@plt+0xe1b4>
   1f4f0:	ldrd	r4, [sp]
   1f4f4:	ldrd	r6, [sp, #8]
   1f4f8:	ldrd	r8, [sp, #16]
   1f4fc:	ldr	sl, [sp, #24]
   1f500:	add	sp, sp, #28
   1f504:	pop	{pc}		; (ldr pc, [sp], #4)
   1f508:	rsb	r7, r8, #128	; 0x80
   1f50c:	add	r9, r2, #44	; 0x2c
   1f510:	cmp	r7, r1
   1f514:	add	r0, r9, r8
   1f518:	movcs	r7, r1
   1f51c:	mov	r1, r4
   1f520:	mov	r2, r7
   1f524:	bl	11058 <memcpy@plt>
   1f528:	ldr	r1, [r5, #40]	; 0x28
   1f52c:	add	r1, r7, r1
   1f530:	cmp	r1, #64	; 0x40
   1f534:	str	r1, [r5, #40]	; 0x28
   1f538:	bhi	1f570 <__assert_fail@plt+0xe284>
   1f53c:	add	r4, r4, r7
   1f540:	sub	r6, r6, r7
   1f544:	b	1f414 <__assert_fail@plt+0xe128>
   1f548:	mov	r2, r5
   1f54c:	mov	r0, r7
   1f550:	sub	r4, r4, #64	; 0x40
   1f554:	mov	r1, #64	; 0x40
   1f558:	bl	1cc54 <__assert_fail@plt+0xb968>
   1f55c:	mov	r0, r7
   1f560:	mov	r2, r4
   1f564:	add	r1, r5, #108	; 0x6c
   1f568:	bl	11058 <memcpy@plt>
   1f56c:	b	1f4c0 <__assert_fail@plt+0xe1d4>
   1f570:	mov	r2, r5
   1f574:	mov	r0, r9
   1f578:	bic	r1, r1, #63	; 0x3f
   1f57c:	bl	1cc54 <__assert_fail@plt+0xb968>
   1f580:	ldr	r3, [r5, #40]	; 0x28
   1f584:	add	r1, r8, r7
   1f588:	mov	r0, r9
   1f58c:	bic	r1, r1, #63	; 0x3f
   1f590:	add	r1, r9, r1
   1f594:	and	r3, r3, #63	; 0x3f
   1f598:	mov	r2, r3
   1f59c:	str	r3, [r5, #40]	; 0x28
   1f5a0:	bl	11058 <memcpy@plt>
   1f5a4:	b	1f53c <__assert_fail@plt+0xe250>
   1f5a8:	mov	r8, r4
   1f5ac:	b	1f4a0 <__assert_fail@plt+0xe1b4>
   1f5b0:	mov	r3, #0
   1f5b4:	str	r4, [sp, #-32]!	; 0xffffffe0
   1f5b8:	mov	r4, r2
   1f5bc:	strd	r6, [sp, #4]
   1f5c0:	strd	r8, [sp, #12]
   1f5c4:	strd	sl, [sp, #20]
   1f5c8:	str	lr, [sp, #28]
   1f5cc:	sub	sp, sp, #176	; 0xb0
   1f5d0:	add	r7, pc, #192	; 0xc0
   1f5d4:	ldrd	r6, [r7]
   1f5d8:	add	fp, pc, #192	; 0xc0
   1f5dc:	ldrd	sl, [fp]
   1f5e0:	add	r9, pc, #192	; 0xc0
   1f5e4:	ldrd	r8, [r9]
   1f5e8:	str	r3, [sp, #40]	; 0x28
   1f5ec:	add	r3, pc, #188	; 0xbc
   1f5f0:	ldrd	r2, [r3]
   1f5f4:	strd	sl, [sp]
   1f5f8:	strd	r6, [sp, #16]
   1f5fc:	mov	r6, #0
   1f600:	mov	r7, #0
   1f604:	strd	r8, [sp, #8]
   1f608:	strd	r2, [sp, #24]
   1f60c:	mov	r2, sp
   1f610:	strd	r6, [sp, #32]
   1f614:	bl	1f3e8 <__assert_fail@plt+0xe0fc>
   1f618:	mov	r0, sp
   1f61c:	bl	1f228 <__assert_fail@plt+0xdf3c>
   1f620:	ldr	ip, [sp]
   1f624:	mov	r0, r4
   1f628:	ldmib	sp, {r1, r2, r3}
   1f62c:	rev	ip, ip
   1f630:	rev	r1, r1
   1f634:	rev	r2, r2
   1f638:	rev	r3, r3
   1f63c:	str	ip, [r4]
   1f640:	str	r1, [r4, #4]
   1f644:	add	r1, sp, #20
   1f648:	str	r2, [r4, #8]
   1f64c:	str	r3, [r4, #12]
   1f650:	ldm	r1, {r1, r2, r3}
   1f654:	ldr	ip, [sp, #16]
   1f658:	rev	r1, r1
   1f65c:	rev	r2, r2
   1f660:	rev	r3, r3
   1f664:	str	r1, [r4, #20]
   1f668:	str	r2, [r4, #24]
   1f66c:	rev	ip, ip
   1f670:	str	ip, [r4, #16]
   1f674:	str	r3, [r4, #28]
   1f678:	add	sp, sp, #176	; 0xb0
   1f67c:	ldr	r4, [sp]
   1f680:	ldrd	r6, [sp, #4]
   1f684:	ldrd	r8, [sp, #12]
   1f688:	ldrd	sl, [sp, #20]
   1f68c:	add	sp, sp, #28
   1f690:	pop	{pc}		; (ldr pc, [sp], #4)
   1f694:	nop	{0}
   1f698:	tstpl	lr, pc, ror r2
   1f69c:	blls	1798d4 <optarg@@GLIBC_2.4+0x13072c>
   1f6a0:	bvs	299044 <optarg@@GLIBC_2.4+0x24fe9c>
   1f6a4:	bllt	1a0b0c0 <optarg@@GLIBC_2.4+0x19c1f18>
   1f6a8:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1f6ac:	strbge	pc, [pc, #-1338]	; 1f17a <__assert_fail@plt+0xde8e>	; <UNPREDICTABLE>
   1f6b0:	svcne	0x0083d9ab
   1f6b4:	blpl	ff852b20 <optarg@@GLIBC_2.4+0xff809978>
   1f6b8:	mov	r3, #0
   1f6bc:	str	r4, [sp, #-32]!	; 0xffffffe0
   1f6c0:	mov	r4, r2
   1f6c4:	strd	r6, [sp, #4]
   1f6c8:	strd	r8, [sp, #12]
   1f6cc:	strd	sl, [sp, #20]
   1f6d0:	str	lr, [sp, #28]
   1f6d4:	sub	sp, sp, #176	; 0xb0
   1f6d8:	add	r7, pc, #176	; 0xb0
   1f6dc:	ldrd	r6, [r7]
   1f6e0:	add	fp, pc, #176	; 0xb0
   1f6e4:	ldrd	sl, [fp]
   1f6e8:	add	r9, pc, #176	; 0xb0
   1f6ec:	ldrd	r8, [r9]
   1f6f0:	str	r3, [sp, #40]	; 0x28
   1f6f4:	add	r3, pc, #172	; 0xac
   1f6f8:	ldrd	r2, [r3]
   1f6fc:	strd	sl, [sp]
   1f700:	strd	r6, [sp, #16]
   1f704:	mov	r6, #0
   1f708:	mov	r7, #0
   1f70c:	strd	r8, [sp, #8]
   1f710:	strd	r2, [sp, #24]
   1f714:	mov	r2, sp
   1f718:	strd	r6, [sp, #32]
   1f71c:	bl	1f3e8 <__assert_fail@plt+0xe0fc>
   1f720:	mov	r0, sp
   1f724:	bl	1f228 <__assert_fail@plt+0xdf3c>
   1f728:	ldm	sp, {r1, r2, r3, ip}
   1f72c:	mov	r0, r4
   1f730:	rev	r1, r1
   1f734:	rev	r2, r2
   1f738:	rev	r3, r3
   1f73c:	rev	ip, ip
   1f740:	str	r1, [r4]
   1f744:	add	r1, sp, #16
   1f748:	str	r2, [r4, #4]
   1f74c:	str	r3, [r4, #8]
   1f750:	ldm	r1, {r1, r2, r3}
   1f754:	str	ip, [r4, #12]
   1f758:	rev	r1, r1
   1f75c:	rev	r2, r2
   1f760:	rev	r3, r3
   1f764:	str	r1, [r4, #16]
   1f768:	str	r2, [r4, #20]
   1f76c:	str	r3, [r4, #24]
   1f770:	add	sp, sp, #176	; 0xb0
   1f774:	ldr	r4, [sp]
   1f778:	ldrd	r6, [sp, #4]
   1f77c:	ldrd	r8, [sp, #12]
   1f780:	ldrd	sl, [sp, #20]
   1f784:	add	sp, sp, #28
   1f788:	pop	{pc}		; (ldr pc, [sp], #4)
   1f78c:	nop	{0}
   1f790:			; <UNDEFINED> instruction: 0xffc00b31
   1f794:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1f798:	ldrdgt	r9, [r5, -r8]
   1f79c:	ldrbtcc	sp, [ip], -r7, lsl #10
   1f7a0:	rsbscc	sp, r0, r7, lsl sp
   1f7a4:			; <UNDEFINED> instruction: 0xf70e5939
   1f7a8:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1f7ac:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1f7b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f7b4:	mov	r5, r0
   1f7b8:	movw	r0, #32840	; 0x8048
   1f7bc:	strd	r6, [sp, #8]
   1f7c0:	mov	r4, r2
   1f7c4:	mov	r7, r3
   1f7c8:	str	r8, [sp, #16]
   1f7cc:	mov	r8, r1
   1f7d0:	str	lr, [sp, #20]
   1f7d4:	sub	sp, sp, #344	; 0x158
   1f7d8:	bl	34844 <__assert_fail@plt+0x23558>
   1f7dc:	subs	r6, r0, #0
   1f7e0:	moveq	r0, #1
   1f7e4:	beq	1f84c <__assert_fail@plt+0xe560>
   1f7e8:	mov	r0, sp
   1f7ec:	blx	r4
   1f7f0:	mov	r4, #0
   1f7f4:	b	1f810 <__assert_fail@plt+0xe524>
   1f7f8:	bl	112b0 <fread_unlocked@plt>
   1f7fc:	add	r4, r4, r0
   1f800:	cmp	r4, #32768	; 0x8000
   1f804:	beq	1f878 <__assert_fail@plt+0xe58c>
   1f808:	cmp	r0, #0
   1f80c:	beq	1f88c <__assert_fail@plt+0xe5a0>
   1f810:	ldr	ip, [r5]
   1f814:	rsb	r2, r4, #32768	; 0x8000
   1f818:	add	r0, r6, r4
   1f81c:	mov	r3, r5
   1f820:	mov	r1, #1
   1f824:	tst	ip, #16
   1f828:	beq	1f7f8 <__assert_fail@plt+0xe50c>
   1f82c:	cmp	r4, #0
   1f830:	bne	1f864 <__assert_fail@plt+0xe578>
   1f834:	mov	r1, r8
   1f838:	mov	r0, sp
   1f83c:	blx	r7
   1f840:	mov	r0, r6
   1f844:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   1f848:	mov	r0, #0
   1f84c:	add	sp, sp, #344	; 0x158
   1f850:	ldrd	r4, [sp]
   1f854:	ldrd	r6, [sp, #8]
   1f858:	ldr	r8, [sp, #16]
   1f85c:	add	sp, sp, #20
   1f860:	pop	{pc}		; (ldr pc, [sp], #4)
   1f864:	mov	r1, r4
   1f868:	mov	r2, sp
   1f86c:	mov	r0, r6
   1f870:	bl	2a3a4 <__assert_fail@plt+0x190b8>
   1f874:	b	1f834 <__assert_fail@plt+0xe548>
   1f878:	mov	r1, r4
   1f87c:	mov	r2, sp
   1f880:	mov	r0, r6
   1f884:	bl	1fb20 <__assert_fail@plt+0xe834>
   1f888:	b	1f7f0 <__assert_fail@plt+0xe504>
   1f88c:	ldr	r3, [r5]
   1f890:	tst	r3, #32
   1f894:	beq	1f82c <__assert_fail@plt+0xe540>
   1f898:	mov	r0, r6
   1f89c:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   1f8a0:	mov	r0, #1
   1f8a4:	b	1f84c <__assert_fail@plt+0xe560>
   1f8a8:	movw	r3, #41700	; 0xa2e4
   1f8ac:	movt	r3, #2
   1f8b0:	movw	r2, #63696	; 0xf8d0
   1f8b4:	movt	r2, #1
   1f8b8:	b	1f7b0 <__assert_fail@plt+0xe4c4>
   1f8bc:	movw	r3, #41796	; 0xa344
   1f8c0:	movt	r3, #2
   1f8c4:	movw	r2, #63904	; 0xf9a0
   1f8c8:	movt	r2, #1
   1f8cc:	b	1f7b0 <__assert_fail@plt+0xe4c4>
   1f8d0:	strd	r4, [sp, #-16]!
   1f8d4:	mov	r2, #0
   1f8d8:	mov	r3, #0
   1f8dc:	add	r5, pc, #124	; 0x7c
   1f8e0:	ldrd	r4, [r5]
   1f8e4:	mov	r1, #0
   1f8e8:	strd	r6, [sp, #8]
   1f8ec:	add	r7, pc, #116	; 0x74
   1f8f0:	ldrd	r6, [r7]
   1f8f4:	strd	r6, [r0]
   1f8f8:	add	r7, pc, #112	; 0x70
   1f8fc:	ldrd	r6, [r7]
   1f900:	strd	r4, [r0, #8]
   1f904:	add	r5, pc, #108	; 0x6c
   1f908:	ldrd	r4, [r5]
   1f90c:	strd	r2, [r0, #64]	; 0x40
   1f910:	strd	r2, [r0, #72]	; 0x48
   1f914:	add	r3, pc, #100	; 0x64
   1f918:	ldrd	r2, [r3]
   1f91c:	str	r1, [r0, #80]	; 0x50
   1f920:	strd	r2, [r0, #16]
   1f924:	add	r3, pc, #92	; 0x5c
   1f928:	ldrd	r2, [r3]
   1f92c:	strd	r6, [r0, #24]
   1f930:	add	r7, pc, #88	; 0x58
   1f934:	ldrd	r6, [r7]
   1f938:	strd	r4, [r0, #32]
   1f93c:	add	r5, pc, #84	; 0x54
   1f940:	ldrd	r4, [r5]
   1f944:	strd	r2, [r0, #40]	; 0x28
   1f948:	strd	r6, [r0, #48]	; 0x30
   1f94c:	ldrd	r6, [sp, #8]
   1f950:	strd	r4, [r0, #56]	; 0x38
   1f954:	ldrd	r4, [sp]
   1f958:	add	sp, sp, #16
   1f95c:	bx	lr
   1f960:	strbhi	sl, [sl], #1851	; 0x73b
   1f964:	bllt	1a0b380 <optarg@@GLIBC_2.4+0x19c21d8>
   1f968:	vtbl.8	d12, {d12-d13}, d8
   1f96c:	bvs	299310 <optarg@@GLIBC_2.4+0x250168>
   1f970:	svcpl	0x001d36f1
   1f974:	strbge	pc, [pc, #-1338]	; 1f442 <__assert_fail@plt+0xe156>	; <UNPREDICTABLE>
   1f978:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1f97c:	tstpl	lr, pc, ror r2
   1f980:	vcmla.f32	d15, d4, d27[0], #90
   1f984:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1f988:	blcs	fbaa0c <optarg@@GLIBC_2.4+0xf71864>
   1f98c:	blls	179bc4 <optarg@@GLIBC_2.4+0x130a1c>
   1f990:	blx	108ef46 <optarg@@GLIBC_2.4+0x1045d9e>
   1f994:	svcne	0x0083d9ab
   1f998:	cmnne	lr, #1073741854	; 0x4000001e
   1f99c:	blpl	ff852e08 <optarg@@GLIBC_2.4+0xff809c60>
   1f9a0:	strd	r4, [sp, #-16]!
   1f9a4:	mov	r2, #0
   1f9a8:	mov	r3, #0
   1f9ac:	add	r5, pc, #124	; 0x7c
   1f9b0:	ldrd	r4, [r5]
   1f9b4:	mov	r1, #0
   1f9b8:	strd	r6, [sp, #8]
   1f9bc:	add	r7, pc, #116	; 0x74
   1f9c0:	ldrd	r6, [r7]
   1f9c4:	strd	r6, [r0]
   1f9c8:	add	r7, pc, #112	; 0x70
   1f9cc:	ldrd	r6, [r7]
   1f9d0:	strd	r4, [r0, #8]
   1f9d4:	add	r5, pc, #108	; 0x6c
   1f9d8:	ldrd	r4, [r5]
   1f9dc:	strd	r2, [r0, #64]	; 0x40
   1f9e0:	strd	r2, [r0, #72]	; 0x48
   1f9e4:	add	r3, pc, #100	; 0x64
   1f9e8:	ldrd	r2, [r3]
   1f9ec:	str	r1, [r0, #80]	; 0x50
   1f9f0:	strd	r2, [r0, #16]
   1f9f4:	add	r3, pc, #92	; 0x5c
   1f9f8:	ldrd	r2, [r3]
   1f9fc:	strd	r6, [r0, #24]
   1fa00:	add	r7, pc, #88	; 0x58
   1fa04:	ldrd	r6, [r7]
   1fa08:	strd	r4, [r0, #32]
   1fa0c:	add	r5, pc, #84	; 0x54
   1fa10:	ldrd	r4, [r5]
   1fa14:	strd	r2, [r0, #40]	; 0x28
   1fa18:	strd	r6, [r0, #48]	; 0x30
   1fa1c:	ldrd	r6, [sp, #8]
   1fa20:	strd	r4, [r0, #56]	; 0x38
   1fa24:	ldrd	r4, [sp]
   1fa28:	add	sp, sp, #16
   1fa2c:	bx	lr
   1fa30:	ldrbtcc	sp, [ip], -r7, lsl #10
   1fa34:	addsvs	r2, sl, #688128	; 0xa8000
   1fa38:	ldrdgt	r9, [r5, -r8]
   1fa3c:	blgt	fef06fb8 <optarg@@GLIBC_2.4+0xfeebde10>
   1fa40:			; <UNDEFINED> instruction: 0xf70e5939
   1fa44:	strne	lr, [pc, #-3288]!	; 1ed74 <__assert_fail@plt+0xda88>
   1fa48:			; <UNDEFINED> instruction: 0xffc00b31
   1fa4c:	ldrvs	r2, [r3, -r7, ror #12]!
   1fa50:	rsbscc	sp, r0, r7, lsl sp
   1fa54:	cmpls	r9, sl, asr r1
   1fa58:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1fa5c:			; <UNDEFINED> instruction: 0x8eb44a87
   1fa60:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1fa64:	blle	32b2a0 <optarg@@GLIBC_2.4+0x2e20f8>
   1fa68:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1fa6c:			; <UNDEFINED> instruction: 0x47b5481d
   1fa70:	mov	ip, r1
   1fa74:	str	r4, [sp, #-8]!
   1fa78:	add	r4, r0, #56	; 0x38
   1fa7c:	str	lr, [sp, #4]
   1fa80:	sub	sp, sp, #8
   1fa84:	sub	lr, r0, #8
   1fa88:	ldr	r2, [lr, #8]!
   1fa8c:	add	ip, ip, #8
   1fa90:	ldr	r3, [lr, #4]
   1fa94:	rev	r2, r2
   1fa98:	cmp	lr, r4
   1fa9c:	str	r2, [ip, #-4]
   1faa0:	str	r2, [sp, #4]
   1faa4:	rev	r3, r3
   1faa8:	str	r3, [ip, #-8]
   1faac:	str	r3, [sp]
   1fab0:	bne	1fa88 <__assert_fail@plt+0xe79c>
   1fab4:	mov	r0, r1
   1fab8:	add	sp, sp, #8
   1fabc:	ldr	r4, [sp]
   1fac0:	add	sp, sp, #4
   1fac4:	pop	{pc}		; (ldr pc, [sp], #4)
   1fac8:	mov	ip, r1
   1facc:	str	r4, [sp, #-8]!
   1fad0:	add	r4, r0, #40	; 0x28
   1fad4:	str	lr, [sp, #4]
   1fad8:	sub	sp, sp, #8
   1fadc:	sub	lr, r0, #8
   1fae0:	ldr	r2, [lr, #8]!
   1fae4:	add	ip, ip, #8
   1fae8:	ldr	r3, [lr, #4]
   1faec:	rev	r2, r2
   1faf0:	cmp	lr, r4
   1faf4:	str	r2, [ip, #-4]
   1faf8:	str	r2, [sp, #4]
   1fafc:	rev	r3, r3
   1fb00:	str	r3, [ip, #-8]
   1fb04:	str	r3, [sp]
   1fb08:	bne	1fae0 <__assert_fail@plt+0xe7f4>
   1fb0c:	mov	r0, r1
   1fb10:	add	sp, sp, #8
   1fb14:	ldr	r4, [sp]
   1fb18:	add	sp, sp, #4
   1fb1c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb20:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1fb24:	mov	r5, #0
   1fb28:	bic	r3, r1, #7
   1fb2c:	ldr	r4, [r2, #4]
   1fb30:	mov	ip, r2
   1fb34:	strd	r6, [sp, #8]
   1fb38:	strd	r8, [sp, #16]
   1fb3c:	ldrd	r8, [r2, #64]	; 0x40
   1fb40:	strd	sl, [sp, #24]
   1fb44:	ldrd	sl, [r2, #72]	; 0x48
   1fb48:	str	lr, [sp, #32]
   1fb4c:	sub	sp, sp, #292	; 0x124
   1fb50:	ldr	lr, [r2]
   1fb54:	adds	r6, r8, r1
   1fb58:	adcs	r7, r9, r5
   1fb5c:	add	r5, ip, #16
   1fb60:	movcs	r1, #1
   1fb64:	movcc	r1, #0
   1fb68:	adds	r8, sl, r1
   1fb6c:	strd	r6, [r2, #64]	; 0x40
   1fb70:	adc	r9, fp, #0
   1fb74:	ldr	r1, [r2, #8]
   1fb78:	str	r2, [sp, #280]	; 0x118
   1fb7c:	strd	r8, [r2, #72]	; 0x48
   1fb80:	add	r2, r0, r3
   1fb84:	cmp	r0, r2
   1fb88:	mov	r2, ip
   1fb8c:	ldm	r5, {r5, r7, r8, sl}
   1fb90:	str	lr, [sp, #16]
   1fb94:	ldr	r6, [ip, #40]	; 0x28
   1fb98:	ldr	r9, [ip, #32]
   1fb9c:	ldr	fp, [ip, #36]	; 0x24
   1fba0:	str	r6, [sp, #12]
   1fba4:	ldr	ip, [ip, #12]
   1fba8:	str	r4, [sp, #20]
   1fbac:	ldr	r6, [r2, #44]	; 0x2c
   1fbb0:	str	r9, [sp, #24]
   1fbb4:	str	r1, [sp, #40]	; 0x28
   1fbb8:	str	r5, [sp, #60]	; 0x3c
   1fbbc:	str	r7, [sp, #64]	; 0x40
   1fbc0:	str	r6, [sp, #32]
   1fbc4:	str	fp, [sp, #44]	; 0x2c
   1fbc8:	str	ip, [sp, #48]	; 0x30
   1fbcc:	ldr	r6, [r2, #48]	; 0x30
   1fbd0:	str	r6, [sp, #28]
   1fbd4:	ldr	r6, [r2, #52]	; 0x34
   1fbd8:	str	r6, [sp, #36]	; 0x24
   1fbdc:	ldr	r6, [r2, #56]	; 0x38
   1fbe0:	ldr	r2, [r2, #60]	; 0x3c
   1fbe4:	str	r2, [sp, #8]
   1fbe8:	bcs	2a1b0 <__assert_fail@plt+0x18ec4>
   1fbec:	sub	r3, r3, #1
   1fbf0:	add	r2, r0, #256	; 0x100
   1fbf4:	str	r8, [sp, #56]	; 0x38
   1fbf8:	bic	r3, r3, #127	; 0x7f
   1fbfc:	add	r0, r0, #128	; 0x80
   1fc00:	add	r3, r3, r2
   1fc04:	ldr	r2, [sp, #36]	; 0x24
   1fc08:	str	r0, [sp, #4]
   1fc0c:	ldr	r0, [sp, #8]
   1fc10:	str	r3, [sp, #284]	; 0x11c
   1fc14:	ldr	r3, [sp, #12]
   1fc18:	str	sl, [sp, #68]	; 0x44
   1fc1c:	str	r7, [sp, #216]	; 0xd8
   1fc20:	strd	r8, [sp, #220]	; 0xdc
   1fc24:	str	r0, [sp, #240]	; 0xf0
   1fc28:	ldr	r0, [sp, #28]
   1fc2c:	str	r3, [sp, #268]	; 0x10c
   1fc30:	ldr	r3, [sp, #32]
   1fc34:	str	r6, [sp, #28]
   1fc38:	str	fp, [sp, #228]	; 0xe4
   1fc3c:	str	r0, [sp, #52]	; 0x34
   1fc40:	str	r2, [sp, #232]	; 0xe8
   1fc44:	str	r6, [sp, #236]	; 0xec
   1fc48:	str	lr, [sp, #244]	; 0xf4
   1fc4c:	str	r4, [sp, #248]	; 0xf8
   1fc50:	str	r1, [sp, #252]	; 0xfc
   1fc54:	str	ip, [sp, #256]	; 0x100
   1fc58:	str	r5, [sp, #260]	; 0x104
   1fc5c:	str	sl, [sp, #264]	; 0x108
   1fc60:	str	r3, [sp, #272]	; 0x110
   1fc64:	str	r0, [sp, #276]	; 0x114
   1fc68:	ldr	r0, [sp, #4]
   1fc6c:	ldr	fp, [sp, #12]
   1fc70:	ldr	r7, [sp, #52]	; 0x34
   1fc74:	ldr	r2, [sp, #24]
   1fc78:	ldr	r8, [sp, #16]
   1fc7c:	eor	ip, r7, fp
   1fc80:	ldr	r1, [sp, #32]
   1fc84:	and	ip, ip, r2
   1fc88:	lsr	r3, r2, #14
   1fc8c:	ldr	lr, [sp, #36]	; 0x24
   1fc90:	lsr	r5, r2, #18
   1fc94:	lsl	r6, r2, #23
   1fc98:	eor	r2, ip, r7
   1fc9c:	ldr	sl, [sp, #44]	; 0x2c
   1fca0:	str	r2, [sp, #80]	; 0x50
   1fca4:	ldr	r7, [r0, #-128]	; 0xffffff80
   1fca8:	eor	r4, lr, r1
   1fcac:	ldr	r9, [sp, #40]	; 0x28
   1fcb0:	and	r4, r4, sl
   1fcb4:	lsr	r2, sl, #14
   1fcb8:	eor	r4, r4, lr
   1fcbc:	lsr	lr, sl, #18
   1fcc0:	ldr	r1, [r0, #-124]	; 0xffffff84
   1fcc4:	str	r7, [sp, #12]
   1fcc8:	orr	r7, r8, r9
   1fccc:	and	r9, r8, r9
   1fcd0:	mov	r8, sl
   1fcd4:	orr	sl, r3, sl, lsl #18
   1fcd8:	mov	r3, r0
   1fcdc:	ldr	r0, [r0, #-116]	; 0xffffff8c
   1fce0:	rev	r1, r1
   1fce4:	orr	r5, r5, r8, lsl #14
   1fce8:	mov	ip, r1
   1fcec:	ldr	r1, [sp, #48]	; 0x30
   1fcf0:	str	r0, [sp, #76]	; 0x4c
   1fcf4:	ldr	r0, [sp, #60]	; 0x3c
   1fcf8:	str	ip, [sp, #144]	; 0x90
   1fcfc:	and	r7, r7, r0
   1fd00:	ldr	r0, [sp, #20]
   1fd04:	orr	r9, r7, r9
   1fd08:	str	r9, [sp, #84]	; 0x54
   1fd0c:	orr	r1, r0, r1
   1fd10:	lsl	r0, r8, #23
   1fd14:	mov	r8, ip
   1fd18:	movw	ip, #44578	; 0xae22
   1fd1c:	movt	ip, #55080	; 0xd728
   1fd20:	adds	r8, r8, ip
   1fd24:	ldr	ip, [r3, #-120]	; 0xffffff88
   1fd28:	ldr	r3, [sp, #44]	; 0x2c
   1fd2c:	str	ip, [sp, #72]	; 0x48
   1fd30:	movw	ip, #12184	; 0x2f98
   1fd34:	movt	ip, #17034	; 0x428a
   1fd38:	orr	r6, r6, r3, lsr #9
   1fd3c:	eor	r3, sl, r5
   1fd40:	ldr	r5, [sp, #12]
   1fd44:	str	fp, [sp, #12]
   1fd48:	eor	r3, r3, r6
   1fd4c:	ldr	r6, [sp, #64]	; 0x40
   1fd50:	rev	sl, r5
   1fd54:	ldr	r5, [sp, #24]
   1fd58:	and	r1, r1, r6
   1fd5c:	str	sl, [sp, #152]	; 0x98
   1fd60:	ldr	r6, [sp, #16]
   1fd64:	orr	r2, r2, r5, lsl #18
   1fd68:	adc	r5, sl, ip
   1fd6c:	ldr	ip, [sp, #24]
   1fd70:	adds	r3, r3, r8
   1fd74:	ldr	sl, [sp, #48]	; 0x30
   1fd78:	lsr	r9, r6, #28
   1fd7c:	lsl	r8, r6, #30
   1fd80:	orr	r7, lr, ip, lsl #14
   1fd84:	ldr	lr, [sp, #20]
   1fd88:	orr	r0, r0, ip, lsr #9
   1fd8c:	eor	r2, r2, r7
   1fd90:	lsl	r7, r6, #25
   1fd94:	eor	r0, r0, r2
   1fd98:	mov	r2, ip
   1fd9c:	adc	r5, r0, r5
   1fda0:	ldr	r0, [sp, #80]	; 0x50
   1fda4:	eor	r2, r2, fp
   1fda8:	and	lr, lr, sl
   1fdac:	orr	r1, r1, lr
   1fdb0:	ldr	fp, [sp, #32]
   1fdb4:	adds	ip, r3, r0
   1fdb8:	ldr	r0, [sp, #20]
   1fdbc:	adc	r4, r5, r4
   1fdc0:	ldr	r5, [sp, #28]
   1fdc4:	orr	r9, r9, r0, lsl #4
   1fdc8:	orr	r8, r8, r0, lsr #2
   1fdcc:	adds	ip, ip, r5
   1fdd0:	ldr	r5, [sp, #8]
   1fdd4:	orr	r7, r7, r0, lsr #7
   1fdd8:	lsr	r3, r0, #28
   1fddc:	lsl	r6, r0, #30
   1fde0:	adc	r4, r4, r5
   1fde4:	ldr	r5, [sp, #56]	; 0x38
   1fde8:	adds	lr, ip, r5
   1fdec:	ldr	r5, [sp, #68]	; 0x44
   1fdf0:	and	r2, r2, lr
   1fdf4:	str	lr, [sp, #68]	; 0x44
   1fdf8:	lsl	lr, r0, #25
   1fdfc:	eor	r0, r9, r8
   1fe00:	eor	r0, r0, r7
   1fe04:	ldr	r9, [sp, #16]
   1fe08:	adc	sl, r4, r5
   1fe0c:	ldr	r7, [sp, #24]
   1fe10:	ldr	r5, [sp, #76]	; 0x4c
   1fe14:	str	sl, [sp, #56]	; 0x38
   1fe18:	orr	r6, r6, r9, lsr #2
   1fe1c:	ldr	r8, [sp, #32]
   1fe20:	orr	r3, r3, r9, lsl #4
   1fe24:	orr	lr, lr, r9, lsr #7
   1fe28:	eor	r3, r3, r6
   1fe2c:	ldr	r6, [sp, #44]	; 0x2c
   1fe30:	rev	r5, r5
   1fe34:	eor	lr, lr, r3
   1fe38:	str	r5, [sp, #116]	; 0x74
   1fe3c:	ldr	r5, [sp, #44]	; 0x2c
   1fe40:	eor	r5, r5, fp
   1fe44:	and	r5, r5, sl
   1fe48:	ldrd	sl, [sp, #68]	; 0x44
   1fe4c:	eor	r5, r5, r8
   1fe50:	ldr	r8, [sp, #4]
   1fe54:	eor	r7, sl, r7
   1fe58:	rev	fp, fp
   1fe5c:	str	r7, [sp, #80]	; 0x50
   1fe60:	mov	r7, r9
   1fe64:	str	fp, [sp, #120]	; 0x78
   1fe68:	ldr	fp, [sp, #12]
   1fe6c:	ldr	r9, [sp, #84]	; 0x54
   1fe70:	eor	r2, r2, fp
   1fe74:	ldr	fp, [r8, #-108]	; 0xffffff94
   1fe78:	adds	r0, r0, r9
   1fe7c:	ldr	r9, [r8, #-112]	; 0xffffff90
   1fe80:	adc	lr, lr, r1
   1fe84:	adds	r0, r0, ip
   1fe88:	ldr	r8, [sp, #56]	; 0x38
   1fe8c:	str	r0, [sp, #8]
   1fe90:	adc	r0, lr, r4
   1fe94:	ldr	lr, [sp, #116]	; 0x74
   1fe98:	str	r0, [sp, #28]
   1fe9c:	str	r9, [sp, #68]	; 0x44
   1fea0:	mov	r9, sl
   1fea4:	lsr	sl, sl, #14
   1fea8:	eor	r6, r8, r6
   1feac:	str	fp, [sp, #72]	; 0x48
   1feb0:	lsr	r3, r9, #18
   1feb4:	mov	r0, r8
   1feb8:	orr	sl, sl, r8, lsl #18
   1febc:	str	r6, [sp, #84]	; 0x54
   1fec0:	orr	r3, r3, r0, lsl #14
   1fec4:	ldr	r6, [sp, #52]	; 0x34
   1fec8:	lsr	r1, r8, #14
   1fecc:	eor	r3, r3, sl
   1fed0:	lsr	ip, r8, #18
   1fed4:	ldr	r4, [sp, #36]	; 0x24
   1fed8:	lsl	r8, r8, #23
   1fedc:	ldr	sl, [sp, #48]	; 0x30
   1fee0:	adds	r6, r6, lr
   1fee4:	mov	lr, r9
   1fee8:	lsl	r9, r9, #23
   1feec:	ldr	fp, [sp, #120]	; 0x78
   1fef0:	orr	ip, ip, lr, lsl #14
   1fef4:	orr	r1, r1, lr, lsl #18
   1fef8:	orr	r8, r8, lr, lsr #9
   1fefc:	eor	r1, r1, ip
   1ff00:	eor	r8, r8, r1
   1ff04:	adc	r4, r4, fp
   1ff08:	movw	fp, #26061	; 0x65cd
   1ff0c:	movt	fp, #9199	; 0x23ef
   1ff10:	adds	r6, r6, fp
   1ff14:	movw	fp, #17553	; 0x4491
   1ff18:	movt	fp, #28983	; 0x7137
   1ff1c:	adc	r4, r4, fp
   1ff20:	adds	r2, r2, r6
   1ff24:	ldr	r6, [sp, #40]	; 0x28
   1ff28:	adc	r0, r5, r4
   1ff2c:	mov	fp, r7
   1ff30:	ldr	r7, [sp, #8]
   1ff34:	str	r0, [sp, #36]	; 0x24
   1ff38:	ldr	r4, [sp, #8]
   1ff3c:	ldr	r0, [sp, #20]
   1ff40:	orr	r7, r7, fp
   1ff44:	ldr	r5, [sp, #28]
   1ff48:	and	r7, r7, r6
   1ff4c:	and	fp, fp, r4
   1ff50:	lsr	r6, r4, #28
   1ff54:	orr	fp, r7, fp
   1ff58:	orr	r4, r5, r0
   1ff5c:	ldr	r5, [sp, #8]
   1ff60:	and	r4, r4, sl
   1ff64:	mov	sl, r0
   1ff68:	ldr	r0, [sp, #28]
   1ff6c:	lsl	r7, r5, #30
   1ff70:	and	sl, sl, r0
   1ff74:	ldr	r0, [sp, #72]	; 0x48
   1ff78:	orr	sl, r4, sl
   1ff7c:	rev	r4, r0
   1ff80:	ldr	r0, [sp, #68]	; 0x44
   1ff84:	str	lr, [sp, #68]	; 0x44
   1ff88:	str	r4, [sp, #136]	; 0x88
   1ff8c:	ldr	lr, [sp, #4]
   1ff90:	ldr	r4, [sp, #56]	; 0x38
   1ff94:	rev	r0, r0
   1ff98:	str	r0, [sp, #124]	; 0x7c
   1ff9c:	ldr	r1, [lr, #-96]	; 0xffffffa0
   1ffa0:	orr	r9, r9, r4, lsr #9
   1ffa4:	ldr	r4, [sp, #4]
   1ffa8:	eor	r3, r3, r9
   1ffac:	ldr	r9, [sp, #4]
   1ffb0:	adds	r2, r2, r3
   1ffb4:	str	r1, [sp, #72]	; 0x48
   1ffb8:	ldr	r3, [lr, #-92]	; 0xffffffa4
   1ffbc:	ldr	r0, [r4, #-100]	; 0xffffff9c
   1ffc0:	lsl	r4, r5, #25
   1ffc4:	ldr	r5, [sp, #28]
   1ffc8:	str	r3, [sp, #76]	; 0x4c
   1ffcc:	ldr	r9, [r9, #-104]	; 0xffffff98
   1ffd0:	rev	r0, r0
   1ffd4:	ldr	r1, [sp, #64]	; 0x40
   1ffd8:	orr	r3, r7, r5, lsr #2
   1ffdc:	orr	r6, r6, r5, lsl #4
   1ffe0:	str	r0, [sp, #128]	; 0x80
   1ffe4:	orr	r4, r4, r5, lsr #7
   1ffe8:	ldr	r0, [sp, #36]	; 0x24
   1ffec:	lsr	ip, r5, #28
   1fff0:	eor	r6, r6, r3
   1fff4:	lsl	r7, r5, #25
   1fff8:	str	r9, [sp, #52]	; 0x34
   1fffc:	eor	r6, r6, r4
   20000:	lsl	r9, r5, #30
   20004:	adc	r5, r0, r8
   20008:	ldr	r8, [sp, #60]	; 0x3c
   2000c:	ldr	lr, [sp, #84]	; 0x54
   20010:	ldr	r3, [sp, #8]
   20014:	adds	r0, r2, r8
   20018:	ldr	r4, [sp, #8]
   2001c:	adc	r8, r5, r1
   20020:	adds	r6, r6, fp
   20024:	str	r8, [sp, #60]	; 0x3c
   20028:	orr	r3, ip, r3, lsl #4
   2002c:	ldr	fp, [sp, #60]	; 0x3c
   20030:	ldr	ip, [sp, #80]	; 0x50
   20034:	orr	r7, r7, r4, lsr #7
   20038:	ldr	r4, [sp, #44]	; 0x2c
   2003c:	and	r1, ip, r0
   20040:	and	ip, lr, r8
   20044:	ldr	r8, [sp, #8]
   20048:	eor	r4, ip, r4
   2004c:	ldr	lr, [sp, #24]
   20050:	ldr	ip, [sp, #68]	; 0x44
   20054:	orr	r9, r9, r8, lsr #2
   20058:	eor	r8, r1, lr
   2005c:	eor	r3, r3, r9
   20060:	ldr	lr, [sp, #12]
   20064:	eor	r7, r7, r3
   20068:	lsr	r9, r0, #14
   2006c:	eor	r1, ip, r0
   20070:	lsr	r3, r0, #18
   20074:	orr	r9, r9, fp, lsl #18
   20078:	str	r1, [sp, #64]	; 0x40
   2007c:	orr	r3, r3, fp, lsl #14
   20080:	ldr	r1, [sp, #56]	; 0x38
   20084:	eor	r3, r3, r9
   20088:	ldr	r9, [sp, #20]
   2008c:	eor	r1, r1, fp
   20090:	str	r1, [sp, #84]	; 0x54
   20094:	adc	r1, r7, sl
   20098:	adds	r2, r6, r2
   2009c:	ldr	r6, [sp, #136]	; 0x88
   200a0:	adc	ip, r1, r5
   200a4:	mov	sl, r2
   200a8:	movw	r5, #15151	; 0x3b2f
   200ac:	movt	r5, #60493	; 0xec4d
   200b0:	lsr	r7, fp, #14
   200b4:	str	ip, [sp, #36]	; 0x24
   200b8:	lsr	r2, fp, #18
   200bc:	ldr	ip, [sp, #124]	; 0x7c
   200c0:	orr	r7, r7, r0, lsl #18
   200c4:	orr	r2, r2, r0, lsl #14
   200c8:	adds	r1, r6, lr
   200cc:	ldr	lr, [sp, #32]
   200d0:	lsl	r6, r0, #23
   200d4:	str	sl, [sp, #32]
   200d8:	eor	r2, r2, r7
   200dc:	adc	ip, ip, lr
   200e0:	adds	r1, r1, r5
   200e4:	lsl	r5, fp, #23
   200e8:	movw	lr, #64463	; 0xfbcf
   200ec:	movt	lr, #46528	; 0xb5c0
   200f0:	ldr	fp, [sp, #16]
   200f4:	adc	ip, ip, lr
   200f8:	adds	r1, r8, r1
   200fc:	orr	r5, r5, r0, lsr #9
   20100:	ldr	lr, [sp, #8]
   20104:	adc	ip, r4, ip
   20108:	eor	r5, r5, r2
   2010c:	ldr	r8, [sp, #8]
   20110:	ldr	r4, [sp, #32]
   20114:	orr	sl, lr, sl
   20118:	and	sl, sl, fp
   2011c:	ldr	lr, [sp, #28]
   20120:	and	fp, r8, r4
   20124:	ldr	r8, [sp, #36]	; 0x24
   20128:	lsr	r4, r4, #28
   2012c:	orr	r8, lr, r8
   20130:	orr	lr, sl, fp
   20134:	ldr	fp, [sp, #32]
   20138:	and	r8, r8, r9
   2013c:	str	lr, [sp, #12]
   20140:	ldr	lr, [sp, #28]
   20144:	ldr	r9, [sp, #36]	; 0x24
   20148:	lsl	sl, fp, #30
   2014c:	and	r9, r9, lr
   20150:	ldr	lr, [sp, #52]	; 0x34
   20154:	orr	r8, r8, r9
   20158:	rev	lr, lr
   2015c:	str	lr, [sp, #148]	; 0x94
   20160:	str	r8, [sp, #88]	; 0x58
   20164:	ldr	lr, [sp, #72]	; 0x48
   20168:	str	r0, [sp, #80]	; 0x50
   2016c:	ldr	r8, [sp, #76]	; 0x4c
   20170:	ldr	r0, [sp, #56]	; 0x38
   20174:	rev	r8, r8
   20178:	str	r8, [sp, #160]	; 0xa0
   2017c:	ldr	r8, [sp, #60]	; 0x3c
   20180:	orr	r6, r6, r8, lsr #9
   20184:	rev	r8, lr
   20188:	ldr	lr, [sp, #36]	; 0x24
   2018c:	str	r8, [sp, #164]	; 0xa4
   20190:	eor	r6, r6, r3
   20194:	ldr	r8, [sp, #4]
   20198:	adds	r6, r1, r6
   2019c:	adc	r5, ip, r5
   201a0:	mov	r3, lr
   201a4:	mov	r1, lr
   201a8:	orr	sl, sl, lr, lsr #2
   201ac:	lsr	r7, lr, #28
   201b0:	orr	r4, r4, lr, lsl #4
   201b4:	ldr	lr, [sp, #64]	; 0x40
   201b8:	ldr	r9, [r8, #-84]	; 0xffffffac
   201bc:	lsl	r8, fp, #25
   201c0:	eor	r4, r4, sl
   201c4:	lsl	fp, r3, #30
   201c8:	orr	r2, r8, r3, lsr #7
   201cc:	ldr	r3, [sp, #4]
   201d0:	ldr	sl, [sp, #32]
   201d4:	eor	r4, r4, r2
   201d8:	rev	r9, r9
   201dc:	str	r9, [sp, #132]	; 0x84
   201e0:	ldr	r9, [sp, #40]	; 0x28
   201e4:	orr	fp, fp, sl, lsr #2
   201e8:	ldr	r3, [r3, #-88]	; 0xffffffa8
   201ec:	orr	r7, r7, sl, lsl #4
   201f0:	eor	r7, r7, fp
   201f4:	adds	ip, r6, r9
   201f8:	ldr	r9, [sp, #48]	; 0x30
   201fc:	and	r8, lr, ip
   20200:	ldr	lr, [sp, #84]	; 0x54
   20204:	str	ip, [sp, #48]	; 0x30
   20208:	str	r3, [sp, #52]	; 0x34
   2020c:	lsl	r3, r1, #25
   20210:	adc	r9, r5, r9
   20214:	ldr	fp, [sp, #48]	; 0x30
   20218:	orr	r3, r3, sl, lsr #7
   2021c:	and	ip, lr, r9
   20220:	ldr	lr, [sp, #12]
   20224:	str	r9, [sp, #40]	; 0x28
   20228:	ldr	r2, [sp, #40]	; 0x28
   2022c:	ldr	r9, [sp, #68]	; 0x44
   20230:	adds	r1, r4, lr
   20234:	eor	r4, ip, r0
   20238:	ldr	r0, [sp, #80]	; 0x50
   2023c:	eor	r8, r8, r9
   20240:	lsr	r9, fp, #14
   20244:	mov	ip, r0
   20248:	eor	ip, ip, fp
   2024c:	str	ip, [sp, #72]	; 0x48
   20250:	eor	ip, r7, r3
   20254:	lsr	r3, fp, #18
   20258:	ldr	r7, [sp, #60]	; 0x3c
   2025c:	eor	lr, r7, r2
   20260:	ldr	r7, [sp, #88]	; 0x58
   20264:	str	lr, [sp, #76]	; 0x4c
   20268:	mov	lr, r2
   2026c:	lsr	r2, r2, #14
   20270:	adc	ip, ip, r7
   20274:	adds	r6, r1, r6
   20278:	lsr	r7, lr, #18
   2027c:	adc	ip, ip, r5
   20280:	str	r6, [sp, #12]
   20284:	lsl	r6, fp, #23
   20288:	mov	fp, sl
   2028c:	str	ip, [sp, #64]	; 0x40
   20290:	ldr	r5, [sp, #24]
   20294:	ldr	r1, [sp, #128]	; 0x80
   20298:	ldr	ip, [sp, #148]	; 0x94
   2029c:	adds	r1, r1, r5
   202a0:	ldr	r5, [sp, #44]	; 0x2c
   202a4:	adc	ip, ip, r5
   202a8:	movw	r5, #56252	; 0xdbbc
   202ac:	movt	r5, #33161	; 0x8189
   202b0:	adds	r1, r1, r5
   202b4:	lsl	r5, lr, #23
   202b8:	movw	lr, #56229	; 0xdba5
   202bc:	movt	lr, #59829	; 0xe9b5
   202c0:	adc	ip, ip, lr
   202c4:	ldr	lr, [sp, #12]
   202c8:	adds	r1, r8, r1
   202cc:	adc	ip, r4, ip
   202d0:	ldr	r4, [sp, #8]
   202d4:	ldr	r8, [sp, #40]	; 0x28
   202d8:	orr	sl, sl, lr
   202dc:	ldr	lr, [sp, #40]	; 0x28
   202e0:	and	sl, sl, r4
   202e4:	orr	r3, r3, r8, lsl #14
   202e8:	orr	r9, r9, lr, lsl #18
   202ec:	ldr	lr, [sp, #12]
   202f0:	eor	r3, r3, r9
   202f4:	ldr	r9, [sp, #36]	; 0x24
   202f8:	lsr	r8, lr, #28
   202fc:	and	fp, fp, lr
   20300:	ldr	lr, [sp, #64]	; 0x40
   20304:	orr	r4, sl, fp
   20308:	ldr	fp, [sp, #12]
   2030c:	str	r8, [sp, #44]	; 0x2c
   20310:	ldr	r8, [sp, #36]	; 0x24
   20314:	str	r4, [sp, #84]	; 0x54
   20318:	ldr	r4, [sp, #28]
   2031c:	lsl	sl, fp, #30
   20320:	orr	r8, r8, lr
   20324:	ldr	lr, [sp, #64]	; 0x40
   20328:	and	r8, r8, r4
   2032c:	ldr	r4, [sp, #52]	; 0x34
   20330:	and	r9, r9, lr
   20334:	ldr	lr, [sp, #48]	; 0x30
   20338:	rev	r4, r4
   2033c:	str	r4, [sp, #140]	; 0x8c
   20340:	orr	r4, r8, r9
   20344:	ldr	r8, [sp, #40]	; 0x28
   20348:	orr	r7, r7, lr, lsl #14
   2034c:	str	r4, [sp, #88]	; 0x58
   20350:	orr	r2, r2, lr, lsl #18
   20354:	ldr	r4, [sp, #4]
   20358:	eor	r2, r2, r7
   2035c:	ldr	lr, [sp, #64]	; 0x40
   20360:	orr	r6, r6, r8, lsr #9
   20364:	lsl	r8, fp, #25
   20368:	eor	r3, r3, r6
   2036c:	ldr	r9, [r4, #-76]	; 0xffffffb4
   20370:	adds	r1, r1, r3
   20374:	ldr	r3, [r4, #-80]	; 0xffffffb0
   20378:	orr	sl, sl, lr, lsr #2
   2037c:	lsr	r7, lr, #28
   20380:	ldr	r6, [sp, #48]	; 0x30
   20384:	lsl	fp, lr, #30
   20388:	orr	r8, r8, lr, lsr #7
   2038c:	str	r3, [sp, #24]
   20390:	rev	r3, r9
   20394:	lsl	r9, lr, #25
   20398:	str	r3, [sp, #168]	; 0xa8
   2039c:	orr	r5, r5, r6, lsr #9
   203a0:	ldr	r3, [sp, #44]	; 0x2c
   203a4:	eor	r2, r2, r5
   203a8:	orr	r4, r3, lr, lsl #4
   203ac:	adc	r3, ip, r2
   203b0:	ldr	r2, [sp, #16]
   203b4:	eor	sl, sl, r4
   203b8:	eor	sl, sl, r8
   203bc:	adds	r5, r1, r2
   203c0:	ldr	r2, [sp, #20]
   203c4:	adc	r4, r3, r2
   203c8:	ldr	r2, [sp, #12]
   203cc:	str	r5, [sp, #44]	; 0x2c
   203d0:	ldr	ip, [sp, #72]	; 0x48
   203d4:	str	r4, [sp, #52]	; 0x34
   203d8:	orr	fp, fp, r2, lsr #2
   203dc:	orr	r7, r7, r2, lsl #4
   203e0:	and	ip, ip, r5
   203e4:	ldr	r5, [sp, #76]	; 0x4c
   203e8:	orr	r9, r9, r2, lsr #7
   203ec:	eor	r6, ip, r0
   203f0:	eor	r7, r7, fp
   203f4:	eor	r9, r9, r7
   203f8:	ldr	r7, [sp, #40]	; 0x28
   203fc:	ldr	ip, [sp, #60]	; 0x3c
   20400:	and	r4, r5, r4
   20404:	ldr	fp, [sp, #44]	; 0x2c
   20408:	ldr	r0, [sp, #84]	; 0x54
   2040c:	eor	r4, r4, ip
   20410:	ldr	r5, [sp, #48]	; 0x30
   20414:	lsr	r2, fp, #14
   20418:	ldr	ip, [sp, #52]	; 0x34
   2041c:	lsl	r8, fp, #23
   20420:	adds	sl, sl, r0
   20424:	ldr	r0, [sp, #56]	; 0x38
   20428:	eor	r5, r5, fp
   2042c:	eor	r7, r7, ip
   20430:	str	r5, [sp, #72]	; 0x48
   20434:	lsr	r5, fp, #18
   20438:	mov	fp, ip
   2043c:	str	r7, [sp, #84]	; 0x54
   20440:	ldr	r7, [sp, #88]	; 0x58
   20444:	adc	r9, r9, r7
   20448:	adds	r1, sl, r1
   2044c:	lsr	r7, ip, #14
   20450:	mov	sl, r1
   20454:	adc	r1, r9, r3
   20458:	ldr	r3, [sp, #160]	; 0xa0
   2045c:	movw	r9, #49755	; 0xc25b
   20460:	movt	r9, #14678	; 0x3956
   20464:	str	r1, [sp, #16]
   20468:	movw	r1, #46392	; 0xb538
   2046c:	movt	r1, #62280	; 0xf348
   20470:	adds	ip, r3, r1
   20474:	ldr	r3, [sp, #164]	; 0xa4
   20478:	lsr	r1, fp, #18
   2047c:	adc	r3, r3, r9
   20480:	ldr	r9, [sp, #68]	; 0x44
   20484:	adds	ip, ip, r9
   20488:	orr	r9, r2, fp, lsl #18
   2048c:	ldr	r2, [sp, #12]
   20490:	mov	fp, sl
   20494:	adc	r3, r3, r0
   20498:	ldr	r0, [sp, #52]	; 0x34
   2049c:	adds	ip, r6, ip
   204a0:	str	fp, [sp, #68]	; 0x44
   204a4:	adc	r4, r4, r3
   204a8:	orr	sl, r2, sl
   204ac:	and	fp, r2, fp
   204b0:	ldr	r2, [sp, #32]
   204b4:	orr	r5, r5, r0, lsl #14
   204b8:	lsl	r6, r0, #23
   204bc:	orr	r8, r8, r0, lsr #9
   204c0:	ldr	r0, [sp, #24]
   204c4:	and	sl, sl, r2
   204c8:	eor	r2, r9, r5
   204cc:	orr	fp, sl, fp
   204d0:	ldr	r5, [sp, #16]
   204d4:	eor	r8, r8, r2
   204d8:	str	r6, [sp, #20]
   204dc:	adds	r8, ip, r8
   204e0:	str	fp, [sp, #88]	; 0x58
   204e4:	ldr	sl, [sp, #16]
   204e8:	rev	r0, r0
   204ec:	ldr	fp, [sp, #36]	; 0x24
   204f0:	orr	r9, lr, r5
   204f4:	str	r0, [sp, #172]	; 0xac
   204f8:	ldr	r0, [sp, #44]	; 0x2c
   204fc:	and	sl, lr, sl
   20500:	ldr	r6, [sp, #68]	; 0x44
   20504:	and	r9, r9, fp
   20508:	orr	r9, r9, sl
   2050c:	orr	r1, r1, r0, lsl #14
   20510:	str	r9, [sp, #100]	; 0x64
   20514:	orr	r7, r7, r0, lsl #18
   20518:	ldr	sl, [sp, #4]
   2051c:	mov	lr, r6
   20520:	lsr	r3, r6, #28
   20524:	lsl	r5, r6, #30
   20528:	eor	r7, r7, r1
   2052c:	lsl	r9, r6, #25
   20530:	mov	r6, sl
   20534:	ldr	ip, [sl, #-72]	; 0xffffffb8
   20538:	mov	r1, r6
   2053c:	ldr	r6, [r6, #-60]	; 0xffffffc4
   20540:	ldr	fp, [sl, #-68]	; 0xffffffbc
   20544:	ldr	r1, [r1, #-64]	; 0xffffffc0
   20548:	str	r6, [sp, #24]
   2054c:	ldr	sl, [sp, #16]
   20550:	ldr	r6, [sp, #20]
   20554:	str	r1, [sp, #20]
   20558:	ldr	r1, [sp, #28]
   2055c:	lsr	r2, sl, #28
   20560:	lsl	sl, sl, #30
   20564:	orr	r6, r6, r0, lsr #9
   20568:	rev	r0, fp
   2056c:	ldr	fp, [sp, #16]
   20570:	orr	sl, sl, lr, lsr #2
   20574:	str	r0, [sp, #76]	; 0x4c
   20578:	eor	r7, r7, r6
   2057c:	rev	r6, ip
   20580:	ldr	r0, [sp, #8]
   20584:	adc	r4, r4, r7
   20588:	str	r6, [sp, #176]	; 0xb0
   2058c:	orr	r5, r5, fp, lsr #2
   20590:	mov	r6, fp
   20594:	orr	r3, r3, fp, lsl #4
   20598:	orr	r9, r9, r6, lsr #7
   2059c:	adds	r7, r0, r8
   205a0:	eor	r3, r3, r5
   205a4:	lsl	fp, fp, #25
   205a8:	adc	ip, r1, r4
   205ac:	orr	r1, r2, lr, lsl #4
   205b0:	ldr	r2, [sp, #84]	; 0x54
   205b4:	mov	r6, r7
   205b8:	mov	r5, ip
   205bc:	orr	fp, fp, lr, lsr #7
   205c0:	eor	r3, r3, r9
   205c4:	ldr	r7, [sp, #40]	; 0x28
   205c8:	eor	sl, sl, r1
   205cc:	str	r5, [sp, #56]	; 0x38
   205d0:	eor	fp, fp, sl
   205d4:	ldr	sl, [sp, #52]	; 0x34
   205d8:	and	lr, r2, r5
   205dc:	ldr	ip, [sp, #72]	; 0x48
   205e0:	eor	lr, lr, r7
   205e4:	mov	r7, r6
   205e8:	str	r6, [sp, #72]	; 0x48
   205ec:	ldr	r9, [sp, #88]	; 0x58
   205f0:	ldr	r5, [sp, #44]	; 0x2c
   205f4:	and	ip, ip, r6
   205f8:	ldr	r2, [sp, #48]	; 0x30
   205fc:	adds	r3, r3, r9
   20600:	lsr	r9, r6, #14
   20604:	ldr	r6, [sp, #56]	; 0x38
   20608:	eor	r1, r5, r7
   2060c:	eor	ip, ip, r2
   20610:	str	r1, [sp, #92]	; 0x5c
   20614:	lsr	r1, r7, #18
   20618:	lsl	r7, r7, #23
   2061c:	eor	r5, sl, r6
   20620:	ldr	sl, [sp, #80]	; 0x50
   20624:	str	r5, [sp, #96]	; 0x60
   20628:	ldr	r5, [sp, #100]	; 0x64
   2062c:	adc	r0, fp, r5
   20630:	adds	r3, r3, r8
   20634:	adc	r5, r0, r4
   20638:	ldr	r4, [sp, #132]	; 0x84
   2063c:	mov	r8, r6
   20640:	str	r3, [sp, #8]
   20644:	movw	r3, #53273	; 0xd019
   20648:	movt	r3, #46597	; 0xb605
   2064c:	mov	fp, r5
   20650:	lsr	r0, r8, #18
   20654:	lsr	r6, r6, #14
   20658:	adds	r5, r4, r3
   2065c:	mov	r4, r8
   20660:	ldr	r8, [sp, #140]	; 0x8c
   20664:	movw	r3, #4593	; 0x11f1
   20668:	movt	r3, #23025	; 0x59f1
   2066c:	adc	r3, r8, r3
   20670:	adds	r5, r5, sl
   20674:	mov	sl, r4
   20678:	orr	r4, r9, r4, lsl #18
   2067c:	ldr	r9, [sp, #60]	; 0x3c
   20680:	orr	r1, r1, sl, lsl #14
   20684:	ldr	r8, [sp, #68]	; 0x44
   20688:	eor	r1, r1, r4
   2068c:	str	fp, [sp, #48]	; 0x30
   20690:	ldr	r4, [sp, #16]
   20694:	adc	r3, r3, r9
   20698:	adds	ip, ip, r5
   2069c:	ldr	r9, [sp, #8]
   206a0:	adc	lr, lr, r3
   206a4:	ldr	r5, [sp, #8]
   206a8:	ldr	r3, [sp, #12]
   206ac:	orr	r9, r8, r9
   206b0:	and	sl, r8, r5
   206b4:	ldr	r8, [sp, #8]
   206b8:	and	r9, r9, r3
   206bc:	ldr	r5, [sp, #56]	; 0x38
   206c0:	lsr	r3, r8, #28
   206c4:	orr	r8, r4, fp
   206c8:	ldr	fp, [sp, #8]
   206cc:	lsl	r5, r5, #23
   206d0:	lsl	fp, fp, #30
   206d4:	str	fp, [sp, #60]	; 0x3c
   206d8:	orr	fp, r9, sl
   206dc:	mov	r9, r4
   206e0:	ldr	sl, [sp, #48]	; 0x30
   206e4:	ldr	r4, [sp, #56]	; 0x38
   206e8:	and	r9, r9, sl
   206ec:	ldr	sl, [sp, #64]	; 0x40
   206f0:	orr	r7, r7, r4, lsr #9
   206f4:	ldr	r4, [sp, #24]
   206f8:	eor	r7, r7, r1
   206fc:	and	r8, r8, sl
   20700:	ldr	sl, [sp, #72]	; 0x48
   20704:	orr	r9, r8, r9
   20708:	rev	r4, r4
   2070c:	ldr	r8, [sp, #8]
   20710:	str	r9, [sp, #24]
   20714:	ldr	r9, [sp, #20]
   20718:	str	r4, [sp, #156]	; 0x9c
   2071c:	orr	r6, r6, sl, lsl #18
   20720:	ldr	r4, [sp, #4]
   20724:	orr	r0, r0, sl, lsl #14
   20728:	lsl	r8, r8, #25
   2072c:	eor	r0, r0, r6
   20730:	rev	r9, r9
   20734:	str	r9, [sp, #184]	; 0xb8
   20738:	adds	r9, ip, r7
   2073c:	mov	ip, r4
   20740:	ldr	r6, [r4, #-56]	; 0xffffffc8
   20744:	ldr	sl, [r4, #-52]	; 0xffffffcc
   20748:	ldr	r7, [sp, #48]	; 0x30
   2074c:	str	r6, [sp, #28]
   20750:	ldr	r4, [sp, #72]	; 0x48
   20754:	mov	r6, r7
   20758:	lsr	r1, r7, #28
   2075c:	orr	r3, r3, r6, lsl #4
   20760:	orr	r5, r5, r4, lsr #9
   20764:	ldr	r4, [ip, #-44]	; 0xffffffd4
   20768:	lsl	r7, r7, #30
   2076c:	eor	r0, r0, r5
   20770:	ldr	r5, [ip, #-48]	; 0xffffffd0
   20774:	adc	r0, lr, r0
   20778:	str	r4, [sp, #88]	; 0x58
   2077c:	rev	r4, sl
   20780:	lsl	sl, r6, #25
   20784:	str	r4, [sp, #80]	; 0x50
   20788:	str	r5, [sp, #84]	; 0x54
   2078c:	ldr	r4, [sp, #60]	; 0x3c
   20790:	ldr	lr, [sp, #32]
   20794:	ldr	ip, [sp, #92]	; 0x5c
   20798:	orr	r4, r4, r6, lsr #2
   2079c:	orr	r6, r8, r6, lsr #7
   207a0:	ldr	r8, [sp, #8]
   207a4:	adds	r5, lr, r9
   207a8:	eor	r3, r3, r4
   207ac:	ldr	lr, [sp, #36]	; 0x24
   207b0:	eor	r3, r3, r6
   207b4:	and	ip, ip, r5
   207b8:	str	r5, [sp, #36]	; 0x24
   207bc:	ldr	r5, [sp, #96]	; 0x60
   207c0:	orr	r7, r7, r8, lsr #2
   207c4:	orr	r1, r1, r8, lsl #4
   207c8:	adc	r4, lr, r0
   207cc:	orr	sl, sl, r8, lsr #7
   207d0:	adds	r3, r3, fp
   207d4:	ldr	fp, [sp, #72]	; 0x48
   207d8:	eor	r1, r1, r7
   207dc:	and	lr, r5, r4
   207e0:	str	r4, [sp, #60]	; 0x3c
   207e4:	eor	sl, sl, r1
   207e8:	ldr	r5, [sp, #44]	; 0x2c
   207ec:	ldr	r4, [sp, #52]	; 0x34
   207f0:	ldr	r7, [sp, #56]	; 0x38
   207f4:	eor	r5, ip, r5
   207f8:	eor	r8, lr, r4
   207fc:	ldr	lr, [sp, #36]	; 0x24
   20800:	eor	ip, fp, lr
   20804:	ldr	fp, [sp, #60]	; 0x3c
   20808:	lsr	r4, lr, #14
   2080c:	lsr	r1, lr, #18
   20810:	str	ip, [sp, #100]	; 0x64
   20814:	eor	r7, r7, fp
   20818:	orr	r4, r4, fp, lsl #18
   2081c:	lsr	r6, fp, #14
   20820:	str	r7, [sp, #104]	; 0x68
   20824:	ldr	r7, [sp, #24]
   20828:	adc	ip, sl, r7
   2082c:	adds	r9, r3, r9
   20830:	lsl	r7, lr, #23
   20834:	adc	r0, ip, r0
   20838:	ldr	lr, [sp, #172]	; 0xac
   2083c:	movw	r3, #20379	; 0x4f9b
   20840:	movt	r3, #44825	; 0xaf19
   20844:	mov	sl, fp
   20848:	str	r0, [sp, #20]
   2084c:	mov	fp, r9
   20850:	orr	r1, r1, sl, lsl #14
   20854:	ldr	r0, [sp, #168]	; 0xa8
   20858:	str	r9, [sp, #24]
   2085c:	eor	r1, r1, r4
   20860:	ldr	r4, [sp, #20]
   20864:	adds	ip, r0, r3
   20868:	movw	r3, #33444	; 0x82a4
   2086c:	movt	r3, #37439	; 0x923f
   20870:	lsr	r0, sl, #18
   20874:	adc	lr, lr, r3
   20878:	ldr	r3, [sp, #40]	; 0x28
   2087c:	adds	ip, ip, r2
   20880:	mov	r2, sl
   20884:	orr	r7, r7, r2, lsr #9
   20888:	eor	r7, r7, r1
   2088c:	adc	r3, lr, r3
   20890:	ldr	lr, [sp, #8]
   20894:	adds	ip, r5, ip
   20898:	lsl	r5, r2, #23
   2089c:	ldr	r2, [sp, #28]
   208a0:	and	sl, lr, fp
   208a4:	orr	r9, lr, r9
   208a8:	adc	lr, r8, r3
   208ac:	ldr	r8, [sp, #68]	; 0x44
   208b0:	lsr	r3, fp, #28
   208b4:	rev	r2, r2
   208b8:	adds	ip, ip, r7
   208bc:	ldr	fp, [sp, #48]	; 0x30
   208c0:	str	r2, [sp, #92]	; 0x5c
   208c4:	ldr	r2, [sp, #36]	; 0x24
   208c8:	and	r9, r9, r8
   208cc:	orr	sl, r9, sl
   208d0:	ldr	r9, [sp, #20]
   208d4:	orr	r8, fp, r4
   208d8:	ldr	r4, [sp, #24]
   208dc:	orr	r0, r0, r2, lsl #14
   208e0:	orr	r6, r6, r2, lsl #18
   208e4:	and	r9, fp, r9
   208e8:	ldr	fp, [sp, #16]
   208ec:	orr	r5, r5, r2, lsr #9
   208f0:	eor	r6, r6, r0
   208f4:	eor	r6, r6, r5
   208f8:	lsl	r4, r4, #30
   208fc:	and	r8, r8, fp
   20900:	orr	fp, r8, r9
   20904:	ldr	r9, [sp, #88]	; 0x58
   20908:	rev	r9, r9
   2090c:	str	r9, [sp, #192]	; 0xc0
   20910:	ldr	r1, [sp, #84]	; 0x54
   20914:	rev	r9, r1
   20918:	ldr	r1, [sp, #4]
   2091c:	str	r9, [sp, #196]	; 0xc4
   20920:	ldr	r9, [sp, #24]
   20924:	ldr	r1, [r1, #-36]	; 0xffffffdc
   20928:	lsl	r8, r9, #25
   2092c:	ldr	r9, [sp, #20]
   20930:	rev	r5, r1
   20934:	adc	r1, lr, r6
   20938:	ldr	lr, [sp, #12]
   2093c:	str	r5, [sp, #96]	; 0x60
   20940:	mov	r0, r9
   20944:	lsr	r7, r9, #28
   20948:	orr	r3, r3, r0, lsl #4
   2094c:	ldr	r0, [sp, #4]
   20950:	adds	r6, lr, ip
   20954:	lsl	r9, r9, #30
   20958:	ldr	lr, [sp, #64]	; 0x40
   2095c:	str	r6, [sp, #32]
   20960:	ldr	r6, [sp, #24]
   20964:	ldr	r0, [r0, #-40]	; 0xffffffd8
   20968:	orr	r7, r7, r6, lsl #4
   2096c:	orr	r9, r9, r6, lsr #2
   20970:	str	r0, [sp, #40]	; 0x28
   20974:	ldr	r0, [sp, #20]
   20978:	eor	r9, r9, r7
   2097c:	mov	r7, r2
   20980:	orr	r4, r4, r0, lsr #2
   20984:	lsl	r5, r0, #25
   20988:	eor	r3, r3, r4
   2098c:	orr	r8, r8, r0, lsr #7
   20990:	adc	r4, lr, r1
   20994:	ldr	lr, [sp, #32]
   20998:	eor	r8, r8, r3
   2099c:	str	r4, [sp, #64]	; 0x40
   209a0:	ldr	r2, [sp, #64]	; 0x40
   209a4:	adds	sl, r8, sl
   209a8:	ldr	r0, [sp, #100]	; 0x64
   209ac:	ldr	r3, [sp, #72]	; 0x48
   209b0:	mov	r8, r2
   209b4:	and	lr, r0, lr
   209b8:	ldr	r0, [sp, #104]	; 0x68
   209bc:	and	r4, r0, r4
   209c0:	mov	r0, r6
   209c4:	eor	r6, lr, r3
   209c8:	ldr	lr, [sp, #56]	; 0x38
   209cc:	orr	r5, r5, r0, lsr #7
   209d0:	lsr	r0, r2, #14
   209d4:	eor	r9, r9, r5
   209d8:	adc	r9, r9, fp
   209dc:	adds	ip, sl, ip
   209e0:	mov	sl, r2
   209e4:	ldr	r2, [sp, #44]	; 0x2c
   209e8:	eor	r4, r4, lr
   209ec:	str	ip, [sp, #12]
   209f0:	movw	ip, #24277	; 0x5ed5
   209f4:	movt	ip, #43804	; 0xab1c
   209f8:	ldr	lr, [sp, #32]
   209fc:	eor	r7, r7, lr
   20a00:	lsr	r3, lr, #14
   20a04:	lsr	r5, lr, #18
   20a08:	str	r7, [sp, #84]	; 0x54
   20a0c:	mov	r7, lr
   20a10:	ldr	lr, [sp, #60]	; 0x3c
   20a14:	orr	r5, r5, sl, lsl #14
   20a18:	eor	r8, lr, r8
   20a1c:	str	r8, [sp, #88]	; 0x58
   20a20:	lsl	r8, r7, #23
   20a24:	adc	r7, r9, r1
   20a28:	ldr	r9, [sp, #76]	; 0x4c
   20a2c:	movw	r1, #33048	; 0x8118
   20a30:	movt	r1, #55917	; 0xda6d
   20a34:	str	r7, [sp, #28]
   20a38:	lsr	r7, sl, #18
   20a3c:	adds	lr, r9, r1
   20a40:	ldr	r1, [sp, #176]	; 0xb0
   20a44:	orr	r9, r3, sl, lsl #18
   20a48:	adc	r1, r1, ip
   20a4c:	adds	lr, lr, r2
   20a50:	ldr	r2, [sp, #52]	; 0x34
   20a54:	ldr	r3, [sp, #24]
   20a58:	ldr	ip, [sp, #12]
   20a5c:	adc	r1, r1, r2
   20a60:	adds	lr, r6, lr
   20a64:	lsl	r6, sl, #23
   20a68:	mov	r2, sl
   20a6c:	adc	r4, r4, r1
   20a70:	orr	r8, r8, r2, lsr #9
   20a74:	ldr	r2, [sp, #40]	; 0x28
   20a78:	orr	sl, r3, ip
   20a7c:	and	fp, r3, ip
   20a80:	ldr	r3, [sp, #8]
   20a84:	lsr	r1, ip, #28
   20a88:	ldr	ip, [sp, #28]
   20a8c:	and	sl, sl, r3
   20a90:	eor	r3, r9, r5
   20a94:	ldr	r5, [sp, #20]
   20a98:	orr	fp, sl, fp
   20a9c:	eor	r8, r8, r3
   20aa0:	ldr	r3, [sp, #12]
   20aa4:	adds	r8, lr, r8
   20aa8:	ldr	sl, [sp, #48]	; 0x30
   20aac:	orr	r9, r5, ip
   20ab0:	ldr	r5, [sp, #12]
   20ab4:	and	r9, r9, sl
   20ab8:	rev	sl, r2
   20abc:	mov	r2, ip
   20ac0:	ldr	ip, [sp, #32]
   20ac4:	str	sl, [sp, #200]	; 0xc8
   20ac8:	lsl	r5, r5, #30
   20acc:	ldr	sl, [sp, #20]
   20ad0:	orr	r7, r7, ip, lsl #14
   20ad4:	orr	r0, r0, ip, lsl #18
   20ad8:	and	sl, sl, r2
   20adc:	orr	lr, r6, ip, lsr #9
   20ae0:	orr	r9, r9, sl
   20ae4:	eor	r0, r0, r7
   20ae8:	ldr	r7, [sp, #28]
   20aec:	eor	r0, r0, lr
   20af0:	str	r9, [sp, #104]	; 0x68
   20af4:	lsl	r9, r3, #25
   20af8:	adc	r4, r4, r0
   20afc:	ldr	r3, [sp, #4]
   20b00:	mov	lr, r7
   20b04:	orr	r5, r5, r7, lsr #2
   20b08:	orr	r9, r9, r7, lsr #7
   20b0c:	lsr	r6, r7, #28
   20b10:	ldr	r2, [r3, #-28]	; 0xffffffe4
   20b14:	orr	r3, r1, r7, lsl #4
   20b18:	lsl	sl, r7, #30
   20b1c:	ldr	r1, [sp, #68]	; 0x44
   20b20:	eor	r3, r3, r5
   20b24:	eor	r3, r3, r9
   20b28:	ldr	r7, [sp, #84]	; 0x54
   20b2c:	str	r2, [sp, #32]
   20b30:	ldr	r2, [sp, #36]	; 0x24
   20b34:	adds	r0, r1, r8
   20b38:	ldr	r1, [sp, #16]
   20b3c:	str	r0, [sp, #44]	; 0x2c
   20b40:	and	r0, r7, r0
   20b44:	lsl	r7, lr, #25
   20b48:	ldr	r5, [sp, #88]	; 0x58
   20b4c:	eor	r0, r0, r2
   20b50:	adc	r1, r1, r4
   20b54:	adds	r3, r3, fp
   20b58:	ldr	fp, [sp, #44]	; 0x2c
   20b5c:	str	r1, [sp, #68]	; 0x44
   20b60:	ldr	r1, [sp, #32]
   20b64:	str	ip, [sp, #32]
   20b68:	ldr	r2, [sp, #68]	; 0x44
   20b6c:	rev	r1, r1
   20b70:	and	lr, r5, r2
   20b74:	str	r1, [sp, #100]	; 0x64
   20b78:	mov	r9, r2
   20b7c:	ldr	r5, [sp, #12]
   20b80:	ldr	r1, [sp, #60]	; 0x3c
   20b84:	orr	r6, r6, r5, lsl #4
   20b88:	orr	sl, sl, r5, lsr #2
   20b8c:	eor	lr, lr, r1
   20b90:	mov	r1, r5
   20b94:	eor	r5, ip, fp
   20b98:	orr	r7, r7, r1, lsr #7
   20b9c:	eor	r1, r6, sl
   20ba0:	lsr	sl, fp, #14
   20ba4:	str	r5, [sp, #40]	; 0x28
   20ba8:	eor	r1, r1, r7
   20bac:	movw	r7, #578	; 0x242
   20bb0:	movt	r7, #41731	; 0xa303
   20bb4:	ldr	r5, [sp, #64]	; 0x40
   20bb8:	lsr	r6, fp, #18
   20bbc:	orr	sl, sl, r9, lsl #18
   20bc0:	ldr	ip, [sp, #72]	; 0x48
   20bc4:	orr	r6, r6, r9, lsl #14
   20bc8:	eor	sl, sl, r6
   20bcc:	eor	r2, r5, r2
   20bd0:	ldr	r5, [sp, #104]	; 0x68
   20bd4:	str	r2, [sp, #52]	; 0x34
   20bd8:	ldr	r2, [sp, #12]
   20bdc:	adc	r1, r1, r5
   20be0:	adds	r3, r3, r8
   20be4:	ldr	r8, [sp, #156]	; 0x9c
   20be8:	adc	r1, r1, r4
   20bec:	mov	r4, r9
   20bf0:	lsl	r5, fp, #23
   20bf4:	movw	r9, #43672	; 0xaa98
   20bf8:	movt	r9, #55303	; 0xd807
   20bfc:	orr	r6, r2, r3
   20c00:	adds	r7, r8, r7
   20c04:	ldr	r8, [sp, #184]	; 0xb8
   20c08:	adc	r8, r8, r9
   20c0c:	adds	r7, r7, ip
   20c10:	ldr	ip, [sp, #56]	; 0x38
   20c14:	mov	r9, r4
   20c18:	lsr	r4, r4, #14
   20c1c:	adc	r8, r8, ip
   20c20:	adds	r0, r0, r7
   20c24:	lsr	r7, r9, #18
   20c28:	adc	lr, lr, r8
   20c2c:	ldr	r8, [sp, #24]
   20c30:	mov	ip, r9
   20c34:	orr	r5, r5, ip, lsr #9
   20c38:	mov	ip, fp
   20c3c:	orr	r7, r7, ip, lsl #14
   20c40:	orr	fp, r4, fp, lsl #18
   20c44:	and	r4, r2, r3
   20c48:	ldr	r2, [sp, #28]
   20c4c:	lsl	r9, r9, #23
   20c50:	eor	sl, sl, r5
   20c54:	and	r6, r6, r8
   20c58:	adds	r0, r0, sl
   20c5c:	lsl	r5, r3, #30
   20c60:	orr	r6, r6, r4
   20c64:	eor	r4, fp, r7
   20c68:	ldr	fp, [sp, #20]
   20c6c:	orr	r9, r9, ip, lsr #9
   20c70:	orr	r7, r2, r1
   20c74:	lsr	r8, r3, #28
   20c78:	lsl	sl, r3, #25
   20c7c:	orr	r5, r5, r1, lsr #2
   20c80:	and	r7, r7, fp
   20c84:	eor	fp, r4, r9
   20c88:	orr	r8, r8, r1, lsl #4
   20c8c:	adc	lr, lr, fp
   20c90:	ldr	fp, [sp, #8]
   20c94:	and	r9, r2, r1
   20c98:	eor	r8, r8, r5
   20c9c:	lsr	r4, r1, #28
   20ca0:	orr	r7, r7, r9
   20ca4:	ldr	r2, [sp, #48]	; 0x30
   20ca8:	str	r1, [sp, #48]	; 0x30
   20cac:	orr	r4, r4, r3, lsl #4
   20cb0:	adds	fp, fp, r0
   20cb4:	mov	ip, fp
   20cb8:	lsl	fp, r1, #30
   20cbc:	adc	r5, r2, lr
   20cc0:	orr	r2, sl, r1, lsr #7
   20cc4:	ldr	r1, [sp, #40]	; 0x28
   20cc8:	str	ip, [sp, #8]
   20ccc:	orr	fp, fp, r3, lsr #2
   20cd0:	str	r5, [sp, #16]
   20cd4:	mov	r5, ip
   20cd8:	eor	r2, r2, r8
   20cdc:	ldr	r9, [sp, #16]
   20ce0:	adds	r2, r2, r6
   20ce4:	eor	r4, r4, fp
   20ce8:	and	r5, r1, r5
   20cec:	ldr	ip, [sp, #32]
   20cf0:	ldr	r1, [sp, #48]	; 0x30
   20cf4:	ldr	r6, [sp, #44]	; 0x2c
   20cf8:	eor	r5, r5, ip
   20cfc:	ldr	ip, [sp, #8]
   20d00:	lsl	sl, r1, #25
   20d04:	ldr	r1, [sp, #52]	; 0x34
   20d08:	orr	sl, sl, r3, lsr #7
   20d0c:	ldr	r8, [sp, #64]	; 0x40
   20d10:	eor	sl, sl, r4
   20d14:	lsr	fp, ip, #18
   20d18:	adc	r7, sl, r7
   20d1c:	adds	r4, r2, r0
   20d20:	ldr	sl, [sp, #16]
   20d24:	and	r9, r1, r9
   20d28:	eor	r1, r6, ip
   20d2c:	ldr	r6, [sp, #16]
   20d30:	eor	r9, r9, r8
   20d34:	ldr	r8, [sp, #68]	; 0x44
   20d38:	orr	r2, fp, sl, lsl #14
   20d3c:	mov	fp, sl
   20d40:	ldr	r0, [sp, #80]	; 0x50
   20d44:	eor	r6, r8, r6
   20d48:	lsr	r8, ip, #14
   20d4c:	str	r6, [sp, #52]	; 0x34
   20d50:	lsl	r6, ip, #23
   20d54:	adc	ip, r7, lr
   20d58:	ldr	lr, [sp, #92]	; 0x5c
   20d5c:	movw	r7, #28606	; 0x6fbe
   20d60:	movt	r7, #17776	; 0x4570
   20d64:	adds	r0, r0, r7
   20d68:	movw	r7, #23297	; 0x5b01
   20d6c:	movt	r7, #4739	; 0x1283
   20d70:	orr	r8, r8, sl, lsl #18
   20d74:	ldr	sl, [sp, #60]	; 0x3c
   20d78:	eor	r2, r2, r8
   20d7c:	orr	r8, r3, r4
   20d80:	adc	lr, lr, r7
   20d84:	ldr	r7, [sp, #36]	; 0x24
   20d88:	adds	r0, r0, r7
   20d8c:	lsr	r7, fp, #14
   20d90:	adc	lr, lr, sl
   20d94:	adds	r5, r5, r0
   20d98:	lsr	r0, fp, #18
   20d9c:	adc	r9, r9, lr
   20da0:	ldr	lr, [sp, #12]
   20da4:	mov	sl, r4
   20da8:	lsl	r4, fp, #23
   20dac:	mov	fp, sl
   20db0:	str	ip, [sp, #72]	; 0x48
   20db4:	and	r8, r8, lr
   20db8:	lsr	lr, sl, #28
   20dbc:	ldr	sl, [sp, #16]
   20dc0:	orr	r6, r6, sl, lsr #9
   20dc4:	ldr	sl, [sp, #8]
   20dc8:	eor	r6, r6, r2
   20dcc:	mov	r2, fp
   20dd0:	adds	r5, r5, r6
   20dd4:	orr	r6, lr, ip, lsl #4
   20dd8:	ldr	lr, [sp, #48]	; 0x30
   20ddc:	str	r2, [sp, #40]	; 0x28
   20de0:	orr	r7, r7, sl, lsl #18
   20de4:	orr	sl, r0, sl, lsl #14
   20de8:	and	r0, r3, fp
   20dec:	lsl	fp, fp, #30
   20df0:	orr	r8, r8, r0
   20df4:	eor	r7, r7, sl
   20df8:	ldr	sl, [sp, #8]
   20dfc:	lsl	r0, r2, #25
   20e00:	orr	fp, fp, ip, lsr #2
   20e04:	ldr	r2, [sp, #48]	; 0x30
   20e08:	orr	r0, r0, ip, lsr #7
   20e0c:	eor	fp, fp, r6
   20e10:	ldr	r6, [sp, #20]
   20e14:	eor	r0, r0, fp
   20e18:	orr	r4, r4, sl, lsr #9
   20e1c:	ldr	sl, [sp, #28]
   20e20:	eor	r7, r7, r4
   20e24:	orr	r2, r2, ip
   20e28:	ldr	r4, [sp, #24]
   20e2c:	adc	r9, r9, r7
   20e30:	ldr	fp, [sp, #68]	; 0x44
   20e34:	and	r2, r2, sl
   20e38:	and	sl, lr, ip
   20e3c:	lsr	lr, ip, #28
   20e40:	orr	sl, r2, sl
   20e44:	lsl	r2, ip, #25
   20e48:	adds	r7, r4, r5
   20e4c:	lsl	r4, ip, #30
   20e50:	adc	r6, r6, r9
   20e54:	adds	r0, r0, r8
   20e58:	ldr	r8, [sp, #8]
   20e5c:	str	r7, [sp, #24]
   20e60:	and	r7, r1, r7
   20e64:	str	r6, [sp, #36]	; 0x24
   20e68:	ldr	ip, [sp, #24]
   20e6c:	ldr	r6, [sp, #44]	; 0x2c
   20e70:	ldr	r1, [sp, #52]	; 0x34
   20e74:	eor	r7, r7, r6
   20e78:	ldr	r6, [sp, #36]	; 0x24
   20e7c:	and	r6, r1, r6
   20e80:	ldr	r1, [sp, #40]	; 0x28
   20e84:	eor	r6, r6, fp
   20e88:	ldr	fp, [sp, #36]	; 0x24
   20e8c:	orr	r4, r4, r1, lsr #2
   20e90:	orr	lr, lr, r1, lsl #4
   20e94:	orr	r2, r2, r1, lsr #7
   20e98:	eor	r1, r8, ip
   20e9c:	ldr	r8, [sp, #16]
   20ea0:	eor	lr, lr, r4
   20ea4:	mov	r4, ip
   20ea8:	str	r1, [sp, #20]
   20eac:	eor	r2, r2, lr
   20eb0:	adc	sl, r2, sl
   20eb4:	adds	r2, r0, r5
   20eb8:	lsl	r5, ip, #23
   20ebc:	movw	r0, #45708	; 0xb28c
   20ec0:	movt	r0, #20196	; 0x4ee4
   20ec4:	ldr	ip, [sp, #36]	; 0x24
   20ec8:	eor	r1, r8, fp
   20ecc:	lsr	r8, r4, #14
   20ed0:	lsr	fp, r4, #18
   20ed4:	mov	r4, r2
   20ed8:	adc	r2, sl, r9
   20edc:	movw	r9, #34238	; 0x85be
   20ee0:	movt	r9, #9265	; 0x2431
   20ee4:	str	r1, [sp, #56]	; 0x38
   20ee8:	ldr	r1, [sp, #192]	; 0xc0
   20eec:	orr	fp, fp, ip, lsl #14
   20ef0:	str	r2, [sp, #52]	; 0x34
   20ef4:	orr	r2, r8, ip, lsl #18
   20ef8:	lsr	r8, ip, #14
   20efc:	eor	r2, r2, fp
   20f00:	ldr	fp, [sp, #40]	; 0x28
   20f04:	adds	r0, r1, r0
   20f08:	ldr	r1, [sp, #196]	; 0xc4
   20f0c:	adc	lr, r1, r9
   20f10:	ldr	r9, [sp, #32]
   20f14:	mov	r1, ip
   20f18:	orr	r5, r5, r1, lsr #9
   20f1c:	mov	ip, r4
   20f20:	lsl	r4, r1, #23
   20f24:	eor	r5, r5, r2
   20f28:	adds	r0, r0, r9
   20f2c:	ldr	r9, [sp, #64]	; 0x40
   20f30:	adc	lr, lr, r9
   20f34:	adds	r7, r7, r0
   20f38:	lsr	r0, r1, #18
   20f3c:	ldr	r1, [sp, #24]
   20f40:	orr	r9, fp, ip
   20f44:	adc	r6, r6, lr
   20f48:	and	r9, r9, r3
   20f4c:	adds	r7, r7, r5
   20f50:	str	ip, [sp, #64]	; 0x40
   20f54:	ldr	r5, [sp, #52]	; 0x34
   20f58:	lsr	lr, ip, #28
   20f5c:	orr	sl, r0, r1, lsl #14
   20f60:	and	r0, fp, ip
   20f64:	orr	r9, r9, r0
   20f68:	lsl	fp, ip, #30
   20f6c:	lsl	r0, ip, #25
   20f70:	ldr	ip, [sp, #72]	; 0x48
   20f74:	orr	r8, r8, r1, lsl #18
   20f78:	orr	r4, r4, r1, lsr #9
   20f7c:	ldr	r1, [sp, #48]	; 0x30
   20f80:	eor	r8, r8, sl
   20f84:	mov	sl, r5
   20f88:	eor	r8, r8, r4
   20f8c:	orr	fp, fp, sl, lsr #2
   20f90:	mov	r4, sl
   20f94:	orr	r2, ip, r5
   20f98:	orr	r5, lr, r5, lsl #4
   20f9c:	mov	lr, sl
   20fa0:	and	sl, ip, sl
   20fa4:	ldr	ip, [sp, #12]
   20fa8:	adc	r6, r6, r8
   20fac:	mov	r8, r4
   20fb0:	and	r2, r2, r1
   20fb4:	lsr	lr, lr, #28
   20fb8:	ldr	r4, [sp, #28]
   20fbc:	eor	fp, fp, r5
   20fc0:	orr	sl, r2, sl
   20fc4:	orr	r0, r0, r8, lsr #7
   20fc8:	ldr	r2, [sp, #20]
   20fcc:	adds	ip, ip, r7
   20fd0:	eor	r0, r0, fp
   20fd4:	ldr	fp, [sp, #16]
   20fd8:	str	ip, [sp, #12]
   20fdc:	adc	r1, r4, r6
   20fe0:	lsl	ip, r8, #30
   20fe4:	ldr	r5, [sp, #12]
   20fe8:	mov	r4, r8
   20fec:	adds	r0, r0, r9
   20ff0:	str	r1, [sp, #84]	; 0x54
   20ff4:	ldr	r8, [sp, #8]
   20ff8:	ldr	r9, [sp, #24]
   20ffc:	and	r2, r2, r5
   21000:	lsl	r5, r4, #25
   21004:	eor	r4, r2, r8
   21008:	ldr	r2, [sp, #56]	; 0x38
   2100c:	and	r8, r2, r1
   21010:	ldr	r2, [sp, #64]	; 0x40
   21014:	eor	r8, r8, fp
   21018:	orr	ip, ip, r2, lsr #2
   2101c:	mov	fp, r2
   21020:	orr	r5, r5, r2, lsr #7
   21024:	orr	lr, lr, r2, lsl #4
   21028:	ldr	r2, [sp, #4]
   2102c:	eor	lr, lr, ip
   21030:	lsr	ip, r1, #14
   21034:	eor	lr, lr, r5
   21038:	adc	sl, lr, sl
   2103c:	adds	r7, r0, r7
   21040:	ldr	lr, [sp, #200]	; 0xc8
   21044:	adc	r6, sl, r6
   21048:	movw	sl, #32195	; 0x7dc3
   2104c:	movt	sl, #21772	; 0x550c
   21050:	ldr	r2, [r2, #-32]	; 0xffffffe0
   21054:	str	r6, [sp, #20]
   21058:	movw	r6, #46306	; 0xb4e2
   2105c:	movt	r6, #54783	; 0xd5ff
   21060:	str	r2, [sp, #28]
   21064:	ldr	r2, [sp, #12]
   21068:	eor	r9, r9, r2
   2106c:	lsr	r5, r2, #18
   21070:	lsl	r0, r2, #23
   21074:	str	r9, [sp, #32]
   21078:	lsr	r9, r2, #14
   2107c:	ldr	r2, [sp, #96]	; 0x60
   21080:	orr	r5, r5, r1, lsl #14
   21084:	orr	r9, r9, r1, lsl #18
   21088:	orr	r0, r0, r1, lsr #9
   2108c:	eor	r5, r5, r9
   21090:	ldr	r9, [sp, #28]
   21094:	eor	r5, r5, r0
   21098:	adds	r2, r2, r6
   2109c:	lsr	r6, r1, #18
   210a0:	adc	lr, lr, sl
   210a4:	ldr	sl, [sp, #44]	; 0x2c
   210a8:	rev	r9, r9
   210ac:	str	r9, [sp, #208]	; 0xd0
   210b0:	adds	r2, r2, sl
   210b4:	ldr	r9, [sp, #20]
   210b8:	ldr	sl, [sp, #68]	; 0x44
   210bc:	adc	lr, lr, sl
   210c0:	mov	sl, fp
   210c4:	mov	fp, r7
   210c8:	adds	r2, r4, r2
   210cc:	lsl	r4, r1, #23
   210d0:	orr	r7, sl, r7
   210d4:	and	sl, sl, fp
   210d8:	str	fp, [sp, #44]	; 0x2c
   210dc:	adc	r8, r8, lr
   210e0:	adds	r5, r2, r5
   210e4:	ldr	fp, [sp, #40]	; 0x28
   210e8:	ldr	lr, [sp, #44]	; 0x2c
   210ec:	and	r7, r7, fp
   210f0:	orr	sl, r7, sl
   210f4:	lsr	fp, lr, #28
   210f8:	lsl	r7, lr, #30
   210fc:	ldr	lr, [sp, #52]	; 0x34
   21100:	orr	lr, lr, r9
   21104:	ldr	r9, [sp, #72]	; 0x48
   21108:	ldr	r1, [sp, #12]
   2110c:	ldr	r0, [sp, #52]	; 0x34
   21110:	and	lr, lr, r9
   21114:	ldr	r9, [sp, #20]
   21118:	orr	r6, r6, r1, lsl #14
   2111c:	orr	ip, ip, r1, lsl #18
   21120:	orr	r4, r4, r1, lsr #9
   21124:	ldr	r1, [sp, #84]	; 0x54
   21128:	eor	ip, ip, r6
   2112c:	eor	r4, r4, ip
   21130:	ldr	ip, [sp, #36]	; 0x24
   21134:	and	r0, r0, r9
   21138:	mov	r6, r9
   2113c:	orr	lr, lr, r0
   21140:	adc	r8, r8, r4
   21144:	adds	r3, r3, r5
   21148:	orr	r7, r7, r6, lsr #2
   2114c:	mov	r4, r6
   21150:	orr	fp, fp, r6, lsl #4
   21154:	str	r3, [sp, #28]
   21158:	eor	r9, ip, r1
   2115c:	ldrd	r0, [sp, #44]	; 0x2c
   21160:	lsl	ip, r6, #30
   21164:	eor	fp, fp, r7
   21168:	lsl	r2, r0, #25
   2116c:	lsr	r0, r6, #28
   21170:	adc	r6, r1, r8
   21174:	ldr	r1, [sp, #32]
   21178:	orr	r2, r2, r4, lsr #7
   2117c:	and	r9, r9, r6
   21180:	ldr	r4, [sp, #24]
   21184:	str	r6, [sp, #56]	; 0x38
   21188:	eor	r2, r2, fp
   2118c:	ldr	fp, [sp, #28]
   21190:	adds	r2, r2, sl
   21194:	and	r3, r1, r3
   21198:	ldr	r6, [sp, #44]	; 0x2c
   2119c:	eor	r4, r3, r4
   211a0:	ldr	r3, [sp, #36]	; 0x24
   211a4:	mov	r7, r6
   211a8:	orr	ip, ip, r6, lsr #2
   211ac:	orr	r0, r0, r6, lsl #4
   211b0:	ldr	r6, [sp, #12]
   211b4:	eor	r9, r9, r3
   211b8:	ldr	r3, [sp, #4]
   211bc:	eor	r0, r0, ip
   211c0:	mov	ip, fp
   211c4:	ldr	r1, [r3, #-20]	; 0xffffffec
   211c8:	eor	r3, r6, fp
   211cc:	ldr	r6, [sp, #20]
   211d0:	str	r3, [sp, #48]	; 0x30
   211d4:	ldr	fp, [sp, #56]	; 0x38
   211d8:	rev	sl, r1
   211dc:	lsl	r3, r6, #25
   211e0:	str	sl, [sp, #104]	; 0x68
   211e4:	lsr	r6, ip, #14
   211e8:	orr	r3, r3, r7, lsr #7
   211ec:	orr	r6, r6, fp, lsl #18
   211f0:	eor	r0, r0, r3
   211f4:	mov	r3, ip
   211f8:	lsr	ip, ip, #18
   211fc:	adc	lr, r0, lr
   21200:	adds	sl, r2, r5
   21204:	lsl	r2, r3, #23
   21208:	adc	r8, lr, r8
   2120c:	ldr	r3, [sp, #100]	; 0x64
   21210:	movw	lr, #35183	; 0x896f
   21214:	movt	lr, #62075	; 0xf27b
   21218:	lsr	r5, fp, #14
   2121c:	str	r8, [sp, #60]	; 0x3c
   21220:	lsr	r1, fp, #18
   21224:	ldr	r8, [sp, #8]
   21228:	ldr	r0, [sp, #208]	; 0xd0
   2122c:	adds	r3, r3, lr
   21230:	mov	lr, fp
   21234:	movw	fp, #23924	; 0x5d74
   21238:	movt	fp, #29374	; 0x72be
   2123c:	orr	ip, ip, lr, lsl #14
   21240:	eor	ip, ip, r6
   21244:	ldr	r6, [sp, #56]	; 0x38
   21248:	adc	r0, r0, fp
   2124c:	adds	r3, r3, r8
   21250:	mov	r8, lr
   21254:	ldr	lr, [sp, #16]
   21258:	mov	fp, r7
   2125c:	orr	r2, r2, r6, lsr #9
   21260:	ldr	r6, [sp, #28]
   21264:	eor	ip, ip, r2
   21268:	adc	r0, r0, lr
   2126c:	adds	r3, r4, r3
   21270:	ldr	r4, [sp, #64]	; 0x40
   21274:	orr	lr, r7, sl
   21278:	adc	r9, r9, r0
   2127c:	lsl	r7, r8, #23
   21280:	and	r0, fp, sl
   21284:	orr	r5, r5, r6, lsl #18
   21288:	ldr	r6, [sp, #52]	; 0x34
   2128c:	adds	ip, r3, ip
   21290:	lsl	r8, sl, #30
   21294:	and	r4, lr, r4
   21298:	lsr	lr, sl, #28
   2129c:	orr	fp, r4, r0
   212a0:	ldr	r4, [sp, #20]
   212a4:	ldr	r0, [sp, #60]	; 0x3c
   212a8:	mov	r3, r4
   212ac:	orr	r0, r4, r0
   212b0:	and	r0, r0, r6
   212b4:	ldr	r6, [sp, #28]
   212b8:	ldr	r2, [sp, #4]
   212bc:	ldr	r4, [sp, #60]	; 0x3c
   212c0:	orr	r1, r1, r6, lsl #14
   212c4:	ldr	r6, [r2, #-24]	; 0xffffffe8
   212c8:	eor	r5, r5, r1
   212cc:	ldr	r2, [sp, #28]
   212d0:	and	r3, r3, r4
   212d4:	orr	lr, lr, r4, lsl #4
   212d8:	orr	r0, r0, r3
   212dc:	ldr	r1, [sp, #56]	; 0x38
   212e0:	orr	r7, r7, r2, lsr #9
   212e4:	lsl	r2, sl, #25
   212e8:	eor	r7, r7, r5
   212ec:	ldr	r5, [sp, #84]	; 0x54
   212f0:	adc	r7, r9, r7
   212f4:	eor	r3, r5, r1
   212f8:	ldr	r1, [sp, #40]	; 0x28
   212fc:	mov	r5, r4
   21300:	orr	r8, r8, r5, lsr #2
   21304:	orr	r2, r2, r5, lsr #7
   21308:	eor	lr, lr, r8
   2130c:	ldr	r8, [sp, #4]
   21310:	lsr	r4, r4, #28
   21314:	eor	r2, r2, lr
   21318:	adds	r9, r1, ip
   2131c:	lsl	r1, r5, #30
   21320:	ldr	lr, [sp, #28]
   21324:	orr	r4, r4, sl, lsl #4
   21328:	str	r9, [sp, #8]
   2132c:	orr	r1, r1, sl, lsr #2
   21330:	ldr	r9, [sp, #72]	; 0x48
   21334:	eor	r4, r4, r1
   21338:	ldr	r8, [r8, #-12]
   2133c:	adc	r9, r9, r7
   21340:	adds	r2, r2, fp
   21344:	ldr	fp, [sp, #8]
   21348:	str	r9, [sp, #32]
   2134c:	rev	r9, r6
   21350:	ldr	r6, [sp, #48]	; 0x30
   21354:	str	r9, [sp, #108]	; 0x6c
   21358:	mov	r9, r5
   2135c:	ldr	r5, [sp, #8]
   21360:	lsr	r1, fp, #14
   21364:	and	r5, r6, r5
   21368:	ldr	r6, [sp, #32]
   2136c:	and	r3, r3, r6
   21370:	ldr	r6, [sp, #12]
   21374:	eor	r5, r5, r6
   21378:	ldr	r6, [sp, #84]	; 0x54
   2137c:	eor	r3, r3, r6
   21380:	ldr	r6, [sp, #8]
   21384:	eor	lr, lr, r6
   21388:	lsl	r6, r9, #25
   2138c:	ldr	r9, [sp, #32]
   21390:	orr	r6, r6, sl, lsr #7
   21394:	eor	r4, r4, r6
   21398:	orr	r9, r1, r9, lsl #18
   2139c:	rev	r1, r8
   213a0:	adc	r0, r4, r0
   213a4:	adds	ip, r2, ip
   213a8:	lsr	r8, fp, #18
   213ac:	str	r1, [sp, #48]	; 0x30
   213b0:	mov	r1, fp
   213b4:	mov	fp, ip
   213b8:	ldr	ip, [sp, #104]	; 0x68
   213bc:	adc	r7, r0, r7
   213c0:	lsl	r2, r1, #23
   213c4:	str	r7, [sp, #68]	; 0x44
   213c8:	movw	r7, #38577	; 0x96b1
   213cc:	movt	r7, #15126	; 0x3b16
   213d0:	ldr	r0, [sp, #32]
   213d4:	adds	ip, ip, r7
   213d8:	ldr	r7, [sp, #108]	; 0x6c
   213dc:	orr	r1, r8, r0, lsl #14
   213e0:	mov	r8, r0
   213e4:	lsr	r6, r0, #14
   213e8:	movw	r0, #45566	; 0xb1fe
   213ec:	movt	r0, #32990	; 0x80de
   213f0:	adc	r4, r7, r0
   213f4:	ldr	r0, [sp, #24]
   213f8:	orr	r2, r2, r8, lsr #9
   213fc:	eor	r1, r1, r9
   21400:	lsr	r9, fp, #28
   21404:	ldr	r7, [sp, #36]	; 0x24
   21408:	eor	r2, r2, r1
   2140c:	mov	r1, fp
   21410:	adds	ip, ip, r0
   21414:	lsr	r0, r8, #18
   21418:	adc	r4, r4, r7
   2141c:	adds	r5, r5, ip
   21420:	lsl	r7, r8, #23
   21424:	adc	r3, r3, r4
   21428:	orr	r8, sl, fp
   2142c:	ldr	ip, [sp, #60]	; 0x3c
   21430:	and	r4, sl, fp
   21434:	adds	r5, r5, r2
   21438:	ldr	fp, [sp, #44]	; 0x2c
   2143c:	and	r8, r8, fp
   21440:	ldr	fp, [sp, #8]
   21444:	orr	r8, r8, r4
   21448:	ldr	r4, [sp, #68]	; 0x44
   2144c:	str	r1, [sp, #36]	; 0x24
   21450:	orr	r0, r0, fp, lsl #14
   21454:	orr	r6, r6, fp, lsl #18
   21458:	orr	r2, ip, r4
   2145c:	ldr	ip, [sp, #8]
   21460:	lsl	fp, r1, #30
   21464:	eor	r6, r6, r0
   21468:	orr	r9, r9, r4, lsl #4
   2146c:	ldr	r0, [sp, #4]
   21470:	orr	fp, fp, r4, lsr #2
   21474:	lsl	r1, r1, #25
   21478:	eor	r9, r9, fp
   2147c:	ldr	fp, [sp, #28]
   21480:	orr	r7, r7, ip, lsr #9
   21484:	ldr	ip, [sp, #20]
   21488:	eor	r6, r6, r7
   2148c:	mov	r7, r4
   21490:	adc	r3, r3, r6
   21494:	ldr	r6, [sp, #52]	; 0x34
   21498:	orr	r1, r1, r7, lsr #7
   2149c:	ldr	r4, [r0, #-16]
   214a0:	lsr	r0, r7, #28
   214a4:	eor	r9, r9, r1
   214a8:	and	r2, r2, ip
   214ac:	ldr	r1, [sp, #32]
   214b0:	ldr	ip, [sp, #64]	; 0x40
   214b4:	rev	r4, r4
   214b8:	str	r4, [sp, #112]	; 0x70
   214bc:	adds	ip, ip, r5
   214c0:	adc	r6, r6, r3
   214c4:	and	lr, lr, ip
   214c8:	eor	lr, lr, fp
   214cc:	ldr	fp, [sp, #56]	; 0x38
   214d0:	adds	r8, r9, r8
   214d4:	str	r6, [sp, #40]	; 0x28
   214d8:	ldr	r6, [sp, #36]	; 0x24
   214dc:	str	ip, [sp, #64]	; 0x40
   214e0:	lsl	ip, r7, #30
   214e4:	ldr	r9, [sp, #40]	; 0x28
   214e8:	eor	r1, fp, r1
   214ec:	mov	r4, r6
   214f0:	orr	ip, ip, r6, lsr #2
   214f4:	orr	r0, r0, r6, lsl #4
   214f8:	ldr	r6, [sp, #60]	; 0x3c
   214fc:	and	r1, r1, r9
   21500:	eor	r0, r0, ip
   21504:	eor	r1, r1, fp
   21508:	and	r6, r6, r7
   2150c:	lsl	r7, r7, #25
   21510:	orr	r2, r2, r6
   21514:	ldr	r6, [sp, #64]	; 0x40
   21518:	orr	r7, r7, r4, lsr #7
   2151c:	eor	r0, r0, r7
   21520:	ldr	r7, [sp, #40]	; 0x28
   21524:	adc	r2, r0, r2
   21528:	adds	fp, r8, r5
   2152c:	adc	r3, r2, r3
   21530:	lsr	ip, r6, #14
   21534:	ldr	r2, [sp, #48]	; 0x30
   21538:	mov	r8, r6
   2153c:	lsl	r0, r6, #23
   21540:	movw	r5, #4661	; 0x1235
   21544:	movt	r5, #9671	; 0x25c7
   21548:	orr	r4, ip, r9, lsl #18
   2154c:	str	r3, [sp, #72]	; 0x48
   21550:	lsr	r9, r6, #18
   21554:	ldr	r6, [sp, #12]
   21558:	orr	r0, r0, r7, lsr #9
   2155c:	ldr	r3, [sp, #112]	; 0x70
   21560:	adds	ip, r2, r5
   21564:	movw	r2, #1703	; 0x6a7
   21568:	movt	r2, #39900	; 0x9bdc
   2156c:	orr	r9, r9, r7, lsl #14
   21570:	lsr	r5, r7, #14
   21574:	eor	r9, r9, r4
   21578:	orr	r5, r5, r8, lsl #18
   2157c:	eor	r9, r9, r0
   21580:	adc	r2, r3, r2
   21584:	adds	ip, ip, r6
   21588:	ldr	r6, [sp, #84]	; 0x54
   2158c:	lsr	r3, r7, #18
   21590:	orr	r3, r3, r8, lsl #14
   21594:	ldr	r8, [sp, #4]
   21598:	adc	r2, r2, r6
   2159c:	adds	lr, lr, ip
   215a0:	ldr	ip, [sp, #36]	; 0x24
   215a4:	lsl	r6, r7, #23
   215a8:	adc	r1, r1, r2
   215ac:	adds	lr, lr, r9
   215b0:	ldr	r9, [sp, #72]	; 0x48
   215b4:	eor	r5, r5, r3
   215b8:	lsr	r2, fp, #28
   215bc:	ldr	r0, [r8, #-4]
   215c0:	orr	r4, ip, fp
   215c4:	and	r7, r4, sl
   215c8:	mov	r4, ip
   215cc:	and	r4, r4, fp
   215d0:	orr	r2, r2, r9, lsl #4
   215d4:	orr	r4, r7, r4
   215d8:	ldr	r7, [sp, #64]	; 0x40
   215dc:	lsr	r3, r9, #28
   215e0:	str	r0, [sp, #4]
   215e4:	lsl	r0, fp, #30
   215e8:	orr	r3, r3, fp, lsl #4
   215ec:	orr	r0, r0, r9, lsr #2
   215f0:	orr	r6, r6, r7, lsr #9
   215f4:	ldr	r7, [sp, #68]	; 0x44
   215f8:	eor	r2, r2, r0
   215fc:	eor	r5, r5, r6
   21600:	mov	r6, r8
   21604:	adc	r1, r1, r5
   21608:	orr	ip, r7, r9
   2160c:	ldr	r7, [sp, #60]	; 0x3c
   21610:	ldr	r5, [sp, #44]	; 0x2c
   21614:	ldr	r0, [sp, #20]
   21618:	and	ip, ip, r7
   2161c:	lsl	r7, fp, #25
   21620:	ldr	r8, [r8, #-8]
   21624:	adds	r5, r5, lr
   21628:	orr	r7, r7, r9, lsr #7
   2162c:	str	r5, [sp, #24]
   21630:	adc	r0, r0, r1
   21634:	eor	r2, r2, r7
   21638:	ldr	r5, [sp, #4]
   2163c:	adds	r2, r2, r4
   21640:	str	r0, [sp, #12]
   21644:	lsl	r0, r9, #30
   21648:	ldr	r4, [sp, #12]
   2164c:	orr	r0, r0, fp, lsr #2
   21650:	rev	r5, r5
   21654:	eor	r3, r3, r0
   21658:	str	r5, [sp, #52]	; 0x34
   2165c:	add	r5, r6, #128	; 0x80
   21660:	ldr	r6, [sp, #68]	; 0x44
   21664:	str	r5, [sp, #4]
   21668:	mov	r5, r9
   2166c:	rev	r9, r8
   21670:	mov	r8, r5
   21674:	str	r9, [sp, #204]	; 0xcc
   21678:	and	r5, r6, r5
   2167c:	lsl	r6, r8, #25
   21680:	orr	ip, ip, r5
   21684:	ldr	r5, [sp, #24]
   21688:	orr	r6, r6, fp, lsr #7
   2168c:	eor	r3, r3, r6
   21690:	ldr	r6, [sp, #8]
   21694:	adc	r3, r3, ip
   21698:	lsr	r0, r5, #14
   2169c:	lsr	r7, r5, #18
   216a0:	orr	r4, r0, r4, lsl #18
   216a4:	adds	r0, r2, lr
   216a8:	ldr	lr, [sp, #12]
   216ac:	mov	r8, r0
   216b0:	adc	r0, r3, r1
   216b4:	lsl	r2, r5, #23
   216b8:	movw	r5, #9876	; 0x2694
   216bc:	movt	r5, #53097	; 0xcf69
   216c0:	str	r0, [sp, #84]	; 0x54
   216c4:	ldr	r0, [sp, #52]	; 0x34
   216c8:	orr	r7, r7, lr, lsl #14
   216cc:	eor	r7, r7, r4
   216d0:	ldr	r4, [sp, #32]
   216d4:	adds	r3, r0, r5
   216d8:	add	r5, r5, #-234881024	; 0xf2000000
   216dc:	add	r5, r5, #3325952	; 0x32c000
   216e0:	mov	r0, lr
   216e4:	lsr	lr, lr, #14
   216e8:	add	r5, r5, #2784	; 0xae0
   216ec:	lsr	ip, r0, #18
   216f0:	ldr	r0, [sp, #64]	; 0x40
   216f4:	adc	r1, r9, r5
   216f8:	ldr	r9, [sp, #24]
   216fc:	ldr	r5, [sp, #28]
   21700:	orr	ip, ip, r9, lsl #14
   21704:	orr	lr, lr, r9, lsl #18
   21708:	adds	r3, r3, r5
   2170c:	mov	r5, r6
   21710:	eor	r5, r5, r0
   21714:	ldr	r0, [sp, #12]
   21718:	eor	lr, lr, ip
   2171c:	and	r5, r5, r9
   21720:	eor	r5, r5, r6
   21724:	ldr	r6, [sp, #12]
   21728:	orr	r2, r2, r0, lsr #9
   2172c:	ldr	r0, [sp, #56]	; 0x38
   21730:	eor	r7, r7, r2
   21734:	ldr	r2, [sp, #24]
   21738:	adc	r1, r1, r0
   2173c:	ldr	r0, [sp, #40]	; 0x28
   21740:	adds	r5, r5, r3
   21744:	eor	r0, r4, r0
   21748:	and	r0, r0, r6
   2174c:	lsl	r6, r6, #23
   21750:	eor	r0, r0, r4
   21754:	mov	r4, r8
   21758:	lsr	r8, r8, #28
   2175c:	orr	r6, r6, r2, lsr #9
   21760:	adc	r1, r0, r1
   21764:	adds	r5, r5, r7
   21768:	ldr	r7, [sp, #84]	; 0x54
   2176c:	and	r2, fp, r4
   21770:	orr	r9, fp, r4
   21774:	eor	lr, lr, r6
   21778:	lsl	r0, r4, #30
   2177c:	mov	r6, r4
   21780:	lsl	r3, r4, #25
   21784:	ldr	r4, [sp, #36]	; 0x24
   21788:	adc	r1, r1, lr
   2178c:	adds	lr, sl, r5
   21790:	ldr	sl, [sp, #72]	; 0x48
   21794:	orr	r0, r0, r7, lsr #2
   21798:	str	lr, [sp, #44]	; 0x2c
   2179c:	orr	r8, r8, r7, lsl #4
   217a0:	and	r9, r9, r4
   217a4:	orr	r3, r3, r7, lsr #7
   217a8:	orr	r9, r9, r2
   217ac:	eor	r8, r8, r0
   217b0:	lsr	r2, r7, #28
   217b4:	mov	r0, r7
   217b8:	orr	r4, sl, r7
   217bc:	lsl	ip, r7, #30
   217c0:	ldr	r7, [sp, #60]	; 0x3c
   217c4:	orr	r2, r2, r6, lsl #4
   217c8:	eor	r8, r8, r3
   217cc:	orr	ip, ip, r6, lsr #2
   217d0:	eor	ip, ip, r2
   217d4:	adc	lr, r7, r1
   217d8:	ldr	r7, [sp, #68]	; 0x44
   217dc:	adds	r9, r8, r9
   217e0:	str	lr, [sp, #88]	; 0x58
   217e4:	lsl	lr, r0, #25
   217e8:	and	r0, sl, r0
   217ec:	ldr	r2, [sp, #48]	; 0x30
   217f0:	orr	lr, lr, r6, lsr #7
   217f4:	str	r6, [sp, #28]
   217f8:	and	r4, r4, r7
   217fc:	ldr	r8, [sp, #112]	; 0x70
   21800:	eor	ip, ip, lr
   21804:	orr	r4, r4, r0
   21808:	adc	r4, ip, r4
   2180c:	adds	r0, r9, r5
   21810:	ldr	lr, [sp, #92]	; 0x5c
   21814:	adc	ip, r4, r1
   21818:	lsr	r3, r2, #19
   2181c:	mov	r9, ip
   21820:	ldr	ip, [sp, #80]	; 0x50
   21824:	lsl	r6, r2, #3
   21828:	lsr	r7, r8, #19
   2182c:	str	r0, [sp, #16]
   21830:	lsl	r5, r8, #3
   21834:	ldr	sl, [sp, #116]	; 0x74
   21838:	orr	r6, r6, r8, lsr #29
   2183c:	ldr	r4, [sp, #144]	; 0x90
   21840:	orr	r5, r5, r2, lsr #29
   21844:	orr	r3, r3, r8, lsl #13
   21848:	orr	r7, r7, r2, lsl #13
   2184c:	eor	r3, r3, r6
   21850:	ldr	r6, [sp, #44]	; 0x2c
   21854:	lsr	r2, r2, #6
   21858:	eor	r7, r7, r5
   2185c:	adds	r1, r4, ip
   21860:	ldr	ip, [sp, #24]
   21864:	orr	r2, r2, r8, lsl #26
   21868:	eor	r7, r7, r8, lsr #6
   2186c:	ldr	r4, [sp, #152]	; 0x98
   21870:	eor	r3, r3, r2
   21874:	ldr	r8, [sp, #40]	; 0x28
   21878:	ldr	r5, [sp, #120]	; 0x78
   2187c:	adc	r0, r4, lr
   21880:	lsr	lr, sl, #1
   21884:	adds	r1, r3, r1
   21888:	ldr	r4, [sp, #64]	; 0x40
   2188c:	adc	r7, r7, r0
   21890:	mov	r2, r5
   21894:	orr	lr, lr, r5, lsl #31
   21898:	lsr	r3, r2, #8
   2189c:	eor	ip, r4, ip
   218a0:	lsr	r5, r5, #1
   218a4:	and	ip, ip, r6
   218a8:	orr	r3, r3, sl, lsl #24
   218ac:	eor	ip, ip, r4
   218b0:	lsr	r4, sl, #8
   218b4:	lsr	r6, sl, #7
   218b8:	orr	r4, r4, r2, lsl #24
   218bc:	orr	r2, r5, sl, lsl #31
   218c0:	ldr	r5, [sp, #12]
   218c4:	eor	lr, lr, r4
   218c8:	eor	r3, r3, r2
   218cc:	ldr	r4, [sp, #88]	; 0x58
   218d0:	ldr	r2, [sp, #120]	; 0x78
   218d4:	orr	r6, r6, r2, lsl #25
   218d8:	eor	r3, r3, r2, lsr #7
   218dc:	mov	r2, r8
   218e0:	eor	lr, lr, r6
   218e4:	ldr	r6, [sp, #44]	; 0x2c
   218e8:	eor	r2, r2, r5
   218ec:	and	r2, r2, r4
   218f0:	adds	r5, r1, lr
   218f4:	eor	r2, r2, r8
   218f8:	mov	r8, r4
   218fc:	str	r5, [sp, #56]	; 0x38
   21900:	movw	lr, #27073	; 0x69c1
   21904:	movt	lr, #58523	; 0xe49b
   21908:	lsr	r0, r6, #14
   2190c:	lsr	r1, r6, #18
   21910:	orr	r0, r0, r4, lsl #18
   21914:	adc	r4, r7, r3
   21918:	movw	r3, #19154	; 0x4ad2
   2191c:	movt	r3, #40689	; 0x9ef1
   21920:	orr	r1, r1, r8, lsl #14
   21924:	ldr	r7, [sp, #16]
   21928:	adds	r3, r5, r3
   2192c:	str	r4, [sp, #116]	; 0x74
   21930:	ldr	r5, [sp, #8]
   21934:	adc	lr, r4, lr
   21938:	eor	r0, r0, r1
   2193c:	lsl	r4, r6, #23
   21940:	ldr	r1, [sp, #28]
   21944:	orr	r4, r4, r8, lsr #9
   21948:	adds	r3, r3, r5
   2194c:	ldr	r5, [sp, #32]
   21950:	eor	r0, r0, r4
   21954:	mov	r4, r7
   21958:	adc	lr, lr, r5
   2195c:	adds	ip, ip, r3
   21960:	lsr	r5, r8, #14
   21964:	lsr	r3, r8, #18
   21968:	adc	r2, r2, lr
   2196c:	orr	lr, r1, r7
   21970:	and	lr, lr, fp
   21974:	and	r7, r1, r7
   21978:	orr	r5, r5, r6, lsl #18
   2197c:	orr	r3, r3, r6, lsl #14
   21980:	orr	lr, lr, r7
   21984:	ldr	r7, [sp, #72]	; 0x48
   21988:	lsl	r6, r8, #23
   2198c:	adds	ip, ip, r0
   21990:	ldr	r8, [sp, #84]	; 0x54
   21994:	eor	r5, r5, r3
   21998:	lsl	r3, r4, #30
   2199c:	lsr	r1, r4, #28
   219a0:	orr	r4, r3, r9, lsr #2
   219a4:	ldr	r3, [sp, #16]
   219a8:	orr	r1, r1, r9, lsl #4
   219ac:	orr	r0, r8, r9
   219b0:	eor	r1, r1, r4
   219b4:	and	r0, r0, r7
   219b8:	ldr	r7, [sp, #44]	; 0x2c
   219bc:	mov	r4, r9
   219c0:	orr	r6, r6, r7, lsr #9
   219c4:	lsl	r7, r3, #25
   219c8:	eor	r5, r5, r6
   219cc:	ldr	r6, [sp, #36]	; 0x24
   219d0:	adc	r5, r2, r5
   219d4:	orr	r7, r7, r9, lsr #7
   219d8:	eor	r1, r1, r7
   219dc:	adds	r2, r6, ip
   219e0:	ldr	r6, [sp, #68]	; 0x44
   219e4:	str	r2, [sp, #36]	; 0x24
   219e8:	lsr	r2, r9, #28
   219ec:	adc	r6, r6, r5
   219f0:	adds	lr, r1, lr
   219f4:	str	r6, [sp, #20]
   219f8:	lsl	r6, r9, #30
   219fc:	str	r9, [sp, #152]	; 0x98
   21a00:	and	r9, r8, r9
   21a04:	lsl	r8, r4, #25
   21a08:	ldr	r3, [sp, #16]
   21a0c:	orr	r0, r0, r9
   21a10:	ldr	r4, [sp, #52]	; 0x34
   21a14:	ldr	r9, [sp, #204]	; 0xcc
   21a18:	orr	r2, r2, r3, lsl #4
   21a1c:	orr	r6, r6, r3, lsr #2
   21a20:	ldr	r3, [sp, #16]
   21a24:	eor	r6, r6, r2
   21a28:	lsr	r2, r4, #19
   21a2c:	lsr	r1, r9, #19
   21a30:	orr	r7, r2, r9, lsl #13
   21a34:	ldr	r2, [sp, #120]	; 0x78
   21a38:	orr	r8, r8, r3, lsr #7
   21a3c:	lsl	r3, r4, #3
   21a40:	eor	r6, r6, r8
   21a44:	adc	r0, r6, r0
   21a48:	adds	r8, lr, ip
   21a4c:	lsl	r6, r9, #3
   21a50:	mov	lr, r9
   21a54:	adc	r9, r0, r5
   21a58:	ldr	r0, [sp, #192]	; 0xc0
   21a5c:	lsr	ip, r4, #6
   21a60:	orr	ip, ip, lr, lsl #26
   21a64:	adds	r5, sl, r0
   21a68:	ldr	r0, [sp, #196]	; 0xc4
   21a6c:	mov	sl, r4
   21a70:	orr	r6, r6, sl, lsr #29
   21a74:	orr	r1, r1, sl, lsl #13
   21a78:	ldr	sl, [sp, #136]	; 0x88
   21a7c:	eor	r1, r1, r6
   21a80:	ldr	r6, [sp, #124]	; 0x7c
   21a84:	adc	r4, r2, r0
   21a88:	orr	r2, r3, lr, lsr #29
   21a8c:	movw	r3, #9699	; 0x25e3
   21a90:	movt	r3, #14415	; 0x384f
   21a94:	eor	r1, r1, lr, lsr #6
   21a98:	eor	r2, r2, r7
   21a9c:	lsr	lr, sl, #1
   21aa0:	ldr	r7, [sp, #24]
   21aa4:	eor	r2, r2, ip
   21aa8:	lsr	r0, sl, #8
   21aac:	adds	r2, r2, r5
   21ab0:	orr	lr, lr, r6, lsl #31
   21ab4:	mov	r5, r6
   21ab8:	lsr	ip, r6, #1
   21abc:	adc	r1, r1, r4
   21ac0:	lsr	r6, r6, #8
   21ac4:	orr	ip, ip, sl, lsl #31
   21ac8:	orr	r6, r6, sl, lsl #24
   21acc:	orr	r0, r0, r5, lsl #24
   21ad0:	eor	ip, ip, r6
   21ad4:	ldr	r6, [sp, #124]	; 0x7c
   21ad8:	lsr	r5, sl, #7
   21adc:	eor	r0, r0, lr
   21ae0:	movw	lr, #18310	; 0x4786
   21ae4:	movt	lr, #61374	; 0xefbe
   21ae8:	orr	r5, r5, r6, lsl #25
   21aec:	eor	ip, ip, r6, lsr #7
   21af0:	eor	r0, r0, r5
   21af4:	ldr	r5, [sp, #36]	; 0x24
   21af8:	adds	r6, r2, r0
   21afc:	mov	r2, r7
   21b00:	adc	ip, r1, ip
   21b04:	ldr	r1, [sp, #36]	; 0x24
   21b08:	adds	r3, r6, r3
   21b0c:	adc	lr, ip, lr
   21b10:	str	r6, [sp, #8]
   21b14:	str	ip, [sp, #60]	; 0x3c
   21b18:	lsr	r4, r5, #14
   21b1c:	lsr	r0, r5, #18
   21b20:	ldr	r5, [sp, #44]	; 0x2c
   21b24:	mov	r6, r1
   21b28:	eor	r2, r2, r5
   21b2c:	ldr	r5, [sp, #20]
   21b30:	and	r2, r2, r1
   21b34:	lsl	r1, r1, #23
   21b38:	eor	r2, r2, r7
   21b3c:	ldr	r7, [sp, #12]
   21b40:	orr	r0, r0, r5, lsl #14
   21b44:	orr	r4, r4, r5, lsl #18
   21b48:	ldr	r5, [sp, #64]	; 0x40
   21b4c:	eor	r4, r4, r0
   21b50:	ldr	r0, [sp, #40]	; 0x28
   21b54:	adds	r3, r3, r5
   21b58:	ldr	r5, [sp, #20]
   21b5c:	adc	lr, lr, r0
   21b60:	adds	r2, r2, r3
   21b64:	ldr	r3, [sp, #88]	; 0x58
   21b68:	lsr	r0, r5, #18
   21b6c:	lsr	ip, r5, #14
   21b70:	mov	r5, r7
   21b74:	eor	r5, r5, r3
   21b78:	ldr	r3, [sp, #20]
   21b7c:	orr	ip, ip, r6, lsl #18
   21b80:	orr	r3, r1, r3, lsr #9
   21b84:	ldr	r1, [sp, #20]
   21b88:	eor	r4, r4, r3
   21b8c:	ldr	r3, [sp, #16]
   21b90:	and	r5, r5, r1
   21b94:	orr	r1, r0, r6, lsl #14
   21b98:	ldr	r0, [sp, #20]
   21b9c:	eor	r5, r5, r7
   21ba0:	orr	r3, r3, r8
   21ba4:	eor	ip, ip, r1
   21ba8:	lsl	r1, r8, #30
   21bac:	adc	lr, r5, lr
   21bb0:	adds	r2, r2, r4
   21bb4:	lsr	r5, r8, #28
   21bb8:	lsl	r6, r0, #23
   21bbc:	ldr	r0, [sp, #28]
   21bc0:	orr	r5, r5, r9, lsl #4
   21bc4:	and	r7, r3, r0
   21bc8:	ldr	r0, [sp, #36]	; 0x24
   21bcc:	lsl	r3, r8, #25
   21bd0:	orr	r3, r3, r9, lsr #7
   21bd4:	orr	r6, r6, r0, lsr #9
   21bd8:	orr	r0, r1, r9, lsr #2
   21bdc:	ldr	r1, [sp, #16]
   21be0:	eor	ip, ip, r6
   21be4:	lsr	r6, r9, #28
   21be8:	adc	lr, lr, ip
   21bec:	adds	fp, fp, r2
   21bf0:	eor	r5, r5, r0
   21bf4:	lsl	r0, r9, #30
   21bf8:	str	fp, [sp, #40]	; 0x28
   21bfc:	eor	r3, r3, r5
   21c00:	orr	r6, r6, r8, lsl #4
   21c04:	and	r4, r1, r8
   21c08:	ldr	r1, [sp, #72]	; 0x48
   21c0c:	orr	ip, r0, r8, lsr #2
   21c10:	orr	r7, r7, r4
   21c14:	adc	r4, r1, lr
   21c18:	lsl	r1, r9, #25
   21c1c:	str	r4, [sp, #72]	; 0x48
   21c20:	adds	r4, r3, r7
   21c24:	ldr	r0, [sp, #84]	; 0x54
   21c28:	ldr	fp, [sp, #152]	; 0x98
   21c2c:	and	r7, fp, r9
   21c30:	orr	r5, fp, r9
   21c34:	ldr	fp, [sp, #128]	; 0x80
   21c38:	and	r5, r5, r0
   21c3c:	eor	r0, r6, ip
   21c40:	orr	ip, r1, r8, lsr #7
   21c44:	orr	r5, r5, r7
   21c48:	eor	ip, ip, r0
   21c4c:	adc	r5, ip, r5
   21c50:	adds	r7, r4, r2
   21c54:	ldr	r2, [sp, #96]	; 0x60
   21c58:	lsr	r3, fp, #1
   21c5c:	mov	r4, sl
   21c60:	adc	lr, r5, lr
   21c64:	lsr	r1, fp, #8
   21c68:	ldr	sl, [sp, #128]	; 0x80
   21c6c:	str	lr, [sp, #136]	; 0x88
   21c70:	ldr	fp, [sp, #148]	; 0x94
   21c74:	adds	r4, r4, r2
   21c78:	ldr	lr, [sp, #124]	; 0x7c
   21c7c:	lsr	ip, sl, #7
   21c80:	ldr	r2, [sp, #200]	; 0xc8
   21c84:	lsr	r0, fp, #1
   21c88:	lsr	r6, fp, #8
   21c8c:	orr	r0, r0, sl, lsl #31
   21c90:	orr	r6, r6, sl, lsl #24
   21c94:	ldr	sl, [sp, #56]	; 0x38
   21c98:	orr	ip, ip, fp, lsl #25
   21c9c:	adc	lr, lr, r2
   21ca0:	movw	r2, #54709	; 0xd5b5
   21ca4:	movt	r2, #35724	; 0x8b8c
   21ca8:	orr	r1, r1, fp, lsl #24
   21cac:	eor	r0, r0, r6
   21cb0:	orr	r3, r3, fp, lsl #31
   21cb4:	ldr	fp, [sp, #116]	; 0x74
   21cb8:	eor	r3, r3, r1
   21cbc:	lsr	r5, sl, #19
   21cc0:	lsl	r1, sl, #3
   21cc4:	eor	r3, r3, ip
   21cc8:	adds	r3, r3, r4
   21ccc:	orr	r5, r5, fp, lsl #13
   21cd0:	orr	r1, r1, fp, lsr #29
   21cd4:	lsl	ip, fp, #3
   21cd8:	lsr	r6, fp, #19
   21cdc:	eor	r1, r1, r5
   21ce0:	lsr	r5, sl, #6
   21ce4:	orr	r4, ip, sl, lsr #29
   21ce8:	movw	ip, #40390	; 0x9dc6
   21cec:	movt	ip, #4033	; 0xfc1
   21cf0:	orr	r5, r5, fp, lsl #26
   21cf4:	orr	r6, r6, sl, lsl #13
   21cf8:	ldr	sl, [sp, #148]	; 0x94
   21cfc:	eor	r1, r1, r5
   21d00:	eor	r6, r6, r4
   21d04:	ldr	r5, [sp, #44]	; 0x2c
   21d08:	eor	r6, r6, fp, lsr #6
   21d0c:	ldr	fp, [sp, #36]	; 0x24
   21d10:	eor	r0, r0, sl, lsr #7
   21d14:	ldr	sl, [sp, #72]	; 0x48
   21d18:	adc	r0, r0, lr
   21d1c:	adds	r1, r3, r1
   21d20:	mov	r3, r5
   21d24:	ldr	lr, [sp, #40]	; 0x28
   21d28:	adc	r0, r0, r6
   21d2c:	eor	r3, r3, fp
   21d30:	adds	r2, r1, r2
   21d34:	ldr	fp, [sp, #40]	; 0x28
   21d38:	adc	ip, r0, ip
   21d3c:	str	r0, [sp, #64]	; 0x40
   21d40:	str	r1, [sp, #120]	; 0x78
   21d44:	lsr	r4, lr, #14
   21d48:	ldr	r0, [sp, #20]
   21d4c:	lsr	lr, lr, #18
   21d50:	and	r3, r3, fp
   21d54:	orr	r4, r4, sl, lsl #18
   21d58:	eor	r1, r3, r5
   21d5c:	ldr	r3, [sp, #24]
   21d60:	orr	r6, lr, sl, lsl #14
   21d64:	lsr	r5, sl, #14
   21d68:	lsl	lr, fp, #23
   21d6c:	orr	r5, r5, fp, lsl #18
   21d70:	orr	lr, lr, sl, lsr #9
   21d74:	adds	r3, r2, r3
   21d78:	eor	r2, r4, r6
   21d7c:	ldr	r4, [sp, #12]
   21d80:	eor	r2, r2, lr
   21d84:	orr	lr, r8, r7
   21d88:	and	r6, r8, r7
   21d8c:	adc	ip, ip, r4
   21d90:	adds	r3, r1, r3
   21d94:	ldr	r1, [sp, #88]	; 0x58
   21d98:	lsr	r4, sl, #18
   21d9c:	eor	r0, r1, r0
   21da0:	and	r0, r0, sl
   21da4:	eor	r0, r0, r1
   21da8:	orr	r1, r4, fp, lsl #14
   21dac:	adc	r0, r0, ip
   21db0:	lsl	r4, sl, #23
   21db4:	ldr	ip, [sp, #16]
   21db8:	adds	r3, r3, r2
   21dbc:	lsl	r2, r7, #30
   21dc0:	eor	r1, r1, r5
   21dc4:	orr	r4, r4, fp, lsr #9
   21dc8:	ldr	fp, [sp, #136]	; 0x88
   21dcc:	eor	r4, r4, r1
   21dd0:	ldr	sl, [sp, #164]	; 0xa4
   21dd4:	and	lr, lr, ip
   21dd8:	lsr	ip, r7, #28
   21ddc:	adc	r4, r0, r4
   21de0:	orr	lr, lr, r6
   21de4:	orr	r5, r2, fp, lsr #2
   21de8:	mov	r6, fp
   21dec:	orr	ip, ip, fp, lsl #4
   21df0:	lsl	r2, r7, #25
   21df4:	eor	ip, ip, r5
   21df8:	ldr	r5, [sp, #28]
   21dfc:	lsr	r0, fp, #28
   21e00:	lsl	r1, fp, #30
   21e04:	orr	r2, r2, r6, lsr #7
   21e08:	orr	fp, r0, r7, lsl #4
   21e0c:	lsl	r0, r6, #25
   21e10:	eor	r2, r2, ip
   21e14:	orr	ip, r9, r6
   21e18:	adds	r5, r5, r3
   21e1c:	orr	r1, r1, r7, lsr #2
   21e20:	orr	r0, r0, r7, lsr #7
   21e24:	str	r5, [sp, #28]
   21e28:	eor	r1, r1, fp
   21e2c:	ldr	r5, [sp, #84]	; 0x54
   21e30:	eor	r0, r0, r1
   21e34:	lsr	r1, sl, #1
   21e38:	adc	r5, r5, r4
   21e3c:	adds	lr, r2, lr
   21e40:	and	r2, r9, r6
   21e44:	ldr	r6, [sp, #160]	; 0xa0
   21e48:	str	r5, [sp, #84]	; 0x54
   21e4c:	ldr	r5, [sp, #152]	; 0x98
   21e50:	orr	r1, r1, r6, lsl #31
   21e54:	and	ip, ip, r5
   21e58:	lsr	r5, r6, #1
   21e5c:	orr	ip, ip, r2
   21e60:	lsr	r2, r6, #8
   21e64:	adc	ip, r0, ip
   21e68:	adds	fp, lr, r3
   21e6c:	lsr	r0, sl, #8
   21e70:	adc	lr, ip, r4
   21e74:	lsr	ip, r6, #7
   21e78:	orr	r0, r0, r6, lsl #24
   21e7c:	str	lr, [sp, #144]	; 0x90
   21e80:	orr	r5, r5, sl, lsl #31
   21e84:	ldr	r6, [sp, #8]
   21e88:	eor	r1, r1, r0
   21e8c:	orr	ip, ip, sl, lsl #25
   21e90:	eor	r1, r1, sl, lsr #7
   21e94:	ldr	r4, [sp, #100]	; 0x64
   21e98:	ldr	r3, [sp, #128]	; 0x80
   21e9c:	lsl	r0, r6, #3
   21ea0:	ldr	lr, [sp, #148]	; 0x94
   21ea4:	adds	r4, r3, r4
   21ea8:	ldr	r3, [sp, #208]	; 0xd0
   21eac:	adc	lr, lr, r3
   21eb0:	orr	r3, r2, sl, lsl #24
   21eb4:	ldr	sl, [sp, #84]	; 0x54
   21eb8:	movw	r2, #40037	; 0x9c65
   21ebc:	movt	r2, #30636	; 0x77ac
   21ec0:	eor	r3, r3, r5
   21ec4:	lsr	r5, r6, #19
   21ec8:	ldr	r6, [sp, #60]	; 0x3c
   21ecc:	eor	r3, r3, ip
   21ed0:	adds	r3, r3, r4
   21ed4:	adc	r1, r1, lr
   21ed8:	mov	ip, r6
   21edc:	orr	r5, r5, r6, lsl #13
   21ee0:	mov	r4, ip
   21ee4:	lsr	r6, r6, #19
   21ee8:	orr	r0, r0, r4, lsr #29
   21eec:	ldr	r4, [sp, #8]
   21ef0:	lsl	ip, ip, #3
   21ef4:	eor	r0, r0, r5
   21ef8:	ldr	r5, [sp, #8]
   21efc:	orr	r6, r6, r4, lsl #13
   21f00:	orr	r4, ip, r4, lsr #29
   21f04:	movw	ip, #41420	; 0xa1cc
   21f08:	movt	ip, #9228	; 0x240c
   21f0c:	lsr	r5, r5, #6
   21f10:	eor	r6, r6, r4
   21f14:	ldr	r4, [sp, #60]	; 0x3c
   21f18:	orr	r5, r5, r4, lsl #26
   21f1c:	eor	r6, r6, r4, lsr #6
   21f20:	eor	r0, r0, r5
   21f24:	ldr	r5, [sp, #28]
   21f28:	adds	lr, r3, r0
   21f2c:	ldr	r3, [sp, #36]	; 0x24
   21f30:	str	lr, [sp, #12]
   21f34:	lsr	r0, r5, #18
   21f38:	lsr	r4, r5, #14
   21f3c:	ldr	r5, [sp, #40]	; 0x28
   21f40:	orr	r4, r4, sl, lsl #18
   21f44:	eor	r3, r3, r5
   21f48:	adc	r5, r1, r6
   21f4c:	ldr	r6, [sp, #28]
   21f50:	adds	r2, lr, r2
   21f54:	adc	ip, r5, ip
   21f58:	str	r5, [sp, #68]	; 0x44
   21f5c:	lsr	r5, sl, #14
   21f60:	and	r3, r3, r6
   21f64:	orr	r6, r0, sl, lsl #14
   21f68:	ldr	r0, [sp, #36]	; 0x24
   21f6c:	eor	r1, r3, r0
   21f70:	ldr	r3, [sp, #28]
   21f74:	ldr	r0, [sp, #44]	; 0x2c
   21f78:	lsl	lr, r3, #23
   21f7c:	adds	r3, r2, r0
   21f80:	ldr	r0, [sp, #88]	; 0x58
   21f84:	eor	r2, r4, r6
   21f88:	lsr	r4, sl, #18
   21f8c:	ldr	r6, [sp, #28]
   21f90:	orr	lr, lr, sl, lsr #9
   21f94:	eor	r2, r2, lr
   21f98:	orr	lr, r7, fp
   21f9c:	adc	ip, ip, r0
   21fa0:	adds	r3, r1, r3
   21fa4:	ldr	r1, [sp, #20]
   21fa8:	and	lr, lr, r8
   21fac:	ldr	r0, [sp, #72]	; 0x48
   21fb0:	orr	r5, r5, r6, lsl #18
   21fb4:	eor	r0, r1, r0
   21fb8:	and	r0, r0, sl
   21fbc:	eor	r0, r0, r1
   21fc0:	orr	r1, r4, r6, lsl #14
   21fc4:	lsl	r4, sl, #23
   21fc8:	ldr	sl, [sp, #144]	; 0x90
   21fcc:	adc	r0, r0, ip
   21fd0:	eor	r1, r1, r5
   21fd4:	adds	r3, r3, r2
   21fd8:	lsr	ip, fp, #28
   21fdc:	orr	r4, r4, r6, lsr #9
   21fe0:	and	r6, r7, fp
   21fe4:	lsl	r2, fp, #30
   21fe8:	orr	lr, lr, r6
   21fec:	eor	r4, r4, r1
   21ff0:	ldr	r1, [sp, #16]
   21ff4:	mov	r6, sl
   21ff8:	adc	r4, r0, r4
   21ffc:	orr	r5, r2, sl, lsr #2
   22000:	lsr	r0, sl, #28
   22004:	orr	ip, ip, sl, lsl #4
   22008:	lsl	r2, fp, #25
   2200c:	adds	sl, r1, r3
   22010:	lsl	r1, r6, #30
   22014:	eor	ip, ip, r5
   22018:	ldr	r5, [sp, #136]	; 0x88
   2201c:	orr	r2, r2, r6, lsr #7
   22020:	str	sl, [sp, #32]
   22024:	orr	r1, r1, fp, lsr #2
   22028:	ldr	sl, [sp, #152]	; 0x98
   2202c:	eor	r2, r2, ip
   22030:	orr	ip, r5, r6
   22034:	and	ip, ip, r9
   22038:	adc	sl, sl, r4
   2203c:	adds	lr, r2, lr
   22040:	mov	r2, r5
   22044:	str	sl, [sp, #88]	; 0x58
   22048:	orr	sl, r0, fp, lsl #4
   2204c:	and	r2, r2, r6
   22050:	lsl	r0, r6, #25
   22054:	orr	ip, ip, r2
   22058:	ldr	r6, [sp, #140]	; 0x8c
   2205c:	eor	r1, r1, sl
   22060:	ldr	sl, [sp, #132]	; 0x84
   22064:	orr	r0, r0, fp, lsr #7
   22068:	eor	r0, r0, r1
   2206c:	adc	ip, r0, ip
   22070:	lsr	r1, r6, #1
   22074:	lsr	r0, r6, #8
   22078:	lsr	r2, sl, #8
   2207c:	lsr	r5, sl, #1
   22080:	adds	sl, lr, r3
   22084:	adc	lr, ip, r4
   22088:	str	sl, [sp, #24]
   2208c:	orr	r5, r5, r6, lsl #31
   22090:	str	lr, [sp, #152]	; 0x98
   22094:	ldr	ip, [sp, #104]	; 0x68
   22098:	ldr	sl, [sp, #132]	; 0x84
   2209c:	ldr	r3, [sp, #160]	; 0xa0
   220a0:	ldr	lr, [sp, #164]	; 0xa4
   220a4:	orr	r0, r0, sl, lsl #24
   220a8:	orr	r1, r1, sl, lsl #31
   220ac:	adds	r4, r3, ip
   220b0:	ldr	r3, [sp, #108]	; 0x6c
   220b4:	lsr	ip, sl, #7
   220b8:	eor	r1, r1, r0
   220bc:	ldr	sl, [sp, #140]	; 0x8c
   220c0:	adc	lr, lr, r3
   220c4:	orr	r3, r2, r6, lsl #24
   220c8:	ldr	r6, [sp, #120]	; 0x78
   220cc:	movw	r2, #629	; 0x275
   220d0:	movt	r2, #22827	; 0x592b
   220d4:	orr	ip, ip, sl, lsl #25
   220d8:	eor	r3, r3, r5
   220dc:	eor	r3, r3, ip
   220e0:	mov	sl, r6
   220e4:	lsr	r5, r6, #19
   220e8:	adds	r3, r3, r4
   220ec:	lsl	r0, r6, #3
   220f0:	ldr	r6, [sp, #64]	; 0x40
   220f4:	mov	ip, r6
   220f8:	orr	r5, r5, r6, lsl #13
   220fc:	mov	r4, ip
   22100:	lsr	r6, r6, #19
   22104:	lsl	ip, ip, #3
   22108:	orr	r0, r0, r4, lsr #29
   2210c:	orr	r6, r6, sl, lsl #13
   22110:	orr	r4, ip, sl, lsr #29
   22114:	eor	r0, r0, r5
   22118:	movw	ip, #11375	; 0x2c6f
   2211c:	movt	ip, #11753	; 0x2de9
   22120:	lsr	r5, sl, #6
   22124:	ldr	sl, [sp, #140]	; 0x8c
   22128:	eor	r6, r6, r4
   2212c:	ldr	r4, [sp, #64]	; 0x40
   22130:	eor	r1, r1, sl, lsr #7
   22134:	ldr	sl, [sp, #88]	; 0x58
   22138:	orr	r5, r5, r4, lsl #26
   2213c:	adc	r1, r1, lr
   22140:	eor	r6, r6, r4, lsr #6
   22144:	eor	r0, r0, r5
   22148:	ldr	r5, [sp, #32]
   2214c:	adds	r0, r3, r0
   22150:	mov	lr, r0
   22154:	ldr	r3, [sp, #40]	; 0x28
   22158:	adc	r1, r1, r6
   2215c:	adds	r2, lr, r2
   22160:	str	lr, [sp, #16]
   22164:	lsr	r0, r5, #18
   22168:	lsr	r4, r5, #14
   2216c:	ldr	r5, [sp, #28]
   22170:	orr	r6, r0, sl, lsl #14
   22174:	orr	r4, r4, sl, lsl #18
   22178:	eor	r3, r3, r5
   2217c:	mov	r5, r1
   22180:	ldr	r1, [sp, #32]
   22184:	adc	ip, r5, ip
   22188:	str	r5, [sp, #124]	; 0x7c
   2218c:	lsr	r5, sl, #14
   22190:	and	r3, r3, r1
   22194:	ldrd	r0, [sp, #36]	; 0x24
   22198:	eor	r1, r3, r1
   2219c:	ldr	r3, [sp, #32]
   221a0:	lsl	lr, r3, #23
   221a4:	adds	r3, r2, r0
   221a8:	ldr	r0, [sp, #20]
   221ac:	eor	r2, r4, r6
   221b0:	lsr	r4, sl, #18
   221b4:	ldr	r6, [sp, #32]
   221b8:	orr	lr, lr, sl, lsr #9
   221bc:	eor	r2, r2, lr
   221c0:	ldr	lr, [sp, #24]
   221c4:	adc	ip, ip, r0
   221c8:	adds	r3, r1, r3
   221cc:	ldr	r1, [sp, #72]	; 0x48
   221d0:	orr	r5, r5, r6, lsl #18
   221d4:	ldr	r0, [sp, #84]	; 0x54
   221d8:	orr	lr, fp, lr
   221dc:	and	lr, lr, r7
   221e0:	eor	r0, r1, r0
   221e4:	and	r0, r0, sl
   221e8:	eor	r0, r0, r1
   221ec:	orr	r1, r4, r6, lsl #14
   221f0:	lsl	r4, sl, #23
   221f4:	ldr	sl, [sp, #24]
   221f8:	adc	r0, r0, ip
   221fc:	adds	r3, r3, r2
   22200:	eor	r1, r1, r5
   22204:	orr	r4, r4, r6, lsr #9
   22208:	eor	r4, r4, r1
   2220c:	lsl	r2, sl, #30
   22210:	adc	r4, r0, r4
   22214:	adds	r8, r8, r3
   22218:	lsr	ip, sl, #28
   2221c:	ldr	sl, [sp, #152]	; 0x98
   22220:	adc	r9, r9, r4
   22224:	str	r9, [sp, #20]
   22228:	ldr	r9, [sp, #136]	; 0x88
   2222c:	str	r8, [sp, #36]	; 0x24
   22230:	orr	r5, r2, sl, lsr #2
   22234:	ldr	r2, [sp, #24]
   22238:	orr	ip, ip, sl, lsl #4
   2223c:	lsr	r0, sl, #28
   22240:	eor	ip, ip, r5
   22244:	lsl	r1, sl, #30
   22248:	mov	r5, sl
   2224c:	ldr	sl, [sp, #24]
   22250:	and	r6, fp, r2
   22254:	lsl	r2, r2, #25
   22258:	orr	lr, lr, r6
   2225c:	ldr	r6, [sp, #144]	; 0x90
   22260:	orr	r2, r2, r5, lsr #7
   22264:	orr	r8, r0, sl, lsl #4
   22268:	eor	r2, r2, ip
   2226c:	lsl	r0, r5, #25
   22270:	adds	lr, r2, lr
   22274:	orr	r1, r1, sl, lsr #2
   22278:	orr	ip, r6, r5
   2227c:	and	r2, r6, r5
   22280:	orr	r0, r0, sl, lsr #7
   22284:	and	ip, ip, r9
   22288:	ldr	sl, [sp, #172]	; 0xac
   2228c:	eor	r1, r1, r8
   22290:	orr	ip, ip, r2
   22294:	eor	r0, r0, r1
   22298:	ldr	r6, [sp, #168]	; 0xa8
   2229c:	adc	ip, r0, ip
   222a0:	adds	r8, lr, r3
   222a4:	adc	r9, ip, r4
   222a8:	ldr	ip, [sp, #48]	; 0x30
   222ac:	lsr	r1, sl, #1
   222b0:	ldr	r3, [sp, #132]	; 0x84
   222b4:	lsr	r0, sl, #8
   222b8:	lsr	r2, r6, #8
   222bc:	ldr	lr, [sp, #140]	; 0x8c
   222c0:	orr	r0, r0, r6, lsl #24
   222c4:	lsr	r5, r6, #1
   222c8:	orr	r1, r1, r6, lsl #31
   222cc:	adds	r4, r3, ip
   222d0:	ldr	r3, [sp, #112]	; 0x70
   222d4:	lsr	ip, r6, #7
   222d8:	orr	r5, r5, sl, lsl #31
   222dc:	eor	r1, r1, r0
   222e0:	ldr	r6, [sp, #12]
   222e4:	orr	ip, ip, sl, lsl #25
   222e8:	eor	r1, r1, sl, lsr #7
   222ec:	adc	lr, lr, r3
   222f0:	orr	r3, r2, sl, lsl #24
   222f4:	movw	r2, #58499	; 0xe483
   222f8:	movt	r2, #28326	; 0x6ea6
   222fc:	eor	r3, r3, r5
   22300:	lsl	r0, r6, #3
   22304:	lsr	r5, r6, #19
   22308:	ldr	r6, [sp, #68]	; 0x44
   2230c:	eor	r3, r3, ip
   22310:	adds	r3, r3, r4
   22314:	adc	r1, r1, lr
   22318:	mov	ip, r6
   2231c:	orr	r5, r5, r6, lsl #13
   22320:	mov	r4, ip
   22324:	lsr	r6, r6, #19
   22328:	orr	r0, r0, r4, lsr #29
   2232c:	ldr	r4, [sp, #12]
   22330:	lsl	ip, ip, #3
   22334:	eor	r0, r0, r5
   22338:	ldr	r5, [sp, #12]
   2233c:	orr	r6, r6, r4, lsl #13
   22340:	orr	r4, ip, r4, lsr #29
   22344:	movw	ip, #33962	; 0x84aa
   22348:	movt	ip, #19060	; 0x4a74
   2234c:	lsr	r5, r5, #6
   22350:	eor	r6, r6, r4
   22354:	ldr	r4, [sp, #68]	; 0x44
   22358:	orr	r5, r5, r4, lsl #26
   2235c:	eor	r6, r6, r4, lsr #6
   22360:	eor	r0, r0, r5
   22364:	ldr	r5, [sp, #36]	; 0x24
   22368:	adds	r0, r3, r0
   2236c:	mov	lr, r0
   22370:	ldr	r3, [sp, #28]
   22374:	str	lr, [sp, #128]	; 0x80
   22378:	lsr	r0, r5, #18
   2237c:	lsr	r4, r5, #14
   22380:	ldr	r5, [sp, #32]
   22384:	eor	r3, r3, r5
   22388:	ldr	r5, [sp, #20]
   2238c:	orr	r4, r4, r5, lsl #18
   22390:	adc	r5, r1, r6
   22394:	ldr	r1, [sp, #36]	; 0x24
   22398:	adds	r2, lr, r2
   2239c:	adc	ip, r5, ip
   223a0:	str	r5, [sp, #132]	; 0x84
   223a4:	ldr	lr, [sp, #36]	; 0x24
   223a8:	and	r3, r3, r1
   223ac:	ldr	r1, [sp, #20]
   223b0:	lsl	lr, lr, #23
   223b4:	orr	r6, r0, r1, lsl #14
   223b8:	ldr	r0, [sp, #28]
   223bc:	eor	r1, r3, r0
   223c0:	ldr	r0, [sp, #40]	; 0x28
   223c4:	adds	r3, r2, r0
   223c8:	ldr	r0, [sp, #20]
   223cc:	eor	r2, r4, r6
   223d0:	ldr	r6, [sp, #88]	; 0x58
   223d4:	lsr	r5, r0, #14
   223d8:	ldr	r0, [sp, #72]	; 0x48
   223dc:	adc	ip, ip, r0
   223e0:	adds	r3, r1, r3
   223e4:	ldr	r0, [sp, #20]
   223e8:	ldr	r1, [sp, #84]	; 0x54
   223ec:	lsr	r4, r0, #18
   223f0:	mov	r0, r1
   223f4:	eor	r0, r0, r6
   223f8:	ldr	r6, [sp, #20]
   223fc:	orr	lr, lr, r6, lsr #9
   22400:	and	r0, r0, r6
   22404:	ldr	r6, [sp, #36]	; 0x24
   22408:	eor	r0, r0, r1
   2240c:	eor	r2, r2, lr
   22410:	adc	r0, r0, ip
   22414:	ldr	lr, [sp, #24]
   22418:	adds	r3, r3, r2
   2241c:	lsl	r2, r8, #30
   22420:	lsr	ip, r8, #28
   22424:	orr	r5, r5, r6, lsl #18
   22428:	orr	r1, r4, r6, lsl #14
   2242c:	ldr	r4, [sp, #20]
   22430:	orr	ip, ip, r9, lsl #4
   22434:	orr	lr, lr, r8
   22438:	eor	r1, r1, r5
   2243c:	orr	r5, r2, r9, lsr #2
   22440:	ldr	r2, [sp, #24]
   22444:	and	lr, lr, fp
   22448:	eor	ip, ip, r5
   2244c:	ldr	r5, [sp, #152]	; 0x98
   22450:	lsl	r4, r4, #23
   22454:	orr	r4, r4, r6, lsr #9
   22458:	and	r6, r2, r8
   2245c:	orr	lr, lr, r6
   22460:	ldr	r6, [sp, #136]	; 0x88
   22464:	lsl	r2, r8, #25
   22468:	eor	r4, r4, r1
   2246c:	lsl	r1, r9, #30
   22470:	adc	r4, r0, r4
   22474:	adds	r7, r7, r3
   22478:	lsr	r0, r9, #28
   2247c:	orr	r2, r2, r9, lsr #7
   22480:	str	r7, [sp, #40]	; 0x28
   22484:	orr	r1, r1, r8, lsr #2
   22488:	adc	r7, r6, r4
   2248c:	ldr	r6, [sp, #144]	; 0x90
   22490:	eor	r2, r2, ip
   22494:	adds	lr, r2, lr
   22498:	orr	ip, r5, r9
   2249c:	str	r7, [sp, #44]	; 0x2c
   224a0:	orr	r7, r0, r8, lsl #4
   224a4:	mov	r2, r5
   224a8:	lsl	r0, r9, #25
   224ac:	and	r2, r2, r9
   224b0:	eor	r1, r1, r7
   224b4:	ldr	r7, [sp, #76]	; 0x4c
   224b8:	orr	r0, r0, r8, lsr #7
   224bc:	and	ip, ip, r6
   224c0:	orr	ip, ip, r2
   224c4:	ldr	r6, [sp, #176]	; 0xb0
   224c8:	eor	r0, r0, r1
   224cc:	adc	ip, r0, ip
   224d0:	adds	r0, lr, r3
   224d4:	ldr	r3, [sp, #52]	; 0x34
   224d8:	adc	lr, ip, r4
   224dc:	lsr	r2, r7, #8
   224e0:	lsr	r5, r7, #1
   224e4:	ldr	r7, [sp, #204]	; 0xcc
   224e8:	str	lr, [sp, #72]	; 0x48
   224ec:	lsr	r1, r6, #1
   224f0:	ldr	lr, [sp, #168]	; 0xa8
   224f4:	orr	r5, r5, r6, lsl #31
   224f8:	str	r0, [sp, #164]	; 0xa4
   224fc:	lsr	r0, r6, #8
   22500:	adds	r4, lr, r3
   22504:	ldr	lr, [sp, #76]	; 0x4c
   22508:	orr	r3, r2, r6, lsl #24
   2250c:	movw	r2, #64468	; 0xfbd4
   22510:	movt	r2, #48449	; 0xbd41
   22514:	eor	r3, r3, r5
   22518:	lsr	ip, lr, #7
   2251c:	adc	lr, sl, r7
   22520:	ldr	r7, [sp, #76]	; 0x4c
   22524:	mov	sl, r6
   22528:	orr	ip, ip, r6, lsl #25
   2252c:	ldr	r6, [sp, #16]
   22530:	eor	r3, r3, ip
   22534:	orr	r0, r0, r7, lsl #24
   22538:	adds	r3, r3, r4
   2253c:	ldr	r4, [sp, #16]
   22540:	orr	r1, r1, r7, lsl #31
   22544:	ldr	r7, [sp, #124]	; 0x7c
   22548:	lsr	r5, r6, #19
   2254c:	eor	r1, r1, r0
   22550:	lsl	r0, r6, #3
   22554:	eor	r1, r1, sl, lsr #7
   22558:	adc	r1, r1, lr
   2255c:	orr	r5, r5, r7, lsl #13
   22560:	orr	r0, r0, r7, lsr #29
   22564:	lsl	ip, r7, #3
   22568:	eor	r0, r0, r5
   2256c:	ldr	r5, [sp, #16]
   22570:	lsr	r6, r7, #19
   22574:	orr	r6, r6, r4, lsl #13
   22578:	orr	r4, ip, r4, lsr #29
   2257c:	movw	ip, #43484	; 0xa9dc
   22580:	movt	ip, #23728	; 0x5cb0
   22584:	lsr	r5, r5, #6
   22588:	eor	r6, r6, r4
   2258c:	eor	r6, r6, r7, lsr #6
   22590:	orr	r5, r5, r7, lsl #26
   22594:	ldr	r7, [sp, #40]	; 0x28
   22598:	eor	r0, r0, r5
   2259c:	ldr	r5, [sp, #32]
   225a0:	adds	r0, r3, r0
   225a4:	mov	lr, r0
   225a8:	ldr	r3, [sp, #36]	; 0x24
   225ac:	lsr	r4, r7, #14
   225b0:	ldr	r0, [sp, #44]	; 0x2c
   225b4:	lsr	r7, r7, #18
   225b8:	str	lr, [sp, #136]	; 0x88
   225bc:	eor	r3, r5, r3
   225c0:	orr	r4, r4, r0, lsl #18
   225c4:	adc	r0, r1, r6
   225c8:	ldr	r1, [sp, #40]	; 0x28
   225cc:	adds	r2, lr, r2
   225d0:	ldr	r6, [sp, #44]	; 0x2c
   225d4:	str	r0, [sp, #140]	; 0x8c
   225d8:	adc	r0, r0, ip
   225dc:	ldr	ip, [sp, #44]	; 0x2c
   225e0:	and	r3, r3, r1
   225e4:	eor	r1, r3, r5
   225e8:	ldr	r3, [sp, #40]	; 0x28
   225ec:	orr	r7, r7, r6, lsl #14
   225f0:	lsr	r5, ip, #14
   225f4:	ldr	ip, [sp, #84]	; 0x54
   225f8:	lsl	r6, r3, #23
   225fc:	ldr	r3, [sp, #28]
   22600:	adds	r3, r2, r3
   22604:	eor	r2, r4, r7
   22608:	ldr	r7, [sp, #44]	; 0x2c
   2260c:	adc	lr, r0, ip
   22610:	adds	r3, r1, r3
   22614:	ldr	r1, [sp, #88]	; 0x58
   22618:	ldr	r0, [sp, #20]
   2261c:	orr	ip, r6, r7, lsr #9
   22620:	lsr	r4, r7, #18
   22624:	ldr	r6, [sp, #164]	; 0xa4
   22628:	eor	r2, r2, ip
   2262c:	eor	r0, r1, r0
   22630:	and	r0, r0, r7
   22634:	ldr	r7, [sp, #40]	; 0x28
   22638:	eor	r0, r0, r1
   2263c:	orr	ip, r8, r6
   22640:	adc	r0, r0, lr
   22644:	ldr	lr, [sp, #24]
   22648:	adds	r3, r3, r2
   2264c:	lsl	r2, r6, #30
   22650:	orr	r1, r4, r7, lsl #14
   22654:	ldr	r4, [sp, #44]	; 0x2c
   22658:	orr	r5, r5, r7, lsl #18
   2265c:	and	ip, ip, lr
   22660:	lsr	lr, r6, #28
   22664:	eor	r1, r1, r5
   22668:	lsl	r4, r4, #23
   2266c:	orr	r4, r4, r7, lsr #9
   22670:	ldr	r7, [sp, #72]	; 0x48
   22674:	eor	r4, r4, r1
   22678:	adc	r4, r0, r4
   2267c:	ldr	r0, [sp, #72]	; 0x48
   22680:	adds	fp, fp, r3
   22684:	orr	r5, r2, r7, lsr #2
   22688:	str	fp, [sp, #28]
   2268c:	orr	lr, lr, r7, lsl #4
   22690:	mov	r7, r6
   22694:	and	r6, r8, r6
   22698:	orr	ip, ip, r6
   2269c:	ldr	r6, [sp, #144]	; 0x90
   226a0:	lsl	r2, r7, #25
   226a4:	mov	fp, r0
   226a8:	lsr	r1, r0, #28
   226ac:	eor	lr, lr, r5
   226b0:	orr	r2, r2, fp, lsr #7
   226b4:	mov	r5, r7
   226b8:	lsl	r0, r0, #30
   226bc:	eor	lr, lr, r2
   226c0:	mov	r2, fp
   226c4:	orr	r1, r1, r7, lsl #4
   226c8:	adc	r6, r6, r4
   226cc:	orr	r0, r0, r7, lsr #2
   226d0:	adds	ip, lr, ip
   226d4:	orr	fp, r9, fp
   226d8:	lsl	r7, r2, #25
   226dc:	ldr	lr, [sp, #156]	; 0x9c
   226e0:	str	r6, [sp, #168]	; 0xa8
   226e4:	and	r2, r9, r2
   226e8:	eor	r0, r0, r1
   226ec:	ldr	r6, [sp, #152]	; 0x98
   226f0:	orr	r7, r7, r5, lsr #7
   226f4:	eor	r0, r0, r7
   226f8:	lsr	r1, lr, #1
   226fc:	lsr	lr, lr, #8
   22700:	and	fp, fp, r6
   22704:	ldr	r6, [sp, #184]	; 0xb8
   22708:	orr	fp, fp, r2
   2270c:	adc	fp, r0, fp
   22710:	adds	r3, ip, r3
   22714:	adc	ip, fp, r4
   22718:	ldr	fp, [sp, #128]	; 0x80
   2271c:	str	r3, [sp, #172]	; 0xac
   22720:	mov	r7, r6
   22724:	orr	r5, r1, r6, lsl #31
   22728:	str	ip, [sp, #176]	; 0xb0
   2272c:	orr	r3, lr, r7, lsl #24
   22730:	ldr	lr, [sp, #156]	; 0x9c
   22734:	lsr	r2, r7, #8
   22738:	lsr	r6, r6, #1
   2273c:	eor	r3, r3, r5
   22740:	ldr	r5, [sp, #132]	; 0x84
   22744:	lsl	ip, fp, #3
   22748:	lsr	r0, fp, #19
   2274c:	orr	r4, r2, lr, lsl #24
   22750:	movw	r2, #21429	; 0x53b5
   22754:	movt	r2, #33553	; 0x8311
   22758:	orr	r1, r6, lr, lsl #31
   2275c:	ldr	r6, [sp, #76]	; 0x4c
   22760:	lsr	lr, lr, #7
   22764:	orr	r0, r0, r5, lsl #13
   22768:	eor	r1, r1, r4
   2276c:	orr	lr, lr, r7, lsl #25
   22770:	orr	r4, ip, r5, lsr #29
   22774:	eor	r3, r3, lr
   22778:	lsl	ip, r5, #3
   2277c:	lsr	lr, r5, #19
   22780:	adds	r3, r3, r6
   22784:	ldr	r6, [sp, #56]	; 0x38
   22788:	eor	r0, r0, r4
   2278c:	orr	ip, ip, fp, lsr #29
   22790:	orr	lr, lr, fp, lsl #13
   22794:	lsr	r4, fp, #6
   22798:	ldr	fp, [sp, #116]	; 0x74
   2279c:	eor	r1, r1, r7, lsr #7
   227a0:	eor	ip, ip, lr
   227a4:	movw	lr, #35034	; 0x88da
   227a8:	movt	lr, #30457	; 0x76f9
   227ac:	orr	r4, r4, r5, lsl #26
   227b0:	ldr	r7, [sp, #168]	; 0xa8
   227b4:	eor	ip, ip, r5, lsr #6
   227b8:	adc	r1, r1, sl
   227bc:	adds	r3, r3, r6
   227c0:	eor	r0, r0, r4
   227c4:	ldr	sl, [sp, #28]
   227c8:	adc	r1, r1, fp
   227cc:	adds	fp, r3, r0
   227d0:	adc	r3, r1, ip
   227d4:	ldr	ip, [sp, #36]	; 0x24
   227d8:	adds	r2, fp, r2
   227dc:	str	fp, [sp, #144]	; 0x90
   227e0:	adc	lr, r3, lr
   227e4:	ldr	r0, [sp, #40]	; 0x28
   227e8:	lsr	r4, sl, #14
   227ec:	str	r3, [sp, #148]	; 0x94
   227f0:	ldr	fp, [sp, #88]	; 0x58
   227f4:	lsr	r5, sl, #18
   227f8:	orr	r4, r4, r7, lsl #18
   227fc:	orr	r5, r5, r7, lsl #14
   22800:	eor	r0, ip, r0
   22804:	lsl	r1, sl, #23
   22808:	and	r0, r0, sl
   2280c:	eor	r4, r4, r5
   22810:	lsr	r3, r7, #18
   22814:	eor	r0, r0, ip
   22818:	ldr	ip, [sp, #32]
   2281c:	orr	r1, r1, r7, lsr #9
   22820:	orr	r3, r3, sl, lsl #14
   22824:	eor	r4, r4, r1
   22828:	adds	r2, r2, ip
   2282c:	lsr	ip, r7, #14
   22830:	adc	lr, lr, fp
   22834:	adds	r2, r0, r2
   22838:	ldr	fp, [sp, #20]
   2283c:	orr	ip, ip, sl, lsl #18
   22840:	ldr	r0, [sp, #44]	; 0x2c
   22844:	eor	r3, r3, ip
   22848:	eor	r0, fp, r0
   2284c:	and	r0, r0, r7
   22850:	lsl	r7, r7, #23
   22854:	eor	r0, r0, fp
   22858:	adc	lr, r0, lr
   2285c:	ldr	r0, [sp, #164]	; 0xa4
   22860:	orr	r7, r7, sl, lsr #9
   22864:	adds	r2, r2, r4
   22868:	ldr	r5, [sp, #172]	; 0xac
   2286c:	eor	r7, r7, r3
   22870:	adc	lr, lr, r7
   22874:	ldr	sl, [sp, #176]	; 0xb0
   22878:	lsl	ip, r5, #30
   2287c:	and	r4, r0, r5
   22880:	orr	r6, r0, r5
   22884:	lsr	fp, r5, #28
   22888:	and	r6, r6, r8
   2288c:	orr	r1, ip, sl, lsr #2
   22890:	mov	ip, sl
   22894:	orr	r6, r6, r4
   22898:	orr	fp, fp, sl, lsl #4
   2289c:	mov	r4, r5
   228a0:	lsr	r0, sl, #28
   228a4:	eor	fp, fp, r1
   228a8:	mov	r1, sl
   228ac:	ldr	sl, [sp, #24]
   228b0:	lsl	ip, ip, #30
   228b4:	orr	r0, r0, r5, lsl #4
   228b8:	lsl	r3, r5, #25
   228bc:	orr	ip, ip, r5, lsr #2
   228c0:	adds	sl, sl, r2
   228c4:	lsl	r5, r1, #25
   228c8:	orr	r3, r3, r1, lsr #7
   228cc:	eor	ip, ip, r0
   228d0:	ldr	r0, [sp, #80]	; 0x50
   228d4:	str	sl, [sp, #84]	; 0x54
   228d8:	orr	r5, r5, r4, lsr #7
   228dc:	ldr	sl, [sp, #152]	; 0x98
   228e0:	eor	fp, fp, r3
   228e4:	eor	ip, ip, r5
   228e8:	lsr	r3, r0, #1
   228ec:	lsr	r4, r0, #8
   228f0:	ldr	r0, [sp, #92]	; 0x5c
   228f4:	adc	sl, sl, lr
   228f8:	adds	r6, fp, r6
   228fc:	str	sl, [sp, #88]	; 0x58
   22900:	ldr	sl, [sp, #72]	; 0x48
   22904:	lsr	r5, r0, #8
   22908:	orr	r3, r3, r0, lsl #31
   2290c:	orr	r7, sl, r1
   22910:	and	r1, sl, r1
   22914:	lsr	sl, r0, #1
   22918:	and	r7, r7, r9
   2291c:	orr	r7, r7, r1
   22920:	adc	r7, ip, r7
   22924:	adds	fp, r6, r2
   22928:	ldr	r6, [sp, #140]	; 0x8c
   2292c:	adc	lr, r7, lr
   22930:	mov	ip, r0
   22934:	ldr	r7, [sp, #136]	; 0x88
   22938:	orr	r4, r4, ip, lsl #24
   2293c:	str	lr, [sp, #180]	; 0xb4
   22940:	ldr	lr, [sp, #80]	; 0x50
   22944:	eor	r3, r3, r4
   22948:	lsl	r0, r7, #3
   2294c:	lsr	r1, r7, #19
   22950:	orr	r2, sl, lr, lsl #31
   22954:	mov	sl, lr
   22958:	orr	r5, r5, lr, lsl #24
   2295c:	movw	lr, #57259	; 0xdfab
   22960:	movt	lr, #61030	; 0xee66
   22964:	lsr	ip, sl, #7
   22968:	ldr	sl, [sp, #156]	; 0x9c
   2296c:	eor	r2, r2, r5
   22970:	orr	r4, r0, r6, lsr #29
   22974:	ldr	r5, [sp, #92]	; 0x5c
   22978:	lsl	r0, r6, #3
   2297c:	orr	r1, r1, r6, lsl #13
   22980:	orr	r0, r0, r7, lsr #29
   22984:	eor	r1, r1, r4
   22988:	lsr	r4, r7, #6
   2298c:	orr	ip, ip, r5, lsl #25
   22990:	eor	r2, r2, r5, lsr #7
   22994:	eor	r3, r3, ip
   22998:	lsr	ip, r6, #19
   2299c:	adds	r3, r3, sl
   229a0:	ldr	sl, [sp, #184]	; 0xb8
   229a4:	orr	r4, r4, r6, lsl #26
   229a8:	orr	ip, ip, r7, lsl #13
   229ac:	ldr	r7, [sp, #84]	; 0x54
   229b0:	eor	r1, r1, r4
   229b4:	eor	r0, r0, ip
   229b8:	movw	ip, #20818	; 0x5152
   229bc:	movt	ip, #38974	; 0x983e
   229c0:	eor	r0, r0, r6, lsr #6
   229c4:	ldr	r6, [sp, #60]	; 0x3c
   229c8:	adc	r2, r2, sl
   229cc:	ldr	sl, [sp, #8]
   229d0:	lsr	r4, r7, #14
   229d4:	lsr	r5, r7, #18
   229d8:	adds	r3, r3, sl
   229dc:	adc	r2, r2, r6
   229e0:	adds	sl, r3, r1
   229e4:	ldr	r6, [sp, #28]
   229e8:	adc	r0, r2, r0
   229ec:	adds	lr, sl, lr
   229f0:	lsl	r2, r7, #23
   229f4:	ldr	r3, [sp, #88]	; 0x58
   229f8:	adc	ip, r0, ip
   229fc:	str	sl, [sp, #152]	; 0x98
   22a00:	mov	sl, r7
   22a04:	str	r0, [sp, #156]	; 0x9c
   22a08:	orr	r4, r4, r3, lsl #18
   22a0c:	ldr	r3, [sp, #40]	; 0x28
   22a10:	eor	r1, r3, r6
   22a14:	ldr	r6, [sp, #88]	; 0x58
   22a18:	and	r1, r1, r7
   22a1c:	eor	r1, r1, r3
   22a20:	ldr	r7, [sp, #20]
   22a24:	ldr	r3, [sp, #36]	; 0x24
   22a28:	orr	r5, r5, r6, lsl #14
   22a2c:	orr	r2, r2, r6, lsr #9
   22a30:	eor	r4, r4, r5
   22a34:	ldr	r5, [sp, #168]	; 0xa8
   22a38:	lsr	r0, r6, #14
   22a3c:	eor	r4, r4, r2
   22a40:	adds	lr, lr, r3
   22a44:	ldr	r2, [sp, #84]	; 0x54
   22a48:	lsr	r3, r6, #18
   22a4c:	adc	ip, ip, r7
   22a50:	adds	lr, r1, lr
   22a54:	orr	r0, r0, sl, lsl #18
   22a58:	ldr	r7, [sp, #44]	; 0x2c
   22a5c:	orr	r3, r3, sl, lsl #14
   22a60:	lsr	sl, fp, #28
   22a64:	eor	r3, r3, r0
   22a68:	lsl	r0, fp, #30
   22a6c:	eor	r1, r7, r5
   22a70:	ldr	r5, [sp, #172]	; 0xac
   22a74:	and	r1, r1, r6
   22a78:	eor	r1, r1, r7
   22a7c:	lsl	r7, r6, #23
   22a80:	adc	ip, r1, ip
   22a84:	ldr	r1, [sp, #164]	; 0xa4
   22a88:	adds	lr, lr, r4
   22a8c:	orr	r7, r7, r2, lsr #9
   22a90:	orr	r6, r5, fp
   22a94:	and	r4, r5, fp
   22a98:	eor	r7, r7, r3
   22a9c:	lsl	r3, fp, #25
   22aa0:	adc	ip, ip, r7
   22aa4:	adds	r8, r8, lr
   22aa8:	and	r6, r6, r1
   22aac:	ldr	r1, [sp, #180]	; 0xb4
   22ab0:	adc	r9, r9, ip
   22ab4:	str	r8, [sp, #24]
   22ab8:	orr	r6, r6, r4
   22abc:	ldr	r8, [sp, #176]	; 0xb0
   22ac0:	str	r9, [sp, #76]	; 0x4c
   22ac4:	ldr	r9, [sp, #72]	; 0x48
   22ac8:	mov	r7, r1
   22acc:	orr	r2, r0, r1, lsr #2
   22ad0:	orr	sl, sl, r1, lsl #4
   22ad4:	orr	r3, r3, r7, lsr #7
   22ad8:	eor	sl, sl, r2
   22adc:	lsl	r0, r7, #30
   22ae0:	eor	sl, sl, r3
   22ae4:	mov	r3, r7
   22ae8:	lsr	r1, r1, #28
   22aec:	orr	r7, r8, r7
   22af0:	lsl	r5, r3, #25
   22af4:	adds	r6, sl, r6
   22af8:	and	r7, r7, r9
   22afc:	mov	r9, r8
   22b00:	orr	r1, r1, fp, lsl #4
   22b04:	and	r2, r9, r3
   22b08:	ldr	r9, [sp, #192]	; 0xc0
   22b0c:	orr	r0, r0, fp, lsr #2
   22b10:	orr	r7, r7, r2
   22b14:	orr	r5, r5, fp, lsr #7
   22b18:	eor	r0, r0, r1
   22b1c:	eor	r0, r0, r5
   22b20:	ldr	r5, [sp, #120]	; 0x78
   22b24:	adc	r7, r0, r7
   22b28:	adds	sl, r6, lr
   22b2c:	mov	r2, r9
   22b30:	lsr	r3, r9, #1
   22b34:	lsr	r4, r9, #8
   22b38:	ldr	r9, [sp, #196]	; 0xc4
   22b3c:	mov	r6, r9
   22b40:	lsr	r8, r9, #1
   22b44:	orr	r3, r3, r9, lsl #31
   22b48:	lsr	lr, r9, #8
   22b4c:	adc	r9, r7, ip
   22b50:	ldr	r7, [sp, #144]	; 0x90
   22b54:	mov	ip, r2
   22b58:	orr	r2, r8, r2, lsl #31
   22b5c:	ldr	r8, [sp, #148]	; 0x94
   22b60:	orr	lr, lr, ip, lsl #24
   22b64:	lsr	ip, ip, #7
   22b68:	eor	r2, r2, lr
   22b6c:	orr	r4, r4, r6, lsl #24
   22b70:	lsl	r0, r7, #3
   22b74:	lsr	r1, r7, #19
   22b78:	eor	r3, r3, r4
   22b7c:	movw	r4, #12816	; 0x3210
   22b80:	movt	r4, #11700	; 0x2db4
   22b84:	orr	lr, r0, r8, lsr #29
   22b88:	orr	r1, r1, r8, lsl #13
   22b8c:	orr	ip, ip, r6, lsl #25
   22b90:	eor	r1, r1, lr
   22b94:	ldr	lr, [sp, #80]	; 0x50
   22b98:	eor	r2, r2, r6, lsr #7
   22b9c:	eor	r3, r3, ip
   22ba0:	lsl	r0, r8, #3
   22ba4:	ldr	r6, [sp, #64]	; 0x40
   22ba8:	lsr	ip, r8, #19
   22bac:	orr	r0, r0, r7, lsr #29
   22bb0:	orr	ip, ip, r7, lsl #13
   22bb4:	adds	r3, r3, lr
   22bb8:	lsr	lr, r7, #6
   22bbc:	ldr	r7, [sp, #24]
   22bc0:	eor	r0, r0, ip
   22bc4:	movw	ip, #50797	; 0xc66d
   22bc8:	movt	ip, #43057	; 0xa831
   22bcc:	orr	lr, lr, r8, lsl #26
   22bd0:	eor	r0, r0, r8, lsr #6
   22bd4:	eor	r1, r1, lr
   22bd8:	ldr	lr, [sp, #92]	; 0x5c
   22bdc:	adc	r2, r2, lr
   22be0:	adds	r3, r3, r5
   22be4:	lsr	lr, r7, #14
   22be8:	adc	r2, r2, r6
   22bec:	adds	r3, r3, r1
   22bf0:	ldr	r6, [sp, #28]
   22bf4:	mov	r8, r3
   22bf8:	lsr	r5, r7, #18
   22bfc:	ldr	r3, [sp, #76]	; 0x4c
   22c00:	str	r8, [sp, #32]
   22c04:	ldr	r1, [sp, #84]	; 0x54
   22c08:	orr	lr, lr, r3, lsl #18
   22c0c:	adc	r3, r2, r0
   22c10:	ldr	r0, [sp, #76]	; 0x4c
   22c14:	lsl	r2, r7, #23
   22c18:	adds	r4, r8, r4
   22c1c:	eor	r1, r6, r1
   22c20:	ldr	r8, [sp, #168]	; 0xa8
   22c24:	adc	ip, r3, ip
   22c28:	and	r1, r1, r7
   22c2c:	str	r3, [sp, #160]	; 0xa0
   22c30:	ldr	r7, [sp, #44]	; 0x2c
   22c34:	eor	r1, r1, r6
   22c38:	orr	r5, r5, r0, lsl #14
   22c3c:	ldr	r0, [sp, #40]	; 0x28
   22c40:	eor	lr, lr, r5
   22c44:	ldr	r6, [sp, #76]	; 0x4c
   22c48:	ldr	r5, [sp, #88]	; 0x58
   22c4c:	adds	r4, r4, r0
   22c50:	adc	ip, ip, r7
   22c54:	ldr	r7, [sp, #24]
   22c58:	adds	r4, r1, r4
   22c5c:	lsr	r0, r6, #14
   22c60:	lsr	r3, r6, #18
   22c64:	eor	r1, r8, r5
   22c68:	orr	r2, r2, r6, lsr #9
   22c6c:	ldr	r5, [sp, #172]	; 0xac
   22c70:	and	r1, r1, r6
   22c74:	orr	r0, r0, r7, lsl #18
   22c78:	eor	r1, r1, r8
   22c7c:	eor	lr, lr, r2
   22c80:	orr	r3, r3, r7, lsl #14
   22c84:	adc	ip, r1, ip
   22c88:	ldr	r1, [sp, #24]
   22c8c:	lsl	r7, r6, #23
   22c90:	orr	r6, fp, sl
   22c94:	adds	lr, r4, lr
   22c98:	eor	r3, r3, r0
   22c9c:	lsl	r0, sl, #30
   22ca0:	and	r6, r6, r5
   22ca4:	ldr	r5, [sp, #72]	; 0x48
   22ca8:	lsr	r8, sl, #28
   22cac:	and	r4, fp, sl
   22cb0:	orr	r2, r0, r9, lsr #2
   22cb4:	orr	r6, r6, r4
   22cb8:	ldr	r0, [sp, #164]	; 0xa4
   22cbc:	orr	r7, r7, r1, lsr #9
   22cc0:	lsr	r1, r9, #28
   22cc4:	eor	r7, r7, r3
   22cc8:	lsl	r3, sl, #25
   22ccc:	adc	ip, ip, r7
   22cd0:	orr	r1, r1, sl, lsl #4
   22cd4:	orr	r8, r8, r9, lsl #4
   22cd8:	adds	r0, r0, lr
   22cdc:	orr	r3, r3, r9, lsr #7
   22ce0:	adc	r4, r5, ip
   22ce4:	eor	r8, r8, r2
   22ce8:	lsl	r5, r9, #25
   22cec:	eor	r8, r8, r3
   22cf0:	str	r0, [sp, #184]	; 0xb8
   22cf4:	lsl	r0, r9, #30
   22cf8:	adds	r6, r8, r6
   22cfc:	str	r4, [sp, #72]	; 0x48
   22d00:	orr	r5, r5, sl, lsr #7
   22d04:	orr	r0, r0, sl, lsr #2
   22d08:	eor	r0, r0, r1
   22d0c:	ldr	r1, [sp, #96]	; 0x60
   22d10:	eor	r0, r0, r5
   22d14:	ldr	r3, [sp, #176]	; 0xb0
   22d18:	ldr	r2, [sp, #180]	; 0xb4
   22d1c:	lsr	r4, r1, #8
   22d20:	orr	r7, r2, r9
   22d24:	and	r2, r2, r9
   22d28:	and	r7, r7, r3
   22d2c:	lsr	r3, r1, #1
   22d30:	orr	r7, r7, r2
   22d34:	ldr	r2, [sp, #200]	; 0xc8
   22d38:	adc	r7, r0, r7
   22d3c:	adds	r0, r6, lr
   22d40:	adc	ip, r7, ip
   22d44:	ldr	r7, [sp, #152]	; 0x98
   22d48:	movw	lr, #8511	; 0x213f
   22d4c:	movt	lr, #39163	; 0x98fb
   22d50:	str	r0, [sp, #92]	; 0x5c
   22d54:	str	ip, [sp, #188]	; 0xbc
   22d58:	ldr	ip, [sp, #96]	; 0x60
   22d5c:	lsr	r8, r2, #1
   22d60:	mov	r6, r2
   22d64:	lsr	r5, r2, #8
   22d68:	orr	r4, r4, r2, lsl #24
   22d6c:	orr	r3, r3, r2, lsl #31
   22d70:	lsl	r0, r7, #3
   22d74:	orr	r2, r8, ip, lsl #31
   22d78:	ldr	r8, [sp, #156]	; 0x9c
   22d7c:	eor	r3, r3, r4
   22d80:	orr	r5, r5, ip, lsl #24
   22d84:	lsr	ip, ip, #7
   22d88:	lsr	r1, r7, #19
   22d8c:	eor	r2, r2, r5
   22d90:	orr	ip, ip, r6, lsl #25
   22d94:	orr	r4, r0, r8, lsr #29
   22d98:	mov	r5, r8
   22d9c:	eor	r3, r3, ip
   22da0:	orr	r1, r1, r8, lsl #13
   22da4:	lsr	ip, r8, #19
   22da8:	lsl	r0, r8, #3
   22dac:	ldr	r8, [sp, #192]	; 0xc0
   22db0:	eor	r1, r1, r4
   22db4:	orr	ip, ip, r7, lsl #13
   22db8:	lsr	r4, r7, #6
   22dbc:	orr	r0, r0, r7, lsr #29
   22dc0:	ldr	r7, [sp, #184]	; 0xb8
   22dc4:	eor	r2, r2, r6, lsr #7
   22dc8:	adds	r3, r3, r8
   22dcc:	ldr	r8, [sp, #12]
   22dd0:	orr	r4, r4, r5, lsl #26
   22dd4:	eor	r0, r0, ip
   22dd8:	movw	ip, #10184	; 0x27c8
   22ddc:	movt	ip, #45059	; 0xb003
   22de0:	ldr	r6, [sp, #196]	; 0xc4
   22de4:	eor	r1, r1, r4
   22de8:	eor	r0, r0, r5, lsr #6
   22dec:	lsr	r4, r7, #14
   22df0:	lsr	r5, r7, #18
   22df4:	adc	r2, r2, r6
   22df8:	adds	r3, r3, r8
   22dfc:	mov	r8, r7
   22e00:	ldrd	r6, [sp, #68]	; 0x44
   22e04:	adc	r2, r2, r6
   22e08:	adds	r3, r3, r1
   22e0c:	ldr	r1, [sp, #24]
   22e10:	orr	r4, r4, r7, lsl #18
   22e14:	adc	r0, r2, r0
   22e18:	adds	lr, r3, lr
   22e1c:	ldr	r7, [sp, #72]	; 0x48
   22e20:	adc	ip, r0, ip
   22e24:	lsl	r2, r8, #23
   22e28:	str	r3, [sp, #36]	; 0x24
   22e2c:	ldr	r6, [sp, #84]	; 0x54
   22e30:	str	r0, [sp, #164]	; 0xa4
   22e34:	ldr	r0, [sp, #28]
   22e38:	orr	r5, r5, r7, lsl #14
   22e3c:	mov	r7, r8
   22e40:	eor	r1, r6, r1
   22e44:	eor	r4, r4, r5
   22e48:	ldr	r5, [sp, #76]	; 0x4c
   22e4c:	and	r1, r1, r8
   22e50:	ldr	r8, [sp, #168]	; 0xa8
   22e54:	adds	lr, lr, r0
   22e58:	eor	r1, r1, r6
   22e5c:	ldr	r6, [sp, #72]	; 0x48
   22e60:	adc	ip, ip, r8
   22e64:	ldr	r8, [sp, #88]	; 0x58
   22e68:	adds	lr, r1, lr
   22e6c:	lsr	r0, r6, #14
   22e70:	lsr	r3, r6, #18
   22e74:	orr	r2, r2, r6, lsr #9
   22e78:	eor	r1, r8, r5
   22e7c:	orr	r0, r0, r7, lsl #18
   22e80:	mov	r5, r7
   22e84:	and	r1, r1, r6
   22e88:	orr	r3, r3, r7, lsl #14
   22e8c:	eor	r4, r4, r2
   22e90:	eor	r1, r1, r8
   22e94:	lsl	r7, r6, #23
   22e98:	adc	ip, r1, ip
   22e9c:	ldr	r1, [sp, #92]	; 0x5c
   22ea0:	adds	lr, lr, r4
   22ea4:	eor	r3, r3, r0
   22ea8:	orr	r7, r7, r5, lsr #9
   22eac:	eor	r7, r7, r3
   22eb0:	adc	ip, ip, r7
   22eb4:	orr	r6, sl, r1
   22eb8:	mov	r4, r1
   22ebc:	lsl	r0, r1, #30
   22ec0:	lsr	r8, r1, #28
   22ec4:	ldr	r1, [sp, #188]	; 0xbc
   22ec8:	mov	r5, r4
   22ecc:	and	r6, r6, fp
   22ed0:	and	r4, sl, r4
   22ed4:	lsl	r3, r5, #25
   22ed8:	orr	r6, r6, r4
   22edc:	ldr	r4, [sp, #176]	; 0xb0
   22ee0:	orr	r2, r0, r1, lsr #2
   22ee4:	ldr	r0, [sp, #172]	; 0xac
   22ee8:	mov	r7, r1
   22eec:	orr	r8, r8, r1, lsl #4
   22ef0:	lsr	r1, r1, #28
   22ef4:	orr	r3, r3, r7, lsr #7
   22ef8:	eor	r8, r8, r2
   22efc:	orr	r1, r1, r5, lsl #4
   22f00:	adds	r0, r0, lr
   22f04:	eor	r8, r8, r3
   22f08:	adc	r4, r4, ip
   22f0c:	mov	r3, r7
   22f10:	str	r0, [sp, #28]
   22f14:	lsl	r0, r7, #30
   22f18:	orr	r7, r9, r7
   22f1c:	str	r4, [sp, #80]	; 0x50
   22f20:	and	r2, r9, r3
   22f24:	adds	r6, r8, r6
   22f28:	ldr	r4, [sp, #180]	; 0xb4
   22f2c:	orr	r0, r0, r5, lsr #2
   22f30:	lsl	r5, r3, #25
   22f34:	eor	r0, r0, r1
   22f38:	ldr	r1, [sp, #100]	; 0x64
   22f3c:	and	r7, r7, r4
   22f40:	ldr	r4, [sp, #92]	; 0x5c
   22f44:	orr	r7, r7, r2
   22f48:	ldr	r2, [sp, #208]	; 0xd0
   22f4c:	lsr	r3, r1, #1
   22f50:	orr	r5, r5, r4, lsr #7
   22f54:	lsr	r4, r1, #8
   22f58:	eor	r0, r0, r5
   22f5c:	lsr	r8, r2, #1
   22f60:	adc	r7, r0, r7
   22f64:	adds	r0, r6, lr
   22f68:	ldr	r6, [sp, #32]
   22f6c:	adc	ip, r7, ip
   22f70:	orr	r4, r4, r2, lsl #24
   22f74:	mov	r7, r2
   22f78:	orr	r3, r3, r2, lsl #31
   22f7c:	str	r0, [sp, #176]	; 0xb0
   22f80:	movw	lr, #3812	; 0xee4
   22f84:	movt	lr, #48879	; 0xbeef
   22f88:	str	ip, [sp, #192]	; 0xc0
   22f8c:	lsr	r5, r2, #8
   22f90:	ldr	ip, [sp, #100]	; 0x64
   22f94:	eor	r3, r3, r4
   22f98:	lsl	r0, r6, #3
   22f9c:	lsr	r1, r6, #19
   22fa0:	orr	r2, r8, ip, lsl #31
   22fa4:	ldr	r8, [sp, #160]	; 0xa0
   22fa8:	orr	r5, r5, ip, lsl #24
   22fac:	lsr	ip, ip, #7
   22fb0:	eor	r2, r2, r5
   22fb4:	orr	ip, ip, r7, lsl #25
   22fb8:	orr	r4, r0, r8, lsr #29
   22fbc:	orr	r1, r1, r8, lsl #13
   22fc0:	eor	r3, r3, ip
   22fc4:	lsl	r0, r8, #3
   22fc8:	eor	r1, r1, r4
   22fcc:	ldr	r4, [sp, #96]	; 0x60
   22fd0:	lsr	ip, r8, #19
   22fd4:	eor	r2, r2, r7, lsr #7
   22fd8:	orr	ip, ip, r6, lsl #13
   22fdc:	ldr	r7, [sp, #200]	; 0xc8
   22fe0:	orr	r0, r0, r6, lsr #29
   22fe4:	adds	r3, r3, r4
   22fe8:	lsr	r4, r6, #6
   22fec:	ldr	r6, [sp, #16]
   22ff0:	eor	r0, r0, ip
   22ff4:	movw	ip, #32711	; 0x7fc7
   22ff8:	movt	ip, #48985	; 0xbf59
   22ffc:	adc	r2, r2, r7
   23000:	ldr	r7, [sp, #28]
   23004:	orr	r4, r4, r8, lsl #26
   23008:	eor	r0, r0, r8, lsr #6
   2300c:	ldr	r8, [sp, #24]
   23010:	adds	r3, r3, r6
   23014:	eor	r1, r1, r4
   23018:	ldr	r6, [sp, #124]	; 0x7c
   2301c:	lsr	r4, r7, #14
   23020:	lsr	r5, r7, #18
   23024:	adc	r2, r2, r6
   23028:	ldr	r6, [sp, #80]	; 0x50
   2302c:	adds	r3, r3, r1
   23030:	mov	r7, r3
   23034:	adc	r3, r2, r0
   23038:	ldr	r0, [sp, #84]	; 0x54
   2303c:	adds	lr, r7, lr
   23040:	adc	ip, r3, ip
   23044:	str	r7, [sp, #40]	; 0x28
   23048:	ldr	r7, [sp, #72]	; 0x48
   2304c:	orr	r5, r5, r6, lsl #14
   23050:	str	r3, [sp, #168]	; 0xa8
   23054:	orr	r4, r4, r6, lsl #18
   23058:	ldr	r2, [sp, #184]	; 0xb8
   2305c:	adds	lr, lr, r0
   23060:	eor	r4, r4, r5
   23064:	ldr	r6, [sp, #28]
   23068:	ldr	r5, [sp, #88]	; 0x58
   2306c:	eor	r1, r8, r2
   23070:	and	r1, r1, r6
   23074:	lsl	r2, r6, #23
   23078:	eor	r1, r1, r8
   2307c:	ldr	r8, [sp, #80]	; 0x50
   23080:	adc	ip, ip, r5
   23084:	adds	lr, r1, lr
   23088:	ldr	r5, [sp, #76]	; 0x4c
   2308c:	lsr	r0, r8, #14
   23090:	lsr	r3, r8, #18
   23094:	eor	r1, r5, r7
   23098:	orr	r2, r2, r8, lsr #9
   2309c:	and	r1, r1, r8
   230a0:	orr	r0, r0, r6, lsl #18
   230a4:	eor	r1, r1, r5
   230a8:	ldr	r5, [sp, #92]	; 0x5c
   230ac:	orr	r3, r3, r6, lsl #14
   230b0:	adc	ip, r1, ip
   230b4:	eor	r4, r4, r2
   230b8:	lsl	r7, r8, #23
   230bc:	ldr	r1, [sp, #176]	; 0xb0
   230c0:	adds	lr, lr, r4
   230c4:	eor	r3, r3, r0
   230c8:	orr	r6, r5, r1
   230cc:	mov	r4, r1
   230d0:	lsl	r0, r1, #30
   230d4:	lsr	r8, r1, #28
   230d8:	ldr	r1, [sp, #28]
   230dc:	and	r6, r6, sl
   230e0:	orr	r7, r7, r1, lsr #9
   230e4:	ldr	r1, [sp, #192]	; 0xc0
   230e8:	eor	r7, r7, r3
   230ec:	adc	ip, ip, r7
   230f0:	adds	fp, fp, lr
   230f4:	str	fp, [sp, #84]	; 0x54
   230f8:	orr	r2, r0, r1, lsr #2
   230fc:	mov	r0, r5
   23100:	ldr	fp, [sp, #180]	; 0xb4
   23104:	mov	r5, r4
   23108:	mov	r7, r1
   2310c:	lsl	r3, r5, #25
   23110:	and	r4, r0, r4
   23114:	orr	r8, r8, r1, lsl #4
   23118:	orr	r6, r6, r4
   2311c:	mov	r4, r5
   23120:	orr	r3, r3, r7, lsr #7
   23124:	eor	r8, r8, r2
   23128:	lsl	r0, r7, #30
   2312c:	adc	fp, fp, ip
   23130:	lsr	r1, r1, #28
   23134:	eor	r8, r8, r3
   23138:	mov	r3, r7
   2313c:	orr	r0, r0, r5, lsr #2
   23140:	adds	r6, r8, r6
   23144:	str	fp, [sp, #88]	; 0x58
   23148:	orr	r1, r1, r5, lsl #4
   2314c:	ldr	fp, [sp, #188]	; 0xbc
   23150:	lsl	r5, r7, #25
   23154:	eor	r0, r0, r1
   23158:	orr	r5, r5, r4, lsr #7
   2315c:	eor	r0, r0, r5
   23160:	and	r2, fp, r3
   23164:	orr	r7, fp, r7
   23168:	ldr	fp, [sp, #104]	; 0x68
   2316c:	and	r7, r7, r9
   23170:	orr	r7, r7, r2
   23174:	ldr	r2, [sp, #108]	; 0x6c
   23178:	adc	r7, r0, r7
   2317c:	lsr	r3, fp, #1
   23180:	lsr	r4, fp, #8
   23184:	adds	fp, r6, lr
   23188:	ldr	r6, [sp, #36]	; 0x24
   2318c:	adc	ip, r7, ip
   23190:	lsr	r8, r2, #1
   23194:	movw	lr, #36802	; 0x8fc2
   23198:	movt	lr, #15784	; 0x3da8
   2319c:	ldr	r7, [sp, #164]	; 0xa4
   231a0:	orr	r4, r4, r2, lsl #24
   231a4:	str	ip, [sp, #96]	; 0x60
   231a8:	orr	r3, r3, r2, lsl #31
   231ac:	ldr	ip, [sp, #104]	; 0x68
   231b0:	lsr	r5, r2, #8
   231b4:	lsl	r0, r6, #3
   231b8:	eor	r3, r3, r4
   231bc:	lsr	r1, r6, #19
   231c0:	orr	r4, r0, r7, lsr #29
   231c4:	orr	r1, r1, r7, lsl #13
   231c8:	orr	r2, r8, ip, lsl #31
   231cc:	ldr	r8, [sp, #108]	; 0x6c
   231d0:	orr	r5, r5, ip, lsl #24
   231d4:	eor	r1, r1, r4
   231d8:	lsr	ip, ip, #7
   231dc:	ldr	r4, [sp, #100]	; 0x64
   231e0:	lsl	r0, r7, #3
   231e4:	eor	r2, r2, r5
   231e8:	orr	ip, ip, r8, lsl #25
   231ec:	orr	r0, r0, r6, lsr #29
   231f0:	eor	r3, r3, ip
   231f4:	lsr	ip, r7, #19
   231f8:	adds	r3, r3, r4
   231fc:	lsr	r4, r6, #6
   23200:	orr	ip, ip, r6, lsl #13
   23204:	ldr	r6, [sp, #128]	; 0x80
   23208:	orr	r4, r4, r7, lsl #26
   2320c:	eor	r2, r2, r8, lsr #7
   23210:	eor	r0, r0, ip
   23214:	movw	ip, #3059	; 0xbf3
   23218:	movt	ip, #50912	; 0xc6e0
   2321c:	eor	r1, r1, r4
   23220:	eor	r0, r0, r7, lsr #6
   23224:	ldr	r4, [sp, #208]	; 0xd0
   23228:	ldr	r7, [sp, #84]	; 0x54
   2322c:	ldr	r8, [sp, #88]	; 0x58
   23230:	adc	r2, r2, r4
   23234:	adds	r3, r3, r6
   23238:	ldr	r6, [sp, #132]	; 0x84
   2323c:	lsr	r4, r7, #14
   23240:	lsr	r5, r7, #18
   23244:	orr	r4, r4, r8, lsl #18
   23248:	orr	r5, r5, r8, lsl #14
   2324c:	adc	r2, r2, r6
   23250:	adds	r3, r3, r1
   23254:	ldr	r1, [sp, #28]
   23258:	adc	r0, r2, r0
   2325c:	adds	lr, r3, lr
   23260:	lsl	r2, r7, #23
   23264:	ldr	r6, [sp, #184]	; 0xb8
   23268:	adc	ip, r0, ip
   2326c:	eor	r4, r4, r5
   23270:	str	r3, [sp, #20]
   23274:	lsr	r3, r8, #18
   23278:	str	r0, [sp, #172]	; 0xac
   2327c:	ldr	r0, [sp, #24]
   23280:	orr	r3, r3, r7, lsl #14
   23284:	eor	r1, r6, r1
   23288:	ldr	r5, [sp, #80]	; 0x50
   2328c:	and	r1, r1, r7
   23290:	eor	r1, r1, r6
   23294:	mov	r6, r8
   23298:	adds	lr, lr, r0
   2329c:	lsr	r0, r8, #14
   232a0:	ldr	r8, [sp, #76]	; 0x4c
   232a4:	orr	r2, r2, r6, lsr #9
   232a8:	orr	r0, r0, r7, lsl #18
   232ac:	eor	r4, r4, r2
   232b0:	lsl	r7, r6, #23
   232b4:	eor	r3, r3, r0
   232b8:	lsl	r0, fp, #30
   232bc:	adc	ip, ip, r8
   232c0:	ldr	r8, [sp, #72]	; 0x48
   232c4:	adds	lr, r1, lr
   232c8:	eor	r1, r8, r5
   232cc:	ldr	r5, [sp, #176]	; 0xb0
   232d0:	and	r1, r1, r6
   232d4:	eor	r1, r1, r8
   232d8:	lsr	r8, fp, #28
   232dc:	adc	ip, r1, ip
   232e0:	adds	lr, lr, r4
   232e4:	ldr	r4, [sp, #92]	; 0x5c
   232e8:	orr	r6, r5, fp
   232ec:	ldr	r1, [sp, #96]	; 0x60
   232f0:	and	r6, r6, r4
   232f4:	ldr	r4, [sp, #84]	; 0x54
   232f8:	orr	r2, r0, r1, lsr #2
   232fc:	orr	r8, r8, r1, lsl #4
   23300:	orr	r7, r7, r4, lsr #9
   23304:	and	r4, r5, fp
   23308:	eor	r8, r8, r2
   2330c:	orr	r6, r6, r4
   23310:	mov	r4, r1
   23314:	lsr	r1, r1, #28
   23318:	eor	r7, r7, r3
   2331c:	lsl	r0, r4, #30
   23320:	adc	ip, ip, r7
   23324:	adds	sl, sl, lr
   23328:	lsl	r3, fp, #25
   2332c:	adc	r9, r9, ip
   23330:	lsl	r5, r4, #25
   23334:	str	sl, [sp, #76]	; 0x4c
   23338:	orr	r1, r1, fp, lsl #4
   2333c:	ldr	sl, [sp, #192]	; 0xc0
   23340:	orr	r3, r3, r4, lsr #7
   23344:	str	r9, [sp, #100]	; 0x64
   23348:	orr	r0, r0, fp, lsr #2
   2334c:	ldr	r9, [sp, #188]	; 0xbc
   23350:	orr	r5, r5, fp, lsr #7
   23354:	eor	r8, r8, r3
   23358:	eor	r0, r0, r1
   2335c:	adds	r6, r8, r6
   23360:	eor	r0, r0, r5
   23364:	orr	r7, sl, r4
   23368:	and	r2, sl, r4
   2336c:	and	r7, r7, r9
   23370:	ldr	r9, [sp, #48]	; 0x30
   23374:	orr	r7, r7, r2
   23378:	ldr	r2, [sp, #112]	; 0x70
   2337c:	adc	r7, r0, r7
   23380:	lsr	r3, r9, #1
   23384:	lsr	r4, r9, #8
   23388:	adds	r9, r6, lr
   2338c:	movw	lr, #42789	; 0xa725
   23390:	movt	lr, #37642	; 0x930a
   23394:	adc	sl, r7, ip
   23398:	orr	r3, r3, r2, lsl #31
   2339c:	orr	r4, r4, r2, lsl #24
   233a0:	ldr	r7, [sp, #40]	; 0x28
   233a4:	mov	r6, r2
   233a8:	lsr	r8, r2, #1
   233ac:	ldr	ip, [sp, #48]	; 0x30
   233b0:	eor	r3, r3, r4
   233b4:	lsr	r5, r2, #8
   233b8:	ldr	r4, [sp, #168]	; 0xa8
   233bc:	lsl	r0, r7, #3
   233c0:	lsr	r1, r7, #19
   233c4:	orr	r2, r8, ip, lsl #31
   233c8:	ldr	r8, [sp, #136]	; 0x88
   233cc:	orr	r5, r5, ip, lsl #24
   233d0:	lsr	ip, ip, #7
   233d4:	orr	r1, r1, r4, lsl #13
   233d8:	eor	r2, r2, r5
   233dc:	mov	r5, r6
   233e0:	orr	ip, ip, r6, lsl #25
   233e4:	mov	r6, r4
   233e8:	orr	r4, r0, r4, lsr #29
   233ec:	eor	r3, r3, ip
   233f0:	eor	r2, r2, r5, lsr #7
   233f4:	eor	r1, r1, r4
   233f8:	ldr	r4, [sp, #104]	; 0x68
   233fc:	lsr	ip, r6, #19
   23400:	lsl	r0, r6, #3
   23404:	orr	ip, ip, r7, lsl #13
   23408:	orr	r0, r0, r7, lsr #29
   2340c:	adds	r3, r3, r4
   23410:	lsr	r4, r7, #6
   23414:	ldr	r7, [sp, #76]	; 0x4c
   23418:	eor	r0, r0, ip
   2341c:	movw	ip, #37191	; 0x9147
   23420:	movt	ip, #54695	; 0xd5a7
   23424:	orr	r4, r4, r6, lsl #26
   23428:	eor	r0, r0, r6, lsr #6
   2342c:	ldr	r6, [sp, #28]
   23430:	eor	r1, r1, r4
   23434:	ldr	r4, [sp, #108]	; 0x6c
   23438:	lsr	r5, r7, #18
   2343c:	adc	r2, r2, r4
   23440:	adds	r3, r3, r8
   23444:	ldr	r8, [sp, #140]	; 0x8c
   23448:	lsr	r4, r7, #14
   2344c:	adc	r2, r2, r8
   23450:	adds	r3, r3, r1
   23454:	ldr	r1, [sp, #84]	; 0x54
   23458:	mov	r7, r3
   2345c:	adc	r3, r2, r0
   23460:	adds	lr, r7, lr
   23464:	ldr	r8, [sp, #100]	; 0x64
   23468:	str	r7, [sp, #44]	; 0x2c
   2346c:	adc	ip, r3, ip
   23470:	ldr	r7, [sp, #76]	; 0x4c
   23474:	eor	r1, r6, r1
   23478:	str	r3, [sp, #104]	; 0x68
   2347c:	mov	r3, r6
   23480:	ldr	r0, [sp, #184]	; 0xb8
   23484:	mov	r6, r8
   23488:	orr	r5, r5, r8, lsl #14
   2348c:	orr	r4, r4, r8, lsl #18
   23490:	lsl	r2, r7, #23
   23494:	and	r1, r1, r7
   23498:	eor	r1, r1, r3
   2349c:	lsr	r3, r8, #18
   234a0:	eor	r4, r4, r5
   234a4:	orr	r2, r2, r8, lsr #9
   234a8:	adds	lr, lr, r0
   234ac:	ldr	r5, [sp, #88]	; 0x58
   234b0:	lsr	r0, r8, #14
   234b4:	ldr	r8, [sp, #72]	; 0x48
   234b8:	eor	r4, r4, r2
   234bc:	orr	r3, r3, r7, lsl #14
   234c0:	orr	r0, r0, r7, lsl #18
   234c4:	eor	r3, r3, r0
   234c8:	lsl	r0, r9, #30
   234cc:	adc	ip, ip, r8
   234d0:	ldr	r8, [sp, #80]	; 0x50
   234d4:	adds	lr, r1, lr
   234d8:	orr	r2, r0, sl, lsr #2
   234dc:	ldr	r0, [sp, #92]	; 0x5c
   234e0:	eor	r1, r8, r5
   234e4:	mov	r5, r7
   234e8:	lsl	r7, r6, #23
   234ec:	and	r1, r1, r6
   234f0:	orr	r6, fp, r9
   234f4:	eor	r1, r1, r8
   234f8:	orr	r7, r7, r5, lsr #9
   234fc:	adc	ip, r1, ip
   23500:	adds	lr, lr, r4
   23504:	ldr	r4, [sp, #176]	; 0xb0
   23508:	eor	r7, r7, r3
   2350c:	lsr	r8, r9, #28
   23510:	adc	ip, ip, r7
   23514:	lsl	r3, r9, #25
   23518:	adds	r0, r0, lr
   2351c:	orr	r8, r8, sl, lsl #4
   23520:	orr	r3, r3, sl, lsr #7
   23524:	str	r0, [sp, #72]	; 0x48
   23528:	and	r6, r6, r4
   2352c:	and	r4, fp, r9
   23530:	lsr	r1, sl, #28
   23534:	orr	r6, r6, r4
   23538:	ldr	r4, [sp, #188]	; 0xbc
   2353c:	eor	r8, r8, r2
   23540:	eor	r8, r8, r3
   23544:	lsl	r0, sl, #30
   23548:	ldr	r3, [sp, #192]	; 0xc0
   2354c:	lsl	r5, sl, #25
   23550:	orr	r1, r1, r9, lsl #4
   23554:	orr	r0, r0, r9, lsr #2
   23558:	adc	r4, r4, ip
   2355c:	orr	r5, r5, r9, lsr #7
   23560:	adds	r6, r8, r6
   23564:	eor	r0, r0, r1
   23568:	ldr	r1, [sp, #52]	; 0x34
   2356c:	str	r4, [sp, #92]	; 0x5c
   23570:	eor	r0, r0, r5
   23574:	ldr	r4, [sp, #96]	; 0x60
   23578:	orr	r7, r4, sl
   2357c:	and	r2, r4, sl
   23580:	lsr	r4, r1, #8
   23584:	and	r7, r7, r3
   23588:	lsr	r3, r1, #1
   2358c:	orr	r7, r7, r2
   23590:	ldr	r2, [sp, #204]	; 0xcc
   23594:	adc	r7, r0, r7
   23598:	adds	lr, r6, lr
   2359c:	ldr	r0, [sp, #20]
   235a0:	adc	ip, r7, ip
   235a4:	str	lr, [sp, #184]	; 0xb8
   235a8:	ldr	lr, [sp, #52]	; 0x34
   235ac:	lsr	r8, r2, #1
   235b0:	mov	r6, r2
   235b4:	str	ip, [sp, #188]	; 0xbc
   235b8:	lsr	r5, r2, #8
   235bc:	ldr	r7, [sp, #172]	; 0xac
   235c0:	movw	ip, #33391	; 0x826f
   235c4:	movt	ip, #57347	; 0xe003
   235c8:	orr	r4, r4, r2, lsl #24
   235cc:	orr	r3, r3, r2, lsl #31
   235d0:	orr	r5, r5, lr, lsl #24
   235d4:	orr	r2, r8, lr, lsl #31
   235d8:	ldr	r8, [sp, #48]	; 0x30
   235dc:	eor	r3, r3, r4
   235e0:	lsr	lr, lr, #7
   235e4:	eor	r2, r2, r5
   235e8:	lsr	r1, r0, #19
   235ec:	orr	lr, lr, r6, lsl #25
   235f0:	eor	r2, r2, r6, lsr #7
   235f4:	eor	r3, r3, lr
   235f8:	lsl	r0, r0, #3
   235fc:	adds	r3, r3, r8
   23600:	ldr	r8, [sp, #20]
   23604:	orr	r1, r1, r7, lsl #13
   23608:	orr	r4, r0, r7, lsr #29
   2360c:	ldr	r6, [sp, #72]	; 0x48
   23610:	lsr	lr, r7, #19
   23614:	lsl	r0, r7, #3
   23618:	eor	r1, r1, r4
   2361c:	ldr	r5, [sp, #112]	; 0x70
   23620:	orr	lr, lr, r8, lsl #13
   23624:	lsr	r4, r8, #6
   23628:	orr	r0, r0, r8, lsr #29
   2362c:	ldr	r8, [sp, #148]	; 0x94
   23630:	orr	r4, r4, r7, lsl #26
   23634:	adc	r2, r2, r5
   23638:	ldr	r5, [sp, #144]	; 0x90
   2363c:	eor	r0, r0, lr
   23640:	eor	r1, r1, r4
   23644:	eor	r0, r0, r7, lsr #6
   23648:	movw	lr, #25425	; 0x6351
   2364c:	movt	lr, #1738	; 0x6ca
   23650:	ldr	r7, [sp, #84]	; 0x54
   23654:	lsr	r4, r6, #14
   23658:	adds	r3, r3, r5
   2365c:	lsr	r5, r6, #18
   23660:	adc	r2, r2, r8
   23664:	adds	r3, r3, r1
   23668:	ldr	r1, [sp, #76]	; 0x4c
   2366c:	adc	r0, r2, r0
   23670:	adds	ip, r3, ip
   23674:	lsl	r2, r6, #23
   23678:	ldr	r8, [sp, #92]	; 0x5c
   2367c:	adc	lr, r0, lr
   23680:	str	r3, [sp, #24]
   23684:	str	r0, [sp, #108]	; 0x6c
   23688:	eor	r1, r7, r1
   2368c:	ldr	r0, [sp, #28]
   23690:	and	r1, r1, r6
   23694:	eor	r1, r1, r7
   23698:	ldr	r7, [sp, #80]	; 0x50
   2369c:	orr	r5, r5, r8, lsl #14
   236a0:	orr	r4, r4, r8, lsl #18
   236a4:	orr	r2, r2, r8, lsr #9
   236a8:	adds	ip, ip, r0
   236ac:	eor	r4, r4, r5
   236b0:	lsr	r3, r8, #18
   236b4:	mov	r5, r8
   236b8:	lsr	r0, r8, #14
   236bc:	ldr	r8, [sp, #100]	; 0x64
   236c0:	adc	lr, lr, r7
   236c4:	adds	ip, r1, ip
   236c8:	orr	r3, r3, r6, lsl #14
   236cc:	ldr	r7, [sp, #88]	; 0x58
   236d0:	orr	r0, r0, r6, lsl #18
   236d4:	eor	r4, r4, r2
   236d8:	eor	r3, r3, r0
   236dc:	eor	r1, r7, r8
   236e0:	and	r1, r1, r5
   236e4:	eor	r1, r1, r7
   236e8:	lsl	r7, r5, #23
   236ec:	ldr	r5, [sp, #184]	; 0xb8
   236f0:	adc	lr, r1, lr
   236f4:	adds	ip, ip, r4
   236f8:	ldr	r1, [sp, #188]	; 0xbc
   236fc:	orr	r6, r9, r5
   23700:	mov	r4, r5
   23704:	lsl	r0, r5, #30
   23708:	lsr	r8, r5, #28
   2370c:	ldr	r5, [sp, #72]	; 0x48
   23710:	and	r6, r6, fp
   23714:	orr	r2, r0, r1, lsr #2
   23718:	ldr	r0, [sp, #176]	; 0xb0
   2371c:	orr	r8, r8, r1, lsl #4
   23720:	eor	r8, r8, r2
   23724:	orr	r7, r7, r5, lsr #9
   23728:	mov	r5, r4
   2372c:	and	r4, r9, r4
   23730:	orr	r6, r6, r4
   23734:	mov	r4, r1
   23738:	lsr	r1, r1, #28
   2373c:	eor	r7, r7, r3
   23740:	lsl	r3, r5, #25
   23744:	mov	r2, r4
   23748:	ldr	r4, [sp, #192]	; 0xc0
   2374c:	adc	lr, lr, r7
   23750:	adds	r0, r0, ip
   23754:	orr	r3, r3, r2, lsr #7
   23758:	orr	r7, sl, r2
   2375c:	str	r0, [sp, #80]	; 0x50
   23760:	lsl	r0, r2, #30
   23764:	eor	r8, r8, r3
   23768:	ldr	r3, [sp, #96]	; 0x60
   2376c:	orr	r1, r1, r5, lsl #4
   23770:	orr	r0, r0, r5, lsr #2
   23774:	adc	r4, r4, lr
   23778:	adds	r6, r8, r6
   2377c:	eor	r0, r0, r1
   23780:	ldr	r1, [sp, #56]	; 0x38
   23784:	str	r4, [sp, #192]	; 0xc0
   23788:	mov	r4, r5
   2378c:	lsl	r5, r2, #25
   23790:	and	r7, r7, r3
   23794:	and	r2, sl, r2
   23798:	orr	r5, r5, r4, lsr #7
   2379c:	orr	r7, r7, r2
   237a0:	ldr	r2, [sp, #116]	; 0x74
   237a4:	eor	r0, r0, r5
   237a8:	lsr	r3, r1, #1
   237ac:	adc	r7, r0, r7
   237b0:	adds	ip, r6, ip
   237b4:	lsr	r4, r1, #8
   237b8:	adc	lr, r7, lr
   237bc:	ldr	r7, [sp, #44]	; 0x2c
   237c0:	movw	r6, #28272	; 0x6e70
   237c4:	movt	r6, #2574	; 0xa0e
   237c8:	mov	r0, r2
   237cc:	orr	r3, r3, r2, lsl #31
   237d0:	orr	r4, r4, r0, lsl #24
   237d4:	str	ip, [sp, #196]	; 0xc4
   237d8:	str	lr, [sp, #200]	; 0xc8
   237dc:	mov	lr, r0
   237e0:	lsr	r8, r2, #1
   237e4:	ldr	r0, [sp, #56]	; 0x38
   237e8:	eor	r3, r3, r4
   237ec:	lsr	ip, r2, #8
   237f0:	lsl	r1, r7, #3
   237f4:	ldr	r4, [sp, #104]	; 0x68
   237f8:	lsr	r2, r7, #19
   237fc:	orr	ip, ip, r0, lsl #24
   23800:	orr	r8, r8, r0, lsl #31
   23804:	orr	r2, r2, r4, lsl #13
   23808:	eor	r8, r8, ip
   2380c:	orr	ip, r1, r4, lsr #29
   23810:	lsr	r0, r0, #7
   23814:	eor	r2, r2, ip
   23818:	ldr	ip, [sp, #52]	; 0x34
   2381c:	lsl	r1, r4, #3
   23820:	orr	r0, r0, lr, lsl #25
   23824:	eor	r8, r8, lr, lsr #7
   23828:	ldr	lr, [sp, #152]	; 0x98
   2382c:	eor	r3, r3, r0
   23830:	lsr	r0, r4, #19
   23834:	orr	r1, r1, r7, lsr #29
   23838:	adds	r3, r3, ip
   2383c:	lsr	ip, r7, #6
   23840:	orr	r0, r0, r7, lsl #13
   23844:	ldr	r7, [sp, #80]	; 0x50
   23848:	orr	ip, ip, r4, lsl #26
   2384c:	eor	r1, r1, r0
   23850:	movw	r0, #10599	; 0x2967
   23854:	movt	r0, #5161	; 0x1429
   23858:	eor	r2, r2, ip
   2385c:	ldr	ip, [sp, #204]	; 0xcc
   23860:	eor	r1, r1, r4, lsr #6
   23864:	ldr	r5, [sp, #156]	; 0x9c
   23868:	adc	r8, r8, ip
   2386c:	adds	r3, r3, lr
   23870:	lsr	ip, r7, #14
   23874:	lsr	lr, r7, #18
   23878:	adc	r8, r8, r5
   2387c:	adds	r3, r3, r2
   23880:	ldr	r5, [sp, #76]	; 0x4c
   23884:	mov	r4, r3
   23888:	adc	r3, r8, r1
   2388c:	ldr	r2, [sp, #192]	; 0xc0
   23890:	adds	r6, r4, r6
   23894:	adc	r0, r3, r0
   23898:	str	r4, [sp, #48]	; 0x30
   2389c:	ldr	r8, [sp, #72]	; 0x48
   238a0:	str	r3, [sp, #112]	; 0x70
   238a4:	ldr	r3, [sp, #84]	; 0x54
   238a8:	orr	lr, lr, r2, lsl #14
   238ac:	orr	ip, ip, r2, lsl #18
   238b0:	eor	r1, r5, r8
   238b4:	mov	r8, r2
   238b8:	lsl	r2, r7, #23
   238bc:	eor	ip, ip, lr
   238c0:	ldr	lr, [sp, #88]	; 0x58
   238c4:	and	r1, r1, r7
   238c8:	adds	r6, r6, r3
   238cc:	orr	r2, r2, r8, lsr #9
   238d0:	eor	r1, r1, r5
   238d4:	ldr	r5, [sp, #92]	; 0x5c
   238d8:	lsr	r4, r8, #14
   238dc:	eor	ip, ip, r2
   238e0:	lsr	r3, r8, #18
   238e4:	ldr	r2, [sp, #80]	; 0x50
   238e8:	orr	r4, r4, r7, lsl #18
   238ec:	adc	r0, r0, lr
   238f0:	orr	r3, r3, r7, lsl #14
   238f4:	adds	r6, r1, r6
   238f8:	ldr	lr, [sp, #100]	; 0x64
   238fc:	lsl	r7, r8, #23
   23900:	eor	r3, r3, r4
   23904:	orr	r7, r7, r2, lsr #9
   23908:	eor	r1, lr, r5
   2390c:	eor	r7, r7, r3
   23910:	and	r1, r1, r8
   23914:	eor	r1, r1, lr
   23918:	ldr	lr, [sp, #184]	; 0xb8
   2391c:	adc	r0, r1, r0
   23920:	adds	ip, r6, ip
   23924:	adc	r0, r0, r7
   23928:	adds	fp, fp, ip
   2392c:	ldr	r1, [sp, #196]	; 0xc4
   23930:	str	fp, [sp, #28]
   23934:	ldr	fp, [sp, #96]	; 0x60
   23938:	ldr	r6, [sp, #200]	; 0xc8
   2393c:	orr	r5, lr, r1
   23940:	lsl	r4, r1, #30
   23944:	lsr	r8, r1, #28
   23948:	and	lr, lr, r1
   2394c:	and	r5, r5, r9
   23950:	lsl	r3, r1, #25
   23954:	orr	r5, r5, lr
   23958:	adc	fp, fp, r0
   2395c:	str	fp, [sp, #88]	; 0x58
   23960:	orr	r2, r4, r6, lsr #2
   23964:	mov	r4, r1
   23968:	ldr	fp, [sp, #188]	; 0xbc
   2396c:	orr	r8, r8, r6, lsl #4
   23970:	mov	r7, r4
   23974:	lsr	r1, r6, #28
   23978:	lsl	lr, r6, #30
   2397c:	eor	r8, r8, r2
   23980:	orr	r3, r3, r6, lsr #7
   23984:	orr	r1, r1, r4, lsl #4
   23988:	orr	lr, lr, r4, lsr #2
   2398c:	eor	r8, r8, r3
   23990:	mov	r3, r6
   23994:	lsl	r4, r6, #25
   23998:	and	r2, fp, r3
   2399c:	orr	r6, fp, r6
   239a0:	ldr	fp, [sp, #8]
   239a4:	eor	lr, lr, r1
   239a8:	and	r6, r6, sl
   239ac:	orr	r4, r4, r7, lsr #7
   239b0:	adds	r5, r8, r5
   239b4:	orr	r6, r6, r2
   239b8:	ldr	r2, [sp, #60]	; 0x3c
   239bc:	eor	lr, lr, r4
   239c0:	adc	r6, lr, r6
   239c4:	ldr	lr, [sp, #24]
   239c8:	lsr	r3, fp, #1
   239cc:	lsr	r7, fp, #8
   239d0:	adds	fp, r5, ip
   239d4:	adc	r0, r6, r0
   239d8:	mov	r5, r2
   239dc:	orr	r3, r3, r2, lsl #31
   239e0:	lsr	r8, r2, #1
   239e4:	movw	r6, #12284	; 0x2ffc
   239e8:	movt	r6, #18130	; 0x46d2
   239ec:	lsr	ip, r2, #8
   239f0:	str	r0, [sp, #96]	; 0x60
   239f4:	lsr	r2, lr, #19
   239f8:	ldr	r0, [sp, #8]
   239fc:	lsl	r1, lr, #3
   23a00:	ldr	lr, [sp, #108]	; 0x6c
   23a04:	orr	r7, r7, r5, lsl #24
   23a08:	eor	r3, r3, r7
   23a0c:	orr	r8, r8, r0, lsl #31
   23a10:	orr	ip, ip, r0, lsl #24
   23a14:	orr	r1, r1, lr, lsr #29
   23a18:	orr	r2, r2, lr, lsl #13
   23a1c:	eor	r7, r8, ip
   23a20:	ldr	ip, [sp, #56]	; 0x38
   23a24:	lsr	r0, r0, #7
   23a28:	eor	r2, r2, r1
   23a2c:	ldr	r1, [sp, #24]
   23a30:	lsl	r4, lr, #3
   23a34:	orr	r0, r0, r5, lsl #25
   23a38:	eor	r7, r7, r5, lsr #7
   23a3c:	ldr	r5, [sp, #72]	; 0x48
   23a40:	eor	r3, r3, r0
   23a44:	lsr	r0, lr, #19
   23a48:	adds	r3, r3, ip
   23a4c:	ldr	r8, [sp, #160]	; 0xa0
   23a50:	orr	r0, r0, r1, lsl #13
   23a54:	lsr	ip, r1, #6
   23a58:	orr	r1, r4, r1, lsr #29
   23a5c:	ldr	r4, [sp, #28]
   23a60:	orr	ip, ip, lr, lsl #26
   23a64:	eor	r1, r1, r0
   23a68:	movw	r0, #2693	; 0xa85
   23a6c:	movt	r0, #10167	; 0x27b7
   23a70:	eor	r1, r1, lr, lsr #6
   23a74:	ldr	lr, [sp, #116]	; 0x74
   23a78:	eor	r2, r2, ip
   23a7c:	lsr	ip, r4, #14
   23a80:	adc	r7, r7, lr
   23a84:	ldr	lr, [sp, #32]
   23a88:	adds	r3, r3, lr
   23a8c:	lsr	lr, r4, #18
   23a90:	adc	r7, r7, r8
   23a94:	ldr	r8, [sp, #88]	; 0x58
   23a98:	adds	r3, r3, r2
   23a9c:	mov	r4, r3
   23aa0:	adc	r3, r7, r1
   23aa4:	adds	r6, r4, r6
   23aa8:	ldr	r2, [sp, #80]	; 0x50
   23aac:	adc	r0, r3, r0
   23ab0:	str	r4, [sp, #116]	; 0x74
   23ab4:	str	r3, [sp, #176]	; 0xb0
   23ab8:	orr	lr, lr, r8, lsl #14
   23abc:	ldr	r7, [sp, #28]
   23ac0:	orr	ip, ip, r8, lsl #18
   23ac4:	ldr	r3, [sp, #76]	; 0x4c
   23ac8:	eor	r1, r5, r2
   23acc:	lsr	r4, r8, #14
   23ad0:	eor	ip, ip, lr
   23ad4:	ldr	lr, [sp, #100]	; 0x64
   23ad8:	and	r1, r1, r7
   23adc:	lsl	r2, r7, #23
   23ae0:	eor	r1, r1, r5
   23ae4:	ldr	r5, [sp, #192]	; 0xc0
   23ae8:	orr	r4, r4, r7, lsl #18
   23aec:	adds	r6, r6, r3
   23af0:	lsr	r3, r8, #18
   23af4:	orr	r2, r2, r8, lsr #9
   23af8:	adc	r0, r0, lr
   23afc:	ldr	lr, [sp, #92]	; 0x5c
   23b00:	adds	r6, r1, r6
   23b04:	orr	r3, r3, r7, lsl #14
   23b08:	eor	ip, ip, r2
   23b0c:	lsl	r7, r8, #23
   23b10:	eor	r3, r3, r4
   23b14:	lsl	r4, fp, #30
   23b18:	eor	r1, lr, r5
   23b1c:	and	r1, r1, r8
   23b20:	lsr	r8, fp, #28
   23b24:	eor	r1, r1, lr
   23b28:	ldr	lr, [sp, #184]	; 0xb8
   23b2c:	adc	r0, r1, r0
   23b30:	adds	ip, r6, ip
   23b34:	ldr	r6, [sp, #96]	; 0x60
   23b38:	ldr	r1, [sp, #196]	; 0xc4
   23b3c:	orr	r2, r4, r6, lsr #2
   23b40:	orr	r8, r8, r6, lsl #4
   23b44:	orr	r5, r1, fp
   23b48:	lsl	r4, r6, #25
   23b4c:	and	r5, r5, lr
   23b50:	ldr	lr, [sp, #28]
   23b54:	eor	r8, r8, r2
   23b58:	orr	r4, r4, fp, lsr #7
   23b5c:	orr	r7, r7, lr, lsr #9
   23b60:	and	lr, r1, fp
   23b64:	orr	r5, r5, lr
   23b68:	lsr	r1, r6, #28
   23b6c:	eor	r7, r7, r3
   23b70:	lsl	r3, fp, #25
   23b74:	adc	r0, r0, r7
   23b78:	adds	r9, r9, ip
   23b7c:	lsl	lr, r6, #30
   23b80:	adc	sl, sl, r0
   23b84:	orr	r3, r3, r6, lsr #7
   23b88:	str	r9, [sp, #76]	; 0x4c
   23b8c:	orr	r1, r1, fp, lsl #4
   23b90:	ldr	r9, [sp, #200]	; 0xc8
   23b94:	eor	r8, r8, r3
   23b98:	mov	r3, r6
   23b9c:	str	sl, [sp, #100]	; 0x64
   23ba0:	orr	lr, lr, fp, lsr #2
   23ba4:	adds	r5, r8, r5
   23ba8:	ldr	sl, [sp, #188]	; 0xbc
   23bac:	eor	lr, lr, r1
   23bb0:	ldr	r1, [sp, #120]	; 0x78
   23bb4:	eor	lr, lr, r4
   23bb8:	orr	r6, r9, r6
   23bbc:	and	r2, r9, r3
   23bc0:	and	r6, r6, sl
   23bc4:	orr	r6, r6, r2
   23bc8:	ldr	r2, [sp, #64]	; 0x40
   23bcc:	adc	r6, lr, r6
   23bd0:	adds	r9, r5, ip
   23bd4:	lsr	r3, r1, #1
   23bd8:	ldr	r5, [sp, #48]	; 0x30
   23bdc:	mov	ip, r1
   23be0:	lsr	r7, r1, #8
   23be4:	adc	sl, r6, r0
   23be8:	movw	r6, #51494	; 0xc926
   23bec:	movt	r6, #23590	; 0x5c26
   23bf0:	lsr	r8, r2, #1
   23bf4:	mov	r4, r2
   23bf8:	orr	r3, r3, r2, lsl #31
   23bfc:	orr	r1, r8, r1, lsl #31
   23c00:	ldr	r8, [sp, #112]	; 0x70
   23c04:	lsr	lr, r2, #8
   23c08:	lsl	r0, r5, #3
   23c0c:	lsr	r2, r5, #19
   23c10:	orr	lr, lr, ip, lsl #24
   23c14:	orr	r0, r0, r8, lsr #29
   23c18:	orr	r2, r2, r8, lsl #13
   23c1c:	eor	r1, r1, lr
   23c20:	lsr	ip, ip, #7
   23c24:	eor	r2, r2, r0
   23c28:	ldr	r0, [sp, #8]
   23c2c:	orr	r7, r7, r4, lsl #24
   23c30:	orr	ip, ip, r4, lsl #25
   23c34:	eor	r3, r3, r7
   23c38:	eor	r1, r1, r4, lsr #7
   23c3c:	ldr	r7, [sp, #76]	; 0x4c
   23c40:	lsl	r4, r8, #3
   23c44:	eor	r3, r3, ip
   23c48:	lsr	lr, r8, #19
   23c4c:	adds	r3, r3, r0
   23c50:	lsr	ip, r5, #6
   23c54:	orr	lr, lr, r5, lsl #13
   23c58:	orr	r0, r4, r5, lsr #29
   23c5c:	ldr	r5, [sp, #60]	; 0x3c
   23c60:	orr	ip, ip, r8, lsl #26
   23c64:	eor	r0, r0, lr
   23c68:	lsr	r4, r7, #14
   23c6c:	movw	lr, #8504	; 0x2138
   23c70:	movt	lr, #11803	; 0x2e1b
   23c74:	eor	r2, r2, ip
   23c78:	ldr	ip, [sp, #164]	; 0xa4
   23c7c:	eor	r0, r0, r8, lsr #6
   23c80:	adc	r1, r1, r5
   23c84:	ldr	r5, [sp, #36]	; 0x24
   23c88:	ldr	r8, [sp, #100]	; 0x64
   23c8c:	adds	r3, r3, r5
   23c90:	lsr	r5, r7, #18
   23c94:	adc	r1, r1, ip
   23c98:	adds	r3, r3, r2
   23c9c:	ldr	r2, [sp, #28]
   23ca0:	adc	r0, r1, r0
   23ca4:	adds	r6, r3, r6
   23ca8:	orr	r5, r5, r8, lsl #14
   23cac:	ldr	ip, [sp, #80]	; 0x50
   23cb0:	orr	r4, r4, r8, lsl #18
   23cb4:	adc	lr, r0, lr
   23cb8:	str	r3, [sp, #52]	; 0x34
   23cbc:	ldr	r3, [sp, #72]	; 0x48
   23cc0:	eor	r4, r4, r5
   23cc4:	str	r0, [sp, #180]	; 0xb4
   23cc8:	lsr	r0, r8, #14
   23ccc:	eor	r1, ip, r2
   23cd0:	orr	r0, r0, r7, lsl #18
   23cd4:	and	r1, r1, r7
   23cd8:	lsl	r2, r7, #23
   23cdc:	eor	r1, r1, ip
   23ce0:	ldr	ip, [sp, #92]	; 0x5c
   23ce4:	adds	r6, r6, r3
   23ce8:	lsr	r3, r8, #18
   23cec:	ldr	r5, [sp, #88]	; 0x58
   23cf0:	orr	r2, r2, r8, lsr #9
   23cf4:	eor	r4, r4, r2
   23cf8:	adc	lr, lr, ip
   23cfc:	ldr	ip, [sp, #192]	; 0xc0
   23d00:	adds	r6, r1, r6
   23d04:	eor	r1, ip, r5
   23d08:	mov	r5, r7
   23d0c:	lsl	r7, r8, #23
   23d10:	orr	r3, r3, r5, lsl #14
   23d14:	ldr	r5, [sp, #196]	; 0xc4
   23d18:	and	r1, r1, r8
   23d1c:	eor	r1, r1, ip
   23d20:	orr	ip, fp, r9
   23d24:	lsr	r8, r9, #28
   23d28:	eor	r3, r3, r0
   23d2c:	lsl	r0, r9, #30
   23d30:	adc	lr, r1, lr
   23d34:	orr	r8, r8, sl, lsl #4
   23d38:	adds	r4, r6, r4
   23d3c:	orr	r2, r0, sl, lsr #2
   23d40:	ldr	r0, [sp, #184]	; 0xb8
   23d44:	and	ip, ip, r5
   23d48:	lsr	r1, sl, #28
   23d4c:	ldr	r5, [sp, #76]	; 0x4c
   23d50:	eor	r8, r8, r2
   23d54:	orr	r1, r1, r9, lsl #4
   23d58:	orr	r7, r7, r5, lsr #9
   23d5c:	and	r5, fp, r9
   23d60:	orr	ip, ip, r5
   23d64:	ldr	r5, [sp, #188]	; 0xbc
   23d68:	eor	r7, r7, r3
   23d6c:	lsl	r3, r9, #25
   23d70:	adc	lr, lr, r7
   23d74:	adds	r0, r0, r4
   23d78:	orr	r3, r3, sl, lsr #7
   23d7c:	str	r0, [sp, #84]	; 0x54
   23d80:	lsl	r0, sl, #30
   23d84:	adc	r6, r5, lr
   23d88:	ldr	r5, [sp, #96]	; 0x60
   23d8c:	eor	r8, r8, r3
   23d90:	orr	r0, r0, r9, lsr #2
   23d94:	adds	ip, r8, ip
   23d98:	ldr	r3, [sp, #200]	; 0xc8
   23d9c:	str	r6, [sp, #72]	; 0x48
   23da0:	lsl	r6, sl, #25
   23da4:	eor	r0, r0, r1
   23da8:	ldr	r1, [sp, #12]
   23dac:	orr	r7, r5, sl
   23db0:	orr	r6, r6, r9, lsr #7
   23db4:	and	r2, r5, sl
   23db8:	and	r7, r7, r3
   23dbc:	eor	r0, r0, r6
   23dc0:	orr	r7, r7, r2
   23dc4:	ldr	r2, [sp, #68]	; 0x44
   23dc8:	movw	r6, #10989	; 0x2aed
   23dcc:	movt	r6, #23236	; 0x5ac4
   23dd0:	adc	r7, r0, r7
   23dd4:	lsr	r3, r1, #1
   23dd8:	adds	r4, ip, r4
   23ddc:	lsr	r5, r1, #8
   23de0:	adc	lr, r7, lr
   23de4:	ldr	r7, [sp, #116]	; 0x74
   23de8:	str	r4, [sp, #92]	; 0x5c
   23dec:	str	lr, [sp, #188]	; 0xbc
   23df0:	lsr	r8, r2, #1
   23df4:	mov	r4, r2
   23df8:	ldr	lr, [sp, #12]
   23dfc:	lsr	ip, r2, #8
   23e00:	orr	r5, r5, r4, lsl #24
   23e04:	orr	r3, r3, r2, lsl #31
   23e08:	lsl	r1, r7, #3
   23e0c:	lsr	r2, r7, #19
   23e10:	eor	r3, r3, r5
   23e14:	mov	r5, r4
   23e18:	orr	r0, r8, lr, lsl #31
   23e1c:	mov	r8, lr
   23e20:	orr	lr, ip, lr, lsl #24
   23e24:	lsr	ip, r8, #7
   23e28:	ldr	r8, [sp, #176]	; 0xb0
   23e2c:	eor	r0, r0, lr
   23e30:	ldr	lr, [sp, #120]	; 0x78
   23e34:	orr	ip, ip, r4, lsl #25
   23e38:	eor	r0, r0, r5, lsr #7
   23e3c:	eor	r3, r3, ip
   23e40:	ldr	r5, [sp, #84]	; 0x54
   23e44:	orr	r1, r1, r8, lsr #29
   23e48:	lsl	r4, r8, #3
   23e4c:	orr	r2, r2, r8, lsl #13
   23e50:	adds	r3, r3, lr
   23e54:	lsr	ip, r8, #19
   23e58:	eor	r2, r2, r1
   23e5c:	lsr	lr, r7, #6
   23e60:	orr	ip, ip, r7, lsl #13
   23e64:	orr	r1, r4, r7, lsr #29
   23e68:	ldr	r7, [sp, #64]	; 0x40
   23e6c:	mov	r4, r8
   23e70:	orr	lr, lr, r4, lsl #26
   23e74:	ldr	r4, [sp, #40]	; 0x28
   23e78:	eor	r1, r1, ip
   23e7c:	movw	ip, #28156	; 0x6dfc
   23e80:	movt	ip, #19756	; 0x4d2c
   23e84:	eor	r2, r2, lr
   23e88:	eor	r1, r1, r8, lsr #6
   23e8c:	lsr	lr, r5, #14
   23e90:	ldr	r8, [sp, #28]
   23e94:	adc	r0, r0, r7
   23e98:	ldr	r7, [sp, #168]	; 0xa8
   23e9c:	adds	r3, r3, r4
   23ea0:	lsr	r4, r5, #18
   23ea4:	adc	r0, r0, r7
   23ea8:	adds	r3, r3, r2
   23eac:	ldr	r7, [sp, #76]	; 0x4c
   23eb0:	mov	r2, r3
   23eb4:	ldr	r3, [sp, #72]	; 0x48
   23eb8:	str	r2, [sp, #8]
   23ebc:	orr	lr, lr, r3, lsl #18
   23ec0:	adc	r3, r0, r1
   23ec4:	ldr	r0, [sp, #72]	; 0x48
   23ec8:	eor	r1, r8, r7
   23ecc:	adds	r6, r2, r6
   23ed0:	and	r1, r1, r5
   23ed4:	adc	ip, r3, ip
   23ed8:	str	r3, [sp, #120]	; 0x78
   23edc:	eor	r1, r1, r8
   23ee0:	mov	r7, r5
   23ee4:	ldr	r5, [sp, #72]	; 0x48
   23ee8:	lsl	r2, r7, #23
   23eec:	orr	r4, r4, r0, lsl #14
   23ef0:	ldr	r0, [sp, #80]	; 0x50
   23ef4:	eor	lr, lr, r4
   23ef8:	ldr	r4, [sp, #192]	; 0xc0
   23efc:	orr	r2, r2, r5, lsr #9
   23f00:	lsr	r3, r5, #18
   23f04:	adds	r6, r6, r0
   23f08:	lsr	r0, r5, #14
   23f0c:	eor	lr, lr, r2
   23f10:	orr	r3, r3, r7, lsl #14
   23f14:	adc	ip, ip, r4
   23f18:	adds	r6, r1, r6
   23f1c:	ldr	r4, [sp, #88]	; 0x58
   23f20:	orr	r0, r0, r7, lsl #18
   23f24:	ldr	r1, [sp, #100]	; 0x64
   23f28:	lsl	r7, r5, #23
   23f2c:	eor	r3, r3, r0
   23f30:	ldr	r2, [sp, #84]	; 0x54
   23f34:	eor	r1, r4, r1
   23f38:	and	r1, r1, r5
   23f3c:	eor	r1, r1, r4
   23f40:	ldr	r4, [sp, #92]	; 0x5c
   23f44:	orr	r7, r7, r2, lsr #9
   23f48:	adc	ip, r1, ip
   23f4c:	adds	lr, r6, lr
   23f50:	ldr	r1, [sp, #188]	; 0xbc
   23f54:	eor	r7, r7, r3
   23f58:	adc	ip, ip, r7
   23f5c:	orr	r5, r9, r4
   23f60:	mov	r6, r4
   23f64:	lsl	r0, r4, #30
   23f68:	lsr	r8, r4, #28
   23f6c:	and	r5, r5, fp
   23f70:	and	r4, r9, r4
   23f74:	orr	r5, r5, r4
   23f78:	ldr	r4, [sp, #196]	; 0xc4
   23f7c:	orr	r2, r0, r1, lsr #2
   23f80:	orr	r8, r8, r1, lsl #4
   23f84:	mov	r0, r1
   23f88:	lsl	r3, r6, #25
   23f8c:	eor	r8, r8, r2
   23f90:	mov	r2, r0
   23f94:	lsr	r1, r1, #28
   23f98:	orr	r3, r3, r2, lsr #7
   23f9c:	orr	r7, sl, r2
   23fa0:	adds	r4, r4, lr
   23fa4:	lsl	r0, r0, #30
   23fa8:	eor	r8, r8, r3
   23fac:	ldr	r3, [sp, #96]	; 0x60
   23fb0:	orr	r1, r1, r6, lsl #4
   23fb4:	str	r4, [sp, #80]	; 0x50
   23fb8:	orr	r0, r0, r6, lsr #2
   23fbc:	ldr	r4, [sp, #200]	; 0xc8
   23fc0:	eor	r0, r0, r1
   23fc4:	ldr	r1, [sp, #16]
   23fc8:	and	r7, r7, r3
   23fcc:	adc	r4, r4, ip
   23fd0:	adds	r5, r8, r5
   23fd4:	str	r4, [sp, #192]	; 0xc0
   23fd8:	mov	r4, r6
   23fdc:	lsl	r6, r2, #25
   23fe0:	and	r2, sl, r2
   23fe4:	lsr	r3, r1, #1
   23fe8:	orr	r6, r6, r4, lsr #7
   23fec:	orr	r7, r7, r2
   23ff0:	lsr	r4, r1, #8
   23ff4:	ldr	r1, [sp, #124]	; 0x7c
   23ff8:	eor	r0, r0, r6
   23ffc:	movw	r6, #46047	; 0xb3df
   24000:	movt	r6, #40341	; 0x9d95
   24004:	adc	r7, r0, r7
   24008:	adds	lr, r5, lr
   2400c:	ldr	r5, [sp, #180]	; 0xb4
   24010:	adc	r0, r7, ip
   24014:	ldr	ip, [sp, #16]
   24018:	lsr	r8, r1, #1
   2401c:	mov	r7, r1
   24020:	str	lr, [sp, #196]	; 0xc4
   24024:	lsr	lr, r1, #8
   24028:	str	r0, [sp, #200]	; 0xc8
   2402c:	orr	r4, r4, r1, lsl #24
   24030:	ldr	r0, [sp, #52]	; 0x34
   24034:	orr	r3, r3, r1, lsl #31
   24038:	orr	lr, lr, ip, lsl #24
   2403c:	eor	r3, r3, r4
   24040:	orr	r1, r8, ip, lsl #31
   24044:	ldr	r8, [sp, #84]	; 0x54
   24048:	lsr	ip, ip, #7
   2404c:	lsr	r2, r0, #19
   24050:	eor	r1, r1, lr
   24054:	lsl	r0, r0, #3
   24058:	orr	r2, r2, r5, lsl #13
   2405c:	orr	r0, r0, r5, lsr #29
   24060:	orr	ip, ip, r7, lsl #25
   24064:	eor	r2, r2, r0
   24068:	ldr	r0, [sp, #12]
   2406c:	lsl	r4, r5, #3
   24070:	eor	r3, r3, ip
   24074:	lsr	ip, r5, #19
   24078:	eor	r1, r1, r7, lsr #7
   2407c:	ldr	r7, [sp, #80]	; 0x50
   24080:	adds	r3, r3, r0
   24084:	ldr	r0, [sp, #52]	; 0x34
   24088:	orr	ip, ip, r0, lsl #13
   2408c:	lsr	lr, r0, #6
   24090:	orr	r0, r4, r0, lsr #29
   24094:	orr	lr, lr, r5, lsl #26
   24098:	eor	r0, r0, ip
   2409c:	lsr	r4, r7, #18
   240a0:	movw	ip, #3347	; 0xd13
   240a4:	movt	ip, #21304	; 0x5338
   240a8:	eor	r0, r0, r5, lsr #6
   240ac:	ldr	r5, [sp, #68]	; 0x44
   240b0:	eor	r2, r2, lr
   240b4:	lsr	lr, r7, #14
   240b8:	adc	r1, r1, r5
   240bc:	ldr	r5, [sp, #20]
   240c0:	adds	r3, r3, r5
   240c4:	ldr	r5, [sp, #172]	; 0xac
   240c8:	adc	r1, r1, r5
   240cc:	adds	r3, r3, r2
   240d0:	ldr	r5, [sp, #76]	; 0x4c
   240d4:	adc	r0, r1, r0
   240d8:	adds	r6, r3, r6
   240dc:	ldr	r2, [sp, #192]	; 0xc0
   240e0:	adc	ip, r0, ip
   240e4:	str	r3, [sp, #56]	; 0x38
   240e8:	ldr	r3, [sp, #28]
   240ec:	eor	r1, r5, r8
   240f0:	str	r0, [sp, #184]	; 0xb8
   240f4:	and	r1, r1, r7
   240f8:	orr	r4, r4, r2, lsl #14
   240fc:	eor	r1, r1, r5
   24100:	ldr	r5, [sp, #72]	; 0x48
   24104:	orr	lr, lr, r2, lsl #18
   24108:	mov	r8, r2
   2410c:	adds	r6, r6, r3
   24110:	lsl	r2, r7, #23
   24114:	eor	lr, lr, r4
   24118:	ldr	r4, [sp, #88]	; 0x58
   2411c:	lsr	r0, r8, #14
   24120:	lsr	r3, r8, #18
   24124:	orr	r2, r2, r8, lsr #9
   24128:	orr	r0, r0, r7, lsl #18
   2412c:	orr	r3, r3, r7, lsl #14
   24130:	eor	lr, lr, r2
   24134:	adc	ip, ip, r4
   24138:	ldr	r4, [sp, #100]	; 0x64
   2413c:	adds	r6, r1, r6
   24140:	eor	r3, r3, r0
   24144:	lsl	r7, r8, #23
   24148:	eor	r1, r4, r5
   2414c:	and	r1, r1, r8
   24150:	eor	r1, r1, r4
   24154:	ldr	r4, [sp, #92]	; 0x5c
   24158:	adc	ip, r1, ip
   2415c:	adds	lr, r6, lr
   24160:	ldr	r1, [sp, #196]	; 0xc4
   24164:	mov	r6, r1
   24168:	orr	r5, r4, r1
   2416c:	lsl	r0, r1, #30
   24170:	lsr	r8, r1, #28
   24174:	ldr	r1, [sp, #80]	; 0x50
   24178:	and	r4, r4, r6
   2417c:	and	r5, r5, r9
   24180:	orr	r5, r5, r4
   24184:	mov	r4, r6
   24188:	orr	r7, r7, r1, lsr #9
   2418c:	ldr	r1, [sp, #200]	; 0xc8
   24190:	eor	r7, r7, r3
   24194:	lsl	r3, r6, #25
   24198:	adc	ip, ip, r7
   2419c:	adds	fp, fp, lr
   241a0:	str	fp, [sp, #68]	; 0x44
   241a4:	mov	r7, r1
   241a8:	orr	r2, r0, r1, lsr #2
   241ac:	ldr	fp, [sp, #96]	; 0x60
   241b0:	orr	r8, r8, r1, lsl #4
   241b4:	lsl	r0, r7, #30
   241b8:	lsr	r1, r1, #28
   241bc:	eor	r8, r8, r2
   241c0:	orr	r3, r3, r7, lsr #7
   241c4:	orr	r1, r1, r6, lsl #4
   241c8:	adc	fp, fp, ip
   241cc:	orr	r0, r0, r6, lsr #2
   241d0:	eor	r8, r8, r3
   241d4:	lsl	r6, r7, #25
   241d8:	mov	r3, r7
   241dc:	adds	r5, r8, r5
   241e0:	str	fp, [sp, #12]
   241e4:	eor	r0, r0, r1
   241e8:	orr	r6, r6, r4, lsr #7
   241ec:	ldr	r1, [sp, #128]	; 0x80
   241f0:	ldr	fp, [sp, #188]	; 0xbc
   241f4:	eor	r0, r0, r6
   241f8:	lsr	r4, r1, #8
   241fc:	orr	r7, fp, r7
   24200:	and	r2, fp, r3
   24204:	lsr	r3, r1, #1
   24208:	and	r7, r7, sl
   2420c:	orr	r7, r7, r2
   24210:	ldr	r2, [sp, #132]	; 0x84
   24214:	adc	r7, r0, r7
   24218:	adds	fp, r5, lr
   2421c:	adc	r6, r7, ip
   24220:	mov	r7, r1
   24224:	lsr	ip, r1, #7
   24228:	ldr	r5, [sp, #68]	; 0x44
   2422c:	str	r6, [sp, #204]	; 0xcc
   24230:	lsr	r8, r2, #1
   24234:	ldr	r6, [sp, #8]
   24238:	lsr	lr, r2, #8
   2423c:	orr	r1, r8, r1, lsl #31
   24240:	orr	lr, lr, r7, lsl #24
   24244:	ldr	r7, [sp, #120]	; 0x78
   24248:	orr	r4, r4, r2, lsl #24
   2424c:	eor	r1, r1, lr
   24250:	orr	ip, ip, r2, lsl #25
   24254:	orr	r3, r3, r2, lsl #31
   24258:	eor	r1, r1, r2, lsr #7
   2425c:	lsl	r0, r6, #3
   24260:	eor	r3, r3, r4
   24264:	lsr	r2, r6, #19
   24268:	eor	r3, r3, ip
   2426c:	movw	r6, #25566	; 0x63de
   24270:	movt	r6, #35759	; 0x8baf
   24274:	orr	r0, r0, r7, lsr #29
   24278:	orr	r2, r2, r7, lsl #13
   2427c:	lsl	r4, r7, #3
   24280:	eor	r2, r2, r0
   24284:	ldr	r0, [sp, #16]
   24288:	lsr	ip, r7, #19
   2428c:	adds	r3, r3, r0
   24290:	ldr	r0, [sp, #8]
   24294:	orr	ip, ip, r0, lsl #13
   24298:	lsr	lr, r0, #6
   2429c:	orr	r0, r4, r0, lsr #29
   242a0:	orr	lr, lr, r7, lsl #26
   242a4:	eor	r0, r0, ip
   242a8:	lsr	r4, r5, #18
   242ac:	movw	ip, #29524	; 0x7354
   242b0:	movt	ip, #25866	; 0x650a
   242b4:	eor	r0, r0, r7, lsr #6
   242b8:	ldr	r7, [sp, #124]	; 0x7c
   242bc:	eor	r2, r2, lr
   242c0:	lsr	lr, r5, #14
   242c4:	adc	r1, r1, r7
   242c8:	ldr	r7, [sp, #44]	; 0x2c
   242cc:	adds	r3, r3, r7
   242d0:	ldr	r7, [sp, #104]	; 0x68
   242d4:	adc	r1, r1, r7
   242d8:	adds	r3, r3, r2
   242dc:	ldr	r2, [sp, #12]
   242e0:	mov	r8, r3
   242e4:	adc	r3, r1, r0
   242e8:	ldr	r1, [sp, #80]	; 0x50
   242ec:	adds	r6, r8, r6
   242f0:	mov	r7, r5
   242f4:	adc	ip, r3, ip
   242f8:	str	r8, [sp, #28]
   242fc:	lsr	r8, fp, #28
   24300:	str	r3, [sp, #124]	; 0x7c
   24304:	ldr	r0, [sp, #84]	; 0x54
   24308:	orr	r4, r4, r2, lsl #14
   2430c:	orr	lr, lr, r2, lsl #18
   24310:	ldr	r5, [sp, #12]
   24314:	lsl	r2, r7, #23
   24318:	eor	lr, lr, r4
   2431c:	ldr	r3, [sp, #76]	; 0x4c
   24320:	eor	r1, r0, r1
   24324:	ldr	r4, [sp, #100]	; 0x64
   24328:	and	r1, r1, r7
   2432c:	eor	r1, r1, r0
   24330:	orr	r2, r2, r5, lsr #9
   24334:	lsr	r0, r5, #14
   24338:	adds	r6, r6, r3
   2433c:	eor	lr, lr, r2
   24340:	lsr	r3, r5, #18
   24344:	orr	r0, r0, r7, lsl #18
   24348:	adc	ip, ip, r4
   2434c:	adds	r6, r1, r6
   24350:	ldr	r4, [sp, #72]	; 0x48
   24354:	orr	r3, r3, r7, lsl #14
   24358:	ldr	r1, [sp, #192]	; 0xc0
   2435c:	lsl	r7, r5, #23
   24360:	eor	r3, r3, r0
   24364:	lsl	r0, fp, #30
   24368:	eor	r1, r4, r1
   2436c:	and	r1, r1, r5
   24370:	eor	r1, r1, r4
   24374:	ldr	r4, [sp, #92]	; 0x5c
   24378:	adc	ip, r1, ip
   2437c:	adds	lr, r6, lr
   24380:	ldr	r6, [sp, #68]	; 0x44
   24384:	ldr	r1, [sp, #196]	; 0xc4
   24388:	orr	r7, r7, r6, lsr #9
   2438c:	ldr	r6, [sp, #204]	; 0xcc
   24390:	eor	r7, r7, r3
   24394:	lsl	r3, fp, #25
   24398:	orr	r5, r1, fp
   2439c:	adc	ip, ip, r7
   243a0:	adds	r9, r9, lr
   243a4:	adc	sl, sl, ip
   243a8:	and	r5, r5, r4
   243ac:	str	r9, [sp, #88]	; 0x58
   243b0:	orr	r2, r0, r6, lsr #2
   243b4:	and	r4, r1, fp
   243b8:	ldr	r9, [sp, #200]	; 0xc8
   243bc:	orr	r8, r8, r6, lsl #4
   243c0:	orr	r5, r5, r4
   243c4:	str	sl, [sp, #208]	; 0xd0
   243c8:	mov	sl, r6
   243cc:	orr	r3, r3, r6, lsr #7
   243d0:	lsr	r1, r6, #28
   243d4:	eor	r8, r8, r2
   243d8:	lsl	r0, r6, #30
   243dc:	eor	r8, r8, r3
   243e0:	mov	r3, r6
   243e4:	lsl	r6, r6, #25
   243e8:	adds	r5, r8, r5
   243ec:	orr	r7, r9, sl
   243f0:	ldr	sl, [sp, #188]	; 0xbc
   243f4:	orr	r1, r1, fp, lsl #4
   243f8:	orr	r0, r0, fp, lsr #2
   243fc:	and	r2, r9, r3
   24400:	orr	r6, r6, fp, lsr #7
   24404:	eor	r0, r0, r1
   24408:	ldr	r1, [sp, #136]	; 0x88
   2440c:	eor	r0, r0, r6
   24410:	and	r7, r7, sl
   24414:	orr	r7, r7, r2
   24418:	ldr	r2, [sp, #140]	; 0x8c
   2441c:	adc	r7, r0, r7
   24420:	adds	r9, r5, lr
   24424:	adc	sl, r7, ip
   24428:	ldr	ip, [sp, #56]	; 0x38
   2442c:	lsr	r3, r1, #1
   24430:	lsr	r4, r1, #8
   24434:	ldr	r5, [sp, #184]	; 0xb8
   24438:	mov	r6, r2
   2443c:	lsr	r8, r2, #1
   24440:	orr	r3, r3, r2, lsl #31
   24444:	mov	r7, r6
   24448:	lsr	lr, r2, #8
   2444c:	lsl	r0, ip, #3
   24450:	lsr	r2, ip, #19
   24454:	mov	ip, r1
   24458:	orr	r0, r0, r5, lsr #29
   2445c:	orr	r2, r2, r5, lsl #13
   24460:	orr	lr, lr, ip, lsl #24
   24464:	eor	r2, r2, r0
   24468:	lsr	ip, ip, #7
   2446c:	ldr	r0, [sp, #128]	; 0x80
   24470:	orr	r4, r4, r6, lsl #24
   24474:	movw	r6, #45736	; 0xb2a8
   24478:	movt	r6, #15479	; 0x3c77
   2447c:	orr	ip, ip, r7, lsl #25
   24480:	eor	r3, r3, r4
   24484:	orr	r1, r8, r1, lsl #31
   24488:	ldr	r8, [sp, #208]	; 0xd0
   2448c:	eor	r3, r3, ip
   24490:	lsl	r4, r5, #3
   24494:	adds	r3, r3, r0
   24498:	ldr	r0, [sp, #56]	; 0x38
   2449c:	lsr	ip, r5, #19
   244a0:	eor	r1, r1, lr
   244a4:	eor	r1, r1, r7, lsr #7
   244a8:	ldr	r7, [sp, #88]	; 0x58
   244ac:	orr	ip, ip, r0, lsl #13
   244b0:	lsr	lr, r0, #6
   244b4:	orr	r0, r4, r0, lsr #29
   244b8:	ldr	r4, [sp, #24]
   244bc:	orr	lr, lr, r5, lsl #26
   244c0:	eor	r0, r0, ip
   244c4:	movw	ip, #2747	; 0xabb
   244c8:	movt	ip, #30314	; 0x766a
   244cc:	eor	r0, r0, r5, lsr #6
   244d0:	ldr	r5, [sp, #132]	; 0x84
   244d4:	eor	r2, r2, lr
   244d8:	lsr	lr, r7, #14
   244dc:	orr	lr, lr, r8, lsl #18
   244e0:	adc	r1, r1, r5
   244e4:	ldr	r5, [sp, #108]	; 0x6c
   244e8:	adds	r3, r3, r4
   244ec:	lsr	r4, r7, #18
   244f0:	orr	r4, r4, r8, lsl #14
   244f4:	adc	r1, r1, r5
   244f8:	ldr	r5, [sp, #80]	; 0x50
   244fc:	adds	r3, r3, r2
   24500:	adc	r0, r1, r0
   24504:	adds	r6, r3, r6
   24508:	ldr	r2, [sp, #68]	; 0x44
   2450c:	eor	lr, lr, r4
   24510:	adc	ip, r0, ip
   24514:	str	r3, [sp, #60]	; 0x3c
   24518:	ldr	r4, [sp, #72]	; 0x48
   2451c:	mov	r1, r5
   24520:	str	r0, [sp, #128]	; 0x80
   24524:	lsr	r0, r8, #14
   24528:	ldr	r3, [sp, #84]	; 0x54
   2452c:	eor	r1, r1, r2
   24530:	lsl	r2, r7, #23
   24534:	and	r1, r1, r7
   24538:	eor	r1, r1, r5
   2453c:	orr	r2, r2, r8, lsr #9
   24540:	mov	r5, r7
   24544:	orr	r0, r0, r5, lsl #18
   24548:	adds	r6, r6, r3
   2454c:	eor	lr, lr, r2
   24550:	lsr	r3, r8, #18
   24554:	adc	ip, ip, r4
   24558:	adds	r6, r1, r6
   2455c:	ldr	r1, [sp, #12]
   24560:	orr	r3, r3, r5, lsl #14
   24564:	orr	r5, fp, r9
   24568:	ldr	r4, [sp, #192]	; 0xc0
   2456c:	lsl	r7, r8, #23
   24570:	eor	r3, r3, r0
   24574:	lsl	r0, r9, #30
   24578:	orr	r2, r0, sl, lsr #2
   2457c:	lsl	r0, sl, #30
   24580:	eor	r1, r4, r1
   24584:	and	r1, r1, r8
   24588:	lsr	r8, r9, #28
   2458c:	eor	r1, r1, r4
   24590:	and	r4, fp, r9
   24594:	orr	r0, r0, r9, lsr #2
   24598:	adc	ip, r1, ip
   2459c:	adds	lr, r6, lr
   245a0:	ldr	r6, [sp, #196]	; 0xc4
   245a4:	orr	r8, r8, sl, lsl #4
   245a8:	lsr	r1, sl, #28
   245ac:	eor	r8, r8, r2
   245b0:	orr	r1, r1, r9, lsl #4
   245b4:	and	r5, r5, r6
   245b8:	ldr	r6, [sp, #88]	; 0x58
   245bc:	orr	r5, r5, r4
   245c0:	eor	r0, r0, r1
   245c4:	ldr	r4, [sp, #92]	; 0x5c
   245c8:	ldr	r1, [sp, #144]	; 0x90
   245cc:	orr	r7, r7, r6, lsr #9
   245d0:	eor	r7, r7, r3
   245d4:	lsl	r3, r9, #25
   245d8:	adc	ip, ip, r7
   245dc:	adds	r6, r4, lr
   245e0:	ldr	r4, [sp, #204]	; 0xcc
   245e4:	orr	r3, r3, sl, lsr #7
   245e8:	str	r6, [sp, #92]	; 0x5c
   245ec:	ldr	r6, [sp, #188]	; 0xbc
   245f0:	eor	r8, r8, r3
   245f4:	ldr	r3, [sp, #200]	; 0xc8
   245f8:	orr	r7, r4, sl
   245fc:	and	r2, r4, sl
   24600:	lsr	r4, r1, #8
   24604:	adc	r6, r6, ip
   24608:	adds	r5, r8, r5
   2460c:	and	r7, r7, r3
   24610:	str	r6, [sp, #188]	; 0xbc
   24614:	lsl	r6, sl, #25
   24618:	orr	r7, r7, r2
   2461c:	ldr	r2, [sp, #148]	; 0x94
   24620:	lsr	r3, r1, #1
   24624:	orr	r6, r6, r9, lsr #7
   24628:	eor	r0, r0, r6
   2462c:	movw	r6, #44774	; 0xaee6
   24630:	movt	r6, #18413	; 0x47ed
   24634:	adc	r7, r0, r7
   24638:	adds	lr, r5, lr
   2463c:	lsr	r8, r2, #1
   24640:	mov	r5, r2
   24644:	adc	ip, r7, ip
   24648:	ldr	r7, [sp, #28]
   2464c:	orr	r3, r3, r2, lsl #31
   24650:	str	lr, [sp, #16]
   24654:	lsr	lr, r5, #8
   24658:	str	ip, [sp, #212]	; 0xd4
   2465c:	mov	ip, r1
   24660:	orr	r1, r8, r1, lsl #31
   24664:	ldr	r8, [sp, #124]	; 0x7c
   24668:	orr	lr, lr, ip, lsl #24
   2466c:	lsr	ip, ip, #7
   24670:	lsr	r2, r7, #19
   24674:	eor	r1, r1, lr
   24678:	lsl	r0, r7, #3
   2467c:	orr	r4, r4, r5, lsl #24
   24680:	orr	r0, r0, r8, lsr #29
   24684:	orr	r2, r2, r8, lsl #13
   24688:	eor	r3, r3, r4
   2468c:	orr	ip, ip, r5, lsl #25
   24690:	eor	r2, r2, r0
   24694:	ldr	r0, [sp, #136]	; 0x88
   24698:	lsl	r4, r8, #3
   2469c:	eor	r3, r3, ip
   246a0:	lsr	ip, r8, #19
   246a4:	lsr	lr, r7, #6
   246a8:	orr	ip, ip, r7, lsl #13
   246ac:	eor	r1, r1, r5, lsr #7
   246b0:	ldr	r5, [sp, #92]	; 0x5c
   246b4:	adds	r3, r3, r0
   246b8:	orr	r0, r4, r7, lsr #29
   246bc:	ldr	r4, [sp, #48]	; 0x30
   246c0:	orr	lr, lr, r8, lsl #26
   246c4:	eor	r0, r0, ip
   246c8:	movw	ip, #51502	; 0xc92e
   246cc:	movt	ip, #33218	; 0x81c2
   246d0:	ldr	r7, [sp, #140]	; 0x8c
   246d4:	eor	r2, r2, lr
   246d8:	mov	lr, r8
   246dc:	eor	r0, r0, lr, lsr #6
   246e0:	lsr	lr, r5, #14
   246e4:	adc	r1, r1, r7
   246e8:	ldr	r7, [sp, #112]	; 0x70
   246ec:	adds	r3, r3, r4
   246f0:	lsr	r4, r5, #18
   246f4:	adc	r1, r1, r7
   246f8:	ldr	r7, [sp, #188]	; 0xbc
   246fc:	adds	r3, r3, r2
   24700:	mov	r8, r3
   24704:	adc	r3, r1, r0
   24708:	ldr	r0, [sp, #68]	; 0x44
   2470c:	adds	r6, r8, r6
   24710:	adc	ip, r3, ip
   24714:	str	r8, [sp, #64]	; 0x40
   24718:	ldr	r2, [sp, #88]	; 0x58
   2471c:	orr	r4, r4, r7, lsl #14
   24720:	str	r3, [sp, #132]	; 0x84
   24724:	orr	lr, lr, r7, lsl #18
   24728:	ldr	r3, [sp, #80]	; 0x50
   2472c:	mov	r1, r0
   24730:	eor	lr, lr, r4
   24734:	ldr	r4, [sp, #192]	; 0xc0
   24738:	eor	r1, r1, r2
   2473c:	lsl	r2, r5, #23
   24740:	and	r1, r1, r5
   24744:	eor	r1, r1, r0
   24748:	adds	r6, r6, r3
   2474c:	orr	r2, r2, r7, lsr #9
   24750:	lsr	r0, r7, #14
   24754:	adc	ip, ip, r4
   24758:	adds	r6, r1, r6
   2475c:	ldr	r4, [sp, #12]
   24760:	eor	lr, lr, r2
   24764:	lsr	r3, r7, #18
   24768:	ldr	r1, [sp, #208]	; 0xd0
   2476c:	orr	r0, r0, r5, lsl #18
   24770:	orr	r3, r3, r5, lsl #14
   24774:	eor	r3, r3, r0
   24778:	eor	r1, r4, r1
   2477c:	and	r1, r1, r7
   24780:	lsl	r7, r7, #23
   24784:	eor	r1, r1, r4
   24788:	adc	ip, r1, ip
   2478c:	adds	lr, r6, lr
   24790:	ldr	r1, [sp, #16]
   24794:	ldr	r6, [sp, #92]	; 0x5c
   24798:	orr	r5, r9, r1
   2479c:	lsl	r0, r1, #30
   247a0:	and	r4, r9, r1
   247a4:	lsr	r8, r1, #28
   247a8:	and	r5, r5, fp
   247ac:	orr	r7, r7, r6, lsr #9
   247b0:	ldr	r6, [sp, #212]	; 0xd4
   247b4:	orr	r5, r5, r4
   247b8:	eor	r7, r7, r3
   247bc:	lsl	r3, r1, #25
   247c0:	adc	ip, ip, r7
   247c4:	mov	r4, r6
   247c8:	orr	r2, r0, r6, lsr #2
   247cc:	orr	r8, r8, r6, lsl #4
   247d0:	lsr	r1, r6, #28
   247d4:	ldr	r6, [sp, #196]	; 0xc4
   247d8:	orr	r3, r3, r4, lsr #7
   247dc:	eor	r8, r8, r2
   247e0:	lsl	r0, r4, #30
   247e4:	eor	r8, r8, r3
   247e8:	adds	r6, r6, lr
   247ec:	str	r6, [sp, #96]	; 0x60
   247f0:	mov	r6, r4
   247f4:	ldr	r4, [sp, #200]	; 0xc8
   247f8:	and	r2, sl, r6
   247fc:	mov	r3, r6
   24800:	orr	r7, sl, r6
   24804:	ldr	r6, [sp, #16]
   24808:	adc	r4, r4, ip
   2480c:	adds	r5, r8, r5
   24810:	str	r4, [sp, #72]	; 0x48
   24814:	orr	r1, r1, r6, lsl #4
   24818:	ldr	r4, [sp, #204]	; 0xcc
   2481c:	orr	r0, r0, r6, lsr #2
   24820:	lsl	r6, r3, #25
   24824:	eor	r0, r0, r1
   24828:	ldr	r1, [sp, #152]	; 0x98
   2482c:	and	r7, r7, r4
   24830:	ldr	r4, [sp, #16]
   24834:	orr	r7, r7, r2
   24838:	ldr	r2, [sp, #156]	; 0x9c
   2483c:	lsr	r3, r1, #1
   24840:	orr	r6, r6, r4, lsr #7
   24844:	lsr	r4, r1, #8
   24848:	eor	r0, r0, r6
   2484c:	lsr	r8, r2, #1
   24850:	mov	r6, r2
   24854:	adc	r7, r0, r7
   24858:	adds	lr, r5, lr
   2485c:	orr	r4, r4, r2, lsl #24
   24860:	adc	ip, r7, ip
   24864:	orr	r3, r3, r2, lsl #31
   24868:	movw	r5, #13627	; 0x353b
   2486c:	movt	r5, #5250	; 0x1482
   24870:	str	ip, [sp, #76]	; 0x4c
   24874:	eor	r3, r3, r4
   24878:	str	lr, [sp, #192]	; 0xc0
   2487c:	lsr	lr, r2, #8
   24880:	ldr	ip, [sp, #60]	; 0x3c
   24884:	ldr	r7, [sp, #128]	; 0x80
   24888:	lsr	r2, ip, #19
   2488c:	lsl	r0, ip, #3
   24890:	mov	ip, r1
   24894:	orr	r1, r8, r1, lsl #31
   24898:	ldr	r8, [sp, #60]	; 0x3c
   2489c:	orr	lr, lr, ip, lsl #24
   248a0:	lsr	ip, ip, #7
   248a4:	orr	r0, r0, r7, lsr #29
   248a8:	eor	r1, r1, lr
   248ac:	orr	ip, ip, r6, lsl #25
   248b0:	orr	r2, r2, r7, lsl #13
   248b4:	eor	r3, r3, ip
   248b8:	lsr	ip, r8, #6
   248bc:	eor	r2, r2, r0
   248c0:	ldr	r0, [sp, #144]	; 0x90
   248c4:	eor	r1, r1, r6, lsr #7
   248c8:	orr	ip, ip, r7, lsl #26
   248cc:	lsl	r4, r7, #3
   248d0:	eor	r2, r2, ip
   248d4:	ldr	ip, [sp, #148]	; 0x94
   248d8:	lsr	lr, r7, #19
   248dc:	adds	r3, r3, r0
   248e0:	orr	lr, lr, r8, lsl #13
   248e4:	orr	r0, r4, r8, lsr #29
   248e8:	ldr	r8, [sp, #72]	; 0x48
   248ec:	adc	r1, r1, ip
   248f0:	ldr	ip, [sp, #116]	; 0x74
   248f4:	eor	r0, r0, lr
   248f8:	eor	r0, r0, r7, lsr #6
   248fc:	movw	lr, #11397	; 0x2c85
   24900:	movt	lr, #37490	; 0x9272
   24904:	ldr	r7, [sp, #96]	; 0x60
   24908:	adds	r3, r3, ip
   2490c:	ldr	ip, [sp, #176]	; 0xb0
   24910:	lsr	r4, r7, #14
   24914:	lsr	r6, r7, #18
   24918:	orr	r4, r4, r8, lsl #18
   2491c:	adc	r1, r1, ip
   24920:	ldr	ip, [sp, #88]	; 0x58
   24924:	adds	r3, r3, r2
   24928:	adc	r0, r1, r0
   2492c:	adds	r5, r3, r5
   24930:	orr	r6, r6, r8, lsl #14
   24934:	ldr	r2, [sp, #92]	; 0x5c
   24938:	mov	r8, r7
   2493c:	adc	lr, r0, lr
   24940:	str	r3, [sp, #136]	; 0x88
   24944:	eor	r4, r4, r6
   24948:	ldr	r3, [sp, #68]	; 0x44
   2494c:	mov	r1, ip
   24950:	str	r0, [sp, #140]	; 0x8c
   24954:	eor	r1, r1, r2
   24958:	lsl	r2, r7, #23
   2495c:	and	r1, r1, r7
   24960:	ldr	r7, [sp, #208]	; 0xd0
   24964:	eor	r1, r1, ip
   24968:	adds	r5, r5, r3
   2496c:	ldr	ip, [sp, #12]
   24970:	ldr	r3, [sp, #72]	; 0x48
   24974:	adc	lr, lr, ip
   24978:	ldr	ip, [sp, #188]	; 0xbc
   2497c:	adds	r5, r1, r5
   24980:	mov	r1, r7
   24984:	mov	r6, r3
   24988:	lsr	r0, r3, #14
   2498c:	orr	r2, r2, r6, lsr #9
   24990:	lsr	r3, r3, #18
   24994:	eor	r1, r1, ip
   24998:	mov	ip, r6
   2499c:	orr	r0, r0, r8, lsl #18
   249a0:	and	r1, r1, ip
   249a4:	eor	r4, r4, r2
   249a8:	orr	r3, r3, r8, lsl #14
   249ac:	eor	r1, r1, r7
   249b0:	lsl	r7, ip, #23
   249b4:	ldr	r2, [sp, #76]	; 0x4c
   249b8:	adc	lr, r1, lr
   249bc:	adds	r4, r5, r4
   249c0:	eor	r3, r3, r0
   249c4:	ldr	r6, [sp, #192]	; 0xc0
   249c8:	ldr	r5, [sp, #96]	; 0x60
   249cc:	ldr	r1, [sp, #16]
   249d0:	lsl	r0, r6, #30
   249d4:	lsr	r8, r6, #28
   249d8:	orr	r7, r7, r5, lsr #9
   249dc:	orr	r8, r8, r2, lsl #4
   249e0:	eor	r7, r7, r3
   249e4:	lsl	r3, r6, #25
   249e8:	and	r5, r1, r6
   249ec:	adc	lr, lr, r7
   249f0:	adds	fp, fp, r4
   249f4:	ldr	r7, [sp, #76]	; 0x4c
   249f8:	orr	r2, r0, r2, lsr #2
   249fc:	orr	ip, r1, r6
   24a00:	str	fp, [sp, #100]	; 0x64
   24a04:	and	ip, ip, r9
   24a08:	ldr	fp, [sp, #204]	; 0xcc
   24a0c:	eor	r8, r8, r2
   24a10:	orr	ip, ip, r5
   24a14:	mov	r5, r6
   24a18:	orr	r3, r3, r7, lsr #7
   24a1c:	lsr	r1, r7, #28
   24a20:	lsl	r0, r7, #30
   24a24:	eor	r8, r8, r3
   24a28:	mov	r3, r7
   24a2c:	adc	fp, fp, lr
   24a30:	orr	r1, r1, r6, lsl #4
   24a34:	adds	ip, r8, ip
   24a38:	orr	r0, r0, r6, lsr #2
   24a3c:	str	fp, [sp, #80]	; 0x50
   24a40:	lsl	r6, r7, #25
   24a44:	ldr	fp, [sp, #212]	; 0xd4
   24a48:	eor	r0, r0, r1
   24a4c:	orr	r6, r6, r5, lsr #7
   24a50:	eor	r0, r0, r6
   24a54:	ldr	r6, [sp, #64]	; 0x40
   24a58:	and	r2, fp, r3
   24a5c:	orr	r7, fp, r7
   24a60:	ldr	fp, [sp, #32]
   24a64:	and	r7, r7, sl
   24a68:	orr	r7, r7, r2
   24a6c:	ldr	r2, [sp, #160]	; 0xa0
   24a70:	adc	r7, r0, r7
   24a74:	lsr	r1, r6, #19
   24a78:	lsl	r0, r6, #3
   24a7c:	lsr	r3, fp, #1
   24a80:	lsr	r5, fp, #8
   24a84:	adds	fp, ip, r4
   24a88:	adc	lr, r7, lr
   24a8c:	lsr	r8, r2, #1
   24a90:	mov	r4, r2
   24a94:	lsr	ip, r2, #8
   24a98:	str	lr, [sp, #196]	; 0xc4
   24a9c:	orr	r5, r5, r2, lsl #24
   24aa0:	ldr	lr, [sp, #32]
   24aa4:	orr	r3, r3, r2, lsl #31
   24aa8:	eor	r3, r3, r5
   24aac:	mov	r5, #868	; 0x364
   24ab0:	movt	r5, #19697	; 0x4cf1
   24ab4:	orr	r2, r8, lr, lsl #31
   24ab8:	mov	r8, lr
   24abc:	orr	lr, ip, lr, lsl #24
   24ac0:	lsr	ip, r8, #7
   24ac4:	ldr	r8, [sp, #132]	; 0x84
   24ac8:	eor	r2, r2, lr
   24acc:	orr	ip, ip, r4, lsl #25
   24ad0:	eor	r2, r2, r4, lsr #7
   24ad4:	eor	r3, r3, ip
   24ad8:	orr	r0, r0, r8, lsr #29
   24adc:	orr	r1, r1, r8, lsl #13
   24ae0:	lsr	lr, r8, #19
   24ae4:	eor	r1, r1, r0
   24ae8:	ldr	r0, [sp, #152]	; 0x98
   24aec:	lsl	ip, r8, #3
   24af0:	orr	lr, lr, r6, lsl #13
   24af4:	orr	ip, ip, r6, lsr #29
   24af8:	eor	ip, ip, lr
   24afc:	movw	lr, #59553	; 0xe8a1
   24b00:	movt	lr, #41663	; 0xa2bf
   24b04:	adds	r3, r3, r0
   24b08:	lsr	r0, r6, #6
   24b0c:	ldr	r6, [sp, #156]	; 0x9c
   24b10:	eor	ip, ip, r8, lsr #6
   24b14:	orr	r0, r0, r8, lsl #26
   24b18:	ldr	r8, [sp, #180]	; 0xb4
   24b1c:	eor	r1, r1, r0
   24b20:	ldr	r0, [sp, #100]	; 0x64
   24b24:	adc	r2, r2, r6
   24b28:	ldr	r6, [sp, #52]	; 0x34
   24b2c:	lsr	r4, r0, #14
   24b30:	adds	r3, r3, r6
   24b34:	lsr	r6, r0, #18
   24b38:	adc	r2, r2, r8
   24b3c:	adds	r3, r3, r1
   24b40:	ldr	r8, [sp, #92]	; 0x5c
   24b44:	mov	r7, r3
   24b48:	ldr	r3, [sp, #80]	; 0x50
   24b4c:	str	r7, [sp, #68]	; 0x44
   24b50:	mov	r1, r8
   24b54:	orr	r4, r4, r3, lsl #18
   24b58:	adc	r3, r2, ip
   24b5c:	ldr	ip, [sp, #80]	; 0x50
   24b60:	adds	r5, r7, r5
   24b64:	mov	r7, r0
   24b68:	ldr	r2, [sp, #96]	; 0x60
   24b6c:	adc	lr, r3, lr
   24b70:	str	r3, [sp, #144]	; 0x90
   24b74:	orr	r6, r6, ip, lsl #14
   24b78:	ldr	ip, [sp, #88]	; 0x58
   24b7c:	eor	r1, r1, r2
   24b80:	eor	r4, r4, r6
   24b84:	ldr	r6, [sp, #72]	; 0x48
   24b88:	and	r1, r1, r0
   24b8c:	lsl	r2, r0, #23
   24b90:	eor	r1, r1, r8
   24b94:	ldr	r8, [sp, #80]	; 0x50
   24b98:	adds	r5, r5, ip
   24b9c:	ldr	ip, [sp, #208]	; 0xd0
   24ba0:	lsr	r0, r8, #14
   24ba4:	lsr	r3, r8, #18
   24ba8:	adc	lr, lr, ip
   24bac:	ldr	ip, [sp, #188]	; 0xbc
   24bb0:	adds	r5, r1, r5
   24bb4:	orr	r0, r0, r7, lsl #18
   24bb8:	orr	r3, r3, r7, lsl #14
   24bbc:	lsl	r7, r8, #23
   24bc0:	orr	r2, r2, r8, lsr #9
   24bc4:	eor	r3, r3, r0
   24bc8:	eor	r1, ip, r6
   24bcc:	ldr	r6, [sp, #192]	; 0xc0
   24bd0:	lsl	r0, fp, #30
   24bd4:	and	r1, r1, r8
   24bd8:	eor	r4, r4, r2
   24bdc:	lsr	r8, fp, #28
   24be0:	eor	r1, r1, ip
   24be4:	adc	lr, r1, lr
   24be8:	ldr	r1, [sp, #16]
   24bec:	adds	r4, r5, r4
   24bf0:	orr	ip, r6, fp
   24bf4:	and	r5, r6, fp
   24bf8:	and	ip, ip, r1
   24bfc:	ldr	r1, [sp, #100]	; 0x64
   24c00:	orr	ip, ip, r5
   24c04:	orr	r7, r7, r1, lsr #9
   24c08:	ldr	r1, [sp, #196]	; 0xc4
   24c0c:	eor	r7, r7, r3
   24c10:	lsl	r3, fp, #25
   24c14:	adc	lr, lr, r7
   24c18:	adds	r9, r9, r4
   24c1c:	adc	sl, sl, lr
   24c20:	mov	r6, r1
   24c24:	orr	r2, r0, r1, lsr #2
   24c28:	str	r9, [sp, #200]	; 0xc8
   24c2c:	orr	r8, r8, r1, lsl #4
   24c30:	ldr	r9, [sp, #76]	; 0x4c
   24c34:	orr	r3, r3, r6, lsr #7
   24c38:	str	sl, [sp, #84]	; 0x54
   24c3c:	eor	r8, r8, r2
   24c40:	lsl	r0, r6, #30
   24c44:	ldr	sl, [sp, #212]	; 0xd4
   24c48:	lsr	r1, r1, #28
   24c4c:	eor	r8, r8, r3
   24c50:	mov	r3, r6
   24c54:	orr	r0, r0, fp, lsr #2
   24c58:	adds	ip, r8, ip
   24c5c:	orr	r1, r1, fp, lsl #4
   24c60:	orr	r7, r9, r6
   24c64:	lsl	r6, r6, #25
   24c68:	eor	r0, r0, r1
   24c6c:	and	r7, r7, sl
   24c70:	mov	sl, r9
   24c74:	ldr	r9, [sp, #36]	; 0x24
   24c78:	orr	r6, r6, fp, lsr #7
   24c7c:	and	r2, sl, r3
   24c80:	orr	r7, r7, r2
   24c84:	ldr	r2, [sp, #164]	; 0xa4
   24c88:	eor	r0, r0, r6
   24c8c:	adc	r7, r0, r7
   24c90:	lsr	r3, r9, #1
   24c94:	lsr	r5, r9, #8
   24c98:	adds	r9, ip, r4
   24c9c:	movw	ip, #12289	; 0x3001
   24ca0:	movt	ip, #48194	; 0xbc42
   24ca4:	adc	sl, r7, lr
   24ca8:	ldr	lr, [sp, #36]	; 0x24
   24cac:	lsr	r8, r2, #1
   24cb0:	mov	r6, r2
   24cb4:	ldr	r7, [sp, #136]	; 0x88
   24cb8:	orr	r5, r5, r2, lsl #24
   24cbc:	orr	r3, r3, r2, lsl #31
   24cc0:	lsr	r4, r2, #8
   24cc4:	orr	r2, r8, lr, lsl #31
   24cc8:	ldr	r8, [sp, #140]	; 0x8c
   24ccc:	eor	r3, r3, r5
   24cd0:	orr	r4, r4, lr, lsl #24
   24cd4:	mov	r5, r6
   24cd8:	lsr	r1, r7, #19
   24cdc:	lsl	r0, r7, #3
   24ce0:	eor	r2, r2, r4
   24ce4:	lsr	lr, lr, #7
   24ce8:	orr	r0, r0, r8, lsr #29
   24cec:	orr	r1, r1, r8, lsl #13
   24cf0:	orr	lr, lr, r6, lsl #25
   24cf4:	mov	r6, r8
   24cf8:	eor	r1, r1, r0
   24cfc:	ldr	r0, [sp, #32]
   24d00:	eor	r2, r2, r5, lsr #7
   24d04:	eor	r3, r3, lr
   24d08:	lsr	r4, r8, #19
   24d0c:	lsl	lr, r8, #3
   24d10:	orr	r4, r4, r7, lsl #13
   24d14:	orr	lr, lr, r7, lsr #29
   24d18:	adds	r3, r3, r0
   24d1c:	lsr	r0, r7, #6
   24d20:	eor	lr, lr, r4
   24d24:	movw	r4, #26187	; 0x664b
   24d28:	movt	r4, #43034	; 0xa81a
   24d2c:	orr	r0, r0, r6, lsl #26
   24d30:	eor	lr, lr, r6, lsr #6
   24d34:	eor	r1, r1, r0
   24d38:	ldr	r0, [sp, #160]	; 0xa0
   24d3c:	ldr	r8, [sp, #200]	; 0xc8
   24d40:	ldr	r7, [sp, #120]	; 0x78
   24d44:	adc	r2, r2, r0
   24d48:	ldr	r0, [sp, #8]
   24d4c:	lsr	r5, r8, #14
   24d50:	lsr	r6, r8, #18
   24d54:	adds	r3, r3, r0
   24d58:	adc	r2, r2, r7
   24d5c:	adds	r3, r3, r1
   24d60:	ldr	r7, [sp, #96]	; 0x60
   24d64:	mov	r0, r3
   24d68:	ldr	r3, [sp, #84]	; 0x54
   24d6c:	str	r0, [sp, #12]
   24d70:	ldr	r1, [sp, #100]	; 0x64
   24d74:	orr	r5, r5, r3, lsl #18
   24d78:	adc	r3, r2, lr
   24d7c:	ldr	lr, [sp, #84]	; 0x54
   24d80:	adds	ip, r0, ip
   24d84:	lsl	r2, r8, #23
   24d88:	eor	r1, r7, r1
   24d8c:	adc	r4, r3, r4
   24d90:	str	r3, [sp, #148]	; 0x94
   24d94:	and	r1, r1, r8
   24d98:	ldr	r3, [sp, #92]	; 0x5c
   24d9c:	eor	r1, r1, r7
   24da0:	ldr	r7, [sp, #84]	; 0x54
   24da4:	orr	r6, r6, lr, lsl #14
   24da8:	ldr	lr, [sp, #188]	; 0xbc
   24dac:	eor	r5, r5, r6
   24db0:	mov	r6, r8
   24db4:	adds	ip, ip, r3
   24db8:	lsr	r8, r9, #28
   24dbc:	lsr	r0, r7, #14
   24dc0:	lsr	r3, r7, #18
   24dc4:	adc	r4, r4, lr
   24dc8:	orr	r0, r0, r6, lsl #18
   24dcc:	adds	ip, r1, ip
   24dd0:	orr	r3, r3, r6, lsl #14
   24dd4:	ldr	lr, [sp, #72]	; 0x48
   24dd8:	orr	r2, r2, r7, lsr #9
   24ddc:	ldr	r1, [sp, #80]	; 0x50
   24de0:	eor	r3, r3, r0
   24de4:	lsl	r0, r9, #30
   24de8:	eor	r5, r5, r2
   24dec:	orr	r8, r8, sl, lsl #4
   24df0:	orr	r2, r0, sl, lsr #2
   24df4:	lsl	r0, sl, #30
   24df8:	eor	r8, r8, r2
   24dfc:	ldr	r2, [sp, #16]
   24e00:	eor	r1, lr, r1
   24e04:	orr	r0, r0, r9, lsr #2
   24e08:	and	r1, r1, r7
   24e0c:	lsl	r7, r7, #23
   24e10:	eor	r1, r1, lr
   24e14:	orr	lr, fp, r9
   24e18:	orr	r7, r7, r6, lsr #9
   24e1c:	adc	r4, r1, r4
   24e20:	adds	ip, ip, r5
   24e24:	ldr	r1, [sp, #192]	; 0xc0
   24e28:	lsl	r6, sl, #25
   24e2c:	and	r5, fp, r9
   24e30:	eor	r7, r7, r3
   24e34:	lsl	r3, r9, #25
   24e38:	adc	r4, r4, r7
   24e3c:	adds	r2, r2, ip
   24e40:	orr	r6, r6, r9, lsr #7
   24e44:	orr	r3, r3, sl, lsr #7
   24e48:	str	r2, [sp, #188]	; 0xbc
   24e4c:	ldr	r2, [sp, #212]	; 0xd4
   24e50:	eor	r8, r8, r3
   24e54:	and	lr, lr, r1
   24e58:	lsr	r1, sl, #28
   24e5c:	orr	lr, lr, r5
   24e60:	ldr	r3, [sp, #76]	; 0x4c
   24e64:	orr	r1, r1, r9, lsl #4
   24e68:	adc	r2, r2, r4
   24e6c:	eor	r0, r0, r1
   24e70:	ldr	r1, [sp, #40]	; 0x28
   24e74:	adds	lr, r8, lr
   24e78:	eor	r0, r0, r6
   24e7c:	str	r2, [sp, #32]
   24e80:	ldr	r6, [sp, #144]	; 0x90
   24e84:	ldr	r2, [sp, #196]	; 0xc4
   24e88:	lsr	r5, r1, #8
   24e8c:	orr	r7, r2, sl
   24e90:	and	r2, r2, sl
   24e94:	and	r7, r7, r3
   24e98:	lsr	r3, r1, #1
   24e9c:	orr	r7, r7, r2
   24ea0:	ldr	r2, [sp, #168]	; 0xa8
   24ea4:	adc	r7, r0, r7
   24ea8:	adds	ip, lr, ip
   24eac:	adc	r4, r7, r4
   24eb0:	ldr	r7, [sp, #68]	; 0x44
   24eb4:	str	ip, [sp, #92]	; 0x5c
   24eb8:	ldr	ip, [sp, #40]	; 0x28
   24ebc:	lsr	r8, r2, #1
   24ec0:	lsr	lr, r2, #8
   24ec4:	str	r4, [sp, #88]	; 0x58
   24ec8:	mov	r4, r2
   24ecc:	lsr	r1, r7, #19
   24ed0:	lsl	r0, r7, #3
   24ed4:	orr	r1, r1, r6, lsl #13
   24ed8:	orr	r0, r0, r6, lsr #29
   24edc:	orr	r5, r5, r2, lsl #24
   24ee0:	orr	lr, lr, ip, lsl #24
   24ee4:	eor	r1, r1, r0
   24ee8:	ldr	r0, [sp, #36]	; 0x24
   24eec:	orr	r3, r3, r2, lsl #31
   24ef0:	orr	r2, r8, ip, lsl #31
   24ef4:	lsr	ip, ip, #7
   24ef8:	eor	r3, r3, r5
   24efc:	movw	r5, #38801	; 0x9791
   24f00:	movt	r5, #53496	; 0xd0f8
   24f04:	eor	r2, r2, lr
   24f08:	lsr	lr, r6, #19
   24f0c:	orr	ip, ip, r4, lsl #25
   24f10:	eor	r2, r2, r4, lsr #7
   24f14:	eor	r3, r3, ip
   24f18:	lsl	ip, r6, #3
   24f1c:	adds	r3, r3, r0
   24f20:	lsr	r0, r7, #6
   24f24:	orr	lr, lr, r7, lsl #13
   24f28:	orr	r0, r0, r6, lsl #26
   24f2c:	orr	ip, ip, r7, lsr #29
   24f30:	ldr	r7, [sp, #188]	; 0xbc
   24f34:	eor	r1, r1, r0
   24f38:	ldr	r0, [sp, #164]	; 0xa4
   24f3c:	eor	ip, ip, lr
   24f40:	movw	lr, #35696	; 0x8b70
   24f44:	movt	lr, #49739	; 0xc24b
   24f48:	eor	ip, ip, r6, lsr #6
   24f4c:	lsr	r4, r7, #14
   24f50:	lsr	r6, r7, #18
   24f54:	adc	r2, r2, r0
   24f58:	ldr	r0, [sp, #56]	; 0x38
   24f5c:	ldr	r8, [sp, #100]	; 0x64
   24f60:	adds	r3, r3, r0
   24f64:	ldr	r0, [sp, #184]	; 0xb8
   24f68:	adc	r2, r2, r0
   24f6c:	adds	r3, r3, r1
   24f70:	mov	r0, r3
   24f74:	ldr	r3, [sp, #32]
   24f78:	str	r0, [sp, #152]	; 0x98
   24f7c:	orr	r4, r4, r3, lsl #18
   24f80:	adc	r3, r2, ip
   24f84:	ldr	ip, [sp, #32]
   24f88:	adds	r5, r0, r5
   24f8c:	ldr	r2, [sp, #200]	; 0xc8
   24f90:	adc	lr, r3, lr
   24f94:	str	r3, [sp, #156]	; 0x9c
   24f98:	orr	r6, r6, ip, lsl #14
   24f9c:	ldr	ip, [sp, #96]	; 0x60
   24fa0:	eor	r1, r8, r2
   24fa4:	lsl	r2, r7, #23
   24fa8:	eor	r4, r4, r6
   24fac:	and	r1, r1, r7
   24fb0:	mov	r6, r7
   24fb4:	eor	r1, r1, r8
   24fb8:	ldr	r8, [sp, #32]
   24fbc:	adds	r5, r5, ip
   24fc0:	ldr	ip, [sp, #72]	; 0x48
   24fc4:	orr	r2, r2, r8, lsr #9
   24fc8:	lsr	r0, r8, #14
   24fcc:	adc	lr, lr, ip
   24fd0:	adds	r5, r1, r5
   24fd4:	ldr	ip, [sp, #80]	; 0x50
   24fd8:	lsr	r3, r8, #18
   24fdc:	eor	r4, r4, r2
   24fe0:	ldr	r1, [sp, #84]	; 0x54
   24fe4:	orr	r0, r0, r7, lsl #18
   24fe8:	orr	r3, r3, r6, lsl #14
   24fec:	lsl	r7, r8, #23
   24ff0:	eor	r3, r3, r0
   24ff4:	orr	r7, r7, r6, lsr #9
   24ff8:	eor	r1, ip, r1
   24ffc:	and	r1, r1, r8
   25000:	eor	r7, r7, r3
   25004:	eor	r1, r1, ip
   25008:	adc	lr, r1, lr
   2500c:	ldr	r1, [sp, #92]	; 0x5c
   25010:	adds	r4, r5, r4
   25014:	adc	lr, lr, r7
   25018:	ldr	r5, [sp, #88]	; 0x58
   2501c:	lsl	r0, r1, #30
   25020:	orr	ip, r9, r1
   25024:	mov	r6, r1
   25028:	lsr	r8, r1, #28
   2502c:	and	ip, ip, fp
   25030:	orr	r2, r0, r5, lsr #2
   25034:	ldr	r0, [sp, #88]	; 0x58
   25038:	orr	r8, r8, r5, lsl #4
   2503c:	and	r5, r9, r1
   25040:	orr	ip, ip, r5
   25044:	ldr	r5, [sp, #192]	; 0xc0
   25048:	lsl	r3, r1, #25
   2504c:	eor	r8, r8, r2
   25050:	lsr	r1, r0, #28
   25054:	mov	r2, r0
   25058:	lsl	r0, r0, #30
   2505c:	orr	r7, sl, r2
   25060:	orr	r1, r1, r6, lsl #4
   25064:	adds	r5, r5, r4
   25068:	orr	r0, r0, r6, lsr #2
   2506c:	orr	r3, r3, r2, lsr #7
   25070:	str	r5, [sp, #96]	; 0x60
   25074:	eor	r0, r0, r1
   25078:	ldr	r5, [sp, #76]	; 0x4c
   2507c:	lsl	r6, r2, #25
   25080:	eor	r8, r8, r3
   25084:	and	r2, sl, r2
   25088:	ldr	r1, [sp, #92]	; 0x5c
   2508c:	ldr	r3, [sp, #196]	; 0xc4
   25090:	adc	r5, r5, lr
   25094:	adds	ip, r8, ip
   25098:	orr	r6, r6, r1, lsr #7
   2509c:	str	r5, [sp, #72]	; 0x48
   250a0:	ldr	r5, [sp, #20]
   250a4:	and	r7, r7, r3
   250a8:	eor	r0, r0, r6
   250ac:	orr	r7, r7, r2
   250b0:	ldr	r2, [sp, #172]	; 0xac
   250b4:	adc	r7, r0, r7
   250b8:	adds	ip, ip, r4
   250bc:	adc	lr, r7, lr
   250c0:	ldr	r7, [sp, #20]
   250c4:	lsr	r3, r5, #1
   250c8:	str	lr, [sp, #76]	; 0x4c
   250cc:	lsr	r5, r5, #8
   250d0:	ldr	lr, [sp, #12]
   250d4:	lsr	r8, r2, #1
   250d8:	mov	r6, r2
   250dc:	str	ip, [sp, #192]	; 0xc0
   250e0:	lsr	ip, r2, #8
   250e4:	ldr	r4, [sp, #148]	; 0x94
   250e8:	orr	r5, r5, r2, lsl #24
   250ec:	orr	r3, r3, r2, lsl #31
   250f0:	orr	r2, r8, r7, lsl #31
   250f4:	ldr	r8, [sp, #12]
   250f8:	lsr	r1, lr, #19
   250fc:	eor	r3, r3, r5
   25100:	movw	r5, #48688	; 0xbe30
   25104:	movt	r5, #1620	; 0x654
   25108:	lsl	r0, lr, #3
   2510c:	orr	r1, r1, r4, lsl #13
   25110:	orr	lr, ip, r7, lsl #24
   25114:	orr	r0, r0, r4, lsr #29
   25118:	lsr	ip, r7, #7
   2511c:	eor	r2, r2, lr
   25120:	ldr	r7, [sp, #96]	; 0x60
   25124:	eor	r1, r1, r0
   25128:	lsr	lr, r4, #19
   2512c:	orr	ip, ip, r6, lsl #25
   25130:	ldr	r0, [sp, #40]	; 0x28
   25134:	orr	lr, lr, r8, lsl #13
   25138:	eor	r3, r3, ip
   2513c:	lsl	ip, r4, #3
   25140:	eor	r2, r2, r6, lsr #7
   25144:	orr	ip, ip, r8, lsr #29
   25148:	adds	r3, r3, r0
   2514c:	lsr	r0, r8, #6
   25150:	eor	ip, ip, lr
   25154:	movw	lr, #20899	; 0x51a3
   25158:	movt	lr, #51052	; 0xc76c
   2515c:	orr	r0, r0, r4, lsl #26
   25160:	eor	ip, ip, r4, lsr #6
   25164:	ldr	r4, [sp, #168]	; 0xa8
   25168:	eor	r1, r1, r0
   2516c:	lsr	r6, r7, #18
   25170:	ldr	r8, [sp, #28]
   25174:	adc	r2, r2, r4
   25178:	lsr	r4, r7, #14
   2517c:	adds	r3, r3, r8
   25180:	ldr	r8, [sp, #124]	; 0x7c
   25184:	adc	r2, r2, r8
   25188:	adds	r3, r3, r1
   2518c:	ldr	r8, [sp, #200]	; 0xc8
   25190:	mov	r0, r3
   25194:	ldr	r3, [sp, #72]	; 0x48
   25198:	str	r0, [sp, #16]
   2519c:	orr	r4, r4, r3, lsl #18
   251a0:	adc	r3, r2, ip
   251a4:	ldr	ip, [sp, #100]	; 0x64
   251a8:	adds	r5, r0, r5
   251ac:	ldr	r2, [sp, #188]	; 0xbc
   251b0:	adc	lr, r3, lr
   251b4:	str	r3, [sp, #160]	; 0xa0
   251b8:	ldr	r3, [sp, #72]	; 0x48
   251bc:	adds	r5, r5, ip
   251c0:	ldr	ip, [sp, #80]	; 0x50
   251c4:	eor	r1, r8, r2
   251c8:	ldr	r2, [sp, #72]	; 0x48
   251cc:	and	r1, r1, r7
   251d0:	eor	r1, r1, r8
   251d4:	lsr	r0, r3, #14
   251d8:	adc	lr, lr, ip
   251dc:	adds	r5, r1, r5
   251e0:	ldr	r1, [sp, #32]
   251e4:	orr	r0, r0, r7, lsl #18
   251e8:	ldr	ip, [sp, #84]	; 0x54
   251ec:	orr	r6, r6, r2, lsl #14
   251f0:	lsl	r2, r7, #23
   251f4:	eor	r4, r4, r6
   251f8:	mov	r6, r3
   251fc:	lsr	r3, r3, #18
   25200:	orr	r2, r2, r6, lsr #9
   25204:	orr	r3, r3, r7, lsl #14
   25208:	eor	r1, ip, r1
   2520c:	eor	r4, r4, r2
   25210:	lsl	r7, r6, #23
   25214:	and	r1, r1, r6
   25218:	eor	r3, r3, r0
   2521c:	ldr	r6, [sp, #192]	; 0xc0
   25220:	eor	r1, r1, ip
   25224:	adc	lr, r1, lr
   25228:	adds	r4, r5, r4
   2522c:	ldr	r1, [sp, #92]	; 0x5c
   25230:	ldr	r5, [sp, #96]	; 0x60
   25234:	lsl	r0, r6, #30
   25238:	lsr	r8, r6, #28
   2523c:	orr	ip, r1, r6
   25240:	and	ip, ip, r9
   25244:	orr	r7, r7, r5, lsr #9
   25248:	ldr	r5, [sp, #76]	; 0x4c
   2524c:	eor	r7, r7, r3
   25250:	lsl	r3, r6, #25
   25254:	adc	lr, lr, r7
   25258:	adds	fp, fp, r4
   2525c:	str	fp, [sp, #100]	; 0x64
   25260:	orr	r2, r0, r5, lsr #2
   25264:	ldr	fp, [sp, #196]	; 0xc4
   25268:	orr	r8, r8, r5, lsl #4
   2526c:	mov	r5, r1
   25270:	and	r5, r5, r6
   25274:	orr	ip, ip, r5
   25278:	ldr	r5, [sp, #76]	; 0x4c
   2527c:	eor	r8, r8, r2
   25280:	adc	fp, fp, lr
   25284:	str	fp, [sp, #80]	; 0x50
   25288:	lsr	r1, r5, #28
   2528c:	mov	r2, r5
   25290:	ldr	fp, [sp, #88]	; 0x58
   25294:	lsl	r0, r5, #30
   25298:	mov	r5, r6
   2529c:	orr	r3, r3, r2, lsr #7
   252a0:	orr	r1, r1, r6, lsl #4
   252a4:	orr	r0, r0, r6, lsr #2
   252a8:	eor	r8, r8, r3
   252ac:	lsl	r6, r2, #25
   252b0:	adds	ip, r8, ip
   252b4:	orr	r7, fp, r2
   252b8:	and	r2, fp, r2
   252bc:	ldr	fp, [sp, #44]	; 0x2c
   252c0:	orr	r6, r6, r5, lsr #7
   252c4:	eor	r0, r0, r1
   252c8:	and	r7, r7, sl
   252cc:	orr	r7, r7, r2
   252d0:	ldr	r2, [sp, #104]	; 0x68
   252d4:	eor	r0, r0, r6
   252d8:	adc	r7, r0, r7
   252dc:	ldr	r6, [sp, #172]	; 0xac
   252e0:	lsr	r3, fp, #1
   252e4:	lsr	r5, fp, #8
   252e8:	adds	fp, ip, r4
   252ec:	adc	lr, r7, lr
   252f0:	lsr	r8, r2, #1
   252f4:	ldr	r7, [sp, #152]	; 0x98
   252f8:	lsr	ip, r2, #8
   252fc:	mov	r4, r2
   25300:	str	lr, [sp, #196]	; 0xc4
   25304:	orr	r5, r5, r2, lsl #24
   25308:	ldr	lr, [sp, #44]	; 0x2c
   2530c:	orr	r3, r3, r2, lsl #31
   25310:	lsr	r1, r7, #19
   25314:	eor	r3, r3, r5
   25318:	movw	r5, #21016	; 0x5218
   2531c:	movt	r5, #55023	; 0xd6ef
   25320:	lsl	r0, r7, #3
   25324:	orr	r2, r8, lr, lsl #31
   25328:	mov	r8, lr
   2532c:	orr	lr, ip, lr, lsl #24
   25330:	lsr	ip, r8, #7
   25334:	ldr	r8, [sp, #156]	; 0x9c
   25338:	eor	r2, r2, lr
   2533c:	orr	ip, ip, r4, lsl #25
   25340:	eor	r2, r2, r4, lsr #7
   25344:	eor	r3, r3, ip
   25348:	orr	r0, r0, r8, lsr #29
   2534c:	orr	r1, r1, r8, lsl #13
   25350:	lsr	lr, r8, #19
   25354:	eor	r1, r1, r0
   25358:	ldr	r0, [sp, #20]
   2535c:	lsl	ip, r8, #3
   25360:	orr	lr, lr, r7, lsl #13
   25364:	orr	ip, ip, r7, lsr #29
   25368:	eor	ip, ip, lr
   2536c:	movw	lr, #59417	; 0xe819
   25370:	movt	lr, #53650	; 0xd192
   25374:	adds	r3, r3, r0
   25378:	lsr	r0, r7, #6
   2537c:	adc	r2, r2, r6
   25380:	ldr	r6, [sp, #60]	; 0x3c
   25384:	eor	ip, ip, r8, lsr #6
   25388:	orr	r0, r0, r8, lsl #26
   2538c:	ldr	r8, [sp, #100]	; 0x64
   25390:	eor	r1, r1, r0
   25394:	ldr	r7, [sp, #96]	; 0x60
   25398:	adds	r3, r3, r6
   2539c:	ldr	r0, [sp, #128]	; 0x80
   253a0:	lsr	r4, r8, #14
   253a4:	lsr	r6, r8, #18
   253a8:	adc	r2, r2, r0
   253ac:	adds	r3, r3, r1
   253b0:	ldr	r1, [sp, #80]	; 0x50
   253b4:	adc	ip, r2, ip
   253b8:	adds	r5, r3, r5
   253bc:	adc	lr, ip, lr
   253c0:	ldr	r2, [sp, #80]	; 0x50
   253c4:	str	r3, [sp, #164]	; 0xa4
   253c8:	str	ip, [sp, #168]	; 0xa8
   253cc:	ldr	r0, [sp, #188]	; 0xbc
   253d0:	orr	r4, r4, r1, lsl #18
   253d4:	ldr	ip, [sp, #200]	; 0xc8
   253d8:	orr	r6, r6, r2, lsl #14
   253dc:	lsl	r2, r8, #23
   253e0:	eor	r4, r4, r6
   253e4:	ldr	r6, [sp, #72]	; 0x48
   253e8:	eor	r1, r0, r7
   253ec:	mov	r7, r8
   253f0:	and	r1, r1, r8
   253f4:	ldr	r8, [sp, #80]	; 0x50
   253f8:	adds	r5, r5, ip
   253fc:	eor	r1, r1, r0
   25400:	ldr	ip, [sp, #84]	; 0x54
   25404:	lsr	r0, r8, #14
   25408:	lsr	r3, r8, #18
   2540c:	adc	lr, lr, ip
   25410:	ldr	ip, [sp, #32]
   25414:	adds	r5, r1, r5
   25418:	orr	r0, r0, r7, lsl #18
   2541c:	orr	r2, r2, r8, lsr #9
   25420:	eor	r4, r4, r2
   25424:	eor	r1, ip, r6
   25428:	mov	r6, r7
   2542c:	lsl	r7, r8, #23
   25430:	orr	r3, r3, r6, lsl #14
   25434:	and	r1, r1, r8
   25438:	orr	r7, r7, r6, lsr #9
   2543c:	eor	r1, r1, ip
   25440:	ldr	r6, [sp, #196]	; 0xc4
   25444:	eor	r3, r3, r0
   25448:	adc	lr, r1, lr
   2544c:	lsl	r0, fp, #30
   25450:	adds	r4, r5, r4
   25454:	eor	r7, r7, r3
   25458:	ldr	r5, [sp, #92]	; 0x5c
   2545c:	adc	lr, lr, r7
   25460:	adds	r9, r9, r4
   25464:	lsr	r8, fp, #28
   25468:	adc	sl, sl, lr
   2546c:	ldr	r1, [sp, #192]	; 0xc0
   25470:	lsl	r3, fp, #25
   25474:	orr	r2, r0, r6, lsr #2
   25478:	str	r9, [sp, #200]	; 0xc8
   2547c:	lsl	r0, r6, #30
   25480:	ldr	r9, [sp, #76]	; 0x4c
   25484:	orr	r3, r3, r6, lsr #7
   25488:	str	sl, [sp, #84]	; 0x54
   2548c:	orr	r8, r8, r6, lsl #4
   25490:	ldr	sl, [sp, #88]	; 0x58
   25494:	orr	ip, r1, fp
   25498:	orr	r0, r0, fp, lsr #2
   2549c:	and	ip, ip, r5
   254a0:	and	r5, r1, fp
   254a4:	lsr	r1, r6, #28
   254a8:	orr	ip, ip, r5
   254ac:	mov	r5, r6
   254b0:	orr	r7, r9, r6
   254b4:	lsl	r6, r6, #25
   254b8:	eor	r8, r8, r2
   254bc:	orr	r1, r1, fp, lsl #4
   254c0:	eor	r8, r8, r3
   254c4:	and	r7, r7, sl
   254c8:	mov	sl, r9
   254cc:	ldr	r9, [sp, #24]
   254d0:	orr	r6, r6, fp, lsr #7
   254d4:	and	r2, sl, r5
   254d8:	eor	r0, r0, r1
   254dc:	adds	ip, r8, ip
   254e0:	orr	r7, r7, r2
   254e4:	ldr	r2, [sp, #108]	; 0x6c
   254e8:	eor	r0, r0, r6
   254ec:	adc	r7, r0, r7
   254f0:	lsr	r3, r9, #1
   254f4:	lsr	r5, r9, #8
   254f8:	adds	r9, ip, r4
   254fc:	ldr	r4, [sp, #24]
   25500:	adc	sl, r7, lr
   25504:	lsr	ip, r2, #8
   25508:	mov	r6, r2
   2550c:	ldr	lr, [sp, #16]
   25510:	lsr	r8, r2, #1
   25514:	orr	r5, r5, r2, lsl #24
   25518:	ldr	r7, [sp, #160]	; 0xa0
   2551c:	orr	r3, r3, r2, lsl #31
   25520:	orr	r2, r8, r4, lsl #31
   25524:	eor	r3, r3, r5
   25528:	ldr	r8, [sp, #96]	; 0x60
   2552c:	movw	r5, #43280	; 0xa910
   25530:	movt	r5, #21861	; 0x5565
   25534:	lsr	r1, lr, #19
   25538:	lsl	r0, lr, #3
   2553c:	orr	r1, r1, r7, lsl #13
   25540:	orr	r0, r0, r7, lsr #29
   25544:	orr	lr, ip, r4, lsl #24
   25548:	eor	r1, r1, r0
   2554c:	lsr	ip, r4, #7
   25550:	ldr	r4, [sp, #16]
   25554:	eor	r2, r2, lr
   25558:	lsr	lr, r7, #19
   2555c:	ldr	r0, [sp, #44]	; 0x2c
   25560:	orr	ip, ip, r6, lsl #25
   25564:	eor	r2, r2, r6, lsr #7
   25568:	eor	r3, r3, ip
   2556c:	lsl	ip, r7, #3
   25570:	orr	lr, lr, r4, lsl #13
   25574:	orr	ip, ip, r4, lsr #29
   25578:	adds	r3, r3, r0
   2557c:	lsr	r0, r4, #6
   25580:	ldr	r4, [sp, #104]	; 0x68
   25584:	eor	ip, ip, lr
   25588:	movw	lr, #1572	; 0x624
   2558c:	movt	lr, #54937	; 0xd699
   25590:	orr	r0, r0, r7, lsl #26
   25594:	eor	ip, ip, r7, lsr #6
   25598:	ldr	r7, [sp, #64]	; 0x40
   2559c:	eor	r1, r1, r0
   255a0:	ldr	r0, [sp, #200]	; 0xc8
   255a4:	adc	r2, r2, r4
   255a8:	adds	r3, r3, r7
   255ac:	lsr	r4, r0, #14
   255b0:	mov	r7, r0
   255b4:	lsr	r6, r0, #18
   255b8:	ldr	r0, [sp, #132]	; 0x84
   255bc:	adc	r2, r2, r0
   255c0:	adds	r3, r3, r1
   255c4:	mov	r0, r3
   255c8:	ldr	r3, [sp, #84]	; 0x54
   255cc:	orr	r4, r4, r3, lsl #18
   255d0:	adc	r3, r2, ip
   255d4:	ldr	ip, [sp, #100]	; 0x64
   255d8:	adds	r5, r0, r5
   255dc:	str	r0, [sp, #20]
   255e0:	adc	lr, r3, lr
   255e4:	ldr	r2, [sp, #84]	; 0x54
   255e8:	str	r3, [sp, #172]	; 0xac
   255ec:	eor	r1, r8, ip
   255f0:	ldr	ip, [sp, #188]	; 0xbc
   255f4:	and	r1, r1, r7
   255f8:	eor	r1, r1, r8
   255fc:	ldr	r8, [sp, #84]	; 0x54
   25600:	orr	r6, r6, r2, lsl #14
   25604:	lsl	r2, r7, #23
   25608:	eor	r4, r4, r6
   2560c:	mov	r6, r7
   25610:	adds	r5, r5, ip
   25614:	ldr	ip, [sp, #32]
   25618:	orr	r2, r2, r8, lsr #9
   2561c:	lsr	r0, r8, #14
   25620:	eor	r4, r4, r2
   25624:	lsr	r3, r8, #18
   25628:	adc	lr, lr, ip
   2562c:	adds	r5, r1, r5
   25630:	ldr	ip, [sp, #72]	; 0x48
   25634:	orr	r0, r0, r7, lsl #18
   25638:	ldr	r1, [sp, #80]	; 0x50
   2563c:	orr	r3, r3, r7, lsl #14
   25640:	lsl	r7, r8, #23
   25644:	eor	r3, r3, r0
   25648:	lsl	r0, r9, #30
   2564c:	orr	r7, r7, r6, lsr #9
   25650:	orr	r2, r0, sl, lsr #2
   25654:	eor	r1, ip, r1
   25658:	eor	r7, r7, r3
   2565c:	lsl	r3, r9, #25
   25660:	and	r1, r1, r8
   25664:	lsr	r8, r9, #28
   25668:	eor	r1, r1, ip
   2566c:	orr	ip, fp, r9
   25670:	orr	r3, r3, sl, lsr #7
   25674:	adc	lr, r1, lr
   25678:	adds	r4, r5, r4
   2567c:	ldr	r5, [sp, #192]	; 0xc0
   25680:	adc	lr, lr, r7
   25684:	orr	r8, r8, sl, lsl #4
   25688:	lsr	r1, sl, #28
   2568c:	eor	r8, r8, r2
   25690:	lsl	r0, sl, #30
   25694:	eor	r8, r8, r3
   25698:	ldr	r3, [sp, #76]	; 0x4c
   2569c:	lsl	r6, sl, #25
   256a0:	and	ip, ip, r5
   256a4:	and	r5, fp, r9
   256a8:	orr	r1, r1, r9, lsl #4
   256ac:	orr	ip, ip, r5
   256b0:	ldr	r5, [sp, #92]	; 0x5c
   256b4:	orr	r0, r0, r9, lsr #2
   256b8:	orr	r6, r6, r9, lsr #7
   256bc:	eor	r0, r0, r1
   256c0:	eor	r0, r0, r6
   256c4:	ldr	r6, [sp, #164]	; 0xa4
   256c8:	adds	r5, r5, r4
   256cc:	str	r5, [sp, #104]	; 0x68
   256d0:	ldr	r5, [sp, #88]	; 0x58
   256d4:	lsr	r1, r6, #19
   256d8:	adc	r5, r5, lr
   256dc:	adds	ip, r8, ip
   256e0:	str	r5, [sp, #88]	; 0x58
   256e4:	ldr	r5, [sp, #196]	; 0xc4
   256e8:	orr	r7, r5, sl
   256ec:	and	r2, r5, sl
   256f0:	ldr	r5, [sp, #48]	; 0x30
   256f4:	and	r7, r7, r3
   256f8:	orr	r7, r7, r2
   256fc:	ldr	r2, [sp, #112]	; 0x70
   25700:	adc	r7, r0, r7
   25704:	adds	r4, ip, r4
   25708:	lsl	r0, r6, #3
   2570c:	adc	lr, r7, lr
   25710:	ldr	r7, [sp, #136]	; 0x88
   25714:	lsr	r3, r5, #1
   25718:	str	r4, [sp, #92]	; 0x5c
   2571c:	str	lr, [sp, #204]	; 0xcc
   25720:	lsr	r5, r5, #8
   25724:	ldr	lr, [sp, #48]	; 0x30
   25728:	lsr	r8, r2, #1
   2572c:	mov	r4, r2
   25730:	lsr	ip, r2, #8
   25734:	orr	r5, r5, r2, lsl #24
   25738:	orr	r3, r3, r2, lsl #31
   2573c:	orr	r2, r8, lr, lsl #31
   25740:	mov	r8, lr
   25744:	eor	r3, r3, r5
   25748:	orr	lr, ip, lr, lsl #24
   2574c:	movw	r5, #8234	; 0x202a
   25750:	movt	r5, #22385	; 0x5771
   25754:	lsr	ip, r8, #7
   25758:	ldr	r8, [sp, #168]	; 0xa8
   2575c:	eor	r2, r2, lr
   25760:	orr	ip, ip, r4, lsl #25
   25764:	eor	r2, r2, r4, lsr #7
   25768:	eor	r3, r3, ip
   2576c:	orr	r0, r0, r8, lsr #29
   25770:	orr	r1, r1, r8, lsl #13
   25774:	lsr	lr, r8, #19
   25778:	eor	r1, r1, r0
   2577c:	ldr	r0, [sp, #24]
   25780:	lsl	ip, r8, #3
   25784:	orr	lr, lr, r6, lsl #13
   25788:	orr	ip, ip, r6, lsr #29
   2578c:	eor	ip, ip, lr
   25790:	movw	lr, #13701	; 0x3585
   25794:	movt	lr, #62478	; 0xf40e
   25798:	adds	r3, r3, r0
   2579c:	lsr	r0, r6, #6
   257a0:	ldr	r6, [sp, #108]	; 0x6c
   257a4:	eor	ip, ip, r8, lsr #6
   257a8:	orr	r0, r0, r8, lsl #26
   257ac:	ldr	r8, [sp, #104]	; 0x68
   257b0:	eor	r1, r1, r0
   257b4:	ldr	r0, [sp, #88]	; 0x58
   257b8:	adc	r2, r2, r6
   257bc:	adds	r3, r3, r7
   257c0:	ldr	r7, [sp, #140]	; 0x8c
   257c4:	lsr	r4, r8, #14
   257c8:	lsr	r6, r8, #18
   257cc:	orr	r4, r4, r0, lsl #18
   257d0:	ldr	r0, [sp, #100]	; 0x64
   257d4:	adc	r2, r2, r7
   257d8:	ldr	r7, [sp, #200]	; 0xc8
   257dc:	adds	r3, r3, r1
   257e0:	adc	ip, r2, ip
   257e4:	adds	r5, r3, r5
   257e8:	lsl	r2, r8, #23
   257ec:	adc	lr, ip, lr
   257f0:	eor	r1, r0, r7
   257f4:	ldr	r7, [sp, #88]	; 0x58
   257f8:	and	r1, r1, r8
   257fc:	eor	r1, r1, r0
   25800:	orr	r6, r6, r7, lsl #14
   25804:	orr	r2, r2, r7, lsr #9
   25808:	eor	r4, r4, r6
   2580c:	ldr	r6, [sp, #84]	; 0x54
   25810:	lsr	r0, r7, #14
   25814:	str	r3, [sp, #36]	; 0x24
   25818:	eor	r4, r4, r2
   2581c:	str	ip, [sp, #188]	; 0xbc
   25820:	orr	r0, r0, r8, lsl #18
   25824:	ldr	r3, [sp, #96]	; 0x60
   25828:	ldr	ip, [sp, #72]	; 0x48
   2582c:	ldr	r2, [sp, #92]	; 0x5c
   25830:	adds	r5, r5, r3
   25834:	lsr	r3, r7, #18
   25838:	adc	lr, lr, ip
   2583c:	ldr	ip, [sp, #80]	; 0x50
   25840:	adds	r5, r1, r5
   25844:	orr	r3, r3, r8, lsl #14
   25848:	eor	r3, r3, r0
   2584c:	lsl	r0, r2, #30
   25850:	eor	r1, ip, r6
   25854:	mov	r6, r8
   25858:	lsr	r8, r2, #28
   2585c:	and	r1, r1, r7
   25860:	lsl	r7, r7, #23
   25864:	eor	r1, r1, ip
   25868:	orr	ip, r9, r2
   2586c:	adc	lr, r1, lr
   25870:	adds	r4, r5, r4
   25874:	orr	r7, r7, r6, lsr #9
   25878:	mov	r5, r2
   2587c:	and	ip, ip, fp
   25880:	ldr	r1, [sp, #204]	; 0xcc
   25884:	mov	r6, r5
   25888:	and	r5, r9, r5
   2588c:	orr	ip, ip, r5
   25890:	ldr	r5, [sp, #192]	; 0xc0
   25894:	eor	r7, r7, r3
   25898:	adc	lr, lr, r7
   2589c:	lsl	r3, r6, #25
   258a0:	orr	r2, r0, r1, lsr #2
   258a4:	mov	r0, r1
   258a8:	orr	r8, r8, r1, lsl #4
   258ac:	adds	r5, r5, r4
   258b0:	lsr	r1, r1, #28
   258b4:	eor	r8, r8, r2
   258b8:	mov	r2, r0
   258bc:	lsl	r0, r0, #30
   258c0:	str	r5, [sp, #72]	; 0x48
   258c4:	orr	r1, r1, r6, lsl #4
   258c8:	orr	r7, sl, r2
   258cc:	ldr	r5, [sp, #76]	; 0x4c
   258d0:	orr	r0, r0, r6, lsr #2
   258d4:	lsl	r6, r2, #25
   258d8:	eor	r0, r0, r1
   258dc:	ldr	r1, [sp, #92]	; 0x5c
   258e0:	orr	r3, r3, r2, lsr #7
   258e4:	and	r2, sl, r2
   258e8:	eor	r8, r8, r3
   258ec:	adc	r5, r5, lr
   258f0:	adds	ip, r8, ip
   258f4:	str	r5, [sp, #96]	; 0x60
   258f8:	orr	r6, r6, r1, lsr #7
   258fc:	ldr	r5, [sp, #196]	; 0xc4
   25900:	eor	r0, r0, r6
   25904:	and	r7, r7, r5
   25908:	ldr	r5, [sp, #116]	; 0x74
   2590c:	orr	r7, r7, r2
   25910:	adc	r7, r0, r7
   25914:	adds	ip, ip, r4
   25918:	ldr	r2, [sp, #176]	; 0xb0
   2591c:	adc	lr, r7, lr
   25920:	ldr	r7, [sp, #172]	; 0xac
   25924:	mov	r1, r5
   25928:	lsr	r3, r5, #1
   2592c:	str	ip, [sp, #108]	; 0x6c
   25930:	str	lr, [sp, #208]	; 0xd0
   25934:	lsr	r5, r5, #8
   25938:	movw	ip, #53688	; 0xd1b8
   2593c:	movt	ip, #12987	; 0x32bb
   25940:	ldr	lr, [sp, #20]
   25944:	lsr	r8, r2, #1
   25948:	lsr	r4, r2, #8
   2594c:	mov	r6, r2
   25950:	orr	r5, r5, r2, lsl #24
   25954:	orr	r3, r3, r2, lsl #31
   25958:	lsl	r0, lr, #3
   2595c:	eor	r3, r3, r5
   25960:	mov	r5, r6
   25964:	lsr	r2, lr, #19
   25968:	mov	lr, r1
   2596c:	orr	r4, r4, lr, lsl #24
   25970:	orr	r1, r8, r1, lsl #31
   25974:	ldr	r8, [sp, #20]
   25978:	orr	r2, r2, r7, lsl #13
   2597c:	eor	r1, r1, r4
   25980:	orr	r4, r0, r7, lsr #29
   25984:	lsr	lr, lr, #7
   25988:	eor	r2, r2, r4
   2598c:	ldr	r4, [sp, #48]	; 0x30
   25990:	lsl	r0, r7, #3
   25994:	orr	lr, lr, r6, lsl #25
   25998:	mov	r6, r7
   2599c:	orr	r0, r0, r8, lsr #29
   259a0:	eor	r3, r3, lr
   259a4:	lsr	lr, r7, #19
   259a8:	ldr	r7, [sp, #200]	; 0xc8
   259ac:	eor	r1, r1, r5, lsr #7
   259b0:	adds	r3, r3, r4
   259b4:	lsr	r4, r8, #6
   259b8:	ldr	r5, [sp, #68]	; 0x44
   259bc:	orr	lr, lr, r8, lsl #13
   259c0:	orr	r4, r4, r6, lsl #26
   259c4:	ldr	r8, [sp, #72]	; 0x48
   259c8:	eor	r0, r0, lr
   259cc:	movw	lr, #41072	; 0xa070
   259d0:	movt	lr, #4202	; 0x106a
   259d4:	eor	r2, r2, r4
   259d8:	ldr	r4, [sp, #112]	; 0x70
   259dc:	eor	r0, r0, r6, lsr #6
   259e0:	ldr	r6, [sp, #144]	; 0x90
   259e4:	adc	r1, r1, r4
   259e8:	adds	r3, r3, r5
   259ec:	lsr	r4, r8, #14
   259f0:	lsr	r5, r8, #18
   259f4:	adc	r1, r1, r6
   259f8:	adds	r3, r3, r2
   259fc:	ldr	r6, [sp, #96]	; 0x60
   25a00:	mov	r2, r3
   25a04:	adc	r3, r1, r0
   25a08:	ldr	r0, [sp, #104]	; 0x68
   25a0c:	adds	ip, r2, ip
   25a10:	adc	lr, r3, lr
   25a14:	str	r2, [sp, #40]	; 0x28
   25a18:	lsl	r2, r8, #23
   25a1c:	str	r3, [sp, #192]	; 0xc0
   25a20:	orr	r5, r5, r6, lsl #14
   25a24:	ldr	r3, [sp, #100]	; 0x64
   25a28:	orr	r4, r4, r6, lsl #18
   25a2c:	eor	r1, r7, r0
   25a30:	orr	r2, r2, r6, lsr #9
   25a34:	and	r1, r1, r8
   25a38:	eor	r4, r4, r5
   25a3c:	lsr	r0, r6, #14
   25a40:	eor	r1, r1, r7
   25a44:	ldr	r7, [sp, #88]	; 0x58
   25a48:	eor	r4, r4, r2
   25a4c:	adds	ip, ip, r3
   25a50:	lsr	r3, r6, #18
   25a54:	ldr	r5, [sp, #80]	; 0x50
   25a58:	orr	r0, r0, r8, lsl #18
   25a5c:	orr	r3, r3, r8, lsl #14
   25a60:	ldr	r2, [sp, #108]	; 0x6c
   25a64:	eor	r3, r3, r0
   25a68:	adc	lr, lr, r5
   25a6c:	ldr	r5, [sp, #84]	; 0x54
   25a70:	adds	ip, r1, ip
   25a74:	lsl	r0, r2, #30
   25a78:	lsr	r8, r2, #28
   25a7c:	eor	r1, r5, r7
   25a80:	mov	r7, r6
   25a84:	and	r1, r1, r6
   25a88:	lsl	r7, r7, #23
   25a8c:	eor	r1, r1, r5
   25a90:	ldr	r5, [sp, #92]	; 0x5c
   25a94:	adc	lr, r1, lr
   25a98:	adds	ip, ip, r4
   25a9c:	mov	r4, r2
   25aa0:	ldr	r1, [sp, #208]	; 0xd0
   25aa4:	orr	r6, r5, r2
   25aa8:	ldr	r2, [sp, #72]	; 0x48
   25aac:	and	r6, r6, r9
   25ab0:	orr	r8, r8, r1, lsl #4
   25ab4:	orr	r7, r7, r2, lsr #9
   25ab8:	orr	r2, r0, r1, lsr #2
   25abc:	eor	r7, r7, r3
   25ac0:	mov	r3, r5
   25ac4:	adc	lr, lr, r7
   25ac8:	adds	fp, fp, ip
   25acc:	mov	r5, r4
   25ad0:	and	r4, r3, r4
   25ad4:	str	fp, [sp, #76]	; 0x4c
   25ad8:	orr	r6, r6, r4
   25adc:	mov	r4, r1
   25ae0:	ldr	fp, [sp, #196]	; 0xc4
   25ae4:	lsl	r0, r4, #30
   25ae8:	eor	r8, r8, r2
   25aec:	lsr	r1, r1, #28
   25af0:	mov	r2, r4
   25af4:	mov	r4, r5
   25af8:	lsl	r3, r5, #25
   25afc:	orr	r1, r1, r5, lsl #4
   25b00:	orr	r0, r0, r5, lsr #2
   25b04:	adc	fp, fp, lr
   25b08:	orr	r3, r3, r2, lsr #7
   25b0c:	lsl	r5, r2, #25
   25b10:	eor	r0, r0, r1
   25b14:	ldr	r1, [sp, #52]	; 0x34
   25b18:	str	fp, [sp, #100]	; 0x64
   25b1c:	eor	r8, r8, r3
   25b20:	ldr	fp, [sp, #204]	; 0xcc
   25b24:	orr	r5, r5, r4, lsr #7
   25b28:	adds	r6, r8, r6
   25b2c:	eor	r0, r0, r5
   25b30:	lsr	r3, r1, #1
   25b34:	lsr	r4, r1, #8
   25b38:	orr	r7, fp, r2
   25b3c:	and	r2, fp, r2
   25b40:	and	r7, r7, sl
   25b44:	orr	r7, r7, r2
   25b48:	ldr	r2, [sp, #180]	; 0xb4
   25b4c:	adc	r7, r0, r7
   25b50:	adds	fp, r6, ip
   25b54:	adc	lr, r7, lr
   25b58:	ldr	r7, [sp, #36]	; 0x24
   25b5c:	movw	ip, #53448	; 0xd0c8
   25b60:	movt	ip, #47314	; 0xb8d2
   25b64:	str	lr, [sp, #112]	; 0x70
   25b68:	mov	lr, r1
   25b6c:	mov	r6, r2
   25b70:	orr	r3, r3, r2, lsl #31
   25b74:	orr	r4, r4, r6, lsl #24
   25b78:	lsr	r8, r2, #1
   25b7c:	eor	r3, r3, r4
   25b80:	ldr	r4, [sp, #188]	; 0xbc
   25b84:	lsr	r5, r2, #8
   25b88:	lsl	r0, r7, #3
   25b8c:	orr	r5, r5, lr, lsl #24
   25b90:	lsr	r2, r7, #19
   25b94:	orr	r1, r8, r1, lsl #31
   25b98:	ldr	r8, [sp, #148]	; 0x94
   25b9c:	orr	r2, r2, r4, lsl #13
   25ba0:	eor	r1, r1, r5
   25ba4:	lsr	lr, lr, #7
   25ba8:	mov	r5, r4
   25bac:	orr	r4, r0, r4, lsr #29
   25bb0:	orr	lr, lr, r6, lsl #25
   25bb4:	eor	r2, r2, r4
   25bb8:	ldr	r4, [sp, #116]	; 0x74
   25bbc:	lsl	r0, r5, #3
   25bc0:	eor	r3, r3, lr
   25bc4:	lsr	lr, r5, #19
   25bc8:	orr	r0, r0, r7, lsr #29
   25bcc:	orr	lr, lr, r7, lsl #13
   25bd0:	eor	r1, r1, r6, lsr #7
   25bd4:	ldr	r6, [sp, #76]	; 0x4c
   25bd8:	adds	r3, r3, r4
   25bdc:	lsr	r4, r7, #6
   25be0:	eor	r0, r0, lr
   25be4:	eor	r0, r0, r5, lsr #6
   25be8:	ldr	r7, [sp, #100]	; 0x64
   25bec:	movw	lr, #49430	; 0xc116
   25bf0:	movt	lr, #6564	; 0x19a4
   25bf4:	orr	r4, r4, r5, lsl #26
   25bf8:	ldr	r5, [sp, #176]	; 0xb0
   25bfc:	eor	r2, r2, r4
   25c00:	lsr	r4, r6, #14
   25c04:	orr	r4, r4, r7, lsl #18
   25c08:	adc	r1, r1, r5
   25c0c:	ldr	r5, [sp, #12]
   25c10:	adds	r3, r3, r5
   25c14:	lsr	r5, r6, #18
   25c18:	adc	r1, r1, r8
   25c1c:	adds	r3, r3, r2
   25c20:	ldr	r8, [sp, #72]	; 0x48
   25c24:	mov	r2, r3
   25c28:	adc	r3, r1, r0
   25c2c:	orr	r5, r5, r7, lsl #14
   25c30:	ldr	r0, [sp, #104]	; 0x68
   25c34:	adds	ip, r2, ip
   25c38:	adc	lr, r3, lr
   25c3c:	eor	r4, r4, r5
   25c40:	str	r2, [sp, #44]	; 0x2c
   25c44:	str	r3, [sp, #176]	; 0xb0
   25c48:	lsl	r2, r6, #23
   25c4c:	ldr	r5, [sp, #84]	; 0x54
   25c50:	orr	r2, r2, r7, lsr #9
   25c54:	ldr	r3, [sp, #200]	; 0xc8
   25c58:	eor	r1, r0, r8
   25c5c:	lsr	r8, fp, #28
   25c60:	and	r1, r1, r6
   25c64:	eor	r4, r4, r2
   25c68:	eor	r1, r1, r0
   25c6c:	lsr	r0, r7, #14
   25c70:	orr	r0, r0, r6, lsl #18
   25c74:	adds	ip, ip, r3
   25c78:	lsr	r3, r7, #18
   25c7c:	adc	lr, lr, r5
   25c80:	adds	ip, r1, ip
   25c84:	ldr	r5, [sp, #88]	; 0x58
   25c88:	orr	r3, r3, r6, lsl #14
   25c8c:	ldr	r1, [sp, #96]	; 0x60
   25c90:	eor	r3, r3, r0
   25c94:	lsl	r0, fp, #30
   25c98:	eor	r1, r5, r1
   25c9c:	and	r1, r1, r7
   25ca0:	lsl	r7, r7, #23
   25ca4:	eor	r1, r1, r5
   25ca8:	ldr	r5, [sp, #108]	; 0x6c
   25cac:	adc	lr, r1, lr
   25cb0:	adds	ip, ip, r4
   25cb4:	ldr	r4, [sp, #92]	; 0x5c
   25cb8:	ldr	r1, [sp, #112]	; 0x70
   25cbc:	orr	r6, r5, fp
   25cc0:	and	r6, r6, r4
   25cc4:	ldr	r4, [sp, #76]	; 0x4c
   25cc8:	orr	r2, r0, r1, lsr #2
   25ccc:	orr	r8, r8, r1, lsl #4
   25cd0:	orr	r7, r7, r4, lsr #9
   25cd4:	and	r4, r5, fp
   25cd8:	eor	r8, r8, r2
   25cdc:	orr	r6, r6, r4
   25ce0:	mov	r4, r1
   25ce4:	lsr	r1, r1, #28
   25ce8:	eor	r7, r7, r3
   25cec:	lsl	r0, r4, #30
   25cf0:	adc	lr, lr, r7
   25cf4:	adds	r9, r9, ip
   25cf8:	orr	r1, r1, fp, lsl #4
   25cfc:	adc	sl, sl, lr
   25d00:	orr	r0, r0, fp, lsr #2
   25d04:	lsl	r3, fp, #25
   25d08:	str	r9, [sp, #84]	; 0x54
   25d0c:	eor	r0, r0, r1
   25d10:	lsl	r5, r4, #25
   25d14:	str	sl, [sp, #32]
   25d18:	orr	r3, r3, r4, lsr #7
   25d1c:	ldr	r9, [sp, #208]	; 0xd0
   25d20:	orr	r5, r5, fp, lsr #7
   25d24:	eor	r8, r8, r3
   25d28:	ldr	r1, [sp, #120]	; 0x78
   25d2c:	adds	r6, r8, r6
   25d30:	eor	r0, r0, r5
   25d34:	ldr	sl, [sp, #204]	; 0xcc
   25d38:	orr	r7, r9, r4
   25d3c:	lsr	r8, r1, #1
   25d40:	lsr	r5, r1, #8
   25d44:	and	r7, r7, sl
   25d48:	mov	sl, r9
   25d4c:	ldr	r9, [sp, #8]
   25d50:	and	r2, sl, r4
   25d54:	orr	r7, r7, r2
   25d58:	adc	r7, r0, r7
   25d5c:	lsr	r3, r9, #1
   25d60:	lsr	r4, r9, #8
   25d64:	adds	r9, r6, ip
   25d68:	ldr	ip, [sp, #8]
   25d6c:	orr	r3, r3, r1, lsl #31
   25d70:	adc	sl, r7, lr
   25d74:	mov	r7, r1
   25d78:	orr	r4, r4, r1, lsl #24
   25d7c:	ldr	r6, [sp, #40]	; 0x28
   25d80:	movw	lr, #43859	; 0xab53
   25d84:	movt	lr, #20801	; 0x5141
   25d88:	eor	r3, r3, r4
   25d8c:	ldr	r4, [sp, #192]	; 0xc0
   25d90:	orr	r1, r8, ip, lsl #31
   25d94:	orr	r5, r5, ip, lsl #24
   25d98:	ldr	r8, [sp, #84]	; 0x54
   25d9c:	lsr	r2, r6, #19
   25da0:	lsl	r0, r6, #3
   25da4:	eor	r1, r1, r5
   25da8:	mov	r5, r7
   25dac:	orr	r2, r2, r4, lsl #13
   25db0:	orr	r0, r0, r4, lsr #29
   25db4:	lsr	ip, ip, #7
   25db8:	eor	r2, r2, r0
   25dbc:	ldr	r0, [sp, #52]	; 0x34
   25dc0:	eor	r1, r1, r5, lsr #7
   25dc4:	orr	ip, ip, r7, lsl #25
   25dc8:	mov	r7, r4
   25dcc:	lsr	r4, r4, #19
   25dd0:	eor	r3, r3, ip
   25dd4:	lsl	ip, r7, #3
   25dd8:	orr	r4, r4, r6, lsl #13
   25ddc:	adds	r3, r3, r0
   25de0:	lsr	r0, r6, #6
   25de4:	orr	ip, ip, r6, lsr #29
   25de8:	ldr	r6, [sp, #180]	; 0xb4
   25dec:	orr	r0, r0, r7, lsl #26
   25df0:	eor	ip, ip, r4
   25df4:	movw	r4, #27656	; 0x6c08
   25df8:	movt	r4, #7735	; 0x1e37
   25dfc:	eor	r2, r2, r0
   25e00:	ldr	r0, [sp, #152]	; 0x98
   25e04:	eor	ip, ip, r7, lsr #6
   25e08:	ldr	r7, [sp, #156]	; 0x9c
   25e0c:	adc	r1, r1, r6
   25e10:	lsr	r5, r8, #14
   25e14:	lsr	r6, r8, #18
   25e18:	adds	r3, r3, r0
   25e1c:	ldr	r0, [sp, #72]	; 0x48
   25e20:	adc	r1, r1, r7
   25e24:	adds	r3, r3, r2
   25e28:	ldr	r7, [sp, #32]
   25e2c:	adc	ip, r1, ip
   25e30:	adds	lr, r3, lr
   25e34:	adc	r4, ip, r4
   25e38:	ldr	r2, [sp, #76]	; 0x4c
   25e3c:	str	r3, [sp, #48]	; 0x30
   25e40:	str	ip, [sp, #180]	; 0xb4
   25e44:	ldr	ip, [sp, #104]	; 0x68
   25e48:	orr	r6, r6, r7, lsl #14
   25e4c:	orr	r5, r5, r7, lsl #18
   25e50:	mov	r7, r8
   25e54:	eor	r1, r0, r2
   25e58:	lsl	r2, r8, #23
   25e5c:	and	r1, r1, r8
   25e60:	ldr	r8, [sp, #32]
   25e64:	eor	r5, r5, r6
   25e68:	eor	r1, r1, r0
   25e6c:	mov	r6, r7
   25e70:	adds	lr, lr, ip
   25e74:	ldr	ip, [sp, #88]	; 0x58
   25e78:	orr	r2, r2, r8, lsr #9
   25e7c:	lsr	r0, r8, #14
   25e80:	adc	r4, r4, ip
   25e84:	adds	lr, r1, lr
   25e88:	ldr	ip, [sp, #96]	; 0x60
   25e8c:	eor	r5, r5, r2
   25e90:	lsr	r3, r8, #18
   25e94:	ldr	r1, [sp, #100]	; 0x64
   25e98:	orr	r0, r0, r7, lsl #18
   25e9c:	lsl	r7, r8, #23
   25ea0:	ldr	r2, [sp, #108]	; 0x6c
   25ea4:	orr	r3, r3, r6, lsl #14
   25ea8:	orr	r7, r7, r6, lsr #9
   25eac:	eor	r3, r3, r0
   25eb0:	lsl	r0, r9, #30
   25eb4:	eor	r1, ip, r1
   25eb8:	eor	r7, r7, r3
   25ebc:	lsl	r3, r9, #25
   25ec0:	and	r1, r1, r8
   25ec4:	lsr	r8, r9, #28
   25ec8:	eor	r1, r1, ip
   25ecc:	orr	ip, fp, r9
   25ed0:	orr	r3, r3, sl, lsr #7
   25ed4:	adc	r4, r1, r4
   25ed8:	and	ip, ip, r2
   25edc:	lsr	r1, sl, #28
   25ee0:	adds	lr, lr, r5
   25ee4:	and	r5, fp, r9
   25ee8:	orr	r2, r0, sl, lsr #2
   25eec:	orr	ip, ip, r5
   25ef0:	ldr	r5, [sp, #92]	; 0x5c
   25ef4:	adc	r4, r4, r7
   25ef8:	lsl	r0, sl, #30
   25efc:	orr	r8, r8, sl, lsl #4
   25f00:	orr	r1, r1, r9, lsl #4
   25f04:	orr	r0, r0, r9, lsr #2
   25f08:	eor	r8, r8, r2
   25f0c:	ldr	r2, [sp, #112]	; 0x70
   25f10:	adds	r5, r5, lr
   25f14:	eor	r8, r8, r3
   25f18:	lsl	r6, sl, #25
   25f1c:	eor	r0, r0, r1
   25f20:	str	r5, [sp, #88]	; 0x58
   25f24:	orr	r6, r6, r9, lsr #7
   25f28:	ldr	r5, [sp, #204]	; 0xcc
   25f2c:	orr	r7, r2, sl
   25f30:	and	r2, r2, sl
   25f34:	eor	r0, r0, r6
   25f38:	adc	r5, r5, r4
   25f3c:	adds	ip, r8, ip
   25f40:	str	r5, [sp, #92]	; 0x5c
   25f44:	ldr	r1, [sp, #56]	; 0x38
   25f48:	ldr	r3, [sp, #208]	; 0xd0
   25f4c:	lsr	r5, r1, #8
   25f50:	and	r7, r7, r3
   25f54:	lsr	r3, r1, #1
   25f58:	orr	r7, r7, r2
   25f5c:	ldr	r2, [sp, #184]	; 0xb8
   25f60:	adc	r7, r0, r7
   25f64:	adds	lr, ip, lr
   25f68:	str	lr, [sp, #80]	; 0x50
   25f6c:	adc	lr, r7, r4
   25f70:	ldr	r7, [sp, #44]	; 0x2c
   25f74:	orr	r5, r5, r2, lsl #24
   25f78:	mov	r6, r2
   25f7c:	str	lr, [sp, #104]	; 0x68
   25f80:	orr	r3, r3, r2, lsl #31
   25f84:	mov	lr, r1
   25f88:	lsr	r8, r2, #1
   25f8c:	eor	r3, r3, r5
   25f90:	ldr	r5, [sp, #176]	; 0xb0
   25f94:	lsr	ip, r2, #8
   25f98:	lsl	r0, r7, #3
   25f9c:	lsr	r2, r7, #19
   25fa0:	orr	r4, ip, lr, lsl #24
   25fa4:	movw	ip, #60313	; 0xeb99
   25fa8:	movt	ip, #57230	; 0xdf8e
   25fac:	lsr	lr, lr, #7
   25fb0:	orr	r0, r0, r5, lsr #29
   25fb4:	orr	r2, r2, r5, lsl #13
   25fb8:	orr	lr, lr, r6, lsl #25
   25fbc:	eor	r2, r2, r0
   25fc0:	ldr	r0, [sp, #8]
   25fc4:	orr	r1, r8, r1, lsl #31
   25fc8:	eor	r3, r3, lr
   25fcc:	lsl	lr, r5, #3
   25fd0:	eor	r1, r1, r4
   25fd4:	lsr	r4, r5, #19
   25fd8:	ldr	r8, [sp, #88]	; 0x58
   25fdc:	orr	lr, lr, r7, lsr #29
   25fe0:	orr	r4, r4, r7, lsl #13
   25fe4:	adds	r3, r3, r0
   25fe8:	lsr	r0, r7, #6
   25fec:	ldr	r7, [sp, #160]	; 0xa0
   25ff0:	eor	lr, lr, r4
   25ff4:	eor	r1, r1, r6, lsr #7
   25ff8:	movw	r4, #30540	; 0x774c
   25ffc:	movt	r4, #10056	; 0x2748
   26000:	orr	r0, r0, r5, lsl #26
   26004:	eor	lr, lr, r5, lsr #6
   26008:	ldr	r5, [sp, #120]	; 0x78
   2600c:	eor	r2, r2, r0
   26010:	lsr	r6, r8, #18
   26014:	ldr	r0, [sp, #16]
   26018:	adc	r1, r1, r5
   2601c:	lsr	r5, r8, #14
   26020:	adds	r3, r3, r0
   26024:	ldr	r0, [sp, #76]	; 0x4c
   26028:	adc	r1, r1, r7
   2602c:	adds	r3, r3, r2
   26030:	mov	r2, r3
   26034:	adc	r3, r1, lr
   26038:	ldr	lr, [sp, #72]	; 0x48
   2603c:	adds	ip, r2, ip
   26040:	ldr	r1, [sp, #84]	; 0x54
   26044:	adc	r4, r3, r4
   26048:	str	r2, [sp, #24]
   2604c:	lsl	r2, r8, #23
   26050:	ldr	r7, [sp, #92]	; 0x5c
   26054:	adds	ip, ip, lr
   26058:	str	r3, [sp, #120]	; 0x78
   2605c:	ldr	lr, [sp, #96]	; 0x60
   26060:	eor	r1, r0, r1
   26064:	and	r1, r1, r8
   26068:	eor	r1, r1, r0
   2606c:	orr	r6, r6, r7, lsl #14
   26070:	orr	r5, r5, r7, lsl #18
   26074:	adc	r4, r4, lr
   26078:	adds	ip, r1, ip
   2607c:	ldr	r1, [sp, #32]
   26080:	eor	r5, r5, r6
   26084:	mov	r6, r7
   26088:	lsr	r0, r7, #14
   2608c:	ldr	lr, [sp, #100]	; 0x64
   26090:	lsr	r3, r7, #18
   26094:	orr	r2, r2, r7, lsr #9
   26098:	lsl	r7, r7, #23
   2609c:	orr	r0, r0, r8, lsl #18
   260a0:	eor	r5, r5, r2
   260a4:	orr	r3, r3, r8, lsl #14
   260a8:	eor	r1, lr, r1
   260ac:	orr	r7, r7, r8, lsr #9
   260b0:	and	r1, r1, r6
   260b4:	eor	r3, r3, r0
   260b8:	eor	r1, r1, lr
   260bc:	eor	r7, r7, r3
   260c0:	adc	r4, r1, r4
   260c4:	ldr	r1, [sp, #80]	; 0x50
   260c8:	adds	ip, ip, r5
   260cc:	adc	r4, r4, r7
   260d0:	mov	r6, r1
   260d4:	and	r5, r9, r1
   260d8:	lsl	r0, r1, #30
   260dc:	orr	lr, r9, r1
   260e0:	lsr	r8, r1, #28
   260e4:	lsl	r3, r1, #25
   260e8:	ldr	r1, [sp, #104]	; 0x68
   260ec:	and	lr, lr, fp
   260f0:	orr	lr, lr, r5
   260f4:	ldr	r5, [sp, #108]	; 0x6c
   260f8:	orr	r2, r0, r1, lsr #2
   260fc:	mov	r0, r1
   26100:	orr	r8, r8, r1, lsl #4
   26104:	lsr	r1, r1, #28
   26108:	adds	r5, r5, ip
   2610c:	eor	r8, r8, r2
   26110:	mov	r2, r0
   26114:	lsl	r0, r0, #30
   26118:	orr	r1, r1, r6, lsl #4
   2611c:	str	r5, [sp, #72]	; 0x48
   26120:	orr	r7, sl, r2
   26124:	orr	r0, r0, r6, lsr #2
   26128:	ldr	r5, [sp, #208]	; 0xd0
   2612c:	orr	r3, r3, r2, lsr #7
   26130:	eor	r0, r0, r1
   26134:	ldr	r1, [sp, #80]	; 0x50
   26138:	lsl	r6, r2, #25
   2613c:	eor	r8, r8, r3
   26140:	and	r2, sl, r2
   26144:	ldr	r3, [sp, #112]	; 0x70
   26148:	adc	r5, r5, r4
   2614c:	adds	lr, r8, lr
   26150:	orr	r6, r6, r1, lsr #7
   26154:	str	r5, [sp, #96]	; 0x60
   26158:	ldr	r5, [sp, #28]
   2615c:	and	r7, r7, r3
   26160:	eor	r0, r0, r6
   26164:	orr	r7, r7, r2
   26168:	ldr	r1, [sp, #124]	; 0x7c
   2616c:	adc	r7, r0, r7
   26170:	adds	ip, lr, ip
   26174:	adc	lr, r7, r4
   26178:	str	ip, [sp, #108]	; 0x6c
   2617c:	lsr	r3, r5, #1
   26180:	str	lr, [sp, #8]
   26184:	lsr	r5, r5, #8
   26188:	ldr	lr, [sp, #28]
   2618c:	lsr	r8, r1, #1
   26190:	mov	r7, r1
   26194:	orr	r5, r5, r1, lsl #24
   26198:	ldr	r6, [sp, #48]	; 0x30
   2619c:	lsr	ip, r1, #8
   261a0:	orr	r3, r3, r1, lsl #31
   261a4:	orr	r1, r8, lr, lsl #31
   261a8:	ldr	r8, [sp, #180]	; 0xb4
   261ac:	eor	r3, r3, r5
   261b0:	orr	r4, ip, lr, lsl #24
   261b4:	movw	ip, #18600	; 0x48a8
   261b8:	movt	ip, #57755	; 0xe19b
   261bc:	lsr	r2, r6, #19
   261c0:	lsl	r0, r6, #3
   261c4:	eor	r1, r1, r4
   261c8:	lsr	lr, lr, #7
   261cc:	orr	r0, r0, r8, lsr #29
   261d0:	orr	r2, r2, r8, lsl #13
   261d4:	orr	lr, lr, r7, lsl #25
   261d8:	eor	r2, r2, r0
   261dc:	ldr	r0, [sp, #56]	; 0x38
   261e0:	lsr	r4, r8, #19
   261e4:	eor	r3, r3, lr
   261e8:	lsl	lr, r8, #3
   261ec:	orr	r4, r4, r6, lsl #13
   261f0:	orr	lr, lr, r6, lsr #29
   261f4:	eor	r1, r1, r7, lsr #7
   261f8:	ldr	r7, [sp, #96]	; 0x60
   261fc:	adds	r3, r3, r0
   26200:	lsr	r0, r6, #6
   26204:	eor	lr, lr, r4
   26208:	ldr	r6, [sp, #184]	; 0xb8
   2620c:	eor	lr, lr, r8, lsr #6
   26210:	movw	r4, #48309	; 0xbcb5
   26214:	movt	r4, #13488	; 0x34b0
   26218:	orr	r0, r0, r8, lsl #26
   2621c:	ldr	r8, [sp, #72]	; 0x48
   26220:	eor	r2, r2, r0
   26224:	ldr	r0, [sp, #164]	; 0xa4
   26228:	adc	r1, r1, r6
   2622c:	lsr	r5, r8, #14
   26230:	lsr	r6, r8, #18
   26234:	adds	r3, r3, r0
   26238:	ldr	r0, [sp, #168]	; 0xa8
   2623c:	orr	r5, r5, r7, lsl #18
   26240:	orr	r6, r6, r7, lsl #14
   26244:	eor	r5, r5, r6
   26248:	mov	r6, r8
   2624c:	adc	r1, r1, r0
   26250:	adds	r3, r3, r2
   26254:	ldr	r0, [sp, #84]	; 0x54
   26258:	adc	lr, r1, lr
   2625c:	adds	ip, r3, ip
   26260:	adc	r4, lr, r4
   26264:	ldr	r2, [sp, #88]	; 0x58
   26268:	str	r3, [sp, #52]	; 0x34
   2626c:	lsr	r3, r7, #18
   26270:	str	lr, [sp, #184]	; 0xb8
   26274:	ldr	lr, [sp, #76]	; 0x4c
   26278:	orr	r3, r3, r6, lsl #14
   2627c:	eor	r1, r0, r2
   26280:	lsl	r2, r8, #23
   26284:	and	r1, r1, r8
   26288:	eor	r1, r1, r0
   2628c:	orr	r2, r2, r7, lsr #9
   26290:	adds	ip, ip, lr
   26294:	ldr	lr, [sp, #100]	; 0x64
   26298:	lsr	r0, r7, #14
   2629c:	eor	r5, r5, r2
   262a0:	ldr	r2, [sp, #108]	; 0x6c
   262a4:	orr	r0, r0, r8, lsl #18
   262a8:	eor	r3, r3, r0
   262ac:	adc	r4, r4, lr
   262b0:	adds	ip, r1, ip
   262b4:	ldr	lr, [sp, #32]
   262b8:	ldr	r1, [sp, #92]	; 0x5c
   262bc:	lsl	r0, r2, #30
   262c0:	lsr	r8, r2, #28
   262c4:	eor	r1, lr, r1
   262c8:	and	r1, r1, r7
   262cc:	lsl	r7, r7, #23
   262d0:	eor	r1, r1, lr
   262d4:	adc	r4, r1, r4
   262d8:	ldr	r1, [sp, #80]	; 0x50
   262dc:	orr	r7, r7, r6, lsr #9
   262e0:	adds	ip, ip, r5
   262e4:	mov	r5, r2
   262e8:	eor	r7, r7, r3
   262ec:	mov	r6, r5
   262f0:	adc	r4, r4, r7
   262f4:	adds	fp, fp, ip
   262f8:	lsl	r3, r6, #25
   262fc:	orr	lr, r1, r2
   26300:	ldr	r2, [sp, #8]
   26304:	and	r5, r1, r5
   26308:	str	fp, [sp, #76]	; 0x4c
   2630c:	and	lr, lr, r9
   26310:	ldr	fp, [sp, #112]	; 0x70
   26314:	orr	lr, lr, r5
   26318:	mov	r5, r6
   2631c:	orr	r8, r8, r2, lsl #4
   26320:	orr	r2, r0, r2, lsr #2
   26324:	ldr	r0, [sp, #8]
   26328:	adc	fp, fp, r4
   2632c:	eor	r8, r8, r2
   26330:	str	fp, [sp, #100]	; 0x64
   26334:	ldr	fp, [sp, #104]	; 0x68
   26338:	mov	r2, r0
   2633c:	lsr	r1, r0, #28
   26340:	lsl	r0, r0, #30
   26344:	orr	r1, r1, r6, lsl #4
   26348:	orr	r0, r0, r6, lsr #2
   2634c:	lsl	r6, r2, #25
   26350:	orr	r7, fp, r2
   26354:	orr	r3, r3, r2, lsr #7
   26358:	eor	r0, r0, r1
   2635c:	and	r2, fp, r2
   26360:	orr	r6, r6, r5, lsr #7
   26364:	and	r7, r7, sl
   26368:	ldr	r1, [sp, #60]	; 0x3c
   2636c:	eor	r8, r8, r3
   26370:	orr	r7, r7, r2
   26374:	adds	lr, r8, lr
   26378:	eor	r0, r0, r6
   2637c:	ldr	r2, [sp, #128]	; 0x80
   26380:	adc	r7, r0, r7
   26384:	adds	fp, lr, ip
   26388:	adc	lr, r7, r4
   2638c:	ldr	r4, [sp, #24]
   26390:	lsr	r3, r1, #1
   26394:	ldr	r7, [sp, #120]	; 0x78
   26398:	lsr	r5, r1, #8
   2639c:	mov	r6, r2
   263a0:	lsr	r8, r2, #1
   263a4:	str	lr, [sp, #112]	; 0x70
   263a8:	lsr	ip, r2, #8
   263ac:	mov	lr, r1
   263b0:	orr	r3, r3, r2, lsl #31
   263b4:	lsl	r0, r4, #3
   263b8:	lsr	r2, r4, #19
   263bc:	orr	r5, r5, r6, lsl #24
   263c0:	orr	r0, r0, r7, lsr #29
   263c4:	orr	r2, r2, r7, lsl #13
   263c8:	eor	r3, r3, r5
   263cc:	ldr	r5, [sp, #24]
   263d0:	orr	r4, ip, lr, lsl #24
   263d4:	movw	ip, #23139	; 0x5a63
   263d8:	movt	ip, #50633	; 0xc5c9
   263dc:	eor	r2, r2, r0
   263e0:	lsr	lr, lr, #7
   263e4:	ldr	r0, [sp, #28]
   263e8:	orr	r1, r8, r1, lsl #31
   263ec:	orr	lr, lr, r6, lsl #25
   263f0:	ldr	r8, [sp, #76]	; 0x4c
   263f4:	eor	r1, r1, r4
   263f8:	lsr	r4, r7, #19
   263fc:	eor	r3, r3, lr
   26400:	lsl	lr, r7, #3
   26404:	adds	r3, r3, r0
   26408:	lsr	r0, r5, #6
   2640c:	orr	r4, r4, r5, lsl #13
   26410:	orr	r0, r0, r7, lsl #26
   26414:	orr	lr, lr, r5, lsr #29
   26418:	ldr	r5, [sp, #124]	; 0x7c
   2641c:	eor	r2, r2, r0
   26420:	eor	r1, r1, r6, lsr #7
   26424:	ldr	r0, [sp, #20]
   26428:	eor	lr, lr, r4
   2642c:	movw	r4, #3251	; 0xcb3
   26430:	movt	r4, #14620	; 0x391c
   26434:	eor	lr, lr, r7, lsr #6
   26438:	ldr	r7, [sp, #100]	; 0x64
   2643c:	lsr	r6, r8, #18
   26440:	adc	r1, r1, r5
   26444:	lsr	r5, r8, #14
   26448:	adds	r3, r3, r0
   2644c:	ldr	r0, [sp, #172]	; 0xac
   26450:	orr	r6, r6, r7, lsl #14
   26454:	orr	r5, r5, r7, lsl #18
   26458:	adc	r1, r1, r0
   2645c:	adds	r3, r3, r2
   26460:	ldr	r0, [sp, #88]	; 0x58
   26464:	mov	r2, r3
   26468:	adc	r3, r1, lr
   2646c:	ldr	r1, [sp, #72]	; 0x48
   26470:	adds	ip, r2, ip
   26474:	eor	r5, r5, r6
   26478:	adc	r4, r3, r4
   2647c:	str	r2, [sp, #56]	; 0x38
   26480:	lsl	r2, r8, #23
   26484:	ldr	lr, [sp, #84]	; 0x54
   26488:	mov	r6, r8
   2648c:	str	r3, [sp, #124]	; 0x7c
   26490:	lsr	r3, r7, #18
   26494:	orr	r2, r2, r7, lsr #9
   26498:	eor	r1, r0, r1
   2649c:	orr	r3, r3, r6, lsl #14
   264a0:	and	r1, r1, r8
   264a4:	eor	r5, r5, r2
   264a8:	adds	ip, ip, lr
   264ac:	ldr	lr, [sp, #32]
   264b0:	eor	r1, r1, r0
   264b4:	lsr	r0, r7, #14
   264b8:	orr	r0, r0, r8, lsl #18
   264bc:	mov	r8, r7
   264c0:	lsl	r7, r7, #23
   264c4:	adc	r4, r4, lr
   264c8:	adds	ip, r1, ip
   264cc:	ldr	lr, [sp, #92]	; 0x5c
   264d0:	orr	r7, r7, r6, lsr #9
   264d4:	eor	r3, r3, r0
   264d8:	ldr	r1, [sp, #96]	; 0x60
   264dc:	lsl	r0, fp, #30
   264e0:	eor	r7, r7, r3
   264e4:	lsl	r3, fp, #25
   264e8:	ldr	r6, [sp, #112]	; 0x70
   264ec:	eor	r1, lr, r1
   264f0:	and	r1, r1, r8
   264f4:	lsr	r8, fp, #28
   264f8:	eor	r1, r1, lr
   264fc:	orr	r2, r0, r6, lsr #2
   26500:	adc	r4, r1, r4
   26504:	adds	ip, ip, r5
   26508:	ldr	r5, [sp, #80]	; 0x50
   2650c:	adc	r4, r4, r7
   26510:	adds	r9, r9, ip
   26514:	lsl	r0, r6, #30
   26518:	adc	sl, sl, r4
   2651c:	ldr	r1, [sp, #108]	; 0x6c
   26520:	orr	r3, r3, r6, lsr #7
   26524:	str	r9, [sp, #84]	; 0x54
   26528:	orr	r8, r8, r6, lsl #4
   2652c:	ldr	r9, [sp, #8]
   26530:	orr	r0, r0, fp, lsr #2
   26534:	str	sl, [sp, #116]	; 0x74
   26538:	eor	r8, r8, r2
   2653c:	ldr	sl, [sp, #104]	; 0x68
   26540:	eor	r8, r8, r3
   26544:	orr	lr, r1, fp
   26548:	and	lr, lr, r5
   2654c:	and	r5, r1, fp
   26550:	lsr	r1, r6, #28
   26554:	orr	r7, r9, r6
   26558:	orr	lr, lr, r5
   2655c:	mov	r5, r6
   26560:	lsl	r6, r6, #25
   26564:	adds	lr, r8, lr
   26568:	and	r7, r7, sl
   2656c:	mov	sl, r9
   26570:	ldr	r9, [sp, #64]	; 0x40
   26574:	orr	r1, r1, fp, lsl #4
   26578:	and	r2, sl, r5
   2657c:	orr	r6, r6, fp, lsr #7
   26580:	orr	r7, r7, r2
   26584:	eor	r0, r0, r1
   26588:	ldr	r1, [sp, #132]	; 0x84
   2658c:	eor	r0, r0, r6
   26590:	adc	r7, r0, r7
   26594:	lsr	r3, r9, #1
   26598:	ldr	r6, [sp, #184]	; 0xb8
   2659c:	lsr	r5, r9, #8
   265a0:	adds	r9, lr, ip
   265a4:	adc	sl, r7, r4
   265a8:	ldr	r4, [sp, #52]	; 0x34
   265ac:	lsr	ip, r1, #8
   265b0:	mov	r7, r1
   265b4:	ldr	lr, [sp, #64]	; 0x40
   265b8:	lsr	r8, r1, #1
   265bc:	orr	r5, r5, r1, lsl #24
   265c0:	orr	r3, r3, r1, lsl #31
   265c4:	lsr	r2, r4, #19
   265c8:	lsl	r0, r4, #3
   265cc:	eor	r3, r3, r5
   265d0:	orr	r4, ip, lr, lsl #24
   265d4:	movw	ip, #35531	; 0x8acb
   265d8:	movt	ip, #58177	; 0xe341
   265dc:	orr	r1, r8, lr, lsl #31
   265e0:	ldr	r8, [sp, #52]	; 0x34
   265e4:	orr	r0, r0, r6, lsr #29
   265e8:	orr	r2, r2, r6, lsl #13
   265ec:	eor	r1, r1, r4
   265f0:	lsr	lr, lr, #7
   265f4:	eor	r2, r2, r0
   265f8:	ldr	r0, [sp, #60]	; 0x3c
   265fc:	lsr	r4, r6, #19
   26600:	orr	lr, lr, r7, lsl #25
   26604:	orr	r4, r4, r8, lsl #13
   26608:	eor	r3, r3, lr
   2660c:	lsl	lr, r6, #3
   26610:	eor	r1, r1, r7, lsr #7
   26614:	ldr	r7, [sp, #84]	; 0x54
   26618:	orr	lr, lr, r8, lsr #29
   2661c:	adds	r3, r3, r0
   26620:	lsr	r0, r8, #6
   26624:	ldr	r8, [sp, #116]	; 0x74
   26628:	eor	lr, lr, r4
   2662c:	movw	r4, #43594	; 0xaa4a
   26630:	movt	r4, #20184	; 0x4ed8
   26634:	orr	r0, r0, r6, lsl #26
   26638:	eor	lr, lr, r6, lsr #6
   2663c:	ldr	r6, [sp, #128]	; 0x80
   26640:	eor	r2, r2, r0
   26644:	lsr	r5, r7, #14
   26648:	ldr	r0, [sp, #188]	; 0xbc
   2664c:	orr	r5, r5, r8, lsl #18
   26650:	adc	r1, r1, r6
   26654:	ldr	r6, [sp, #36]	; 0x24
   26658:	adds	r3, r3, r6
   2665c:	lsr	r6, r7, #18
   26660:	adc	r1, r1, r0
   26664:	adds	r3, r3, r2
   26668:	ldr	r0, [sp, #72]	; 0x48
   2666c:	adc	lr, r1, lr
   26670:	adds	ip, r3, ip
   26674:	orr	r6, r6, r8, lsl #14
   26678:	adc	r4, lr, r4
   2667c:	ldr	r2, [sp, #76]	; 0x4c
   26680:	eor	r5, r5, r6
   26684:	mov	r6, r7
   26688:	str	r3, [sp, #60]	; 0x3c
   2668c:	str	lr, [sp, #128]	; 0x80
   26690:	lsr	r3, r8, #18
   26694:	ldr	lr, [sp, #88]	; 0x58
   26698:	mov	r1, r0
   2669c:	orr	r3, r3, r6, lsl #14
   266a0:	eor	r1, r1, r2
   266a4:	lsl	r2, r7, #23
   266a8:	and	r1, r1, r7
   266ac:	eor	r1, r1, r0
   266b0:	lsr	r0, r8, #14
   266b4:	adds	ip, ip, lr
   266b8:	ldr	lr, [sp, #92]	; 0x5c
   266bc:	orr	r2, r2, r8, lsr #9
   266c0:	orr	r0, r0, r7, lsl #18
   266c4:	lsl	r7, r8, #23
   266c8:	eor	r5, r5, r2
   266cc:	eor	r3, r3, r0
   266d0:	lsl	r0, r9, #30
   266d4:	orr	r7, r7, r6, lsr #9
   266d8:	ldr	r6, [sp, #80]	; 0x50
   266dc:	adc	r4, r4, lr
   266e0:	adds	ip, r1, ip
   266e4:	orr	r2, r0, sl, lsr #2
   266e8:	ldr	lr, [sp, #96]	; 0x60
   266ec:	eor	r7, r7, r3
   266f0:	lsl	r3, r9, #25
   266f4:	lsl	r0, sl, #30
   266f8:	ldr	r1, [sp, #100]	; 0x64
   266fc:	orr	r3, r3, sl, lsr #7
   26700:	orr	r0, r0, r9, lsr #2
   26704:	eor	r1, lr, r1
   26708:	and	r1, r1, r8
   2670c:	lsr	r8, r9, #28
   26710:	eor	r1, r1, lr
   26714:	orr	lr, fp, r9
   26718:	adc	r4, r1, r4
   2671c:	ldr	r1, [sp, #108]	; 0x6c
   26720:	adds	ip, ip, r5
   26724:	orr	r8, r8, sl, lsl #4
   26728:	and	r5, fp, r9
   2672c:	adc	r4, r4, r7
   26730:	eor	r8, r8, r2
   26734:	ldr	r2, [sp, #112]	; 0x70
   26738:	eor	r8, r8, r3
   2673c:	and	lr, lr, r1
   26740:	lsr	r1, sl, #28
   26744:	ldr	r3, [sp, #8]
   26748:	orr	lr, lr, r5
   2674c:	adds	r5, r6, ip
   26750:	ldr	r6, [sp, #104]	; 0x68
   26754:	orr	r1, r1, r9, lsl #4
   26758:	orr	r7, r2, sl
   2675c:	and	r2, r2, sl
   26760:	str	r5, [sp, #32]
   26764:	eor	r0, r0, r1
   26768:	ldr	r1, [sp, #136]	; 0x88
   2676c:	and	r7, r7, r3
   26770:	orr	r7, r7, r2
   26774:	ldr	r2, [sp, #140]	; 0x8c
   26778:	adc	r6, r6, r4
   2677c:	adds	lr, r8, lr
   26780:	str	r6, [sp, #88]	; 0x58
   26784:	lsl	r6, sl, #25
   26788:	lsr	r3, r1, #1
   2678c:	orr	r6, r6, r9, lsr #7
   26790:	lsr	r5, r1, #8
   26794:	eor	r0, r0, r6
   26798:	orr	r3, r3, r2, lsl #31
   2679c:	mov	r6, r2
   267a0:	adc	r7, r0, r7
   267a4:	adds	ip, lr, ip
   267a8:	orr	r5, r5, r2, lsl #24
   267ac:	adc	r4, r7, r4
   267b0:	ldr	r7, [sp, #56]	; 0x38
   267b4:	lsr	r8, r2, #1
   267b8:	eor	r3, r3, r5
   267bc:	str	ip, [sp, #92]	; 0x5c
   267c0:	lsr	ip, r2, #8
   267c4:	ldr	r5, [sp, #124]	; 0x7c
   267c8:	mov	lr, r1
   267cc:	orr	r1, r8, r1, lsl #31
   267d0:	str	r4, [sp, #104]	; 0x68
   267d4:	orr	r4, ip, lr, lsl #24
   267d8:	movw	ip, #58227	; 0xe373
   267dc:	movt	ip, #30563	; 0x7763
   267e0:	lsr	lr, lr, #7
   267e4:	ldr	r8, [sp, #32]
   267e8:	lsr	r2, r7, #19
   267ec:	eor	r1, r1, r4
   267f0:	lsl	r0, r7, #3
   267f4:	orr	r2, r2, r5, lsl #13
   267f8:	orr	r0, r0, r5, lsr #29
   267fc:	orr	lr, lr, r6, lsl #25
   26800:	eor	r2, r2, r0
   26804:	ldr	r0, [sp, #64]	; 0x40
   26808:	lsr	r4, r5, #19
   2680c:	eor	r3, r3, lr
   26810:	lsl	lr, r5, #3
   26814:	orr	r4, r4, r7, lsl #13
   26818:	orr	lr, lr, r7, lsr #29
   2681c:	eor	r1, r1, r6, lsr #7
   26820:	ldr	r6, [sp, #40]	; 0x28
   26824:	adds	r3, r3, r0
   26828:	lsr	r0, r7, #6
   2682c:	eor	lr, lr, r4
   26830:	eor	lr, lr, r5, lsr #6
   26834:	ldr	r7, [sp, #192]	; 0xc0
   26838:	movw	r4, #51791	; 0xca4f
   2683c:	movt	r4, #23452	; 0x5b9c
   26840:	orr	r0, r0, r5, lsl #26
   26844:	ldr	r5, [sp, #132]	; 0x84
   26848:	eor	r2, r2, r0
   2684c:	ldr	r0, [sp, #76]	; 0x4c
   26850:	adc	r1, r1, r5
   26854:	adds	r3, r3, r6
   26858:	lsr	r5, r8, #14
   2685c:	adc	r1, r1, r7
   26860:	ldr	r7, [sp, #88]	; 0x58
   26864:	adds	r3, r3, r2
   26868:	mov	r2, r3
   2686c:	adc	r3, r1, lr
   26870:	lsr	r6, r8, #18
   26874:	ldr	lr, [sp, #72]	; 0x48
   26878:	adds	ip, r2, ip
   2687c:	adc	r4, r3, r4
   26880:	str	r2, [sp, #28]
   26884:	lsl	r2, r8, #23
   26888:	ldr	r1, [sp, #84]	; 0x54
   2688c:	orr	r6, r6, r7, lsl #14
   26890:	str	r3, [sp, #132]	; 0x84
   26894:	orr	r5, r5, r7, lsl #18
   26898:	adds	ip, ip, lr
   2689c:	orr	r2, r2, r7, lsr #9
   268a0:	eor	r5, r5, r6
   268a4:	ldr	r6, [sp, #92]	; 0x5c
   268a8:	lsr	r3, r7, #18
   268ac:	eor	r1, r0, r1
   268b0:	eor	r5, r5, r2
   268b4:	ldr	lr, [sp, #96]	; 0x60
   268b8:	and	r1, r1, r8
   268bc:	orr	r3, r3, r8, lsl #14
   268c0:	eor	r1, r1, r0
   268c4:	lsr	r0, r7, #14
   268c8:	orr	r0, r0, r8, lsl #18
   268cc:	lsr	r8, r6, #28
   268d0:	adc	r4, r4, lr
   268d4:	adds	ip, r1, ip
   268d8:	ldr	lr, [sp, #100]	; 0x64
   268dc:	eor	r3, r3, r0
   268e0:	lsl	r0, r6, #30
   268e4:	ldr	r1, [sp, #116]	; 0x74
   268e8:	eor	r1, lr, r1
   268ec:	and	r1, r1, r7
   268f0:	lsl	r7, r7, #23
   268f4:	eor	r1, r1, lr
   268f8:	orr	lr, r9, r6
   268fc:	adc	r4, r1, r4
   26900:	adds	ip, ip, r5
   26904:	ldr	r5, [sp, #32]
   26908:	and	lr, lr, fp
   2690c:	ldr	r1, [sp, #104]	; 0x68
   26910:	orr	r7, r7, r5, lsr #9
   26914:	and	r5, r9, r6
   26918:	orr	lr, lr, r5
   2691c:	ldr	r5, [sp, #108]	; 0x6c
   26920:	eor	r7, r7, r3
   26924:	orr	r2, r0, r1, lsr #2
   26928:	mov	r0, r1
   2692c:	adc	r4, r4, r7
   26930:	orr	r8, r8, r1, lsl #4
   26934:	lsl	r3, r6, #25
   26938:	eor	r8, r8, r2
   2693c:	mov	r2, r0
   26940:	lsr	r1, r1, #28
   26944:	adds	r5, r5, ip
   26948:	orr	r3, r3, r2, lsr #7
   2694c:	orr	r7, sl, r2
   26950:	lsl	r0, r0, #30
   26954:	str	r5, [sp, #80]	; 0x50
   26958:	eor	r8, r8, r3
   2695c:	orr	r1, r1, r6, lsl #4
   26960:	ldr	r5, [sp, #8]
   26964:	orr	r0, r0, r6, lsr #2
   26968:	ldr	r3, [sp, #112]	; 0x70
   2696c:	eor	r0, r0, r1
   26970:	ldr	r1, [sp, #68]	; 0x44
   26974:	adc	r5, r5, r4
   26978:	adds	lr, r8, lr
   2697c:	str	r5, [sp, #96]	; 0x60
   26980:	mov	r5, r6
   26984:	lsl	r6, r2, #25
   26988:	and	r7, r7, r3
   2698c:	and	r2, sl, r2
   26990:	orr	r6, r6, r5, lsr #7
   26994:	orr	r7, r7, r2
   26998:	lsr	r3, r1, #1
   2699c:	eor	r0, r0, r6
   269a0:	lsr	r5, r1, #8
   269a4:	ldr	r1, [sp, #144]	; 0x90
   269a8:	adc	r7, r0, r7
   269ac:	adds	ip, lr, ip
   269b0:	adc	r4, r7, r4
   269b4:	ldr	r7, [sp, #136]	; 0x88
   269b8:	movw	r6, #47267	; 0xb8a3
   269bc:	movt	r6, #54962	; 0xd6b2
   269c0:	str	ip, [sp, #196]	; 0xc4
   269c4:	ldr	ip, [sp, #60]	; 0x3c
   269c8:	lsr	r8, r1, #1
   269cc:	lsr	lr, r1, #8
   269d0:	str	r4, [sp, #8]
   269d4:	mov	r4, r1
   269d8:	orr	r5, r5, r1, lsl #24
   269dc:	orr	r3, r3, r1, lsl #31
   269e0:	lsr	r2, ip, #19
   269e4:	eor	r3, r3, r5
   269e8:	ldr	r5, [sp, #128]	; 0x80
   269ec:	lsl	r0, ip, #3
   269f0:	ldr	ip, [sp, #68]	; 0x44
   269f4:	orr	r0, r0, r5, lsr #29
   269f8:	orr	r2, r2, r5, lsl #13
   269fc:	orr	r1, r8, ip, lsl #31
   26a00:	ldr	r8, [sp, #96]	; 0x60
   26a04:	orr	lr, lr, ip, lsl #24
   26a08:	eor	r2, r2, r0
   26a0c:	lsr	ip, ip, #7
   26a10:	eor	r1, r1, lr
   26a14:	lsr	lr, r5, #19
   26a18:	orr	ip, ip, r4, lsl #25
   26a1c:	eor	r1, r1, r4, lsr #7
   26a20:	eor	r3, r3, ip
   26a24:	lsl	ip, r5, #3
   26a28:	adds	r3, r3, r7
   26a2c:	ldr	r7, [sp, #60]	; 0x3c
   26a30:	lsr	r0, r7, #6
   26a34:	orr	lr, lr, r7, lsl #13
   26a38:	orr	r0, r0, r5, lsl #26
   26a3c:	orr	ip, ip, r7, lsr #29
   26a40:	ldr	r7, [sp, #80]	; 0x50
   26a44:	eor	r2, r2, r0
   26a48:	ldr	r0, [sp, #140]	; 0x8c
   26a4c:	eor	ip, ip, lr
   26a50:	movw	lr, #28659	; 0x6ff3
   26a54:	movt	lr, #26670	; 0x682e
   26a58:	eor	ip, ip, r5, lsr #6
   26a5c:	ldr	r5, [sp, #44]	; 0x2c
   26a60:	lsr	r4, r7, #14
   26a64:	adc	r1, r1, r0
   26a68:	ldr	r0, [sp, #176]	; 0xb0
   26a6c:	orr	r4, r4, r8, lsl #18
   26a70:	adds	r3, r3, r5
   26a74:	lsr	r5, r7, #18
   26a78:	orr	r5, r5, r8, lsl #14
   26a7c:	adc	r1, r1, r0
   26a80:	adds	r3, r3, r2
   26a84:	ldr	r2, [sp, #32]
   26a88:	adc	ip, r1, ip
   26a8c:	adds	r6, r3, r6
   26a90:	str	r3, [sp, #64]	; 0x40
   26a94:	adc	lr, ip, lr
   26a98:	eor	r4, r4, r5
   26a9c:	ldr	r3, [sp, #76]	; 0x4c
   26aa0:	str	ip, [sp, #136]	; 0x88
   26aa4:	ldr	r0, [sp, #84]	; 0x54
   26aa8:	ldr	ip, [sp, #100]	; 0x64
   26aac:	adds	r6, r6, r3
   26ab0:	lsr	r3, r8, #18
   26ab4:	mov	r1, r0
   26ab8:	orr	r3, r3, r7, lsl #14
   26abc:	eor	r1, r1, r2
   26ac0:	lsl	r2, r7, #23
   26ac4:	adc	lr, lr, ip
   26ac8:	ldr	ip, [sp, #116]	; 0x74
   26acc:	and	r1, r1, r7
   26ad0:	eor	r1, r1, r0
   26ad4:	lsr	r0, r8, #14
   26ad8:	ldr	r5, [sp, #88]	; 0x58
   26adc:	adds	r6, r1, r6
   26ae0:	orr	r2, r2, r8, lsr #9
   26ae4:	orr	r0, r0, r7, lsl #18
   26ae8:	eor	r4, r4, r2
   26aec:	lsl	r7, r8, #23
   26af0:	mov	r1, ip
   26af4:	eor	r3, r3, r0
   26af8:	eor	r1, r1, r5
   26afc:	ldr	r5, [sp, #196]	; 0xc4
   26b00:	and	r1, r1, r8
   26b04:	eor	r1, r1, ip
   26b08:	adc	lr, r1, lr
   26b0c:	ldr	r1, [sp, #92]	; 0x5c
   26b10:	adds	r4, r6, r4
   26b14:	lsl	r0, r5, #30
   26b18:	mov	r6, r5
   26b1c:	lsr	r8, r5, #28
   26b20:	orr	ip, r1, r5
   26b24:	ldr	r5, [sp, #80]	; 0x50
   26b28:	and	ip, ip, r9
   26b2c:	orr	r7, r7, r5, lsr #9
   26b30:	ldr	r5, [sp, #8]
   26b34:	eor	r7, r7, r3
   26b38:	lsl	r3, r6, #25
   26b3c:	adc	lr, lr, r7
   26b40:	adds	fp, fp, r4
   26b44:	str	fp, [sp, #100]	; 0x64
   26b48:	orr	r2, r0, r5, lsr #2
   26b4c:	ldr	fp, [sp, #112]	; 0x70
   26b50:	orr	r8, r8, r5, lsl #4
   26b54:	and	r5, r1, r6
   26b58:	orr	ip, ip, r5
   26b5c:	ldr	r5, [sp, #8]
   26b60:	eor	r8, r8, r2
   26b64:	adc	fp, fp, lr
   26b68:	str	fp, [sp, #200]	; 0xc8
   26b6c:	lsr	r1, r5, #28
   26b70:	mov	r2, r5
   26b74:	ldr	fp, [sp, #104]	; 0x68
   26b78:	lsl	r0, r5, #30
   26b7c:	mov	r5, r6
   26b80:	orr	r3, r3, r2, lsr #7
   26b84:	orr	r1, r1, r6, lsl #4
   26b88:	orr	r0, r0, r6, lsr #2
   26b8c:	eor	r8, r8, r3
   26b90:	lsl	r6, r2, #25
   26b94:	adds	ip, r8, ip
   26b98:	orr	r7, fp, r2
   26b9c:	and	r2, fp, r2
   26ba0:	ldr	fp, [sp, #12]
   26ba4:	orr	r6, r6, r5, lsr #7
   26ba8:	and	r7, r7, sl
   26bac:	eor	r0, r0, r1
   26bb0:	orr	r7, r7, r2
   26bb4:	ldr	r2, [sp, #148]	; 0x94
   26bb8:	eor	r0, r0, r6
   26bbc:	movw	r6, #45820	; 0xb2fc
   26bc0:	movt	r6, #24047	; 0x5def
   26bc4:	adc	r7, r0, r7
   26bc8:	lsr	r3, fp, #1
   26bcc:	lsr	r5, fp, #8
   26bd0:	adds	fp, ip, r4
   26bd4:	ldr	r4, [sp, #12]
   26bd8:	adc	lr, r7, lr
   26bdc:	lsr	r8, r2, #1
   26be0:	mov	r7, r2
   26be4:	lsr	ip, r2, #8
   26be8:	str	lr, [sp, #204]	; 0xcc
   26bec:	orr	r5, r5, r2, lsl #24
   26bf0:	ldr	lr, [sp, #28]
   26bf4:	orr	r3, r3, r2, lsl #31
   26bf8:	orr	r2, r8, r4, lsl #31
   26bfc:	ldr	r8, [sp, #132]	; 0x84
   26c00:	eor	r3, r3, r5
   26c04:	lsl	r0, lr, #3
   26c08:	lsr	r1, lr, #19
   26c0c:	orr	lr, ip, r4, lsl #24
   26c10:	lsr	ip, r4, #7
   26c14:	orr	r1, r1, r8, lsl #13
   26c18:	eor	r2, r2, lr
   26c1c:	orr	r4, r0, r8, lsr #29
   26c20:	orr	ip, ip, r7, lsl #25
   26c24:	eor	r1, r1, r4
   26c28:	ldr	r4, [sp, #28]
   26c2c:	lsr	lr, r8, #19
   26c30:	eor	r3, r3, ip
   26c34:	lsl	r0, r8, #3
   26c38:	ldr	ip, [sp, #68]	; 0x44
   26c3c:	eor	r2, r2, r7, lsr #7
   26c40:	ldr	r7, [sp, #200]	; 0xc8
   26c44:	orr	lr, lr, r4, lsl #13
   26c48:	orr	r0, r0, r4, lsr #29
   26c4c:	adds	r3, r3, ip
   26c50:	lsr	ip, r4, #6
   26c54:	ldr	r4, [sp, #144]	; 0x90
   26c58:	eor	r0, r0, lr
   26c5c:	movw	lr, #33518	; 0x82ee
   26c60:	movt	lr, #29839	; 0x748f
   26c64:	orr	ip, ip, r8, lsl #26
   26c68:	eor	r0, r0, r8, lsr #6
   26c6c:	ldr	r8, [sp, #100]	; 0x64
   26c70:	eor	r1, r1, ip
   26c74:	ldr	ip, [sp, #48]	; 0x30
   26c78:	adc	r2, r2, r4
   26c7c:	lsr	r5, r8, #18
   26c80:	lsr	r4, r8, #14
   26c84:	adds	r3, r3, ip
   26c88:	ldr	ip, [sp, #180]	; 0xb4
   26c8c:	orr	r5, r5, r7, lsl #14
   26c90:	orr	r4, r4, r7, lsl #18
   26c94:	eor	r4, r4, r5
   26c98:	mov	r5, r8
   26c9c:	adc	r2, r2, ip
   26ca0:	adds	r3, r3, r1
   26ca4:	ldr	r1, [sp, #80]	; 0x50
   26ca8:	mov	ip, r3
   26cac:	adc	r3, r2, r0
   26cb0:	lsl	r2, r8, #23
   26cb4:	ldr	r0, [sp, #32]
   26cb8:	adds	r6, ip, r6
   26cbc:	adc	lr, r3, lr
   26cc0:	str	ip, [sp, #68]	; 0x44
   26cc4:	orr	r2, r2, r7, lsr #9
   26cc8:	str	r3, [sp, #140]	; 0x8c
   26ccc:	ldr	r3, [sp, #84]	; 0x54
   26cd0:	eor	r4, r4, r2
   26cd4:	ldr	ip, [sp, #116]	; 0x74
   26cd8:	eor	r1, r0, r1
   26cdc:	and	r1, r1, r8
   26ce0:	eor	r1, r1, r0
   26ce4:	lsr	r0, r7, #14
   26ce8:	adds	r6, r6, r3
   26cec:	lsr	r3, r7, #18
   26cf0:	orr	r0, r0, r8, lsl #18
   26cf4:	adc	lr, lr, ip
   26cf8:	adds	r6, r1, r6
   26cfc:	ldr	ip, [sp, #88]	; 0x58
   26d00:	orr	r3, r3, r8, lsl #14
   26d04:	ldr	r1, [sp, #96]	; 0x60
   26d08:	lsr	r8, fp, #28
   26d0c:	eor	r3, r3, r0
   26d10:	lsl	r0, fp, #30
   26d14:	eor	r1, ip, r1
   26d18:	and	r1, r1, r7
   26d1c:	lsl	r7, r7, #23
   26d20:	eor	r1, r1, ip
   26d24:	adc	lr, r1, lr
   26d28:	ldr	r1, [sp, #196]	; 0xc4
   26d2c:	adds	r4, r6, r4
   26d30:	orr	r7, r7, r5, lsr #9
   26d34:	ldr	r6, [sp, #92]	; 0x5c
   26d38:	eor	r7, r7, r3
   26d3c:	lsl	r3, fp, #25
   26d40:	adc	lr, lr, r7
   26d44:	adds	r9, r9, r4
   26d48:	orr	ip, r1, fp
   26d4c:	adc	sl, sl, lr
   26d50:	str	r9, [sp, #84]	; 0x54
   26d54:	and	r5, r1, fp
   26d58:	and	ip, ip, r6
   26d5c:	ldr	r9, [sp, #8]
   26d60:	str	sl, [sp, #116]	; 0x74
   26d64:	orr	ip, ip, r5
   26d68:	ldr	r6, [sp, #204]	; 0xcc
   26d6c:	ldr	sl, [sp, #104]	; 0x68
   26d70:	orr	r2, r0, r6, lsr #2
   26d74:	orr	r7, r9, r6
   26d78:	orr	r8, r8, r6, lsl #4
   26d7c:	orr	r3, r3, r6, lsr #7
   26d80:	and	r7, r7, sl
   26d84:	mov	sl, r9
   26d88:	eor	r8, r8, r2
   26d8c:	lsr	r1, r6, #28
   26d90:	ldr	r9, [sp, #152]	; 0x98
   26d94:	eor	r8, r8, r3
   26d98:	lsl	r0, r6, #30
   26d9c:	mov	r3, r6
   26da0:	adds	ip, r8, ip
   26da4:	ldr	r8, [sp, #156]	; 0x9c
   26da8:	lsl	r6, r6, #25
   26dac:	orr	r1, r1, fp, lsl #4
   26db0:	and	r2, sl, r3
   26db4:	orr	r0, r0, fp, lsr #2
   26db8:	orr	r7, r7, r2
   26dbc:	orr	r6, r6, fp, lsr #7
   26dc0:	mov	r2, r9
   26dc4:	eor	r0, r0, r1
   26dc8:	lsr	r3, r9, #1
   26dcc:	eor	r0, r0, r6
   26dd0:	mov	r6, r8
   26dd4:	lsr	r5, r9, #8
   26dd8:	adc	r7, r0, r7
   26ddc:	adds	r9, ip, r4
   26de0:	lsr	r4, r6, #8
   26de4:	adc	sl, r7, lr
   26de8:	mov	lr, r2
   26dec:	orr	r5, r5, r6, lsl #24
   26df0:	orr	r4, r4, lr, lsl #24
   26df4:	ldr	r7, [sp, #64]	; 0x40
   26df8:	movw	ip, #12128	; 0x2f60
   26dfc:	movt	ip, #17175	; 0x4317
   26e00:	lsr	lr, lr, #7
   26e04:	orr	r3, r3, r8, lsl #31
   26e08:	orr	lr, lr, r6, lsl #25
   26e0c:	lsr	r8, r8, #1
   26e10:	eor	r3, r3, r5
   26e14:	eor	r3, r3, lr
   26e18:	ldr	lr, [sp, #12]
   26e1c:	lsl	r0, r7, #3
   26e20:	orr	r2, r8, r2, lsl #31
   26e24:	ldr	r8, [sp, #136]	; 0x88
   26e28:	lsr	r1, r7, #19
   26e2c:	eor	r2, r2, r4
   26e30:	eor	r2, r2, r6, lsr #7
   26e34:	adds	r3, r3, lr
   26e38:	lsr	lr, r7, #6
   26e3c:	orr	r5, r0, r8, lsr #29
   26e40:	orr	r1, r1, r8, lsl #13
   26e44:	orr	lr, lr, r8, lsl #26
   26e48:	eor	r1, r1, r5
   26e4c:	ldr	r5, [sp, #148]	; 0x94
   26e50:	lsr	r4, r8, #19
   26e54:	eor	r1, r1, lr
   26e58:	lsl	r0, r8, #3
   26e5c:	ldr	lr, [sp, #24]
   26e60:	orr	r4, r4, r7, lsl #13
   26e64:	orr	r0, r0, r7, lsr #29
   26e68:	ldr	r7, [sp, #116]	; 0x74
   26e6c:	adc	r2, r2, r5
   26e70:	eor	r0, r0, r4
   26e74:	eor	r0, r0, r8, lsr #6
   26e78:	ldr	r8, [sp, #84]	; 0x54
   26e7c:	movw	r4, #25455	; 0x636f
   26e80:	movt	r4, #30885	; 0x78a5
   26e84:	adds	r3, r3, lr
   26e88:	ldr	lr, [sp, #120]	; 0x78
   26e8c:	lsr	r5, r8, #14
   26e90:	lsr	r6, r8, #18
   26e94:	adc	r2, r2, lr
   26e98:	adds	r3, r3, r1
   26e9c:	orr	r5, r5, r7, lsl #18
   26ea0:	adc	lr, r2, r0
   26ea4:	ldr	r0, [sp, #80]	; 0x50
   26ea8:	adds	ip, r3, ip
   26eac:	adc	r4, lr, r4
   26eb0:	orr	r6, r6, r7, lsl #14
   26eb4:	str	r3, [sp, #72]	; 0x48
   26eb8:	ldr	r2, [sp, #100]	; 0x64
   26ebc:	lsr	r3, r7, #18
   26ec0:	str	lr, [sp, #144]	; 0x90
   26ec4:	eor	r5, r5, r6
   26ec8:	ldr	lr, [sp, #88]	; 0x58
   26ecc:	ldr	r6, [sp, #200]	; 0xc8
   26ed0:	eor	r1, r0, r2
   26ed4:	lsl	r2, r8, #23
   26ed8:	and	r1, r1, r8
   26edc:	eor	r1, r1, r0
   26ee0:	ldr	r0, [sp, #32]
   26ee4:	orr	r2, r2, r7, lsr #9
   26ee8:	eor	r5, r5, r2
   26eec:	ldr	r2, [sp, #196]	; 0xc4
   26ef0:	adds	ip, ip, r0
   26ef4:	lsr	r0, r7, #14
   26ef8:	adc	r4, r4, lr
   26efc:	ldr	lr, [sp, #96]	; 0x60
   26f00:	adds	ip, r1, ip
   26f04:	orr	r0, r0, r8, lsl #18
   26f08:	eor	r1, lr, r6
   26f0c:	mov	r6, r8
   26f10:	lsr	r8, r9, #28
   26f14:	and	r1, r1, r7
   26f18:	lsl	r7, r7, #23
   26f1c:	orr	r3, r3, r6, lsl #14
   26f20:	eor	r1, r1, lr
   26f24:	orr	lr, fp, r9
   26f28:	orr	r7, r7, r6, lsr #9
   26f2c:	ldr	r6, [sp, #92]	; 0x5c
   26f30:	adc	r4, r1, r4
   26f34:	eor	r3, r3, r0
   26f38:	adds	ip, ip, r5
   26f3c:	lsl	r0, r9, #30
   26f40:	eor	r7, r7, r3
   26f44:	lsl	r3, r9, #25
   26f48:	and	lr, lr, r2
   26f4c:	adc	r4, r4, r7
   26f50:	orr	r2, r0, sl, lsr #2
   26f54:	and	r5, fp, r9
   26f58:	orr	r8, r8, sl, lsl #4
   26f5c:	orr	lr, lr, r5
   26f60:	adds	r6, r6, ip
   26f64:	orr	r3, r3, sl, lsr #7
   26f68:	eor	r8, r8, r2
   26f6c:	ldr	r2, [sp, #204]	; 0xcc
   26f70:	lsr	r1, sl, #28
   26f74:	str	r6, [sp, #108]	; 0x6c
   26f78:	eor	r8, r8, r3
   26f7c:	lsl	r0, sl, #30
   26f80:	ldr	r3, [sp, #8]
   26f84:	orr	r1, r1, r9, lsl #4
   26f88:	orr	r0, r0, r9, lsr #2
   26f8c:	ldr	r6, [sp, #104]	; 0x68
   26f90:	orr	r7, r2, sl
   26f94:	eor	r0, r0, r1
   26f98:	and	r2, r2, sl
   26f9c:	ldr	r1, [sp, #16]
   26fa0:	and	r7, r7, r3
   26fa4:	orr	r7, r7, r2
   26fa8:	adc	r5, r6, r4
   26fac:	lsl	r6, sl, #25
   26fb0:	adds	lr, r8, lr
   26fb4:	orr	r6, r6, r9, lsr #7
   26fb8:	str	r5, [sp, #208]	; 0xd0
   26fbc:	lsr	r3, r1, #1
   26fc0:	eor	r0, r0, r6
   26fc4:	ldr	r6, [sp, #68]	; 0x44
   26fc8:	lsr	r5, r1, #8
   26fcc:	adc	r7, r0, r7
   26fd0:	adds	lr, lr, ip
   26fd4:	adc	r4, r7, r4
   26fd8:	ldr	r2, [sp, #160]	; 0xa0
   26fdc:	str	lr, [sp, #12]
   26fe0:	movw	lr, #43890	; 0xab72
   26fe4:	movt	lr, #41456	; 0xa1f0
   26fe8:	str	r4, [sp, #212]	; 0xd4
   26fec:	ldr	r4, [sp, #16]
   26ff0:	lsl	r0, r6, #3
   26ff4:	lsr	r1, r6, #19
   26ff8:	lsr	r8, r2, #1
   26ffc:	mov	r7, r2
   27000:	lsr	ip, r2, #8
   27004:	orr	r5, r5, r2, lsl #24
   27008:	orr	r3, r3, r2, lsl #31
   2700c:	orr	r2, r8, r4, lsl #31
   27010:	mov	r8, r4
   27014:	orr	r4, ip, r4, lsl #24
   27018:	eor	r3, r3, r5
   2701c:	lsr	ip, r8, #7
   27020:	ldr	r8, [sp, #140]	; 0x8c
   27024:	eor	r2, r2, r4
   27028:	orr	ip, ip, r7, lsl #25
   2702c:	eor	r2, r2, r7, lsr #7
   27030:	ldr	r7, [sp, #108]	; 0x6c
   27034:	eor	r3, r3, ip
   27038:	ldr	ip, [sp, #152]	; 0x98
   2703c:	orr	r5, r0, r8, lsr #29
   27040:	lsr	r4, r8, #19
   27044:	lsl	r0, r8, #3
   27048:	orr	r4, r4, r6, lsl #13
   2704c:	orr	r0, r0, r6, lsr #29
   27050:	adds	r3, r3, ip
   27054:	lsr	ip, r6, #6
   27058:	ldr	r6, [sp, #156]	; 0x9c
   2705c:	orr	r1, r1, r8, lsl #13
   27060:	eor	r0, r0, r4
   27064:	movw	r4, #30740	; 0x7814
   27068:	movt	r4, #33992	; 0x84c8
   2706c:	orr	ip, ip, r8, lsl #26
   27070:	eor	r1, r1, r5
   27074:	eor	r0, r0, r8, lsr #6
   27078:	ldr	r8, [sp, #208]	; 0xd0
   2707c:	eor	r1, r1, ip
   27080:	lsr	r5, r7, #14
   27084:	adc	r2, r2, r6
   27088:	ldr	r6, [sp, #52]	; 0x34
   2708c:	ldr	ip, [sp, #184]	; 0xb8
   27090:	orr	r5, r5, r8, lsl #18
   27094:	adds	r3, r3, r6
   27098:	lsr	r6, r7, #18
   2709c:	adc	r2, r2, ip
   270a0:	adds	r3, r3, r1
   270a4:	orr	r6, r6, r8, lsl #14
   270a8:	mov	ip, r3
   270ac:	adc	r3, r2, r0
   270b0:	ldr	r2, [sp, #84]	; 0x54
   270b4:	adds	lr, ip, lr
   270b8:	eor	r5, r5, r6
   270bc:	ldr	r0, [sp, #100]	; 0x64
   270c0:	adc	r4, r3, r4
   270c4:	str	ip, [sp, #76]	; 0x4c
   270c8:	ldr	ip, [sp, #96]	; 0x60
   270cc:	str	r3, [sp, #148]	; 0x94
   270d0:	lsr	r3, r8, #18
   270d4:	ldr	r6, [sp, #200]	; 0xc8
   270d8:	eor	r1, r0, r2
   270dc:	lsl	r2, r7, #23
   270e0:	and	r1, r1, r7
   270e4:	eor	r1, r1, r0
   270e8:	ldr	r0, [sp, #80]	; 0x50
   270ec:	orr	r2, r2, r8, lsr #9
   270f0:	eor	r5, r5, r2
   270f4:	adds	lr, lr, r0
   270f8:	lsr	r0, r8, #14
   270fc:	adc	r4, r4, ip
   27100:	ldr	ip, [sp, #116]	; 0x74
   27104:	adds	lr, r1, lr
   27108:	orr	r0, r0, r7, lsl #18
   2710c:	eor	r1, r6, ip
   27110:	mov	ip, r7
   27114:	lsl	r7, r8, #23
   27118:	and	r1, r1, r8
   2711c:	orr	r3, r3, ip, lsl #14
   27120:	eor	r1, r1, r6
   27124:	ldr	r6, [sp, #12]
   27128:	adc	r4, r1, r4
   2712c:	eor	r3, r3, r0
   27130:	ldr	r1, [sp, #108]	; 0x6c
   27134:	adds	lr, lr, r5
   27138:	lsl	r0, r6, #30
   2713c:	and	r5, r9, r6
   27140:	orr	ip, r9, r6
   27144:	lsr	r8, r6, #28
   27148:	and	ip, ip, fp
   2714c:	orr	r7, r7, r1, lsr #9
   27150:	ldr	r1, [sp, #212]	; 0xd4
   27154:	orr	ip, ip, r5
   27158:	eor	r7, r7, r3
   2715c:	lsl	r3, r6, #25
   27160:	ldr	r6, [sp, #8]
   27164:	adc	r4, r4, r7
   27168:	orr	r2, r0, r1, lsr #2
   2716c:	mov	r0, r1
   27170:	orr	r8, r8, r1, lsl #4
   27174:	lsr	r1, r1, #28
   27178:	eor	r8, r8, r2
   2717c:	ldr	r2, [sp, #196]	; 0xc4
   27180:	adds	r2, r2, lr
   27184:	adc	r5, r6, r4
   27188:	str	r5, [sp, #88]	; 0x58
   2718c:	ldr	r5, [sp, #12]
   27190:	str	r2, [sp, #112]	; 0x70
   27194:	mov	r2, r0
   27198:	lsl	r0, r0, #30
   2719c:	orr	r3, r3, r2, lsr #7
   271a0:	orr	r7, sl, r2
   271a4:	lsl	r6, r2, #25
   271a8:	and	r2, sl, r2
   271ac:	eor	r8, r8, r3
   271b0:	ldr	r3, [sp, #204]	; 0xcc
   271b4:	orr	r1, r1, r5, lsl #4
   271b8:	adds	ip, r8, ip
   271bc:	orr	r0, r0, r5, lsr #2
   271c0:	ldr	r8, [sp, #168]	; 0xa8
   271c4:	orr	r6, r6, r5, lsr #7
   271c8:	eor	r0, r0, r1
   271cc:	ldr	r1, [sp, #164]	; 0xa4
   271d0:	and	r7, r7, r3
   271d4:	eor	r0, r0, r6
   271d8:	orr	r7, r7, r2
   271dc:	adc	r7, r0, r7
   271e0:	adds	lr, ip, lr
   271e4:	lsr	ip, r8, #8
   271e8:	adc	r4, r7, r4
   271ec:	mov	r6, r8
   271f0:	lsr	r3, r1, #1
   271f4:	str	lr, [sp, #196]	; 0xc4
   271f8:	movw	lr, #14828	; 0x39ec
   271fc:	movt	lr, #6756	; 0x1a64
   27200:	str	r4, [sp, #92]	; 0x5c
   27204:	lsr	r5, r1, #8
   27208:	orr	r3, r3, r8, lsl #31
   2720c:	ldr	r0, [sp, #72]	; 0x48
   27210:	lsr	r8, r8, #1
   27214:	orr	r4, ip, r1, lsl #24
   27218:	ldr	r7, [sp, #160]	; 0xa0
   2721c:	orr	r2, r8, r1, lsl #31
   27220:	ldr	r8, [sp, #144]	; 0x90
   27224:	orr	r5, r5, r6, lsl #24
   27228:	lsr	ip, r1, #7
   2722c:	eor	r2, r2, r4
   27230:	lsr	r1, r0, #19
   27234:	eor	r3, r3, r5
   27238:	lsl	r0, r0, #3
   2723c:	orr	ip, ip, r6, lsl #25
   27240:	orr	r5, r0, r8, lsr #29
   27244:	orr	r1, r1, r8, lsl #13
   27248:	eor	r3, r3, ip
   2724c:	ldr	ip, [sp, #16]
   27250:	lsr	r4, r8, #19
   27254:	eor	r1, r1, r5
   27258:	ldr	r5, [sp, #72]	; 0x48
   2725c:	lsl	r0, r8, #3
   27260:	eor	r2, r2, r6, lsr #7
   27264:	ldr	r6, [sp, #112]	; 0x70
   27268:	adds	r3, r3, ip
   2726c:	adc	r2, r2, r7
   27270:	lsr	ip, r5, #6
   27274:	orr	r4, r4, r5, lsl #13
   27278:	orr	ip, ip, r8, lsl #26
   2727c:	orr	r0, r0, r5, lsr #29
   27280:	eor	r1, r1, ip
   27284:	ldr	ip, [sp, #56]	; 0x38
   27288:	lsr	r5, r6, #14
   2728c:	eor	r0, r0, r4
   27290:	mov	r4, #520	; 0x208
   27294:	movt	r4, #36039	; 0x8cc7
   27298:	eor	r0, r0, r8, lsr #6
   2729c:	ldr	r8, [sp, #124]	; 0x7c
   272a0:	adds	r3, r3, ip
   272a4:	mov	ip, r6
   272a8:	lsr	r6, r6, #18
   272ac:	adc	r2, r2, r8
   272b0:	adds	r3, r3, r1
   272b4:	ldr	r8, [sp, #88]	; 0x58
   272b8:	adc	r7, r2, r0
   272bc:	adds	lr, r3, lr
   272c0:	lsl	r2, ip, #23
   272c4:	ldr	r0, [sp, #84]	; 0x54
   272c8:	adc	r4, r7, r4
   272cc:	str	r3, [sp, #16]
   272d0:	ldr	r1, [sp, #108]	; 0x6c
   272d4:	str	r7, [sp, #152]	; 0x98
   272d8:	orr	r6, r6, r8, lsl #14
   272dc:	ldr	r7, [sp, #88]	; 0x58
   272e0:	orr	r5, r5, r8, lsl #18
   272e4:	mov	r8, ip
   272e8:	eor	r5, r5, r6
   272ec:	eor	r1, r0, r1
   272f0:	and	r1, r1, ip
   272f4:	ldr	ip, [sp, #200]	; 0xc8
   272f8:	eor	r1, r1, r0
   272fc:	orr	r2, r2, r7, lsr #9
   27300:	mov	r6, r7
   27304:	ldr	r0, [sp, #100]	; 0x64
   27308:	lsr	r3, r7, #18
   2730c:	eor	r5, r5, r2
   27310:	ldr	r2, [sp, #112]	; 0x70
   27314:	orr	r3, r3, r8, lsl #14
   27318:	adds	lr, lr, r0
   2731c:	lsr	r0, r7, #14
   27320:	adc	r4, r4, ip
   27324:	adds	lr, r1, lr
   27328:	ldr	ip, [sp, #116]	; 0x74
   2732c:	lsl	r7, r7, #23
   27330:	ldr	r1, [sp, #208]	; 0xd0
   27334:	orr	r0, r0, r8, lsl #18
   27338:	orr	r7, r7, r2, lsr #9
   2733c:	eor	r3, r3, r0
   27340:	ldr	r2, [sp, #92]	; 0x5c
   27344:	eor	r7, r7, r3
   27348:	eor	r1, ip, r1
   2734c:	and	r1, r1, r6
   27350:	ldr	r6, [sp, #196]	; 0xc4
   27354:	eor	r1, r1, ip
   27358:	adc	r4, r1, r4
   2735c:	adds	lr, lr, r5
   27360:	ldr	r1, [sp, #12]
   27364:	adc	r4, r4, r7
   27368:	adds	fp, fp, lr
   2736c:	str	fp, [sp, #96]	; 0x60
   27370:	lsl	r0, r6, #30
   27374:	ldr	fp, [sp, #204]	; 0xcc
   27378:	lsr	r8, r6, #28
   2737c:	and	r5, r1, r6
   27380:	orr	ip, r1, r6
   27384:	lsl	r3, r6, #25
   27388:	orr	r8, r8, r2, lsl #4
   2738c:	and	ip, ip, r9
   27390:	orr	r2, r0, r2, lsr #2
   27394:	ldr	r0, [sp, #92]	; 0x5c
   27398:	orr	ip, ip, r5
   2739c:	mov	r5, r6
   273a0:	adc	fp, fp, r4
   273a4:	eor	r8, r8, r2
   273a8:	str	fp, [sp, #100]	; 0x64
   273ac:	ldr	fp, [sp, #212]	; 0xd4
   273b0:	mov	r2, r0
   273b4:	lsr	r1, r0, #28
   273b8:	lsl	r0, r0, #30
   273bc:	orr	r1, r1, r6, lsl #4
   273c0:	orr	r0, r0, r6, lsr #2
   273c4:	lsl	r6, r2, #25
   273c8:	orr	r7, fp, r2
   273cc:	orr	r3, r3, r2, lsr #7
   273d0:	and	r2, fp, r2
   273d4:	and	r7, r7, sl
   273d8:	ldr	fp, [sp, #20]
   273dc:	orr	r6, r6, r5, lsr #7
   273e0:	orr	r7, r7, r2
   273e4:	eor	r0, r0, r1
   273e8:	ldr	r2, [sp, #172]	; 0xac
   273ec:	eor	r8, r8, r3
   273f0:	eor	r0, r0, r6
   273f4:	adds	ip, r8, ip
   273f8:	ldr	r6, [sp, #20]
   273fc:	adc	r7, r0, r7
   27400:	lsr	r3, fp, #1
   27404:	lsr	r5, fp, #8
   27408:	adds	fp, ip, lr
   2740c:	ldr	r0, [sp, #76]	; 0x4c
   27410:	adc	lr, r7, r4
   27414:	lsr	ip, r2, #8
   27418:	mov	r7, r2
   2741c:	lsr	r8, r2, #1
   27420:	orr	r4, ip, r6, lsl #24
   27424:	str	lr, [sp, #160]	; 0xa0
   27428:	movw	lr, #7720	; 0x1e28
   2742c:	movt	lr, #9059	; 0x2363
   27430:	orr	r5, r5, r2, lsl #24
   27434:	orr	r3, r3, r2, lsl #31
   27438:	lsr	ip, r6, #7
   2743c:	orr	r2, r8, r6, lsl #31
   27440:	ldr	r8, [sp, #76]	; 0x4c
   27444:	eor	r3, r3, r5
   27448:	lsr	r1, r0, #19
   2744c:	ldr	r6, [sp, #148]	; 0x94
   27450:	lsl	r0, r0, #3
   27454:	eor	r2, r2, r4
   27458:	orr	ip, ip, r7, lsl #25
   2745c:	eor	r2, r2, r7, lsr #7
   27460:	ldr	r7, [sp, #108]	; 0x6c
   27464:	eor	r3, r3, ip
   27468:	lsr	ip, r8, #6
   2746c:	orr	r5, r0, r6, lsr #29
   27470:	lsr	r4, r6, #19
   27474:	lsl	r0, r6, #3
   27478:	orr	r4, r4, r8, lsl #13
   2747c:	orr	r1, r1, r6, lsl #13
   27480:	orr	r0, r0, r8, lsr #29
   27484:	ldr	r8, [sp, #128]	; 0x80
   27488:	orr	ip, ip, r6, lsl #26
   2748c:	eor	r1, r1, r5
   27490:	eor	r0, r0, r4
   27494:	ldr	r5, [sp, #164]	; 0xa4
   27498:	movw	r4, #65530	; 0xfffa
   2749c:	movt	r4, #37054	; 0x90be
   274a0:	eor	r0, r0, r6, lsr #6
   274a4:	eor	r1, r1, ip
   274a8:	ldr	ip, [sp, #60]	; 0x3c
   274ac:	ldr	r6, [sp, #168]	; 0xa8
   274b0:	adds	r3, r3, r5
   274b4:	adc	r2, r2, r6
   274b8:	ldr	r6, [sp, #96]	; 0x60
   274bc:	adds	r3, r3, ip
   274c0:	adc	r2, r2, r8
   274c4:	adds	r3, r3, r1
   274c8:	ldr	r8, [sp, #100]	; 0x64
   274cc:	mov	ip, r3
   274d0:	adc	r3, r2, r0
   274d4:	adds	lr, ip, lr
   274d8:	ldr	r0, [sp, #112]	; 0x70
   274dc:	adc	r4, r3, r4
   274e0:	lsr	r5, r6, #14
   274e4:	str	ip, [sp, #32]
   274e8:	lsr	r6, r6, #18
   274ec:	ldr	ip, [sp, #116]	; 0x74
   274f0:	orr	r5, r5, r8, lsl #18
   274f4:	str	r3, [sp, #156]	; 0x9c
   274f8:	orr	r6, r6, r8, lsl #14
   274fc:	ldr	r8, [sp, #96]	; 0x60
   27500:	eor	r1, r7, r0
   27504:	ldr	r0, [sp, #84]	; 0x54
   27508:	eor	r5, r5, r6
   2750c:	and	r1, r1, r8
   27510:	lsl	r2, r8, #23
   27514:	mov	r6, r8
   27518:	eor	r1, r1, r7
   2751c:	ldr	r7, [sp, #100]	; 0x64
   27520:	adds	lr, lr, r0
   27524:	adc	r4, r4, ip
   27528:	adds	lr, r1, lr
   2752c:	ldr	r1, [sp, #88]	; 0x58
   27530:	ldr	ip, [sp, #208]	; 0xd0
   27534:	lsr	r0, r7, #14
   27538:	lsr	r3, r7, #18
   2753c:	orr	r2, r2, r7, lsr #9
   27540:	orr	r0, r0, r8, lsl #18
   27544:	mov	r8, r7
   27548:	lsl	r7, r7, #23
   2754c:	eor	r1, ip, r1
   27550:	eor	r5, r5, r2
   27554:	orr	r3, r3, r6, lsl #14
   27558:	and	r1, r1, r8
   2755c:	ldr	r2, [sp, #12]
   27560:	orr	r7, r7, r6, lsr #9
   27564:	eor	r1, r1, ip
   27568:	eor	r3, r3, r0
   2756c:	adc	r4, r1, r4
   27570:	ldr	r6, [sp, #160]	; 0xa0
   27574:	adds	lr, lr, r5
   27578:	eor	r7, r7, r3
   2757c:	lsl	r0, fp, #30
   27580:	ldr	r1, [sp, #196]	; 0xc4
   27584:	adc	r4, r4, r7
   27588:	adds	r9, r9, lr
   2758c:	adc	sl, sl, r4
   27590:	lsr	r8, fp, #28
   27594:	lsl	r3, fp, #25
   27598:	str	r9, [sp, #164]	; 0xa4
   2759c:	orr	r8, r8, r6, lsl #4
   275a0:	ldr	r9, [sp, #92]	; 0x5c
   275a4:	orr	r3, r3, r6, lsr #7
   275a8:	str	sl, [sp, #104]	; 0x68
   275ac:	orr	ip, r1, fp
   275b0:	and	r5, r1, fp
   275b4:	ldr	sl, [sp, #212]	; 0xd4
   275b8:	and	ip, ip, r2
   275bc:	orr	r2, r0, r6, lsr #2
   275c0:	lsr	r1, r6, #28
   275c4:	orr	ip, ip, r5
   275c8:	eor	r8, r8, r2
   275cc:	lsl	r0, r6, #30
   275d0:	orr	r7, r9, r6
   275d4:	eor	r8, r8, r3
   275d8:	orr	r1, r1, fp, lsl #4
   275dc:	mov	r3, r6
   275e0:	lsl	r6, r6, #25
   275e4:	adds	ip, r8, ip
   275e8:	and	r7, r7, sl
   275ec:	mov	sl, r9
   275f0:	ldr	r9, [sp, #36]	; 0x24
   275f4:	orr	r0, r0, fp, lsr #2
   275f8:	and	r2, sl, r3
   275fc:	orr	r6, r6, fp, lsr #7
   27600:	orr	r7, r7, r2
   27604:	ldr	r2, [sp, #188]	; 0xbc
   27608:	eor	r0, r0, r1
   2760c:	eor	r0, r0, r6
   27610:	adc	r7, r0, r7
   27614:	lsr	r3, r9, #1
   27618:	ldr	r0, [sp, #16]
   2761c:	lsr	r5, r9, #8
   27620:	adds	r9, ip, lr
   27624:	movw	lr, #48617	; 0xbde9
   27628:	movt	lr, #56962	; 0xde82
   2762c:	adc	sl, r7, r4
   27630:	ldr	r7, [sp, #36]	; 0x24
   27634:	lsr	ip, r2, #8
   27638:	mov	r6, r2
   2763c:	lsr	r8, r2, #1
   27640:	orr	r5, r5, r2, lsl #24
   27644:	orr	r3, r3, r2, lsl #31
   27648:	orr	r4, ip, r7, lsl #24
   2764c:	orr	r2, r8, r7, lsl #31
   27650:	eor	r3, r3, r5
   27654:	lsr	ip, r7, #7
   27658:	ldr	r7, [sp, #152]	; 0x98
   2765c:	lsr	r1, r0, #19
   27660:	eor	r2, r2, r4
   27664:	lsl	r0, r0, #3
   27668:	orr	ip, ip, r6, lsl #25
   2766c:	eor	r2, r2, r6, lsr #7
   27670:	orr	r5, r0, r7, lsr #29
   27674:	eor	r3, r3, ip
   27678:	orr	r1, r1, r7, lsl #13
   2767c:	lsr	r4, r7, #19
   27680:	eor	r1, r1, r5
   27684:	ldr	r5, [sp, #20]
   27688:	lsl	r0, r7, #3
   2768c:	adds	r3, r3, r5
   27690:	ldr	r5, [sp, #16]
   27694:	ldr	r8, [sp, #164]	; 0xa4
   27698:	lsr	ip, r5, #6
   2769c:	orr	r4, r4, r5, lsl #13
   276a0:	orr	r0, r0, r5, lsr #29
   276a4:	orr	ip, ip, r7, lsl #26
   276a8:	eor	r0, r0, r4
   276ac:	lsr	r5, r8, #14
   276b0:	movw	r4, #27883	; 0x6ceb
   276b4:	movt	r4, #42064	; 0xa450
   276b8:	eor	r1, r1, ip
   276bc:	eor	r0, r0, r7, lsr #6
   276c0:	ldr	ip, [sp, #28]
   276c4:	lsr	r6, r8, #18
   276c8:	ldr	r7, [sp, #172]	; 0xac
   276cc:	adc	r2, r2, r7
   276d0:	adds	r3, r3, ip
   276d4:	ldr	r7, [sp, #104]	; 0x68
   276d8:	ldr	ip, [sp, #132]	; 0x84
   276dc:	orr	r5, r5, r7, lsl #18
   276e0:	ldr	r7, [sp, #96]	; 0x60
   276e4:	adc	r2, r2, ip
   276e8:	ldr	ip, [sp, #112]	; 0x70
   276ec:	adds	r3, r3, r1
   276f0:	adc	r0, r2, r0
   276f4:	adds	lr, r3, lr
   276f8:	ldr	r2, [sp, #104]	; 0x68
   276fc:	adc	r4, r0, r4
   27700:	str	r3, [sp, #80]	; 0x50
   27704:	str	r0, [sp, #84]	; 0x54
   27708:	eor	r1, ip, r7
   2770c:	ldr	r0, [sp, #108]	; 0x6c
   27710:	mov	r7, r8
   27714:	and	r1, r1, r8
   27718:	eor	r1, r1, ip
   2771c:	ldr	ip, [sp, #208]	; 0xd0
   27720:	orr	r6, r6, r2, lsl #14
   27724:	lsl	r2, r8, #23
   27728:	ldr	r8, [sp, #104]	; 0x68
   2772c:	eor	r5, r5, r6
   27730:	mov	r6, r7
   27734:	adds	lr, lr, r0
   27738:	adc	r4, r4, ip
   2773c:	adds	lr, r1, lr
   27740:	ldr	ip, [sp, #88]	; 0x58
   27744:	ldr	r1, [sp, #100]	; 0x64
   27748:	orr	r2, r2, r8, lsr #9
   2774c:	lsr	r0, r8, #14
   27750:	lsr	r3, r8, #18
   27754:	eor	r5, r5, r2
   27758:	ldr	r2, [sp, #196]	; 0xc4
   2775c:	orr	r0, r0, r7, lsl #18
   27760:	orr	r3, r3, r7, lsl #14
   27764:	eor	r1, ip, r1
   27768:	lsl	r7, r8, #23
   2776c:	eor	r3, r3, r0
   27770:	and	r1, r1, r8
   27774:	lsl	r0, r9, #30
   27778:	lsr	r8, r9, #28
   2777c:	eor	r1, r1, ip
   27780:	orr	ip, fp, r9
   27784:	and	ip, ip, r2
   27788:	orr	r2, r0, sl, lsr #2
   2778c:	adc	r4, r1, r4
   27790:	orr	r8, r8, sl, lsl #4
   27794:	adds	lr, lr, r5
   27798:	and	r5, fp, r9
   2779c:	orr	r7, r7, r6, lsr #9
   277a0:	orr	ip, ip, r5
   277a4:	eor	r8, r8, r2
   277a8:	ldr	r2, [sp, #12]
   277ac:	lsr	r1, sl, #28
   277b0:	eor	r7, r7, r3
   277b4:	lsl	r3, r9, #25
   277b8:	adc	r4, r4, r7
   277bc:	ldr	r7, [sp, #160]	; 0xa0
   277c0:	lsl	r6, sl, #25
   277c4:	orr	r3, r3, sl, lsr #7
   277c8:	orr	r1, r1, r9, lsl #4
   277cc:	adds	r0, r2, lr
   277d0:	ldr	r2, [sp, #212]	; 0xd4
   277d4:	eor	r8, r8, r3
   277d8:	orr	r6, r6, r9, lsr #7
   277dc:	ldr	r3, [sp, #92]	; 0x5c
   277e0:	str	r0, [sp, #12]
   277e4:	lsl	r0, sl, #30
   277e8:	adc	r2, r2, r4
   277ec:	orr	r0, r0, r9, lsr #2
   277f0:	adds	ip, r8, ip
   277f4:	str	r2, [sp, #168]	; 0xa8
   277f8:	orr	r2, r7, sl
   277fc:	eor	r0, r0, r1
   27800:	and	r2, r2, r3
   27804:	mov	r3, r7
   27808:	ldr	r7, [sp, #40]	; 0x28
   2780c:	and	r3, r3, sl
   27810:	eor	r0, r0, r6
   27814:	orr	r3, r2, r3
   27818:	ldr	r6, [sp, #156]	; 0x9c
   2781c:	adc	r3, r0, r3
   27820:	adds	lr, ip, lr
   27824:	adc	r4, r3, r4
   27828:	ldr	r2, [sp, #192]	; 0xc0
   2782c:	lsr	r1, r7, #1
   27830:	str	lr, [sp, #116]	; 0x74
   27834:	movw	lr, #30997	; 0x7915
   27838:	movt	lr, #45766	; 0xb2c6
   2783c:	str	r4, [sp, #172]	; 0xac
   27840:	lsr	r5, r7, #8
   27844:	ldr	r4, [sp, #32]
   27848:	ldr	r0, [sp, #40]	; 0x28
   2784c:	lsr	r8, r2, #1
   27850:	lsr	ip, r2, #8
   27854:	orr	r7, r1, r2, lsl #31
   27858:	orr	r5, r5, r2, lsl #24
   2785c:	lsr	r3, r4, #19
   27860:	orr	ip, ip, r0, lsl #24
   27864:	eor	r7, r7, r5
   27868:	ldr	r5, [sp, #32]
   2786c:	lsl	r1, r4, #3
   27870:	mov	r4, r2
   27874:	orr	r2, r8, r0, lsl #31
   27878:	lsr	r0, r0, #7
   2787c:	orr	r1, r1, r6, lsr #29
   27880:	eor	r2, r2, ip
   27884:	orr	r0, r0, r4, lsl #25
   27888:	lsr	ip, r6, #19
   2788c:	eor	r7, r7, r0
   27890:	ldr	r0, [sp, #36]	; 0x24
   27894:	orr	r3, r3, r6, lsl #13
   27898:	lsl	r8, r6, #3
   2789c:	eor	r3, r3, r1
   278a0:	orr	r1, ip, r5, lsl #13
   278a4:	orr	r8, r8, r5, lsr #29
   278a8:	eor	r2, r2, r4, lsr #7
   278ac:	adds	r7, r7, r0
   278b0:	lsr	r0, r5, #6
   278b4:	eor	r8, r8, r1
   278b8:	eor	r8, r8, r6, lsr #6
   278bc:	movw	r1, #41975	; 0xa3f7
   278c0:	movt	r1, #48889	; 0xbef9
   278c4:	orr	r0, r0, r6, lsl #26
   278c8:	ldr	r6, [sp, #188]	; 0xbc
   278cc:	ldr	r5, [sp, #136]	; 0x88
   278d0:	eor	r3, r3, r0
   278d4:	ldr	ip, [sp, #12]
   278d8:	adc	r2, r2, r6
   278dc:	ldr	r4, [sp, #64]	; 0x40
   278e0:	ldr	r6, [sp, #96]	; 0x60
   278e4:	lsr	r0, ip, #14
   278e8:	adds	r7, r7, r4
   278ec:	lsr	r4, ip, #18
   278f0:	adc	r2, r2, r5
   278f4:	adds	r7, r7, r3
   278f8:	ldr	r5, [sp, #168]	; 0xa8
   278fc:	adc	r3, r2, r8
   27900:	adds	lr, r7, lr
   27904:	str	r7, [sp, #8]
   27908:	adc	r1, r3, r1
   2790c:	ldr	r8, [sp, #12]
   27910:	str	r3, [sp, #20]
   27914:	ldr	r7, [sp, #112]	; 0x70
   27918:	orr	r4, r4, r5, lsl #14
   2791c:	orr	r0, r0, r5, lsl #18
   27920:	ldr	r2, [sp, #164]	; 0xa4
   27924:	eor	r0, r0, r4
   27928:	ldr	r4, [sp, #100]	; 0x64
   2792c:	adds	lr, lr, r7
   27930:	ldr	r7, [sp, #88]	; 0x58
   27934:	eor	ip, r6, r2
   27938:	lsl	r2, r8, #23
   2793c:	and	ip, ip, r8
   27940:	eor	ip, ip, r6
   27944:	mov	r6, r5
   27948:	lsr	r5, r5, #14
   2794c:	lsr	r3, r6, #18
   27950:	adc	r1, r1, r7
   27954:	adds	lr, ip, lr
   27958:	ldr	ip, [sp, #104]	; 0x68
   2795c:	mov	r7, r8
   27960:	orr	r5, r5, r8, lsl #18
   27964:	orr	r3, r3, r7, lsl #14
   27968:	lsl	r7, r6, #23
   2796c:	orr	r2, r2, r6, lsr #9
   27970:	eor	r3, r3, r5
   27974:	eor	ip, r4, ip
   27978:	and	ip, ip, r6
   2797c:	eor	r0, r0, r2
   27980:	eor	ip, ip, r4
   27984:	ldr	r4, [sp, #116]	; 0x74
   27988:	adc	r1, ip, r1
   2798c:	adds	r0, lr, r0
   27990:	ldr	ip, [sp, #12]
   27994:	lsl	r5, r4, #30
   27998:	orr	r6, r9, r4
   2799c:	and	lr, r9, r4
   279a0:	lsr	r8, r4, #28
   279a4:	and	r6, r6, fp
   279a8:	orr	r7, r7, ip, lsr #9
   279ac:	ldr	ip, [sp, #172]	; 0xac
   279b0:	orr	r6, r6, lr
   279b4:	eor	r7, r7, r3
   279b8:	lsl	r3, r4, #25
   279bc:	adc	r1, r1, r7
   279c0:	orr	r2, r5, ip, lsr #2
   279c4:	mov	r7, ip
   279c8:	orr	r8, r8, ip, lsl #4
   279cc:	orr	r5, sl, r7
   279d0:	lsl	lr, r7, #30
   279d4:	eor	r8, r8, r2
   279d8:	ldr	r2, [sp, #196]	; 0xc4
   279dc:	lsr	ip, ip, #28
   279e0:	orr	lr, lr, r4, lsr #2
   279e4:	orr	ip, ip, r4, lsl #4
   279e8:	orr	r3, r3, r7, lsr #7
   279ec:	eor	lr, lr, ip
   279f0:	ldr	ip, [sp, #116]	; 0x74
   279f4:	lsl	r4, r7, #25
   279f8:	adds	r2, r2, r0
   279fc:	eor	r8, r8, r3
   27a00:	and	r3, sl, r7
   27a04:	ldr	r7, [sp, #44]	; 0x2c
   27a08:	str	r2, [sp, #112]	; 0x70
   27a0c:	ldr	r2, [sp, #92]	; 0x5c
   27a10:	orr	r4, r4, ip, lsr #7
   27a14:	ldr	ip, [sp, #176]	; 0xb0
   27a18:	eor	lr, lr, r4
   27a1c:	adc	r2, r2, r1
   27a20:	adds	r6, r8, r6
   27a24:	str	r2, [sp, #92]	; 0x5c
   27a28:	lsr	r4, ip, #1
   27a2c:	ldr	r2, [sp, #160]	; 0xa0
   27a30:	and	r5, r5, r2
   27a34:	lsr	r2, r7, #1
   27a38:	lsr	r7, r7, #8
   27a3c:	orr	r5, r5, r3
   27a40:	adc	r5, lr, r5
   27a44:	adds	lr, r6, r0
   27a48:	orr	r2, r2, ip, lsl #31
   27a4c:	orr	r8, r7, ip, lsl #24
   27a50:	ldr	r7, [sp, #44]	; 0x2c
   27a54:	adc	r3, r5, r1
   27a58:	mov	r5, ip
   27a5c:	str	lr, [sp, #188]	; 0xbc
   27a60:	lsr	lr, ip, #8
   27a64:	eor	r8, r8, r2
   27a68:	ldr	r6, [sp, #80]	; 0x50
   27a6c:	str	r3, [sp, #108]	; 0x6c
   27a70:	orr	r1, r4, r7, lsl #31
   27a74:	ldr	r4, [sp, #192]	; 0xc0
   27a78:	orr	lr, lr, r7, lsl #24
   27a7c:	lsr	r2, r7, #7
   27a80:	ldr	r7, [sp, #84]	; 0x54
   27a84:	lsl	r0, r6, #3
   27a88:	eor	r1, r1, lr
   27a8c:	lsr	r3, r6, #19
   27a90:	orr	r2, r2, ip, lsl #25
   27a94:	movw	ip, #21291	; 0x532b
   27a98:	movt	ip, #58226	; 0xe372
   27a9c:	eor	r1, r1, r5, lsr #7
   27aa0:	orr	r0, r0, r7, lsr #29
   27aa4:	eor	r8, r8, r2
   27aa8:	orr	r3, r3, r7, lsl #13
   27aac:	lsr	lr, r7, #19
   27ab0:	eor	r3, r3, r0
   27ab4:	ldr	r0, [sp, #40]	; 0x28
   27ab8:	lsl	r2, r7, #3
   27abc:	orr	lr, lr, r6, lsl #13
   27ac0:	orr	r2, r2, r6, lsr #29
   27ac4:	eor	r2, r2, lr
   27ac8:	movw	lr, #30962	; 0x78f2
   27acc:	movt	lr, #50801	; 0xc671
   27ad0:	adds	r8, r8, r0
   27ad4:	lsr	r0, r6, #6
   27ad8:	eor	r2, r2, r7, lsr #6
   27adc:	adc	r1, r1, r4
   27ae0:	orr	r0, r0, r7, lsl #26
   27ae4:	ldr	r7, [sp, #112]	; 0x70
   27ae8:	eor	r3, r3, r0
   27aec:	ldr	r6, [sp, #164]	; 0xa4
   27af0:	ldr	r0, [sp, #68]	; 0x44
   27af4:	lsr	r4, r7, #14
   27af8:	lsr	r5, r7, #18
   27afc:	adds	r8, r8, r0
   27b00:	ldr	r0, [sp, #140]	; 0x8c
   27b04:	adc	r1, r1, r0
   27b08:	adds	r0, r8, r3
   27b0c:	ldr	r8, [sp, #12]
   27b10:	mov	r3, r0
   27b14:	ldr	r0, [sp, #92]	; 0x5c
   27b18:	str	r3, [sp, #192]	; 0xc0
   27b1c:	orr	r4, r4, r0, lsl #18
   27b20:	adc	r0, r1, r2
   27b24:	eor	r1, r6, r8
   27b28:	adds	ip, r3, ip
   27b2c:	and	r1, r1, r7
   27b30:	ldr	r2, [sp, #92]	; 0x5c
   27b34:	adc	lr, r0, lr
   27b38:	str	r0, [sp, #88]	; 0x58
   27b3c:	eor	r1, r1, r6
   27b40:	ldr	r3, [sp, #92]	; 0x5c
   27b44:	mov	r8, r7
   27b48:	ldr	r0, [sp, #96]	; 0x60
   27b4c:	orr	r5, r5, r2, lsl #14
   27b50:	ldr	r6, [sp, #100]	; 0x64
   27b54:	lsl	r2, r7, #23
   27b58:	eor	r4, r4, r5
   27b5c:	mov	r5, r3
   27b60:	ldr	r7, [sp, #168]	; 0xa8
   27b64:	orr	r2, r2, r5, lsr #9
   27b68:	adds	ip, ip, r0
   27b6c:	lsr	r0, r3, #14
   27b70:	lsr	r3, r3, #18
   27b74:	eor	r4, r4, r2
   27b78:	adc	lr, lr, r6
   27b7c:	ldr	r6, [sp, #104]	; 0x68
   27b80:	adds	ip, r1, ip
   27b84:	orr	r0, r0, r8, lsl #18
   27b88:	orr	r3, r3, r8, lsl #14
   27b8c:	eor	r3, r3, r0
   27b90:	eor	r1, r6, r7
   27b94:	mov	r7, r5
   27b98:	and	r1, r1, r5
   27b9c:	mov	r5, r8
   27ba0:	ldr	r8, [sp, #188]	; 0xbc
   27ba4:	eor	r1, r1, r6
   27ba8:	lsl	r7, r7, #23
   27bac:	adc	lr, r1, lr
   27bb0:	ldr	r1, [sp, #116]	; 0x74
   27bb4:	adds	ip, ip, r4
   27bb8:	orr	r7, r7, r5, lsr #9
   27bbc:	mov	r2, r8
   27bc0:	eor	r7, r7, r3
   27bc4:	mov	r4, r2
   27bc8:	lsl	r0, r2, #30
   27bcc:	ldr	r2, [sp, #108]	; 0x6c
   27bd0:	orr	r6, r1, r8
   27bd4:	lsr	r8, r8, #28
   27bd8:	adc	lr, lr, r7
   27bdc:	adds	fp, fp, ip
   27be0:	ldr	r7, [sp, #108]	; 0x6c
   27be4:	mov	r5, r4
   27be8:	lsl	r3, r5, #25
   27bec:	and	r4, r1, r4
   27bf0:	and	r6, r6, r9
   27bf4:	str	fp, [sp, #100]	; 0x64
   27bf8:	orr	r6, r6, r4
   27bfc:	mov	r4, r5
   27c00:	orr	r8, r8, r2, lsl #4
   27c04:	orr	r2, r0, r2, lsr #2
   27c08:	orr	r3, r3, r7, lsr #7
   27c0c:	mov	fp, r7
   27c10:	eor	r8, r8, r2
   27c14:	ldr	r2, [sp, #160]	; 0xa0
   27c18:	lsr	r1, r7, #28
   27c1c:	lsl	r0, r7, #30
   27c20:	eor	r8, r8, r3
   27c24:	orr	r1, r1, r5, lsl #4
   27c28:	orr	r0, r0, r5, lsr #2
   27c2c:	lsl	r5, r7, #25
   27c30:	adc	r2, r2, lr
   27c34:	eor	r1, r1, r0
   27c38:	orr	r5, r5, r4, lsr #7
   27c3c:	adds	r6, r8, r6
   27c40:	str	r2, [sp, #36]	; 0x24
   27c44:	ldr	r2, [sp, #172]	; 0xac
   27c48:	eor	r1, r1, r5
   27c4c:	and	r3, r2, fp
   27c50:	orr	r7, r2, r7
   27c54:	ldr	fp, [sp, #48]	; 0x30
   27c58:	and	r7, r7, sl
   27c5c:	orr	r7, r7, r3
   27c60:	ldr	r3, [sp, #180]	; 0xb4
   27c64:	adc	r7, r1, r7
   27c68:	lsr	r4, fp, #8
   27c6c:	lsr	r2, fp, #1
   27c70:	adds	fp, r6, ip
   27c74:	ldr	r6, [sp, #100]	; 0x64
   27c78:	orr	r0, r4, r3, lsl #24
   27c7c:	adc	lr, r7, lr
   27c80:	movw	ip, #24988	; 0x619c
   27c84:	movt	ip, #59942	; 0xea26
   27c88:	lsr	r8, r3, #1
   27c8c:	ldr	r7, [sp, #20]
   27c90:	lsr	r5, r3, #8
   27c94:	str	lr, [sp, #160]	; 0xa0
   27c98:	ldr	r4, [sp, #48]	; 0x30
   27c9c:	orr	r2, r2, r3, lsl #31
   27ca0:	ldr	lr, [sp, #8]
   27ca4:	eor	r0, r0, r2
   27ca8:	orr	r1, r8, r4, lsl #31
   27cac:	ldr	r8, [sp, #8]
   27cb0:	orr	r5, r5, r4, lsl #24
   27cb4:	lsr	r2, r4, #7
   27cb8:	eor	r1, r1, r5
   27cbc:	ldr	r5, [sp, #176]	; 0xb0
   27cc0:	orr	r2, r2, r3, lsl #25
   27cc4:	eor	r1, r1, r3, lsr #7
   27cc8:	lsr	r3, lr, #19
   27ccc:	eor	r0, r0, r2
   27cd0:	lsl	lr, lr, #3
   27cd4:	orr	r3, r3, r7, lsl #13
   27cd8:	orr	r4, lr, r7, lsr #29
   27cdc:	lsl	r2, r7, #3
   27ce0:	eor	r3, r3, r4
   27ce4:	ldr	r4, [sp, #44]	; 0x2c
   27ce8:	lsr	lr, r7, #19
   27cec:	orr	r2, r2, r8, lsr #29
   27cf0:	orr	lr, lr, r8, lsl #13
   27cf4:	eor	r2, r2, lr
   27cf8:	movw	lr, #16078	; 0x3ece
   27cfc:	movt	lr, #51751	; 0xca27
   27d00:	adds	r0, r0, r4
   27d04:	lsr	r4, r8, #6
   27d08:	ldr	r8, [sp, #72]	; 0x48
   27d0c:	eor	r2, r2, r7, lsr #6
   27d10:	adc	r1, r1, r5
   27d14:	orr	r4, r4, r7, lsl #26
   27d18:	ldr	r7, [sp, #144]	; 0x90
   27d1c:	lsr	r5, r6, #18
   27d20:	eor	r3, r3, r4
   27d24:	lsr	r4, r6, #14
   27d28:	adds	r0, r0, r8
   27d2c:	ldr	r8, [sp, #112]	; 0x70
   27d30:	adc	r1, r1, r7
   27d34:	adds	r3, r0, r3
   27d38:	ldr	r0, [sp, #12]
   27d3c:	mov	r7, r3
   27d40:	ldr	r3, [sp, #36]	; 0x24
   27d44:	str	r7, [sp, #196]	; 0xc4
   27d48:	orr	r4, r4, r3, lsl #18
   27d4c:	adc	r3, r1, r2
   27d50:	adds	ip, r7, ip
   27d54:	adc	lr, r3, lr
   27d58:	ldr	r2, [sp, #36]	; 0x24
   27d5c:	eor	r1, r0, r8
   27d60:	str	r3, [sp, #96]	; 0x60
   27d64:	mov	r8, r6
   27d68:	and	r1, r1, r6
   27d6c:	ldr	r7, [sp, #92]	; 0x5c
   27d70:	eor	r1, r1, r0
   27d74:	ldr	r3, [sp, #164]	; 0xa4
   27d78:	orr	r5, r5, r2, lsl #14
   27d7c:	lsl	r2, r6, #23
   27d80:	ldr	r6, [sp, #104]	; 0x68
   27d84:	eor	r4, r4, r5
   27d88:	adds	ip, ip, r3
   27d8c:	ldr	r3, [sp, #36]	; 0x24
   27d90:	adc	lr, lr, r6
   27d94:	ldr	r6, [sp, #168]	; 0xa8
   27d98:	adds	ip, r1, ip
   27d9c:	mov	r5, r3
   27da0:	lsr	r0, r3, #14
   27da4:	orr	r2, r2, r5, lsr #9
   27da8:	lsr	r3, r3, #18
   27dac:	eor	r1, r6, r7
   27db0:	eor	r4, r4, r2
   27db4:	ldr	r2, [sp, #36]	; 0x24
   27db8:	orr	r0, r0, r8, lsl #18
   27dbc:	and	r1, r1, r5
   27dc0:	orr	r3, r3, r8, lsl #14
   27dc4:	mov	r5, r8
   27dc8:	eor	r1, r1, r6
   27dcc:	lsr	r8, fp, #28
   27dd0:	eor	r3, r3, r0
   27dd4:	adc	lr, r1, lr
   27dd8:	ldr	r1, [sp, #188]	; 0xbc
   27ddc:	adds	ip, ip, r4
   27de0:	lsl	r0, fp, #30
   27de4:	lsl	r7, r2, #23
   27de8:	ldr	r2, [sp, #116]	; 0x74
   27dec:	orr	r7, r7, r5, lsr #9
   27df0:	ldr	r5, [sp, #160]	; 0xa0
   27df4:	orr	r6, r1, fp
   27df8:	and	r4, r1, fp
   27dfc:	eor	r7, r7, r3
   27e00:	lsl	r3, fp, #25
   27e04:	adc	lr, lr, r7
   27e08:	adds	r9, r9, ip
   27e0c:	adc	sl, sl, lr
   27e10:	and	r6, r6, r2
   27e14:	str	r9, [sp, #40]	; 0x28
   27e18:	orr	r2, r0, r5, lsr #2
   27e1c:	orr	r6, r6, r4
   27e20:	ldr	r9, [sp, #108]	; 0x6c
   27e24:	orr	r8, r8, r5, lsl #4
   27e28:	str	sl, [sp, #104]	; 0x68
   27e2c:	orr	r3, r3, r5, lsr #7
   27e30:	ldr	sl, [sp, #172]	; 0xac
   27e34:	lsr	r1, r5, #28
   27e38:	eor	r8, r8, r2
   27e3c:	lsl	r0, r5, #30
   27e40:	eor	r8, r8, r3
   27e44:	mov	r3, r5
   27e48:	orr	r1, r1, fp, lsl #4
   27e4c:	adds	r6, r8, r6
   27e50:	orr	r7, r9, r5
   27e54:	lsl	r5, r5, #25
   27e58:	orr	r0, r0, fp, lsr #2
   27e5c:	and	r7, r7, sl
   27e60:	mov	sl, r9
   27e64:	ldr	r9, [sp, #24]
   27e68:	orr	r5, r5, fp, lsr #7
   27e6c:	and	r2, sl, r3
   27e70:	eor	r0, r0, r1
   27e74:	ldr	r1, [sp, #120]	; 0x78
   27e78:	orr	r7, r7, r2
   27e7c:	eor	r0, r0, r5
   27e80:	adc	r7, r0, r7
   27e84:	lsr	r3, r9, #1
   27e88:	lsr	r4, r9, #8
   27e8c:	adds	r9, r6, ip
   27e90:	ldr	ip, [sp, #24]
   27e94:	lsr	r8, r1, #1
   27e98:	adc	sl, r7, lr
   27e9c:	mov	r7, r1
   27ea0:	lsr	r5, r1, #8
   27ea4:	ldr	r6, [sp, #192]	; 0xc0
   27ea8:	movw	lr, #49671	; 0xc207
   27eac:	movt	lr, #8640	; 0x21c0
   27eb0:	orr	r4, r4, r1, lsl #24
   27eb4:	orr	r3, r3, r1, lsl #31
   27eb8:	orr	r5, r5, ip, lsl #24
   27ebc:	orr	r1, r8, ip, lsl #31
   27ec0:	eor	r3, r3, r4
   27ec4:	ldr	r8, [sp, #88]	; 0x58
   27ec8:	lsr	ip, ip, #7
   27ecc:	lsl	r0, r6, #3
   27ed0:	eor	r1, r1, r5
   27ed4:	orr	ip, ip, r7, lsl #25
   27ed8:	lsr	r2, r6, #19
   27edc:	eor	r3, r3, ip
   27ee0:	ldr	ip, [sp, #48]	; 0x30
   27ee4:	orr	r5, r0, r8, lsr #29
   27ee8:	orr	r2, r2, r8, lsl #13
   27eec:	lsr	r4, r8, #19
   27ef0:	lsl	r0, r8, #3
   27ef4:	eor	r2, r2, r5
   27ef8:	orr	r4, r4, r6, lsl #13
   27efc:	adds	r3, r3, ip
   27f00:	lsr	ip, r6, #6
   27f04:	orr	r0, r0, r6, lsr #29
   27f08:	ldr	r6, [sp, #180]	; 0xb4
   27f0c:	orr	ip, ip, r8, lsl #26
   27f10:	eor	r1, r1, r7, lsr #7
   27f14:	eor	r0, r0, r4
   27f18:	movw	r4, #47303	; 0xb8c7
   27f1c:	movt	r4, #53638	; 0xd186
   27f20:	eor	r2, r2, ip
   27f24:	ldr	ip, [sp, #76]	; 0x4c
   27f28:	eor	r0, r0, r8, lsr #6
   27f2c:	adc	r1, r1, r6
   27f30:	ldr	r8, [sp, #40]	; 0x28
   27f34:	adds	r3, r3, ip
   27f38:	ldr	ip, [sp, #148]	; 0x94
   27f3c:	lsr	r5, r8, #14
   27f40:	lsr	r6, r8, #18
   27f44:	adc	r1, r1, ip
   27f48:	adds	r3, r3, r2
   27f4c:	ldr	ip, [sp, #104]	; 0x68
   27f50:	mov	r2, r3
   27f54:	adc	r3, r1, r0
   27f58:	mov	r7, r3
   27f5c:	ldr	r0, [sp, #112]	; 0x70
   27f60:	adds	lr, r2, lr
   27f64:	adc	r4, r7, r4
   27f68:	ldr	r3, [sp, #100]	; 0x64
   27f6c:	orr	r6, r6, ip, lsl #14
   27f70:	str	r2, [sp, #176]	; 0xb0
   27f74:	orr	r5, r5, ip, lsl #18
   27f78:	str	r7, [sp, #200]	; 0xc8
   27f7c:	lsl	r2, r8, #23
   27f80:	eor	r5, r5, r6
   27f84:	ldr	r6, [sp, #168]	; 0xa8
   27f88:	eor	r1, r0, r3
   27f8c:	mov	r3, ip
   27f90:	and	r1, r1, r8
   27f94:	mov	r7, r3
   27f98:	ldr	ip, [sp, #36]	; 0x24
   27f9c:	eor	r1, r1, r0
   27fa0:	orr	r2, r2, r7, lsr #9
   27fa4:	ldr	r0, [sp, #12]
   27fa8:	eor	r5, r5, r2
   27fac:	ldr	r2, [sp, #188]	; 0xbc
   27fb0:	adds	lr, lr, r0
   27fb4:	lsr	r0, r3, #14
   27fb8:	adc	r4, r4, r6
   27fbc:	ldr	r6, [sp, #92]	; 0x5c
   27fc0:	adds	lr, r1, lr
   27fc4:	lsr	r3, r3, #18
   27fc8:	orr	r0, r0, r8, lsl #18
   27fcc:	orr	r3, r3, r8, lsl #14
   27fd0:	lsr	r8, r9, #28
   27fd4:	eor	r1, r6, ip
   27fd8:	orr	ip, fp, r9
   27fdc:	and	ip, ip, r2
   27fe0:	ldr	r2, [sp, #40]	; 0x28
   27fe4:	eor	r3, r3, r0
   27fe8:	and	r1, r1, r7
   27fec:	lsl	r0, r9, #30
   27ff0:	lsl	r7, r7, #23
   27ff4:	eor	r1, r1, r6
   27ff8:	orr	r8, r8, sl, lsl #4
   27ffc:	adc	r4, r1, r4
   28000:	adds	lr, lr, r5
   28004:	lsr	r1, sl, #28
   28008:	and	r5, fp, r9
   2800c:	orr	r7, r7, r2, lsr #9
   28010:	orr	ip, ip, r5
   28014:	orr	r2, r0, sl, lsr #2
   28018:	eor	r7, r7, r3
   2801c:	lsl	r3, r9, #25
   28020:	eor	r8, r8, r2
   28024:	ldr	r2, [sp, #116]	; 0x74
   28028:	adc	r4, r4, r7
   2802c:	orr	r3, r3, sl, lsr #7
   28030:	lsl	r6, sl, #25
   28034:	eor	r8, r8, r3
   28038:	ldr	r3, [sp, #108]	; 0x6c
   2803c:	orr	r1, r1, r9, lsl #4
   28040:	orr	r6, r6, r9, lsr #7
   28044:	adds	r0, r2, lr
   28048:	ldr	r2, [sp, #172]	; 0xac
   2804c:	str	r0, [sp, #44]	; 0x2c
   28050:	lsl	r0, sl, #30
   28054:	orr	r0, r0, r9, lsr #2
   28058:	adc	r2, r2, r4
   2805c:	adds	ip, r8, ip
   28060:	eor	r0, r0, r1
   28064:	ldr	r1, [sp, #52]	; 0x34
   28068:	str	r2, [sp, #116]	; 0x74
   2806c:	eor	r0, r0, r6
   28070:	ldr	r2, [sp, #160]	; 0xa0
   28074:	lsr	r5, r1, #8
   28078:	orr	r7, r2, sl
   2807c:	and	r2, r2, sl
   28080:	and	r7, r7, r3
   28084:	lsr	r3, r1, #1
   28088:	orr	r7, r7, r2
   2808c:	ldr	r2, [sp, #184]	; 0xb8
   28090:	adc	r7, r0, r7
   28094:	adds	lr, ip, lr
   28098:	str	lr, [sp, #164]	; 0xa4
   2809c:	adc	lr, r7, r4
   280a0:	ldr	r7, [sp, #196]	; 0xc4
   280a4:	lsr	ip, r2, #8
   280a8:	str	lr, [sp, #168]	; 0xa8
   280ac:	mov	lr, r1
   280b0:	mov	r6, r2
   280b4:	orr	r5, r5, r2, lsl #24
   280b8:	orr	r4, ip, lr, lsl #24
   280bc:	movw	ip, #60190	; 0xeb1e
   280c0:	movt	ip, #52704	; 0xcde0
   280c4:	lsr	lr, lr, #7
   280c8:	orr	r3, r3, r2, lsl #31
   280cc:	orr	lr, lr, r6, lsl #25
   280d0:	lsr	r8, r2, #1
   280d4:	eor	r3, r3, r5
   280d8:	eor	r3, r3, lr
   280dc:	ldr	lr, [sp, #24]
   280e0:	lsl	r0, r7, #3
   280e4:	orr	r1, r8, r1, lsl #31
   280e8:	ldr	r8, [sp, #96]	; 0x60
   280ec:	lsr	r2, r7, #19
   280f0:	eor	r1, r1, r4
   280f4:	eor	r1, r1, r6, lsr #7
   280f8:	adds	r3, r3, lr
   280fc:	lsr	lr, r7, #6
   28100:	orr	r5, r0, r8, lsr #29
   28104:	orr	r2, r2, r8, lsl #13
   28108:	orr	lr, lr, r8, lsl #26
   2810c:	lsr	r4, r8, #19
   28110:	eor	r2, r2, r5
   28114:	lsl	r0, r8, #3
   28118:	eor	r2, r2, lr
   2811c:	ldr	lr, [sp, #16]
   28120:	orr	r4, r4, r7, lsl #13
   28124:	orr	r0, r0, r7, lsr #29
   28128:	ldr	r7, [sp, #120]	; 0x78
   2812c:	eor	r0, r0, r4
   28130:	movw	r4, #32214	; 0x7dd6
   28134:	movt	r4, #60122	; 0xeada
   28138:	eor	r0, r0, r8, lsr #6
   2813c:	adc	r1, r1, r7
   28140:	adds	r3, r3, lr
   28144:	ldr	r7, [sp, #44]	; 0x2c
   28148:	ldr	lr, [sp, #152]	; 0x98
   2814c:	lsr	r5, r7, #14
   28150:	lsr	r6, r7, #18
   28154:	adc	r1, r1, lr
   28158:	adds	r3, r3, r2
   2815c:	ldr	lr, [sp, #116]	; 0x74
   28160:	mov	r2, r3
   28164:	adc	r3, r1, r0
   28168:	mov	r8, r3
   2816c:	ldr	r0, [sp, #40]	; 0x28
   28170:	adds	ip, r2, ip
   28174:	str	r2, [sp, #204]	; 0xcc
   28178:	adc	r4, r8, r4
   2817c:	lsl	r2, r7, #23
   28180:	ldr	r3, [sp, #100]	; 0x64
   28184:	orr	r6, r6, lr, lsl #14
   28188:	str	r8, [sp, #208]	; 0xd0
   2818c:	mov	r8, lr
   28190:	orr	r5, r5, lr, lsl #18
   28194:	orr	r2, r2, lr, lsr #9
   28198:	eor	r5, r5, r6
   2819c:	eor	r1, r3, r0
   281a0:	ldr	r0, [sp, #112]	; 0x70
   281a4:	eor	r5, r5, r2
   281a8:	and	r1, r1, r7
   281ac:	ldr	r6, [sp, #92]	; 0x5c
   281b0:	eor	r1, r1, r3
   281b4:	lsr	r3, lr, #18
   281b8:	orr	r3, r3, r7, lsl #14
   281bc:	ldr	r2, [sp, #44]	; 0x2c
   281c0:	adds	ip, ip, r0
   281c4:	lsr	r0, lr, #14
   281c8:	adc	r4, r4, r6
   281cc:	orr	r0, r0, r7, lsl #18
   281d0:	adds	ip, r1, ip
   281d4:	lsl	r7, lr, #23
   281d8:	ldr	lr, [sp, #36]	; 0x24
   281dc:	eor	r3, r3, r0
   281e0:	ldr	r1, [sp, #104]	; 0x68
   281e4:	orr	r7, r7, r2, lsr #9
   281e8:	ldr	r6, [sp, #164]	; 0xa4
   281ec:	eor	r7, r7, r3
   281f0:	eor	r1, lr, r1
   281f4:	and	r1, r1, r8
   281f8:	eor	r1, r1, lr
   281fc:	lsl	r0, r6, #30
   28200:	orr	lr, r9, r6
   28204:	adc	r4, r1, r4
   28208:	ldr	r1, [sp, #168]	; 0xa8
   2820c:	lsr	r8, r6, #28
   28210:	adds	ip, ip, r5
   28214:	lsl	r3, r6, #25
   28218:	and	r5, r9, r6
   2821c:	adc	r4, r4, r7
   28220:	and	lr, lr, fp
   28224:	orr	lr, lr, r5
   28228:	mov	r5, r6
   2822c:	orr	r2, r0, r1, lsr #2
   28230:	mov	r7, r1
   28234:	orr	r8, r8, r1, lsl #4
   28238:	lsl	r0, r7, #30
   2823c:	eor	r8, r8, r2
   28240:	ldr	r2, [sp, #188]	; 0xbc
   28244:	lsr	r1, r1, #28
   28248:	orr	r3, r3, r7, lsr #7
   2824c:	orr	r1, r1, r6, lsl #4
   28250:	orr	r0, r0, r6, lsr #2
   28254:	eor	r8, r8, r3
   28258:	ldr	r3, [sp, #160]	; 0xa0
   2825c:	adds	r2, r2, ip
   28260:	eor	r0, r0, r1
   28264:	ldr	r1, [sp, #56]	; 0x38
   28268:	str	r2, [sp, #48]	; 0x30
   2826c:	ldr	r2, [sp, #108]	; 0x6c
   28270:	adc	r2, r2, r4
   28274:	adds	lr, r8, lr
   28278:	str	r2, [sp, #92]	; 0x5c
   2827c:	mov	r2, r7
   28280:	orr	r7, sl, r7
   28284:	lsl	r6, r2, #25
   28288:	and	r7, r7, r3
   2828c:	and	r2, sl, r2
   28290:	lsr	r3, r1, #1
   28294:	orr	r7, r7, r2
   28298:	orr	r6, r6, r5, lsr #7
   2829c:	lsr	r5, r1, #8
   282a0:	ldr	r1, [sp, #124]	; 0x7c
   282a4:	eor	r0, r0, r6
   282a8:	ldr	r6, [sp, #56]	; 0x38
   282ac:	adc	r7, r0, r7
   282b0:	adds	r0, lr, ip
   282b4:	str	r0, [sp, #108]	; 0x6c
   282b8:	adc	r0, r7, r4
   282bc:	lsr	r8, r1, #1
   282c0:	ldr	r4, [sp, #176]	; 0xb0
   282c4:	mov	r7, r1
   282c8:	lsr	ip, r1, #8
   282cc:	str	r0, [sp, #12]
   282d0:	lsr	lr, r6, #7
   282d4:	orr	r5, r5, r1, lsl #24
   282d8:	orr	lr, lr, r1, lsl #25
   282dc:	orr	r3, r3, r1, lsl #31
   282e0:	orr	r1, r8, r6, lsl #31
   282e4:	ldr	r8, [sp, #200]	; 0xc8
   282e8:	lsl	r0, r4, #3
   282ec:	eor	r3, r3, r5
   282f0:	lsr	r2, r4, #19
   282f4:	eor	r3, r3, lr
   282f8:	ldr	lr, [sp, #52]	; 0x34
   282fc:	orr	r4, ip, r6, lsl #24
   28300:	movw	ip, #53624	; 0xd178
   28304:	movt	ip, #61038	; 0xee6e
   28308:	ldr	r6, [sp, #184]	; 0xb8
   2830c:	orr	r5, r0, r8, lsr #29
   28310:	eor	r1, r1, r4
   28314:	orr	r2, r2, r8, lsl #13
   28318:	adds	r3, r3, lr
   2831c:	eor	r1, r1, r7, lsr #7
   28320:	eor	r2, r2, r5
   28324:	ldr	r5, [sp, #176]	; 0xb0
   28328:	lsr	r4, r8, #19
   2832c:	lsl	r0, r8, #3
   28330:	adc	r1, r1, r6
   28334:	lsr	lr, r5, #6
   28338:	orr	r4, r4, r5, lsl #13
   2833c:	orr	lr, lr, r8, lsl #26
   28340:	orr	r0, r0, r5, lsr #29
   28344:	eor	r2, r2, lr
   28348:	ldr	lr, [sp, #32]
   2834c:	eor	r0, r0, r4
   28350:	movw	r4, #20351	; 0x4f7f
   28354:	movt	r4, #62845	; 0xf57d
   28358:	eor	r0, r0, r8, lsr #6
   2835c:	ldr	r8, [sp, #48]	; 0x30
   28360:	adds	r3, r3, lr
   28364:	ldr	lr, [sp, #156]	; 0x9c
   28368:	lsr	r5, r8, #14
   2836c:	lsr	r6, r8, #18
   28370:	adc	r1, r1, lr
   28374:	adds	r3, r3, r2
   28378:	ldr	r2, [sp, #92]	; 0x5c
   2837c:	mov	r7, r3
   28380:	adc	r3, r1, r0
   28384:	mov	lr, r3
   28388:	ldr	r3, [sp, #40]	; 0x28
   2838c:	adds	ip, r7, ip
   28390:	adc	r4, lr, r4
   28394:	str	r7, [sp, #172]	; 0xac
   28398:	ldr	r0, [sp, #44]	; 0x2c
   2839c:	str	lr, [sp, #184]	; 0xb8
   283a0:	orr	r6, r6, r2, lsl #14
   283a4:	ldr	lr, [sp, #36]	; 0x24
   283a8:	orr	r5, r5, r2, lsl #18
   283ac:	eor	r5, r5, r6
   283b0:	eor	r1, r3, r0
   283b4:	mov	r0, r2
   283b8:	lsl	r2, r8, #23
   283bc:	and	r1, r1, r8
   283c0:	eor	r1, r1, r3
   283c4:	ldr	r3, [sp, #100]	; 0x64
   283c8:	adds	ip, ip, r3
   283cc:	mov	r3, r0
   283d0:	lsr	r0, r0, #14
   283d4:	mov	r6, r3
   283d8:	adc	r4, r4, lr
   283dc:	ldr	lr, [sp, #104]	; 0x68
   283e0:	adds	ip, r1, ip
   283e4:	orr	r2, r2, r6, lsr #9
   283e8:	ldr	r1, [sp, #116]	; 0x74
   283ec:	lsl	r7, r6, #23
   283f0:	eor	r5, r5, r2
   283f4:	lsr	r3, r3, #18
   283f8:	ldr	r2, [sp, #48]	; 0x30
   283fc:	orr	r0, r0, r8, lsl #18
   28400:	orr	r3, r3, r8, lsl #14
   28404:	eor	r1, lr, r1
   28408:	eor	r3, r3, r0
   2840c:	and	r1, r1, r6
   28410:	ldr	r6, [sp, #108]	; 0x6c
   28414:	orr	r7, r7, r2, lsr #9
   28418:	eor	r1, r1, lr
   2841c:	ldr	r2, [sp, #12]
   28420:	adc	r4, r1, r4
   28424:	adds	ip, ip, r5
   28428:	eor	r7, r7, r3
   2842c:	adc	r4, r4, r7
   28430:	adds	fp, fp, ip
   28434:	ldr	r7, [sp, #12]
   28438:	lsl	r0, r6, #30
   2843c:	lsr	r8, r6, #28
   28440:	ldr	r1, [sp, #164]	; 0xa4
   28444:	lsl	r3, r6, #25
   28448:	str	fp, [sp, #36]	; 0x24
   2844c:	orr	r8, r8, r2, lsl #4
   28450:	orr	r2, r0, r2, lsr #2
   28454:	mov	fp, r7
   28458:	lsl	r0, r7, #30
   2845c:	eor	r8, r8, r2
   28460:	ldr	r2, [sp, #160]	; 0xa0
   28464:	and	r5, r1, r6
   28468:	orr	lr, r1, r6
   2846c:	lsr	r1, r7, #28
   28470:	and	lr, lr, r9
   28474:	orr	r3, r3, r7, lsr #7
   28478:	orr	r1, r1, r6, lsl #4
   2847c:	orr	lr, lr, r5
   28480:	mov	r5, r6
   28484:	orr	r0, r0, r6, lsr #2
   28488:	eor	r8, r8, r3
   2848c:	adc	r2, r2, r4
   28490:	lsl	r6, r7, #25
   28494:	adds	lr, r8, lr
   28498:	eor	r0, r0, r1
   2849c:	str	r2, [sp, #100]	; 0x64
   284a0:	orr	r6, r6, r5, lsr #7
   284a4:	ldr	r2, [sp, #168]	; 0xa8
   284a8:	eor	r0, r0, r6
   284ac:	orr	r7, r2, r7
   284b0:	and	r2, r2, fp
   284b4:	ldr	fp, [sp, #60]	; 0x3c
   284b8:	and	r7, r7, sl
   284bc:	orr	r7, r7, r2
   284c0:	ldr	r2, [sp, #128]	; 0x80
   284c4:	adc	r7, r0, r7
   284c8:	mov	r1, fp
   284cc:	lsr	r3, fp, #1
   284d0:	lsr	r5, fp, #8
   284d4:	adds	fp, lr, ip
   284d8:	mov	lr, r1
   284dc:	lsr	ip, r2, #8
   284e0:	mov	r6, r2
   284e4:	lsr	r8, r2, #1
   284e8:	orr	r3, r3, r2, lsl #31
   284ec:	adc	r2, r7, r4
   284f0:	ldr	r7, [sp, #204]	; 0xcc
   284f4:	orr	r4, ip, lr, lsl #24
   284f8:	movw	ip, #28602	; 0x6fba
   284fc:	movt	ip, #29207	; 0x7217
   28500:	lsr	lr, lr, #7
   28504:	str	r2, [sp, #112]	; 0x70
   28508:	orr	r5, r5, r6, lsl #24
   2850c:	orr	lr, lr, r6, lsl #25
   28510:	orr	r1, r8, r1, lsl #31
   28514:	ldr	r8, [sp, #208]	; 0xd0
   28518:	eor	r3, r3, r5
   2851c:	eor	r3, r3, lr
   28520:	lsl	r0, r7, #3
   28524:	ldr	lr, [sp, #56]	; 0x38
   28528:	eor	r1, r1, r4
   2852c:	lsr	r2, r7, #19
   28530:	eor	r1, r1, r6, lsr #7
   28534:	ldr	r6, [sp, #80]	; 0x50
   28538:	orr	r5, r0, r8, lsr #29
   2853c:	lsr	r4, r8, #19
   28540:	lsl	r0, r8, #3
   28544:	adds	r3, r3, lr
   28548:	orr	r4, r4, r7, lsl #13
   2854c:	lsr	lr, r7, #6
   28550:	orr	r0, r0, r7, lsr #29
   28554:	ldr	r7, [sp, #124]	; 0x7c
   28558:	orr	r2, r2, r8, lsl #13
   2855c:	orr	lr, lr, r8, lsl #26
   28560:	eor	r0, r0, r4
   28564:	movw	r4, #26538	; 0x67aa
   28568:	movt	r4, #1776	; 0x6f0
   2856c:	eor	r2, r2, r5
   28570:	eor	r0, r0, r8, lsr #6
   28574:	eor	r2, r2, lr
   28578:	ldr	r8, [sp, #36]	; 0x24
   2857c:	adc	r1, r1, r7
   28580:	adds	r3, r3, r6
   28584:	ldr	r7, [sp, #84]	; 0x54
   28588:	ldr	lr, [sp, #100]	; 0x64
   2858c:	lsr	r5, r8, #14
   28590:	lsr	r6, r8, #18
   28594:	adc	r1, r1, r7
   28598:	adds	r3, r3, r2
   2859c:	ldr	r2, [sp, #48]	; 0x30
   285a0:	adc	r0, r1, r0
   285a4:	mov	r7, r3
   285a8:	mov	r3, r8
   285ac:	adds	ip, r7, ip
   285b0:	orr	r6, r6, lr, lsl #14
   285b4:	str	r0, [sp, #180]	; 0xb4
   285b8:	orr	r5, r5, lr, lsl #18
   285bc:	ldr	r0, [sp, #44]	; 0x2c
   285c0:	str	r7, [sp, #188]	; 0xbc
   285c4:	mov	r7, r8
   285c8:	mov	r8, lr
   285cc:	eor	r5, r5, r6
   285d0:	ldr	r6, [sp, #116]	; 0x74
   285d4:	eor	r1, r0, r2
   285d8:	lsl	r2, r3, #23
   285dc:	and	r1, r1, r3
   285e0:	ldr	r3, [sp, #180]	; 0xb4
   285e4:	eor	r1, r1, r0
   285e8:	lsr	r0, lr, #14
   285ec:	orr	r2, r2, r8, lsr #9
   285f0:	orr	r0, r0, r7, lsl #18
   285f4:	eor	r5, r5, r2
   285f8:	ldr	r2, [sp, #164]	; 0xa4
   285fc:	adc	r4, r3, r4
   28600:	ldr	r3, [sp, #40]	; 0x28
   28604:	adds	ip, ip, r3
   28608:	lsr	r3, lr, #18
   2860c:	ldr	lr, [sp, #104]	; 0x68
   28610:	orr	r3, r3, r7, lsl #14
   28614:	lsl	r7, r8, #23
   28618:	eor	r3, r3, r0
   2861c:	lsl	r0, fp, #30
   28620:	adc	r4, r4, lr
   28624:	adds	ip, r1, ip
   28628:	ldr	r1, [sp, #92]	; 0x5c
   2862c:	mov	lr, r8
   28630:	lsr	r8, fp, #28
   28634:	eor	r1, r6, r1
   28638:	and	r1, r1, lr
   2863c:	eor	r1, r1, r6
   28640:	adc	r4, r1, r4
   28644:	ldr	r1, [sp, #108]	; 0x6c
   28648:	adds	ip, ip, r5
   2864c:	ldr	r6, [sp, #112]	; 0x70
   28650:	orr	lr, r1, fp
   28654:	and	r5, r1, fp
   28658:	and	lr, lr, r2
   2865c:	ldr	r2, [sp, #36]	; 0x24
   28660:	orr	r8, r8, r6, lsl #4
   28664:	orr	lr, lr, r5
   28668:	lsr	r1, r6, #28
   2866c:	orr	r1, r1, fp, lsl #4
   28670:	orr	r7, r7, r2, lsr #9
   28674:	orr	r2, r0, r6, lsr #2
   28678:	eor	r7, r7, r3
   2867c:	lsl	r3, fp, #25
   28680:	adc	r4, r4, r7
   28684:	adds	r9, r9, ip
   28688:	lsl	r0, r6, #30
   2868c:	adc	sl, sl, r4
   28690:	orr	r3, r3, r6, lsr #7
   28694:	eor	r8, r8, r2
   28698:	orr	r0, r0, fp, lsr #2
   2869c:	str	r9, [sp, #52]	; 0x34
   286a0:	mov	r9, r6
   286a4:	str	sl, [sp, #104]	; 0x68
   286a8:	eor	r8, r8, r3
   286ac:	lsl	r6, r6, #25
   286b0:	ldr	sl, [sp, #12]
   286b4:	eor	r0, r0, r1
   286b8:	adds	lr, r8, lr
   286bc:	orr	r6, r6, fp, lsr #7
   286c0:	ldr	r1, [sp, #132]	; 0x84
   286c4:	eor	r0, r0, r6
   286c8:	ldr	r3, [sp, #168]	; 0xa8
   286cc:	and	r2, sl, r9
   286d0:	orr	r7, sl, r9
   286d4:	ldr	r9, [sp, #28]
   286d8:	lsr	r8, r1, #1
   286dc:	ldr	r6, [sp, #28]
   286e0:	and	r7, r7, r3
   286e4:	orr	r7, r7, r2
   286e8:	adc	r7, r0, r7
   286ec:	lsr	r3, r9, #1
   286f0:	ldr	r0, [sp, #172]	; 0xac
   286f4:	lsr	r5, r9, #8
   286f8:	adds	r9, lr, ip
   286fc:	lsr	ip, r1, #8
   28700:	adc	sl, r7, r4
   28704:	mov	r7, r1
   28708:	orr	r5, r5, r1, lsl #24
   2870c:	orr	r4, ip, r6, lsl #24
   28710:	movw	ip, #39078	; 0x98a6
   28714:	movt	ip, #41672	; 0xa2c8
   28718:	orr	r3, r3, r1, lsl #31
   2871c:	lsr	lr, r6, #7
   28720:	orr	r1, r8, r6, lsl #31
   28724:	eor	r3, r3, r5
   28728:	ldr	r8, [sp, #20]
   2872c:	lsr	r2, r0, #19
   28730:	ldr	r6, [sp, #184]	; 0xb8
   28734:	lsl	r0, r0, #3
   28738:	eor	r1, r1, r4
   2873c:	orr	lr, lr, r7, lsl #25
   28740:	eor	r1, r1, r7, lsr #7
   28744:	ldr	r7, [sp, #104]	; 0x68
   28748:	eor	r3, r3, lr
   2874c:	ldr	lr, [sp, #60]	; 0x3c
   28750:	orr	r5, r0, r6, lsr #29
   28754:	orr	r2, r2, r6, lsl #13
   28758:	lsr	r4, r6, #19
   2875c:	eor	r2, r2, r5
   28760:	ldr	r5, [sp, #172]	; 0xac
   28764:	lsl	r0, r6, #3
   28768:	adds	r3, r3, lr
   2876c:	orr	r4, r4, r5, lsl #13
   28770:	orr	r0, r0, r5, lsr #29
   28774:	lsr	lr, r5, #6
   28778:	eor	r0, r0, r4
   2877c:	movw	r4, #32197	; 0x7dc5
   28780:	movt	r4, #2659	; 0xa63
   28784:	orr	lr, lr, r6, lsl #26
   28788:	eor	r0, r0, r6, lsr #6
   2878c:	ldr	r6, [sp, #128]	; 0x80
   28790:	eor	r2, r2, lr
   28794:	ldr	lr, [sp, #52]	; 0x34
   28798:	adc	r1, r1, r6
   2879c:	ldr	r6, [sp, #8]
   287a0:	lsr	r5, lr, #14
   287a4:	orr	r5, r5, r7, lsl #18
   287a8:	adds	r3, r3, r6
   287ac:	lsr	r6, lr, #18
   287b0:	adc	r1, r1, r8
   287b4:	adds	r3, r3, r2
   287b8:	ldr	r2, [sp, #36]	; 0x24
   287bc:	mov	r8, r3
   287c0:	adc	r3, r1, r0
   287c4:	orr	r6, r6, r7, lsl #14
   287c8:	mov	r0, r3
   287cc:	ldr	r3, [sp, #48]	; 0x30
   287d0:	adds	ip, r8, ip
   287d4:	adc	r4, r0, r4
   287d8:	eor	r5, r5, r6
   287dc:	str	r8, [sp, #160]	; 0xa0
   287e0:	str	r0, [sp, #212]	; 0xd4
   287e4:	mov	r8, lr
   287e8:	ldr	r0, [sp, #44]	; 0x2c
   287ec:	ldr	r6, [sp, #116]	; 0x74
   287f0:	eor	r1, r3, r2
   287f4:	lsl	r2, lr, #23
   287f8:	and	r1, r1, lr
   287fc:	eor	r1, r1, r3
   28800:	lsr	r3, r7, #18
   28804:	adds	ip, ip, r0
   28808:	lsr	r0, r7, #14
   2880c:	orr	r3, r3, lr, lsl #14
   28810:	ldr	lr, [sp, #100]	; 0x64
   28814:	adc	r4, r4, r6
   28818:	adds	ip, r1, ip
   2881c:	orr	r0, r0, r8, lsl #18
   28820:	ldr	r6, [sp, #92]	; 0x5c
   28824:	orr	r2, r2, r7, lsr #9
   28828:	eor	r3, r3, r0
   2882c:	lsr	r8, r9, #28
   28830:	lsl	r0, r9, #30
   28834:	eor	r5, r5, r2
   28838:	orr	r8, r8, sl, lsl #4
   2883c:	orr	r2, r0, sl, lsr #2
   28840:	mov	r1, r6
   28844:	eor	r1, r1, lr
   28848:	orr	lr, fp, r9
   2884c:	and	r1, r1, r7
   28850:	eor	r8, r8, r2
   28854:	lsl	r7, r7, #23
   28858:	eor	r1, r1, r6
   2885c:	ldr	r2, [sp, #164]	; 0xa4
   28860:	lsl	r6, sl, #25
   28864:	adc	r4, r1, r4
   28868:	adds	ip, ip, r5
   2886c:	ldr	r1, [sp, #108]	; 0x6c
   28870:	and	r5, fp, r9
   28874:	orr	r6, r6, r9, lsr #7
   28878:	and	lr, lr, r1
   2887c:	ldr	r1, [sp, #52]	; 0x34
   28880:	orr	lr, lr, r5
   28884:	orr	r7, r7, r1, lsr #9
   28888:	lsr	r1, sl, #28
   2888c:	eor	r7, r7, r3
   28890:	lsl	r3, r9, #25
   28894:	adc	r4, r4, r7
   28898:	adds	r0, r2, ip
   2889c:	ldr	r2, [sp, #168]	; 0xa8
   288a0:	orr	r3, r3, sl, lsr #7
   288a4:	str	r0, [sp, #116]	; 0x74
   288a8:	lsl	r0, sl, #30
   288ac:	orr	r1, r1, r9, lsl #4
   288b0:	eor	r8, r8, r3
   288b4:	orr	r0, r0, r9, lsr #2
   288b8:	adc	r2, r2, r4
   288bc:	adds	lr, r8, lr
   288c0:	eor	r0, r0, r1
   288c4:	str	r2, [sp, #120]	; 0x78
   288c8:	eor	r0, r0, r6
   288cc:	movw	r6, #3502	; 0xdae
   288d0:	movt	r6, #48889	; 0xbef9
   288d4:	ldr	r3, [sp, #12]
   288d8:	ldr	r1, [sp, #64]	; 0x40
   288dc:	ldr	r2, [sp, #112]	; 0x70
   288e0:	lsr	r5, r1, #8
   288e4:	orr	r7, r2, sl
   288e8:	and	r2, r2, sl
   288ec:	and	r7, r7, r3
   288f0:	lsr	r3, r1, #1
   288f4:	ldr	r1, [sp, #136]	; 0x88
   288f8:	orr	r7, r7, r2
   288fc:	adc	r7, r0, r7
   28900:	adds	r2, lr, ip
   28904:	ldr	ip, [sp, #64]	; 0x40
   28908:	adc	r4, r7, r4
   2890c:	ldr	r7, [sp, #188]	; 0xbc
   28910:	orr	r5, r5, r1, lsl #24
   28914:	str	r4, [sp, #24]
   28918:	mov	r4, r1
   2891c:	orr	r3, r3, r1, lsl #31
   28920:	str	r2, [sp, #124]	; 0x7c
   28924:	lsr	r8, r1, #1
   28928:	eor	r3, r3, r5
   2892c:	ldr	r5, [sp, #180]	; 0xb4
   28930:	lsr	lr, r1, #8
   28934:	lsl	r0, r7, #3
   28938:	orr	r1, r8, ip, lsl #31
   2893c:	ldr	r8, [sp, #88]	; 0x58
   28940:	orr	lr, lr, ip, lsl #24
   28944:	lsr	r2, r7, #19
   28948:	eor	r1, r1, lr
   2894c:	orr	lr, r0, r5, lsr #29
   28950:	orr	r2, r2, r5, lsl #13
   28954:	lsr	ip, ip, #7
   28958:	eor	r2, r2, lr
   2895c:	ldr	lr, [sp, #28]
   28960:	lsl	r0, r5, #3
   28964:	orr	ip, ip, r4, lsl #25
   28968:	orr	r0, r0, r7, lsr #29
   2896c:	eor	r3, r3, ip
   28970:	lsr	ip, r5, #19
   28974:	eor	r1, r1, r4, lsr #7
   28978:	orr	ip, ip, r7, lsl #13
   2897c:	adds	r3, r3, lr
   28980:	lsr	lr, r7, #6
   28984:	ldr	r7, [sp, #132]	; 0x84
   28988:	eor	r0, r0, ip
   2898c:	movw	ip, #38916	; 0x9804
   28990:	movt	ip, #4415	; 0x113f
   28994:	orr	lr, lr, r5, lsl #26
   28998:	eor	r0, r0, r5, lsr #6
   2899c:	eor	r2, r2, lr
   289a0:	ldr	lr, [sp, #116]	; 0x74
   289a4:	adc	r1, r1, r7
   289a8:	ldr	r7, [sp, #192]	; 0xc0
   289ac:	lsr	r4, lr, #14
   289b0:	lsr	r5, lr, #18
   289b4:	adds	r3, r3, r7
   289b8:	ldr	r7, [sp, #120]	; 0x78
   289bc:	adc	r1, r1, r8
   289c0:	adds	r3, r3, r2
   289c4:	adc	r1, r1, r0
   289c8:	mov	r2, r3
   289cc:	ldr	r0, [sp, #36]	; 0x24
   289d0:	adds	r6, r2, r6
   289d4:	mov	r8, lr
   289d8:	str	r1, [sp, #164]	; 0xa4
   289dc:	ldr	r1, [sp, #52]	; 0x34
   289e0:	orr	r5, r5, r7, lsl #14
   289e4:	orr	r4, r4, r7, lsl #18
   289e8:	str	r2, [sp, #168]	; 0xa8
   289ec:	ldr	r3, [sp, #164]	; 0xa4
   289f0:	lsl	r2, r8, #23
   289f4:	eor	r4, r4, r5
   289f8:	mov	r5, r7
   289fc:	ldr	lr, [sp, #92]	; 0x5c
   28a00:	orr	r2, r2, r5, lsr #9
   28a04:	eor	r1, r0, r1
   28a08:	and	r1, r1, r8
   28a0c:	eor	r4, r4, r2
   28a10:	adc	ip, r3, ip
   28a14:	ldr	r3, [sp, #48]	; 0x30
   28a18:	eor	r1, r1, r0
   28a1c:	lsr	r0, r7, #14
   28a20:	orr	r0, r0, r8, lsl #18
   28a24:	adds	r6, r6, r3
   28a28:	lsr	r3, r7, #18
   28a2c:	ldr	r7, [sp, #104]	; 0x68
   28a30:	adc	ip, ip, lr
   28a34:	adds	r6, r1, r6
   28a38:	ldr	lr, [sp, #100]	; 0x64
   28a3c:	orr	r3, r3, r8, lsl #14
   28a40:	eor	r3, r3, r0
   28a44:	mov	r1, lr
   28a48:	eor	r1, r1, r7
   28a4c:	mov	r7, r5
   28a50:	and	r1, r1, r5
   28a54:	lsl	r7, r7, #23
   28a58:	eor	r1, r1, lr
   28a5c:	adc	ip, r1, ip
   28a60:	ldr	r1, [sp, #124]	; 0x7c
   28a64:	adds	r4, r6, r4
   28a68:	orr	r7, r7, r8, lsr #9
   28a6c:	ldr	r6, [sp, #24]
   28a70:	eor	r7, r7, r3
   28a74:	adc	ip, ip, r7
   28a78:	ldr	r7, [sp, #24]
   28a7c:	lsl	r0, r1, #30
   28a80:	and	r5, r9, r1
   28a84:	orr	lr, r9, r1
   28a88:	lsr	r8, r1, #28
   28a8c:	and	lr, lr, fp
   28a90:	orr	r2, r0, r6, lsr #2
   28a94:	orr	lr, lr, r5
   28a98:	orr	r8, r8, r6, lsl #4
   28a9c:	mov	r6, r1
   28aa0:	lsl	r3, r1, #25
   28aa4:	mov	r5, r6
   28aa8:	eor	r8, r8, r2
   28aac:	ldr	r2, [sp, #108]	; 0x6c
   28ab0:	lsr	r1, r7, #28
   28ab4:	orr	r3, r3, r7, lsr #7
   28ab8:	lsl	r0, r7, #30
   28abc:	eor	r8, r8, r3
   28ac0:	ldr	r3, [sp, #112]	; 0x70
   28ac4:	orr	r1, r1, r6, lsl #4
   28ac8:	orr	r0, r0, r6, lsr #2
   28acc:	adds	r2, r2, r4
   28ad0:	lsl	r6, r7, #25
   28ad4:	eor	r0, r0, r1
   28ad8:	str	r2, [sp, #56]	; 0x38
   28adc:	orr	r6, r6, r5, lsr #7
   28ae0:	ldr	r2, [sp, #12]
   28ae4:	eor	r0, r0, r6
   28ae8:	adc	r2, r2, ip
   28aec:	adds	lr, r8, lr
   28af0:	str	r2, [sp, #108]	; 0x6c
   28af4:	orr	r2, sl, r7
   28af8:	and	r2, r2, r3
   28afc:	and	r3, sl, r7
   28b00:	ldr	r7, [sp, #68]	; 0x44
   28b04:	orr	r2, r2, r3
   28b08:	ldr	r3, [sp, #140]	; 0x8c
   28b0c:	adc	r2, r0, r2
   28b10:	adds	r6, lr, r4
   28b14:	ldr	r0, [sp, #68]	; 0x44
   28b18:	lsr	r1, r7, #1
   28b1c:	str	r6, [sp, #128]	; 0x80
   28b20:	movw	r6, #18203	; 0x471b
   28b24:	movt	r6, #4892	; 0x131c
   28b28:	lsr	r5, r7, #8
   28b2c:	mov	r4, r3
   28b30:	orr	r7, r1, r3, lsl #31
   28b34:	mov	r1, r3
   28b38:	lsr	r8, r3, #1
   28b3c:	lsr	lr, r3, #8
   28b40:	adc	r3, r2, ip
   28b44:	ldr	ip, [sp, #160]	; 0xa0
   28b48:	orr	r5, r5, r1, lsl #24
   28b4c:	str	r3, [sp, #40]	; 0x28
   28b50:	orr	r1, r8, r0, lsl #31
   28b54:	eor	r7, r7, r5
   28b58:	ldr	r8, [sp, #56]	; 0x38
   28b5c:	lsl	r2, ip, #3
   28b60:	ldr	r5, [sp, #108]	; 0x6c
   28b64:	lsr	r3, ip, #19
   28b68:	orr	ip, lr, r0, lsl #24
   28b6c:	ldr	lr, [sp, #212]	; 0xd4
   28b70:	lsr	r0, r0, #7
   28b74:	eor	r1, r1, ip
   28b78:	orr	r0, r0, r4, lsl #25
   28b7c:	eor	r1, r1, r4, lsr #7
   28b80:	orr	r2, r2, lr, lsr #29
   28b84:	eor	r7, r7, r0
   28b88:	mov	r4, lr
   28b8c:	orr	r3, r3, lr, lsl #13
   28b90:	lsr	r0, lr, #19
   28b94:	eor	r3, r3, r2
   28b98:	ldr	r2, [sp, #64]	; 0x40
   28b9c:	lsl	lr, lr, #3
   28ba0:	adds	r7, r7, r2
   28ba4:	ldr	r2, [sp, #160]	; 0xa0
   28ba8:	lsr	ip, r2, #6
   28bac:	orr	r0, r0, r2, lsl #13
   28bb0:	orr	r2, lr, r2, lsr #29
   28bb4:	orr	ip, ip, r4, lsl #26
   28bb8:	eor	r2, r2, r0
   28bbc:	lsr	lr, r8, #14
   28bc0:	movw	r0, #2869	; 0xb35
   28bc4:	movt	r0, #7025	; 0x1b71
   28bc8:	eor	r3, r3, ip
   28bcc:	eor	r2, r2, r4, lsr #6
   28bd0:	ldr	r4, [sp, #136]	; 0x88
   28bd4:	orr	lr, lr, r5, lsl #18
   28bd8:	ldr	ip, [sp, #196]	; 0xc4
   28bdc:	adc	r1, r1, r4
   28be0:	lsr	r4, r8, #18
   28be4:	adds	r7, r7, ip
   28be8:	ldr	ip, [sp, #96]	; 0x60
   28bec:	orr	r4, r4, r5, lsl #14
   28bf0:	eor	lr, lr, r4
   28bf4:	ldr	r4, [sp, #100]	; 0x64
   28bf8:	adc	r1, r1, ip
   28bfc:	adds	ip, r7, r3
   28c00:	adc	r1, r1, r2
   28c04:	adds	r6, ip, r6
   28c08:	ldr	r2, [sp, #116]	; 0x74
   28c0c:	mov	r7, ip
   28c10:	str	r1, [sp, #132]	; 0x84
   28c14:	ldr	ip, [sp, #52]	; 0x34
   28c18:	str	r7, [sp, #136]	; 0x88
   28c1c:	mov	r7, r8
   28c20:	ldr	r3, [sp, #132]	; 0x84
   28c24:	mov	r1, ip
   28c28:	eor	r1, r1, r2
   28c2c:	lsl	r2, r8, #23
   28c30:	adc	r0, r3, r0
   28c34:	ldr	r3, [sp, #36]	; 0x24
   28c38:	and	r1, r1, r8
   28c3c:	eor	r1, r1, ip
   28c40:	orr	r2, r2, r5, lsr #9
   28c44:	ldr	r8, [sp, #120]	; 0x78
   28c48:	lsr	ip, r5, #14
   28c4c:	eor	lr, lr, r2
   28c50:	ldr	r2, [sp, #128]	; 0x80
   28c54:	orr	ip, ip, r7, lsl #18
   28c58:	adds	r6, r6, r3
   28c5c:	lsr	r3, r5, #18
   28c60:	adc	r0, r0, r4
   28c64:	ldr	r4, [sp, #104]	; 0x68
   28c68:	adds	r6, r1, r6
   28c6c:	orr	r3, r3, r7, lsl #14
   28c70:	lsl	r7, r5, #23
   28c74:	eor	r3, r3, ip
   28c78:	lsl	ip, r2, #30
   28c7c:	mov	r1, r4
   28c80:	eor	r1, r1, r8
   28c84:	and	r1, r1, r5
   28c88:	lsr	r5, r2, #28
   28c8c:	eor	r1, r1, r4
   28c90:	adc	r0, r1, r0
   28c94:	ldr	r1, [sp, #124]	; 0x7c
   28c98:	adds	lr, r6, lr
   28c9c:	mov	r6, r2
   28ca0:	and	r4, r1, r2
   28ca4:	orr	r8, r1, r2
   28ca8:	ldr	r2, [sp, #56]	; 0x38
   28cac:	and	r8, r8, r9
   28cb0:	orr	r8, r8, r4
   28cb4:	ldr	r4, [sp, #40]	; 0x28
   28cb8:	orr	r7, r7, r2, lsr #9
   28cbc:	ldr	r2, [sp, #40]	; 0x28
   28cc0:	eor	r7, r7, r3
   28cc4:	lsl	r3, r6, #25
   28cc8:	adc	r0, r0, r7
   28ccc:	adds	fp, fp, lr
   28cd0:	lsr	r1, r4, #28
   28cd4:	orr	r3, r3, r4, lsr #7
   28cd8:	str	fp, [sp, #60]	; 0x3c
   28cdc:	orr	r5, r5, r2, lsl #4
   28ce0:	ldr	fp, [sp, #112]	; 0x70
   28ce4:	orr	r2, ip, r2, lsr #2
   28ce8:	orr	ip, r1, r6, lsl #4
   28cec:	eor	r5, r5, r2
   28cf0:	lsl	r2, r4, #30
   28cf4:	eor	r5, r5, r3
   28cf8:	ldr	r3, [sp, #24]
   28cfc:	lsl	r7, r4, #25
   28d00:	orr	r1, r2, r6, lsr #2
   28d04:	adc	fp, fp, r0
   28d08:	adds	r8, r5, r8
   28d0c:	orr	r7, r7, r6, lsr #7
   28d10:	eor	r1, r1, ip
   28d14:	str	fp, [sp, #44]	; 0x2c
   28d18:	eor	r7, r7, r1
   28d1c:	ldr	r5, [sp, #72]	; 0x48
   28d20:	orr	r6, r3, r4
   28d24:	and	r3, r3, r4
   28d28:	and	r6, r6, sl
   28d2c:	ldr	ip, [sp, #144]	; 0x90
   28d30:	orr	r6, r6, r3
   28d34:	adc	r6, r7, r6
   28d38:	ldr	r7, [sp, #164]	; 0xa4
   28d3c:	lsr	r2, r5, #1
   28d40:	lsr	r3, r5, #8
   28d44:	mov	r1, ip
   28d48:	lsr	r4, ip, #1
   28d4c:	orr	r2, r2, ip, lsl #31
   28d50:	adds	ip, r8, lr
   28d54:	mov	lr, r1
   28d58:	orr	r3, r3, lr, lsl #24
   28d5c:	ldr	r8, [sp, #168]	; 0xa8
   28d60:	adc	fp, r6, r0
   28d64:	lsr	r1, r1, #8
   28d68:	str	ip, [sp, #92]	; 0x5c
   28d6c:	movw	ip, #32132	; 0x7d84
   28d70:	movt	ip, #8964	; 0x2304
   28d74:	eor	r2, r2, r3
   28d78:	lsr	r3, r5, #7
   28d7c:	orr	r0, r4, r5, lsl #31
   28d80:	orr	r3, r3, lr, lsl #25
   28d84:	orr	r1, r1, r5, lsl #24
   28d88:	ldr	r5, [sp, #140]	; 0x8c
   28d8c:	eor	r3, r3, r2
   28d90:	lsr	r6, r7, #19
   28d94:	ldr	r2, [sp, #68]	; 0x44
   28d98:	eor	r0, r0, r1
   28d9c:	lsr	r4, r8, #6
   28da0:	orr	r6, r6, r8, lsl #13
   28da4:	eor	r0, r0, lr, lsr #7
   28da8:	lsl	r1, r8, #3
   28dac:	lsr	lr, r8, #19
   28db0:	adds	r3, r3, r2
   28db4:	lsl	r2, r7, #3
   28db8:	orr	lr, lr, r7, lsl #13
   28dbc:	adc	r0, r0, r5
   28dc0:	ldr	r5, [sp, #60]	; 0x3c
   28dc4:	orr	r2, r2, r8, lsr #29
   28dc8:	orr	r4, r4, r7, lsl #26
   28dcc:	ldr	r8, [sp, #56]	; 0x38
   28dd0:	eor	r6, r6, r2
   28dd4:	orr	r1, r1, r7, lsr #29
   28dd8:	eor	r6, r6, r7, lsr #6
   28ddc:	ldr	r7, [sp, #176]	; 0xb0
   28de0:	eor	r1, r1, lr
   28de4:	movw	lr, #30709	; 0x77f5
   28de8:	movt	lr, #10459	; 0x28db
   28dec:	ldr	r2, [sp, #200]	; 0xc8
   28df0:	eor	r1, r1, r4
   28df4:	mov	r4, r5
   28df8:	adds	r3, r3, r7
   28dfc:	ldr	r7, [sp, #116]	; 0x74
   28e00:	adc	r0, r0, r2
   28e04:	adds	r1, r3, r1
   28e08:	ldr	r3, [sp, #44]	; 0x2c
   28e0c:	str	r1, [sp, #112]	; 0x70
   28e10:	adc	r1, r0, r6
   28e14:	mov	r6, r1
   28e18:	ldr	r0, [sp, #104]	; 0x68
   28e1c:	mov	r2, r7
   28e20:	eor	r2, r2, r8
   28e24:	lsr	r8, r5, #14
   28e28:	ldr	r1, [sp, #112]	; 0x70
   28e2c:	and	r2, r2, r5
   28e30:	lsr	r5, r5, #18
   28e34:	str	r6, [sp, #140]	; 0x8c
   28e38:	orr	r8, r8, r3, lsl #18
   28e3c:	eor	r2, r2, r7
   28e40:	orr	r5, r5, r3, lsl #14
   28e44:	mov	r7, r4
   28e48:	lsl	r4, r4, #23
   28e4c:	adds	ip, r1, ip
   28e50:	lsr	r1, r3, #14
   28e54:	adc	lr, r6, lr
   28e58:	ldr	r6, [sp, #52]	; 0x34
   28e5c:	orr	r7, r1, r7, lsl #18
   28e60:	ldr	r1, [sp, #120]	; 0x78
   28e64:	adds	ip, ip, r6
   28e68:	lsr	r6, r3, #18
   28e6c:	ldr	r3, [sp, #108]	; 0x6c
   28e70:	adc	lr, lr, r0
   28e74:	adds	r2, r2, ip
   28e78:	ldr	r0, [sp, #120]	; 0x78
   28e7c:	ldr	ip, [sp, #128]	; 0x80
   28e80:	eor	r0, r0, r3
   28e84:	ldr	r3, [sp, #92]	; 0x5c
   28e88:	orr	ip, ip, r3
   28e8c:	ldr	r3, [sp, #44]	; 0x2c
   28e90:	and	r0, r0, r3
   28e94:	orr	r4, r4, r3, lsr #9
   28e98:	ldr	r3, [sp, #124]	; 0x7c
   28e9c:	eor	r0, r0, r1
   28ea0:	ldr	r1, [sp, #44]	; 0x2c
   28ea4:	adc	r0, r0, lr
   28ea8:	ldr	lr, [sp, #92]	; 0x5c
   28eac:	and	ip, ip, r3
   28eb0:	eor	r3, r8, r5
   28eb4:	ldr	r8, [sp, #40]	; 0x28
   28eb8:	eor	r3, r3, r4
   28ebc:	lsl	r5, r1, #23
   28ec0:	adds	r2, r2, r3
   28ec4:	ldr	r1, [sp, #128]	; 0x80
   28ec8:	lsr	r4, lr, #28
   28ecc:	lsl	r3, lr, #30
   28ed0:	orr	r4, r4, fp, lsl #4
   28ed4:	orr	r3, r3, fp, lsr #2
   28ed8:	and	r1, r1, lr
   28edc:	orr	lr, r8, fp
   28ee0:	orr	ip, ip, r1
   28ee4:	ldr	r1, [sp, #60]	; 0x3c
   28ee8:	eor	r3, r3, r4
   28eec:	lsl	r4, fp, #30
   28ef0:	orr	r6, r6, r1, lsl #14
   28ef4:	ldr	r1, [sp, #24]
   28ef8:	and	lr, lr, r1
   28efc:	ldr	r1, [sp, #60]	; 0x3c
   28f00:	orr	r5, r5, r1, lsr #9
   28f04:	eor	r1, r7, r6
   28f08:	ldr	r7, [sp, #92]	; 0x5c
   28f0c:	mov	r6, r8
   28f10:	eor	r1, r1, r5
   28f14:	and	r6, r6, fp
   28f18:	adc	r1, r0, r1
   28f1c:	adds	r0, r9, r2
   28f20:	ldr	r9, [sp, #76]	; 0x4c
   28f24:	adc	sl, sl, r1
   28f28:	orr	lr, lr, r6
   28f2c:	str	r0, [sp, #64]	; 0x40
   28f30:	lsr	r0, fp, #28
   28f34:	orr	r5, r4, r7, lsr #2
   28f38:	str	sl, [sp, #68]	; 0x44
   28f3c:	mov	sl, r7
   28f40:	lsl	r6, r7, #25
   28f44:	orr	r0, r0, r7, lsl #4
   28f48:	lsl	r7, fp, #25
   28f4c:	orr	r6, r6, fp, lsr #7
   28f50:	eor	r0, r0, r5
   28f54:	ldr	r5, [sp, #148]	; 0x94
   28f58:	orr	r7, r7, sl, lsr #7
   28f5c:	eor	r3, r3, r6
   28f60:	lsr	r6, r9, #8
   28f64:	adds	r3, r3, ip
   28f68:	eor	r0, r0, r7
   28f6c:	lsr	ip, r9, #1
   28f70:	adc	lr, r0, lr
   28f74:	adds	r2, r3, r2
   28f78:	lsr	r3, r9, #7
   28f7c:	mov	r7, r2
   28f80:	lsr	r8, r5, #1
   28f84:	adc	r2, lr, r1
   28f88:	lsr	r4, r5, #8
   28f8c:	ldr	r0, [sp, #60]	; 0x3c
   28f90:	orr	r6, r6, r5, lsl #24
   28f94:	str	r7, [sp, #48]	; 0x30
   28f98:	orr	r4, r4, r9, lsl #24
   28f9c:	str	r2, [sp, #52]	; 0x34
   28fa0:	orr	ip, ip, r5, lsl #31
   28fa4:	orr	r2, r8, r9, lsl #31
   28fa8:	ldr	r8, [sp, #64]	; 0x40
   28fac:	orr	r3, r3, r5, lsl #25
   28fb0:	eor	ip, ip, r6
   28fb4:	eor	r2, r2, r4
   28fb8:	ldr	r6, [sp, #56]	; 0x38
   28fbc:	eor	ip, ip, r3
   28fc0:	eor	r2, r2, r5, lsr #7
   28fc4:	ldr	r3, [sp, #72]	; 0x48
   28fc8:	lsr	r5, r8, #18
   28fcc:	ldr	r4, [sp, #136]	; 0x88
   28fd0:	eor	r0, r6, r0
   28fd4:	ldr	r9, [sp, #132]	; 0x84
   28fd8:	and	r0, r0, r8
   28fdc:	adds	ip, ip, r3
   28fe0:	eor	r6, r0, r6
   28fe4:	lsr	lr, r4, #19
   28fe8:	lsl	r1, r4, #3
   28fec:	orr	lr, lr, r9, lsl #13
   28ff0:	lsr	r0, r9, #19
   28ff4:	lsl	r3, r9, #3
   28ff8:	orr	r1, r1, r9, lsr #29
   28ffc:	orr	r0, r0, r4, lsl #13
   29000:	orr	r3, r3, r4, lsr #29
   29004:	eor	r1, r1, lr
   29008:	lsr	lr, r4, #6
   2900c:	ldr	r4, [sp, #144]	; 0x90
   29010:	eor	r3, r3, r0
   29014:	mov	r0, r8
   29018:	orr	lr, lr, r9, lsl #26
   2901c:	lsr	r9, r8, #14
   29020:	mov	r8, sl
   29024:	eor	r1, r1, lr
   29028:	adc	r2, r2, r4
   2902c:	ldr	r4, [sp, #204]	; 0xcc
   29030:	adds	ip, ip, r4
   29034:	ldr	r4, [sp, #208]	; 0xd0
   29038:	adc	r2, r2, r4
   2903c:	ldr	r4, [sp, #132]	; 0x84
   29040:	adds	ip, ip, r1
   29044:	lsl	r1, r0, #23
   29048:	str	ip, [sp, #144]	; 0x90
   2904c:	ldr	ip, [sp, #44]	; 0x2c
   29050:	eor	r3, r3, r4, lsr #6
   29054:	ldr	r0, [sp, #68]	; 0x44
   29058:	ldr	r4, [sp, #108]	; 0x6c
   2905c:	eor	lr, r4, ip
   29060:	orr	r4, sl, r7
   29064:	orr	sl, r9, r0, lsl #18
   29068:	adc	r7, r2, r3
   2906c:	ldr	r9, [sp, #116]	; 0x74
   29070:	mov	ip, r0
   29074:	and	lr, lr, r0
   29078:	movw	r0, #9363	; 0x2493
   2907c:	movt	r0, #16583	; 0x40c7
   29080:	ldr	r3, [sp, #144]	; 0x90
   29084:	mov	r2, ip
   29088:	str	r7, [sp, #100]	; 0x64
   2908c:	lsr	ip, ip, #14
   29090:	adds	r0, r3, r0
   29094:	movw	r3, #43899	; 0xab7b
   29098:	movt	r3, #13002	; 0x32ca
   2909c:	adc	r3, r7, r3
   290a0:	lsr	r7, r2, #18
   290a4:	ldr	r2, [sp, #108]	; 0x6c
   290a8:	adds	r0, r0, r9
   290ac:	ldr	r9, [sp, #120]	; 0x78
   290b0:	eor	lr, lr, r2
   290b4:	ldr	r2, [sp, #68]	; 0x44
   290b8:	adc	r3, r3, r9
   290bc:	adds	r0, r6, r0
   290c0:	ldr	r9, [sp, #48]	; 0x30
   290c4:	adc	lr, lr, r3
   290c8:	ldr	r3, [sp, #128]	; 0x80
   290cc:	orr	r5, r5, r2, lsl #14
   290d0:	lsl	r6, r2, #23
   290d4:	and	r8, r8, r9
   290d8:	orr	r1, r1, r2, lsr #9
   290dc:	and	r4, r4, r3
   290e0:	lsr	r3, r9, #28
   290e4:	eor	r9, sl, r5
   290e8:	ldr	sl, [sp, #48]	; 0x30
   290ec:	orr	r4, r4, r8
   290f0:	eor	r1, r1, r9
   290f4:	adds	r1, r0, r1
   290f8:	lsl	r5, sl, #30
   290fc:	ldr	sl, [sp, #52]	; 0x34
   29100:	orr	r8, fp, sl
   29104:	ldr	sl, [sp, #40]	; 0x28
   29108:	ldr	r2, [sp, #64]	; 0x40
   2910c:	ldr	r9, [sp, #52]	; 0x34
   29110:	and	r8, r8, sl
   29114:	ldr	sl, [sp, #48]	; 0x30
   29118:	orr	r7, r7, r2, lsl #14
   2911c:	orr	ip, ip, r2, lsl #18
   29120:	orr	r6, r6, r2, lsr #9
   29124:	ldr	r2, [sp, #60]	; 0x3c
   29128:	and	r9, fp, r9
   2912c:	eor	ip, ip, r7
   29130:	orr	r8, r8, r9
   29134:	eor	r6, r6, ip
   29138:	lsl	r0, sl, #25
   2913c:	ldr	r7, [sp, #52]	; 0x34
   29140:	adc	r6, lr, r6
   29144:	ldr	ip, [sp, #64]	; 0x40
   29148:	ldr	lr, [sp, #24]
   2914c:	lsr	r9, r7, #28
   29150:	orr	r5, r5, r7, lsr #2
   29154:	eor	sl, r2, ip
   29158:	ldr	ip, [sp, #124]	; 0x7c
   2915c:	orr	r3, r3, r7, lsl #4
   29160:	orr	r0, r0, r7, lsr #7
   29164:	eor	r3, r3, r5
   29168:	ldr	r5, [sp, #152]	; 0x98
   2916c:	eor	r0, r0, r3
   29170:	adds	ip, ip, r1
   29174:	adc	lr, lr, r6
   29178:	adds	r4, r0, r4
   2917c:	ldr	r0, [sp, #16]
   29180:	str	ip, [sp, #72]	; 0x48
   29184:	lsl	ip, r7, #30
   29188:	str	lr, [sp, #24]
   2918c:	ldr	lr, [sp, #72]	; 0x48
   29190:	and	sl, sl, lr
   29194:	ldr	lr, [sp, #48]	; 0x30
   29198:	eor	sl, sl, r2
   2919c:	ldr	r2, [sp, #44]	; 0x2c
   291a0:	orr	ip, ip, lr, lsr #2
   291a4:	orr	r9, r9, lr, lsl #4
   291a8:	mov	r3, r2
   291ac:	eor	r9, r9, ip
   291b0:	mov	ip, r2
   291b4:	mov	r2, lr
   291b8:	ldr	lr, [sp, #68]	; 0x44
   291bc:	eor	r7, r3, lr
   291c0:	ldr	r3, [sp, #52]	; 0x34
   291c4:	lsl	lr, r3, #25
   291c8:	ldr	r3, [sp, #24]
   291cc:	and	r7, r7, r3
   291d0:	lsr	r3, r0, #1
   291d4:	eor	r7, r7, ip
   291d8:	lsr	r0, r0, #8
   291dc:	orr	ip, lr, r2, lsr #7
   291e0:	orr	r3, r3, r5, lsl #31
   291e4:	orr	lr, r0, r5, lsl #24
   291e8:	eor	r9, r9, ip
   291ec:	mov	ip, r5
   291f0:	adc	r8, r9, r8
   291f4:	adds	r1, r4, r1
   291f8:	lsr	r0, r5, #1
   291fc:	eor	lr, lr, r3
   29200:	adc	r3, r8, r6
   29204:	ldr	r8, [sp, #172]	; 0xac
   29208:	mov	r5, r1
   2920c:	lsr	r1, ip, #8
   29210:	mov	r9, ip
   29214:	orr	ip, r2, r5
   29218:	ldr	r2, [sp, #112]	; 0x70
   2921c:	str	r3, [sp, #28]
   29220:	ldr	r3, [sp, #16]
   29224:	str	r5, [sp, #12]
   29228:	lsr	r5, r2, #19
   2922c:	mov	r6, r3
   29230:	lsr	r4, r3, #7
   29234:	orr	r1, r1, r6, lsl #24
   29238:	ldr	r6, [sp, #140]	; 0x8c
   2923c:	orr	r3, r0, r3, lsl #31
   29240:	ldr	r0, [sp, #92]	; 0x5c
   29244:	orr	r4, r4, r9, lsl #25
   29248:	eor	r3, r3, r1
   2924c:	lsl	r1, r2, #3
   29250:	eor	lr, lr, r4
   29254:	eor	r3, r3, r9, lsr #7
   29258:	ldr	r9, [sp, #76]	; 0x4c
   2925c:	lsr	r4, r6, #19
   29260:	orr	r5, r5, r6, lsl #13
   29264:	and	ip, ip, r0
   29268:	lsl	r0, r6, #3
   2926c:	orr	r1, r1, r6, lsr #29
   29270:	orr	r0, r0, r2, lsr #29
   29274:	adds	lr, lr, r9
   29278:	mov	r9, r6
   2927c:	orr	r4, r4, r2, lsl #13
   29280:	eor	r1, r1, r5
   29284:	ldr	r5, [sp, #148]	; 0x94
   29288:	lsr	r6, r2, #6
   2928c:	mov	r2, r9
   29290:	eor	r4, r4, r0
   29294:	ldr	r0, [sp, #72]	; 0x48
   29298:	orr	r6, r6, r9, lsl #26
   2929c:	eor	r4, r4, r2, lsr #6
   292a0:	adc	r3, r3, r5
   292a4:	adds	lr, lr, r8
   292a8:	eor	r1, r1, r6
   292ac:	mov	r8, r0
   292b0:	lsr	r9, r0, #14
   292b4:	lsr	r5, r0, #18
   292b8:	ldr	r0, [sp, #184]	; 0xb8
   292bc:	adc	r3, r3, r0
   292c0:	adds	r1, lr, r1
   292c4:	ldr	lr, [sp, #12]
   292c8:	adc	r3, r3, r4
   292cc:	movw	r4, #48828	; 0xbebc
   292d0:	movt	r4, #5577	; 0x15c9
   292d4:	mov	r2, r3
   292d8:	str	r1, [sp, #104]	; 0x68
   292dc:	ldr	r1, [sp, #48]	; 0x30
   292e0:	ldr	r6, [sp, #52]	; 0x34
   292e4:	str	r2, [sp, #124]	; 0x7c
   292e8:	ldr	r3, [sp, #104]	; 0x68
   292ec:	and	r0, r1, lr
   292f0:	lsl	r1, r8, #23
   292f4:	orr	ip, ip, r0
   292f8:	ldr	r8, [sp, #24]
   292fc:	ldr	r0, [sp, #28]
   29300:	adds	r3, r3, r4
   29304:	mov	r4, r2
   29308:	movw	r2, #48650	; 0xbe0a
   2930c:	movt	r2, #15518	; 0x3c9e
   29310:	adc	r4, r4, r2
   29314:	ldr	r2, [sp, #56]	; 0x38
   29318:	orr	lr, r6, r0
   2931c:	lsr	r0, r8, #14
   29320:	and	lr, lr, fp
   29324:	lsr	r8, r8, #18
   29328:	adds	r3, r3, r2
   2932c:	ldr	r2, [sp, #24]
   29330:	orr	r9, r9, r2, lsl #18
   29334:	ldr	r2, [sp, #108]	; 0x6c
   29338:	adc	r4, r4, r2
   2933c:	ldr	r2, [sp, #24]
   29340:	adds	r3, sl, r3
   29344:	adc	r4, r7, r4
   29348:	ldr	sl, [sp, #28]
   2934c:	orr	r5, r5, r2, lsl #14
   29350:	orr	r1, r1, r2, lsr #9
   29354:	eor	r5, r5, r9
   29358:	ldr	r9, [sp, #12]
   2935c:	and	sl, r6, sl
   29360:	orr	lr, lr, sl
   29364:	lsl	r7, r2, #23
   29368:	eor	r5, r5, r1
   2936c:	adds	r5, r3, r5
   29370:	ldr	r6, [sp, #12]
   29374:	ldrd	r2, [sp, #64]	; 0x40
   29378:	lsl	sl, r9, #30
   2937c:	lsr	r6, r6, #28
   29380:	str	sl, [sp, #56]	; 0x38
   29384:	ldr	sl, [sp, #72]	; 0x48
   29388:	orr	r8, r8, sl, lsl #14
   2938c:	mov	r1, sl
   29390:	orr	r0, r0, sl, lsl #18
   29394:	eor	sl, r2, sl
   29398:	orr	r7, r7, r1, lsr #9
   2939c:	ldr	r1, [sp, #24]
   293a0:	eor	r0, r0, r8
   293a4:	eor	r7, r7, r0
   293a8:	ldr	r8, [sp, #28]
   293ac:	adc	r7, r4, r7
   293b0:	ldr	r0, [sp, #128]	; 0x80
   293b4:	eor	r3, r3, r1
   293b8:	ldr	r1, [sp, #28]
   293bc:	ldr	r4, [sp, #40]	; 0x28
   293c0:	adds	r0, r0, r5
   293c4:	str	r0, [sp, #36]	; 0x24
   293c8:	orr	r6, r6, r1, lsl #4
   293cc:	lsl	r1, r9, #25
   293d0:	adc	r4, r4, r7
   293d4:	lsr	r9, r8, #28
   293d8:	orr	r1, r1, r8, lsr #7
   293dc:	str	r4, [sp, #76]	; 0x4c
   293e0:	lsl	r0, r8, #30
   293e4:	ldr	r4, [sp, #36]	; 0x24
   293e8:	and	sl, sl, r4
   293ec:	str	sl, [sp, #28]
   293f0:	ldr	sl, [sp, #56]	; 0x38
   293f4:	orr	r4, sl, r8, lsr #2
   293f8:	ldr	sl, [sp, #28]
   293fc:	str	r8, [sp, #28]
   29400:	eor	r6, r6, r4
   29404:	ldr	r4, [sp, #72]	; 0x48
   29408:	eor	r6, r6, r1
   2940c:	adds	ip, r6, ip
   29410:	eor	sl, sl, r2
   29414:	ldr	r2, [sp, #76]	; 0x4c
   29418:	and	r3, r3, r2
   2941c:	ldr	r2, [sp, #68]	; 0x44
   29420:	eor	r8, r3, r2
   29424:	ldr	r3, [sp, #12]
   29428:	ldr	r2, [sp, #36]	; 0x24
   2942c:	ldr	r1, [sp, #76]	; 0x4c
   29430:	orr	r0, r0, r3, lsr #2
   29434:	orr	r9, r9, r3, lsl #4
   29438:	ldr	r3, [sp, #24]
   2943c:	eor	r4, r4, r2
   29440:	eor	r9, r9, r0
   29444:	ldr	r0, [sp, #12]
   29448:	str	r4, [sp, #116]	; 0x74
   2944c:	ldr	r4, [sp, #32]
   29450:	eor	r1, r3, r1
   29454:	ldr	r3, [sp, #28]
   29458:	str	r1, [sp, #120]	; 0x78
   2945c:	lsr	r1, r4, #1
   29460:	lsr	r4, r4, #8
   29464:	lsl	r3, r3, #25
   29468:	orr	r3, r3, r0, lsr #7
   2946c:	ldr	r0, [sp, #156]	; 0x9c
   29470:	eor	r9, r9, r3
   29474:	ldr	r3, [sp, #32]
   29478:	adc	lr, r9, lr
   2947c:	adds	r9, ip, r5
   29480:	adc	lr, lr, r7
   29484:	orr	r4, r4, r0, lsl #24
   29488:	mov	r5, r0
   2948c:	str	r9, [sp, #40]	; 0x28
   29490:	orr	r1, r1, r0, lsl #31
   29494:	str	lr, [sp, #56]	; 0x38
   29498:	ldr	lr, [sp, #12]
   2949c:	lsr	r6, r0, #1
   294a0:	eor	r1, r1, r4
   294a4:	lsr	r4, r3, #7
   294a8:	lsr	ip, r0, #8
   294ac:	ldr	r7, [sp, #56]	; 0x38
   294b0:	orr	r4, r4, r5, lsl #25
   294b4:	eor	r1, r1, r4
   294b8:	ldr	r4, [sp, #100]	; 0x64
   294bc:	orr	r0, lr, r9
   294c0:	mov	lr, r3
   294c4:	orr	r3, r6, r3, lsl #31
   294c8:	orr	ip, ip, lr, lsl #24
   294cc:	ldr	r9, [sp, #48]	; 0x30
   294d0:	eor	r3, r3, ip
   294d4:	eor	r3, r3, r5, lsr #7
   294d8:	lsr	r5, r4, #19
   294dc:	ldr	r4, [sp, #16]
   294e0:	and	r0, r0, r9
   294e4:	ldr	r9, [sp, #144]	; 0x90
   294e8:	adds	ip, r1, r4
   294ec:	ldr	r4, [sp, #100]	; 0x64
   294f0:	lsr	r6, r9, #19
   294f4:	lsl	lr, r9, #3
   294f8:	lsl	r1, r4, #3
   294fc:	orr	r6, r6, r4, lsl #13
   29500:	orr	r1, r1, r9, lsr #29
   29504:	orr	lr, lr, r4, lsr #29
   29508:	orr	r4, r5, r9, lsl #13
   2950c:	eor	lr, lr, r6
   29510:	lsr	r6, r9, #6
   29514:	ldr	r9, [sp, #28]
   29518:	eor	r5, r4, r1
   2951c:	ldr	r1, [sp, #12]
   29520:	ldr	r4, [sp, #40]	; 0x28
   29524:	and	r1, r1, r4
   29528:	ldr	r4, [sp, #100]	; 0x64
   2952c:	orr	r0, r0, r1
   29530:	ldr	r1, [sp, #152]	; 0x98
   29534:	str	r0, [sp, #16]
   29538:	orr	r6, r6, r4, lsl #26
   2953c:	orr	r4, r9, r7
   29540:	adc	r3, r3, r1
   29544:	mov	r1, r2
   29548:	ldr	r2, [sp, #188]	; 0xbc
   2954c:	eor	lr, lr, r6
   29550:	lsr	r0, r1, #14
   29554:	ldr	r6, [sp, #180]	; 0xb4
   29558:	lsr	r1, r1, #18
   2955c:	adds	ip, ip, r2
   29560:	ldr	r2, [sp, #100]	; 0x64
   29564:	adc	r3, r3, r6
   29568:	eor	r2, r5, r2, lsr #6
   2956c:	adds	r5, ip, lr
   29570:	ldr	ip, [sp, #36]	; 0x24
   29574:	mov	r6, r5
   29578:	and	r5, r9, r7
   2957c:	adc	r3, r3, r2
   29580:	ldr	r9, [sp, #52]	; 0x34
   29584:	str	r3, [sp, #100]	; 0x64
   29588:	movw	r3, #3404	; 0xd4c
   2958c:	movt	r3, #39952	; 0x9c10
   29590:	lsl	lr, ip, #23
   29594:	ldr	ip, [sp, #76]	; 0x4c
   29598:	adds	r2, r6, r3
   2959c:	str	r6, [sp, #108]	; 0x6c
   295a0:	ldr	r3, [sp, #100]	; 0x64
   295a4:	and	r4, r4, r9
   295a8:	orr	r4, r4, r5
   295ac:	lsr	r7, ip, #14
   295b0:	mov	r9, ip
   295b4:	lsr	r6, ip, #18
   295b8:	movw	ip, #26564	; 0x67c4
   295bc:	movt	ip, #17181	; 0x431d
   295c0:	adc	ip, r3, ip
   295c4:	ldr	r3, [sp, #60]	; 0x3c
   295c8:	adds	r2, r2, r3
   295cc:	mov	r3, r9
   295d0:	orr	r9, r0, r9, lsl #18
   295d4:	ldr	r0, [sp, #44]	; 0x2c
   295d8:	orr	r1, r1, r3, lsl #14
   295dc:	orr	lr, lr, r3, lsr #9
   295e0:	adc	ip, ip, r0
   295e4:	adds	r2, sl, r2
   295e8:	ldr	sl, [sp, #40]	; 0x28
   295ec:	adc	ip, r8, ip
   295f0:	lsl	r8, r3, #23
   295f4:	eor	r0, r9, r1
   295f8:	ldr	r3, [sp, #36]	; 0x24
   295fc:	eor	lr, lr, r0
   29600:	adds	r2, r2, lr
   29604:	lsr	r5, sl, #28
   29608:	lsl	r1, sl, #30
   2960c:	orr	r9, r7, r3, lsl #18
   29610:	orr	r6, r6, r3, lsl #14
   29614:	ldr	r3, [sp, #56]	; 0x38
   29618:	lsl	r0, sl, #25
   2961c:	ldr	sl, [sp, #36]	; 0x24
   29620:	eor	r7, r9, r6
   29624:	orr	r6, r5, r3, lsl #4
   29628:	ldr	r5, [sp, #92]	; 0x5c
   2962c:	orr	r1, r1, r3, lsr #2
   29630:	orr	r8, r8, sl, lsr #9
   29634:	ldr	sl, [sp, #80]	; 0x50
   29638:	lsr	lr, r3, #28
   2963c:	eor	r7, r7, r8
   29640:	lsl	r9, r3, #30
   29644:	adc	ip, ip, r7
   29648:	adds	r5, r5, r2
   2964c:	lsl	r8, r3, #25
   29650:	mov	r3, r5
   29654:	eor	r5, r6, r1
   29658:	lsr	r7, sl, #1
   2965c:	adc	fp, fp, ip
   29660:	lsr	r1, sl, #8
   29664:	ldr	sl, [sp, #116]	; 0x74
   29668:	mov	r6, fp
   2966c:	str	r3, [sp, #60]	; 0x3c
   29670:	str	r6, [sp, #92]	; 0x5c
   29674:	and	fp, sl, r3
   29678:	ldr	r3, [sp, #72]	; 0x48
   2967c:	ldr	sl, [sp, #120]	; 0x78
   29680:	eor	fp, fp, r3
   29684:	ldr	r3, [sp, #24]
   29688:	and	sl, sl, r6
   2968c:	ldr	r6, [sp, #84]	; 0x54
   29690:	eor	sl, sl, r3
   29694:	ldr	r3, [sp, #56]	; 0x38
   29698:	str	sl, [sp, #44]	; 0x2c
   2969c:	lsr	r6, r6, #1
   296a0:	ldr	sl, [sp, #84]	; 0x54
   296a4:	orr	r0, r0, r3, lsr #7
   296a8:	ldr	r3, [sp, #40]	; 0x28
   296ac:	eor	r0, r0, r5
   296b0:	ldr	r5, [sp, #36]	; 0x24
   296b4:	lsr	sl, sl, #8
   296b8:	orr	r9, r9, r3, lsr #2
   296bc:	orr	lr, lr, r3, lsl #4
   296c0:	ldr	r3, [sp, #60]	; 0x3c
   296c4:	eor	lr, lr, r9
   296c8:	ldr	r9, [sp, #80]	; 0x50
   296cc:	eor	r5, r5, r3
   296d0:	ldr	r3, [sp, #40]	; 0x28
   296d4:	str	r5, [sp, #116]	; 0x74
   296d8:	orr	r6, r6, r9, lsl #31
   296dc:	ldr	r5, [sp, #16]
   296e0:	orr	sl, sl, r9, lsl #24
   296e4:	orr	r8, r8, r3, lsr #7
   296e8:	ldr	r3, [sp, #92]	; 0x5c
   296ec:	eor	sl, sl, r6
   296f0:	eor	lr, lr, r8
   296f4:	adds	r0, r0, r5
   296f8:	ldr	r5, [sp, #76]	; 0x4c
   296fc:	adc	lr, lr, r4
   29700:	adds	r4, r0, r2
   29704:	ldr	r0, [sp, #40]	; 0x28
   29708:	adc	r2, lr, ip
   2970c:	str	r2, [sp, #16]
   29710:	eor	r5, r5, r3
   29714:	ldr	r3, [sp, #84]	; 0x54
   29718:	orr	r2, r0, r4
   2971c:	and	ip, r0, r4
   29720:	str	r5, [sp, #120]	; 0x78
   29724:	lsr	r5, r9, #7
   29728:	mov	r9, r4
   2972c:	ldr	r4, [sp, #104]	; 0x68
   29730:	ldr	r0, [sp, #12]
   29734:	orr	r1, r1, r3, lsl #24
   29738:	orr	r5, r5, r3, lsl #25
   2973c:	eor	sl, sl, r3, lsr #7
   29740:	ldr	r8, [sp, #92]	; 0x5c
   29744:	orr	r7, r7, r3, lsl #31
   29748:	ldr	r3, [sp, #56]	; 0x38
   2974c:	and	lr, r2, r0
   29750:	eor	r7, r7, r1
   29754:	lsr	r1, r4, #19
   29758:	ldr	r2, [sp, #16]
   2975c:	orr	ip, lr, ip
   29760:	eor	r7, r7, r5
   29764:	ldr	r5, [sp, #104]	; 0x68
   29768:	str	ip, [sp, #128]	; 0x80
   2976c:	ldr	r6, [sp, #124]	; 0x7c
   29770:	orr	r0, r3, r2
   29774:	lsl	r2, r4, #3
   29778:	ldr	r4, [sp, #28]
   2977c:	lsr	ip, r6, #19
   29780:	and	r0, r0, r4
   29784:	ldr	r4, [sp, #16]
   29788:	orr	ip, ip, r5, lsl #13
   2978c:	and	lr, r3, r4
   29790:	mov	r3, r6
   29794:	lsl	r4, r6, #3
   29798:	orr	r0, r0, lr
   2979c:	ldr	lr, [sp, #32]
   297a0:	orr	r6, r1, r6, lsl #13
   297a4:	orr	r2, r2, r3, lsr #29
   297a8:	str	r0, [sp, #144]	; 0x90
   297ac:	lsr	r0, r5, #6
   297b0:	eor	r2, r2, r6
   297b4:	orr	r4, r4, r5, lsr #29
   297b8:	mov	r5, r3
   297bc:	orr	r0, r0, r3, lsl #26
   297c0:	ldr	r3, [sp, #60]	; 0x3c
   297c4:	adds	lr, r7, lr
   297c8:	eor	r4, r4, ip
   297cc:	ldr	r7, [sp, #156]	; 0x9c
   297d0:	eor	r2, r2, r0
   297d4:	eor	r4, r4, r5, lsr #6
   297d8:	ldr	r0, [sp, #212]	; 0xd4
   297dc:	lsr	ip, r3, #14
   297e0:	lsr	r1, r3, #18
   297e4:	adc	sl, sl, r7
   297e8:	ldr	r7, [sp, #160]	; 0xa0
   297ec:	orr	ip, ip, r8, lsl #18
   297f0:	orr	r1, r1, r8, lsl #14
   297f4:	eor	ip, ip, r1
   297f8:	lsl	r1, r9, #30
   297fc:	adds	lr, lr, r7
   29800:	lsr	r7, r8, #14
   29804:	adc	r6, sl, r0
   29808:	adds	lr, lr, r2
   2980c:	adc	sl, r6, r4
   29810:	ldr	r4, [sp, #64]	; 0x40
   29814:	mov	r5, lr
   29818:	movw	r6, #17078	; 0x42b6
   2981c:	movt	r6, #52030	; 0xcb3e
   29820:	lsl	lr, r3, #23
   29824:	adds	r2, r5, r6
   29828:	movw	r0, #54462	; 0xd4be
   2982c:	movt	r0, #19653	; 0x4cc5
   29830:	orr	lr, lr, r8, lsr #9
   29834:	str	r5, [sp, #124]	; 0x7c
   29838:	adc	r0, sl, r0
   2983c:	lsr	r5, r8, #18
   29840:	adds	r2, r2, r4
   29844:	ldr	r4, [sp, #68]	; 0x44
   29848:	orr	r7, r7, r3, lsl #18
   2984c:	eor	ip, ip, lr
   29850:	lsl	r6, r8, #23
   29854:	mov	r8, r3
   29858:	orr	r5, r5, r3, lsl #14
   2985c:	orr	r6, r6, r8, lsr #9
   29860:	eor	r5, r5, r7
   29864:	adc	r0, r0, r4
   29868:	adds	r2, fp, r2
   2986c:	ldr	fp, [sp, #44]	; 0x2c
   29870:	lsr	r4, r9, #28
   29874:	eor	r5, r5, r6
   29878:	ldr	r6, [sp, #48]	; 0x30
   2987c:	adc	r0, fp, r0
   29880:	mov	fp, r9
   29884:	mov	r3, fp
   29888:	lsl	lr, fp, #25
   2988c:	ldr	fp, [sp, #16]
   29890:	adds	r2, r2, ip
   29894:	adc	r0, r0, r5
   29898:	ldr	r5, [sp, #8]
   2989c:	str	r2, [sp, #44]	; 0x2c
   298a0:	ldr	r2, [sp, #44]	; 0x2c
   298a4:	orr	r4, r4, fp, lsl #4
   298a8:	orr	r1, r1, fp, lsr #2
   298ac:	lsr	ip, fp, #28
   298b0:	eor	r1, r1, r4
   298b4:	ldr	r4, [sp, #52]	; 0x34
   298b8:	lsl	r9, fp, #30
   298bc:	adds	r2, r6, r2
   298c0:	lsl	r8, fp, #25
   298c4:	lsr	r7, r5, #1
   298c8:	str	r1, [sp, #64]	; 0x40
   298cc:	orr	r9, r9, r3, lsr #2
   298d0:	str	r2, [sp, #32]
   298d4:	orr	ip, ip, r3, lsl #4
   298d8:	adc	r1, r4, r0
   298dc:	lsr	r4, r5, #8
   298e0:	ldr	r5, [sp, #20]
   298e4:	mov	r6, r1
   298e8:	eor	ip, ip, r9
   298ec:	orr	r8, r8, r3, lsr #7
   298f0:	ldr	r1, [sp, #116]	; 0x74
   298f4:	str	r6, [sp, #48]	; 0x30
   298f8:	eor	ip, ip, r8
   298fc:	lsr	r5, r5, #1
   29900:	and	fp, r1, r2
   29904:	ldr	r1, [sp, #120]	; 0x78
   29908:	ldr	r2, [sp, #36]	; 0x24
   2990c:	str	r3, [sp, #104]	; 0x68
   29910:	ldr	r9, [sp, #20]
   29914:	and	r6, r1, r6
   29918:	ldr	r8, [sp, #144]	; 0x90
   2991c:	eor	fp, fp, r2
   29920:	ldr	r2, [sp, #76]	; 0x4c
   29924:	orr	r7, r7, r9, lsl #31
   29928:	orr	r4, r4, r9, lsl #24
   2992c:	ldr	r9, [sp, #8]
   29930:	eor	r1, r6, r2
   29934:	ldr	r6, [sp, #20]
   29938:	str	r1, [sp, #148]	; 0x94
   2993c:	orr	r5, r5, r9, lsl #31
   29940:	ldr	r1, [sp, #32]
   29944:	ldr	r2, [sp, #60]	; 0x3c
   29948:	lsr	r6, r6, #8
   2994c:	eor	r1, r2, r1
   29950:	ldr	r2, [sp, #92]	; 0x5c
   29954:	str	r1, [sp, #116]	; 0x74
   29958:	ldr	r1, [sp, #48]	; 0x30
   2995c:	eor	r1, r2, r1
   29960:	ldr	r2, [sp, #16]
   29964:	str	r1, [sp, #120]	; 0x78
   29968:	ldr	r1, [sp, #64]	; 0x40
   2996c:	orr	lr, lr, r2, lsr #7
   29970:	ldr	r2, [sp, #128]	; 0x80
   29974:	eor	r1, r1, lr
   29978:	ldr	lr, [sp, #8]
   2997c:	adds	r1, r1, r2
   29980:	ldr	r2, [sp, #44]	; 0x2c
   29984:	adc	ip, ip, r8
   29988:	lsr	lr, lr, #7
   2998c:	adds	r2, r1, r2
   29990:	orr	r1, r6, r9, lsl #24
   29994:	mov	r8, r2
   29998:	adc	r6, ip, r0
   2999c:	ldr	r0, [sp, #108]	; 0x6c
   299a0:	eor	r2, r7, r4
   299a4:	mov	ip, r3
   299a8:	orr	r4, r3, r8
   299ac:	ldr	r3, [sp, #40]	; 0x28
   299b0:	mov	r9, r6
   299b4:	mov	r7, r9
   299b8:	eor	r1, r1, r5
   299bc:	str	r9, [sp, #44]	; 0x2c
   299c0:	str	r8, [sp, #52]	; 0x34
   299c4:	and	r8, ip, r8
   299c8:	lsr	r6, r0, #19
   299cc:	ldr	r5, [sp, #100]	; 0x64
   299d0:	lsl	r0, r0, #3
   299d4:	and	r4, r4, r3
   299d8:	ldr	r3, [sp, #100]	; 0x64
   299dc:	orr	r9, r4, r8
   299e0:	ldr	r4, [sp, #20]
   299e4:	lsl	r5, r5, #3
   299e8:	ldr	r8, [sp, #44]	; 0x2c
   299ec:	lsr	ip, r3, #19
   299f0:	ldr	r3, [sp, #16]
   299f4:	orr	lr, lr, r4, lsl #25
   299f8:	eor	r2, r2, lr
   299fc:	and	r8, r3, r8
   29a00:	orr	r7, r3, r7
   29a04:	ldr	r3, [sp, #56]	; 0x38
   29a08:	and	r7, r7, r3
   29a0c:	ldr	r3, [sp, #108]	; 0x6c
   29a10:	orr	r7, r7, r8
   29a14:	str	r7, [sp, #108]	; 0x6c
   29a18:	ldr	r7, [sp, #100]	; 0x64
   29a1c:	orr	ip, ip, r3, lsl #13
   29a20:	ldr	lr, [sp, #80]	; 0x50
   29a24:	lsr	r4, r3, #6
   29a28:	ldr	r8, [sp, #84]	; 0x54
   29a2c:	orr	r0, r0, r7, lsr #29
   29a30:	orr	r6, r6, r7, lsl #13
   29a34:	adds	r2, r2, lr
   29a38:	orr	lr, r5, r3, lsr #29
   29a3c:	eor	r6, r6, r0
   29a40:	ldr	r0, [sp, #20]
   29a44:	orr	r4, r4, r7, lsl #26
   29a48:	eor	ip, ip, lr
   29a4c:	eor	r3, ip, r7, lsr #6
   29a50:	ldr	r7, [sp, #168]	; 0xa8
   29a54:	eor	r4, r4, r6
   29a58:	ldr	r6, [sp, #48]	; 0x30
   29a5c:	eor	r5, r1, r0, lsr #7
   29a60:	ldr	r1, [sp, #32]
   29a64:	adc	r5, r5, r8
   29a68:	adds	r2, r2, r7
   29a6c:	ldr	r0, [sp, #164]	; 0xa4
   29a70:	lsr	r8, r1, #18
   29a74:	lsr	lr, r1, #14
   29a78:	adc	r5, r5, r0
   29a7c:	adds	ip, r2, r4
   29a80:	ldr	r4, [sp, #72]	; 0x48
   29a84:	mov	r2, ip
   29a88:	lsl	r7, r1, #23
   29a8c:	adc	r1, r5, r3
   29a90:	movw	r5, #32298	; 0x7e2a
   29a94:	movt	r5, #64613	; 0xfc65
   29a98:	lsr	r0, r6, #14
   29a9c:	mov	ip, r1
   29aa0:	adds	r1, r2, r5
   29aa4:	mov	r5, r6
   29aa8:	movw	r6, #10652	; 0x299c
   29aac:	movt	r6, #22911	; 0x597f
   29ab0:	orr	r3, r8, r5, lsl #14
   29ab4:	mov	r8, r5
   29ab8:	adc	r6, ip, r6
   29abc:	adds	r1, r1, r4
   29ac0:	ldr	r4, [sp, #24]
   29ac4:	orr	lr, lr, r5, lsl #18
   29ac8:	str	ip, [sp, #64]	; 0x40
   29acc:	str	r2, [sp, #68]	; 0x44
   29ad0:	lsr	r2, r5, #18
   29ad4:	orr	r7, r7, r8, lsr #9
   29ad8:	ldr	r8, [sp, #44]	; 0x2c
   29adc:	lsl	r5, r5, #23
   29ae0:	adc	r6, r6, r4
   29ae4:	eor	r4, lr, r3
   29ae8:	ldr	lr, [sp, #32]
   29aec:	adds	r1, fp, r1
   29af0:	ldr	fp, [sp, #148]	; 0x94
   29af4:	orr	r0, r0, lr, lsl #18
   29af8:	orr	r2, r2, lr, lsl #14
   29afc:	eor	lr, r4, r7
   29b00:	adc	r6, fp, r6
   29b04:	adds	r1, r1, lr
   29b08:	ldr	fp, [sp, #52]	; 0x34
   29b0c:	eor	lr, r0, r2
   29b10:	lsr	r7, r8, #28
   29b14:	ldr	r0, [sp, #32]
   29b18:	lsl	r2, r8, #30
   29b1c:	lsr	ip, fp, #28
   29b20:	lsl	r3, fp, #30
   29b24:	orr	r5, r5, r0, lsr #9
   29b28:	orr	r3, r3, r8, lsr #2
   29b2c:	eor	r5, r5, lr
   29b30:	orr	r0, ip, r8, lsl #4
   29b34:	adc	r6, r6, r5
   29b38:	ldr	r5, [sp, #12]
   29b3c:	lsl	r4, fp, #25
   29b40:	eor	ip, r0, r3
   29b44:	lsl	lr, r8, #25
   29b48:	ldr	r3, [sp, #28]
   29b4c:	orr	r4, r4, r8, lsr #7
   29b50:	orr	r2, r2, fp, lsr #2
   29b54:	eor	ip, ip, r4
   29b58:	ldr	r4, [sp, #60]	; 0x3c
   29b5c:	orr	r7, r7, fp, lsl #4
   29b60:	adds	r5, r5, r1
   29b64:	ldr	r8, [sp, #120]	; 0x78
   29b68:	eor	r7, r7, r2
   29b6c:	adc	r0, r3, r6
   29b70:	str	r5, [sp, #24]
   29b74:	adds	ip, ip, r9
   29b78:	mov	r3, r0
   29b7c:	ldr	r5, [sp, #24]
   29b80:	ldr	r0, [sp, #116]	; 0x74
   29b84:	str	r3, [sp, #28]
   29b88:	and	r3, r8, r3
   29b8c:	mov	r8, fp
   29b90:	orr	lr, lr, r8, lsr #7
   29b94:	eor	r7, r7, lr
   29b98:	and	r0, r0, r5
   29b9c:	ldr	r5, [sp, #192]	; 0xc0
   29ba0:	eor	fp, r0, r4
   29ba4:	str	fp, [sp, #84]	; 0x54
   29ba8:	ldr	fp, [sp, #92]	; 0x5c
   29bac:	lsr	r4, r5, #1
   29bb0:	eor	r9, r3, fp
   29bb4:	ldr	fp, [sp, #24]
   29bb8:	lsr	r3, r5, #8
   29bbc:	str	r9, [sp, #100]	; 0x64
   29bc0:	ldr	r9, [sp, #32]
   29bc4:	eor	r9, r9, fp
   29bc8:	ldr	fp, [sp, #88]	; 0x58
   29bcc:	str	r9, [sp, #72]	; 0x48
   29bd0:	ldr	r9, [sp, #48]	; 0x30
   29bd4:	ldr	r0, [sp, #28]
   29bd8:	lsr	r2, fp, #1
   29bdc:	orr	r4, r4, fp, lsl #31
   29be0:	ldr	lr, [sp, #108]	; 0x6c
   29be4:	orr	r3, r3, fp, lsl #24
   29be8:	ldr	r8, [sp, #124]	; 0x7c
   29bec:	eor	r3, r3, r4
   29bf0:	eor	r0, r9, r0
   29bf4:	mov	r9, r5
   29bf8:	lsr	r5, r5, #7
   29bfc:	adc	r7, r7, lr
   29c00:	adds	r1, ip, r1
   29c04:	orr	lr, r2, r9, lsl #31
   29c08:	adc	r2, r7, r6
   29c0c:	movw	r6, #64236	; 0xfaec
   29c10:	movt	r6, #15062	; 0x3ad6
   29c14:	mov	ip, r1
   29c18:	lsr	r4, r8, #19
   29c1c:	str	r2, [sp, #12]
   29c20:	movw	r1, #28587	; 0x6fab
   29c24:	movt	r1, #24523	; 0x5fcb
   29c28:	ldr	r2, [sp, #8]
   29c2c:	orr	r4, r4, sl, lsl #13
   29c30:	str	r0, [sp, #80]	; 0x50
   29c34:	lsr	r0, fp, #8
   29c38:	mov	fp, r9
   29c3c:	ldr	r9, [sp, #20]
   29c40:	orr	r0, r0, fp, lsl #24
   29c44:	adds	r7, r2, r6
   29c48:	ldr	r6, [sp, #44]	; 0x2c
   29c4c:	ldr	r2, [sp, #52]	; 0x34
   29c50:	adc	r1, r9, r1
   29c54:	str	r1, [sp, #20]
   29c58:	mov	r1, ip
   29c5c:	str	r1, [sp, #8]
   29c60:	and	r9, r2, r1
   29c64:	orr	ip, r2, ip
   29c68:	lsl	r1, r8, #3
   29c6c:	eor	r2, lr, r0
   29c70:	ldr	lr, [sp, #104]	; 0x68
   29c74:	lsr	r0, sl, #19
   29c78:	orr	r1, r1, sl, lsr #29
   29c7c:	orr	r0, r0, r8, lsl #13
   29c80:	eor	r4, r4, r1
   29c84:	ldr	r1, [sp, #20]
   29c88:	and	ip, ip, lr
   29c8c:	ldr	lr, [sp, #12]
   29c90:	orr	r9, ip, r9
   29c94:	ldr	ip, [sp, #12]
   29c98:	str	r9, [sp, #108]	; 0x6c
   29c9c:	ldr	r9, [sp, #44]	; 0x2c
   29ca0:	orr	r6, r6, lr
   29ca4:	lsl	lr, sl, #3
   29ca8:	orr	lr, lr, r8, lsr #29
   29cac:	and	r9, r9, ip
   29cb0:	ldr	ip, [sp, #88]	; 0x58
   29cb4:	orr	r5, r5, ip, lsl #25
   29cb8:	ldr	ip, [sp, #16]
   29cbc:	eor	r3, r3, r5
   29cc0:	ldr	r5, [sp, #136]	; 0x88
   29cc4:	adds	r7, r3, r7
   29cc8:	ldr	r3, [sp, #88]	; 0x58
   29ccc:	and	r6, r6, ip
   29cd0:	lsr	ip, r8, #6
   29cd4:	ldr	r8, [sp, #24]
   29cd8:	orr	r6, r6, r9
   29cdc:	orr	ip, ip, sl, lsl #26
   29ce0:	str	r6, [sp, #116]	; 0x74
   29ce4:	eor	r6, r0, lr
   29ce8:	eor	ip, ip, r4
   29cec:	ldr	r4, [sp, #132]	; 0x84
   29cf0:	eor	r2, r2, r3, lsr #7
   29cf4:	eor	r6, r6, sl, lsr #6
   29cf8:	adc	r2, r2, r1
   29cfc:	adds	r7, r7, r5
   29d00:	lsr	r0, r8, #18
   29d04:	lsr	r9, r8, #14
   29d08:	ldr	sl, [sp, #8]
   29d0c:	lsl	r5, r8, #23
   29d10:	adc	r1, r2, r4
   29d14:	ldr	r2, [sp, #28]
   29d18:	adds	ip, r7, ip
   29d1c:	adc	r1, r1, r6
   29d20:	ldr	r6, [sp, #36]	; 0x24
   29d24:	orr	r3, r0, r2, lsl #14
   29d28:	ldr	r0, [sp, #76]	; 0x4c
   29d2c:	orr	r7, r9, r2, lsl #18
   29d30:	adds	ip, ip, r6
   29d34:	ldr	r9, [sp, #12]
   29d38:	lsr	r4, r2, #14
   29d3c:	lsr	lr, r2, #18
   29d40:	orr	r5, r5, r2, lsr #9
   29d44:	adc	r1, r1, r0
   29d48:	ldr	r0, [sp, #84]	; 0x54
   29d4c:	orr	lr, lr, r8, lsl #14
   29d50:	orr	r4, r4, r8, lsl #18
   29d54:	lsl	r6, r2, #23
   29d58:	lsr	r2, sl, #28
   29d5c:	eor	r4, r4, lr
   29d60:	orr	r6, r6, r8, lsr #9
   29d64:	adds	ip, ip, r0
   29d68:	eor	r0, r7, r3
   29d6c:	ldr	r7, [sp, #100]	; 0x64
   29d70:	orr	lr, r2, r9, lsl #4
   29d74:	eor	r0, r0, r5
   29d78:	eor	r4, r4, r6
   29d7c:	ldr	r2, [sp, #40]	; 0x28
   29d80:	lsl	r3, sl, #30
   29d84:	lsl	r5, sl, #25
   29d88:	orr	r3, r3, r9, lsr #2
   29d8c:	adc	r1, r1, r7
   29d90:	adds	ip, ip, r0
   29d94:	orr	r5, r5, r9, lsr #7
   29d98:	adc	r4, r1, r4
   29d9c:	lsl	r7, r9, #30
   29da0:	adds	r1, r2, ip
   29da4:	eor	r2, lr, r3
   29da8:	ldr	r3, [sp, #56]	; 0x38
   29dac:	lsl	r6, r9, #25
   29db0:	eor	r2, r2, r5
   29db4:	mov	r8, r1
   29db8:	lsr	r0, r9, #28
   29dbc:	ldr	r5, [sp, #32]
   29dc0:	orr	r1, r7, sl, lsr #2
   29dc4:	str	r8, [sp, #40]	; 0x28
   29dc8:	orr	r0, r0, sl, lsl #4
   29dcc:	ldr	r7, [sp, #196]	; 0xc4
   29dd0:	adc	r9, r3, r4
   29dd4:	orr	r6, r6, sl, lsr #7
   29dd8:	ldr	r3, [sp, #72]	; 0x48
   29ddc:	eor	r1, r1, r0
   29de0:	eor	r1, r1, r6
   29de4:	ldr	sl, [sp, #96]	; 0x60
   29de8:	ldr	r6, [sp, #116]	; 0x74
   29dec:	and	lr, r3, r8
   29df0:	eor	lr, lr, r5
   29df4:	ldr	r3, [sp, #80]	; 0x50
   29df8:	lsr	r5, r7, #1
   29dfc:	lsr	r0, sl, #8
   29e00:	str	lr, [sp, #56]	; 0x38
   29e04:	orr	r5, r5, sl, lsl #31
   29e08:	ldr	lr, [sp, #108]	; 0x6c
   29e0c:	orr	r0, r0, r7, lsl #24
   29e10:	and	r3, r3, r9
   29e14:	adds	r2, r2, lr
   29e18:	ldr	lr, [sp, #48]	; 0x30
   29e1c:	adc	r1, r1, r6
   29e20:	adds	r2, r2, ip
   29e24:	movw	ip, #22551	; 0x5817
   29e28:	movt	ip, #19015	; 0x4a47
   29e2c:	adc	r1, r1, r4
   29e30:	adds	r8, fp, ip
   29e34:	ldr	fp, [sp, #8]
   29e38:	movw	r6, #6540	; 0x198c
   29e3c:	movt	r6, #27716	; 0x6c44
   29e40:	eor	r3, r3, lr
   29e44:	lsr	lr, sl, #1
   29e48:	ldr	ip, [sp, #88]	; 0x58
   29e4c:	str	r3, [sp, #72]	; 0x48
   29e50:	lsr	r3, r7, #8
   29e54:	orr	lr, lr, r7, lsl #31
   29e58:	orr	r4, fp, r2
   29e5c:	and	fp, fp, r2
   29e60:	orr	r3, r3, sl, lsl #24
   29e64:	eor	lr, r0, lr
   29e68:	ldr	r0, [sp, #12]
   29e6c:	adc	sl, ip, r6
   29e70:	eor	r3, r3, r5
   29e74:	lsr	r7, r7, #7
   29e78:	ldr	r5, [sp, #68]	; 0x44
   29e7c:	str	lr, [sp, #20]
   29e80:	str	fp, [sp, #36]	; 0x24
   29e84:	orr	lr, r0, r1
   29e88:	ldr	r0, [sp, #36]	; 0x24
   29e8c:	lsr	r6, r5, #19
   29e90:	ldr	fp, [sp, #64]	; 0x40
   29e94:	lsl	ip, r5, #3
   29e98:	ldr	r5, [sp, #52]	; 0x34
   29e9c:	and	r4, r4, r5
   29ea0:	lsr	r5, fp, #19
   29ea4:	orr	r0, r4, r0
   29ea8:	lsl	r4, fp, #3
   29eac:	ldr	fp, [sp, #44]	; 0x2c
   29eb0:	str	r0, [sp, #36]	; 0x24
   29eb4:	ldr	r0, [sp, #12]
   29eb8:	and	lr, lr, fp
   29ebc:	ldr	fp, [sp, #96]	; 0x60
   29ec0:	and	r0, r0, r1
   29ec4:	orr	r0, lr, r0
   29ec8:	orr	r7, r7, fp, lsl #25
   29ecc:	ldr	fp, [sp, #64]	; 0x40
   29ed0:	str	r0, [sp, #76]	; 0x4c
   29ed4:	eor	r3, r3, r7
   29ed8:	ldr	r0, [sp, #68]	; 0x44
   29edc:	adds	r8, r3, r8
   29ee0:	ldr	r3, [sp, #20]
   29ee4:	mov	r7, fp
   29ee8:	orr	ip, ip, fp, lsr #29
   29eec:	orr	r6, r6, fp, lsl #13
   29ef0:	ldr	fp, [sp, #96]	; 0x60
   29ef4:	orr	r4, r4, r0, lsr #29
   29ef8:	lsr	lr, r0, #6
   29efc:	eor	r6, r6, ip
   29f00:	orr	r5, r5, r0, lsl #13
   29f04:	orr	lr, lr, r7, lsl #26
   29f08:	eor	r0, r3, fp, lsr #7
   29f0c:	ldr	fp, [sp, #40]	; 0x28
   29f10:	eor	r5, r5, r4
   29f14:	eor	r6, r6, lr
   29f18:	lsl	ip, r2, #30
   29f1c:	adc	r0, r0, sl
   29f20:	ldr	sl, [sp, #112]	; 0x70
   29f24:	orr	ip, ip, r1, lsr #2
   29f28:	lsr	r7, fp, #14
   29f2c:	lsr	r4, fp, #18
   29f30:	adds	r3, r8, sl
   29f34:	ldr	r8, [sp, #64]	; 0x40
   29f38:	lsl	lr, fp, #23
   29f3c:	orr	r4, r4, r9, lsl #14
   29f40:	ldr	sl, [sp, #140]	; 0x8c
   29f44:	orr	lr, lr, r9, lsr #9
   29f48:	eor	r5, r5, r8, lsr #6
   29f4c:	orr	r8, r7, r9, lsl #18
   29f50:	ldr	r7, [sp, #60]	; 0x3c
   29f54:	adc	r0, r0, sl
   29f58:	adds	r3, r3, r6
   29f5c:	lsr	r6, r9, #18
   29f60:	adc	r0, r0, r5
   29f64:	lsl	r5, r9, #23
   29f68:	orr	r6, r6, fp, lsl #14
   29f6c:	orr	r5, r5, fp, lsr #9
   29f70:	adds	r3, r3, r7
   29f74:	ldr	r7, [sp, #92]	; 0x5c
   29f78:	lsr	sl, r2, #28
   29f7c:	orr	sl, sl, r1, lsl #4
   29f80:	eor	sl, sl, ip
   29f84:	adc	r0, r0, r7
   29f88:	ldr	r7, [sp, #56]	; 0x38
   29f8c:	adds	r3, r3, r7
   29f90:	eor	r7, r8, r4
   29f94:	ldr	r4, [sp, #72]	; 0x48
   29f98:	eor	lr, lr, r7
   29f9c:	lsl	r8, r1, #30
   29fa0:	mov	r7, fp
   29fa4:	orr	r8, r8, r2, lsr #2
   29fa8:	adc	r0, r0, r4
   29fac:	lsr	r4, r9, #14
   29fb0:	adds	lr, r3, lr
   29fb4:	lsl	r3, r1, #25
   29fb8:	orr	r4, r4, fp, lsl #18
   29fbc:	ldr	fp, [sp, #44]	; 0x2c
   29fc0:	orr	r3, r3, r2, lsr #7
   29fc4:	eor	r6, r6, r4
   29fc8:	lsl	r4, r2, #25
   29fcc:	eor	r6, r6, r5
   29fd0:	ldr	r5, [sp, #52]	; 0x34
   29fd4:	adc	r6, r0, r6
   29fd8:	orr	ip, r4, r1, lsr #7
   29fdc:	ldr	r0, [sp, #36]	; 0x24
   29fe0:	lsr	r4, r1, #28
   29fe4:	eor	sl, sl, ip
   29fe8:	orr	r4, r4, r2, lsl #4
   29fec:	ldr	ip, [sp, #12]
   29ff0:	eor	r4, r4, r8
   29ff4:	adds	sl, sl, r0
   29ff8:	ldr	r0, [sp, #76]	; 0x4c
   29ffc:	eor	r3, r3, r4
   2a000:	ldr	r4, [sp, #248]	; 0xf8
   2a004:	adc	r3, r3, r0
   2a008:	ldr	r0, [sp, #244]	; 0xf4
   2a00c:	adds	sl, sl, lr
   2a010:	adc	r3, r3, r6
   2a014:	adds	r0, r0, sl
   2a018:	ldr	sl, [sp, #252]	; 0xfc
   2a01c:	adc	r4, r4, r3
   2a020:	ldr	r3, [sp, #256]	; 0x100
   2a024:	str	r0, [sp, #244]	; 0xf4
   2a028:	str	r4, [sp, #248]	; 0xf8
   2a02c:	adds	sl, sl, r2
   2a030:	adc	r3, r3, r1
   2a034:	ldr	r1, [sp, #8]
   2a038:	mov	r2, r3
   2a03c:	str	sl, [sp, #252]	; 0xfc
   2a040:	ldr	r3, [sp, #260]	; 0x104
   2a044:	str	r2, [sp, #256]	; 0x100
   2a048:	adds	r1, r3, r1
   2a04c:	ldr	r3, [sp, #280]	; 0x118
   2a050:	mov	r8, r1
   2a054:	mov	r1, r0
   2a058:	ldr	r0, [sp, #216]	; 0xd8
   2a05c:	str	r8, [sp, #260]	; 0x104
   2a060:	stm	r3, {r1, r4}
   2a064:	adc	r0, r0, ip
   2a068:	str	r0, [sp, #216]	; 0xd8
   2a06c:	ldr	r0, [sp, #220]	; 0xdc
   2a070:	adds	r0, r0, r5
   2a074:	str	r0, [sp, #220]	; 0xdc
   2a078:	ldr	r0, [sp, #264]	; 0x108
   2a07c:	adc	fp, r0, fp
   2a080:	str	fp, [sp, #264]	; 0x108
   2a084:	ldr	ip, [sp, #104]	; 0x68
   2a088:	str	sl, [r3, #8]
   2a08c:	ldr	r5, [sp, #32]
   2a090:	str	fp, [r3, #28]
   2a094:	adds	r0, ip, lr
   2a098:	ldr	ip, [sp, #16]
   2a09c:	ldr	lr, [sp, #232]	; 0xe8
   2a0a0:	adc	r6, ip, r6
   2a0a4:	ldr	ip, [sp, #224]	; 0xe0
   2a0a8:	adds	ip, ip, r0
   2a0ac:	mov	r0, r2
   2a0b0:	ldr	r2, [sp, #28]
   2a0b4:	str	ip, [sp, #224]	; 0xe0
   2a0b8:	ldr	ip, [sp, #228]	; 0xe4
   2a0bc:	str	r0, [r3, #12]
   2a0c0:	adc	ip, ip, r6
   2a0c4:	ldr	r6, [sp, #268]	; 0x10c
   2a0c8:	str	ip, [sp, #228]	; 0xe4
   2a0cc:	mov	ip, r8
   2a0d0:	ldr	r8, [sp, #24]
   2a0d4:	str	ip, [r3, #16]
   2a0d8:	adds	r7, r6, r7
   2a0dc:	ldr	r6, [sp, #272]	; 0x110
   2a0e0:	str	r7, [sp, #268]	; 0x10c
   2a0e4:	adc	r6, r6, r9
   2a0e8:	mov	r9, r6
   2a0ec:	ldr	r6, [sp, #276]	; 0x114
   2a0f0:	str	r9, [sp, #272]	; 0x110
   2a0f4:	adds	r8, r6, r8
   2a0f8:	ldr	r6, [sp, #216]	; 0xd8
   2a0fc:	adc	r2, lr, r2
   2a100:	ldr	lr, [sp, #48]	; 0x30
   2a104:	str	r2, [sp, #232]	; 0xe8
   2a108:	ldr	r2, [sp, #236]	; 0xec
   2a10c:	str	r6, [r3, #20]
   2a110:	str	r8, [sp, #276]	; 0x114
   2a114:	adds	r5, r2, r5
   2a118:	ldr	r2, [sp, #220]	; 0xdc
   2a11c:	str	r5, [sp, #236]	; 0xec
   2a120:	ldr	r5, [sp, #240]	; 0xf0
   2a124:	str	r2, [r3, #24]
   2a128:	adc	lr, r5, lr
   2a12c:	ldr	r5, [sp, #284]	; 0x11c
   2a130:	str	lr, [sp, #240]	; 0xf0
   2a134:	ldr	lr, [sp, #4]
   2a138:	str	r4, [sp, #20]
   2a13c:	str	r7, [sp, #12]
   2a140:	str	r1, [sp, #16]
   2a144:	ldr	r1, [sp, #232]	; 0xe8
   2a148:	cmp	r5, lr
   2a14c:	str	r0, [sp, #48]	; 0x30
   2a150:	mov	lr, fp
   2a154:	ldrd	r4, [sp, #224]	; 0xe0
   2a158:	ldr	r0, [sp, #240]	; 0xf0
   2a15c:	str	sl, [sp, #40]	; 0x28
   2a160:	str	r8, [sp, #52]	; 0x34
   2a164:	str	r1, [sp, #36]	; 0x24
   2a168:	str	r1, [r3, #52]	; 0x34
   2a16c:	ldr	r1, [sp, #236]	; 0xec
   2a170:	str	r0, [sp, #8]
   2a174:	str	r4, [sp, #24]
   2a178:	str	r9, [sp, #32]
   2a17c:	strd	r4, [r3, #32]
   2a180:	str	r1, [sp, #28]
   2a184:	str	r7, [r3, #40]	; 0x28
   2a188:	str	r9, [r3, #44]	; 0x2c
   2a18c:	str	r5, [sp, #44]	; 0x2c
   2a190:	str	r8, [r3, #48]	; 0x30
   2a194:	str	r2, [sp, #56]	; 0x38
   2a198:	str	r1, [r3, #56]	; 0x38
   2a19c:	str	ip, [sp, #60]	; 0x3c
   2a1a0:	str	r0, [r3, #60]	; 0x3c
   2a1a4:	str	r6, [sp, #64]	; 0x40
   2a1a8:	str	fp, [sp, #68]	; 0x44
   2a1ac:	bne	1fc68 <__assert_fail@plt+0xe97c>
   2a1b0:	add	sp, sp, #292	; 0x124
   2a1b4:	ldrd	r4, [sp]
   2a1b8:	ldrd	r6, [sp, #8]
   2a1bc:	ldrd	r8, [sp, #16]
   2a1c0:	ldrd	sl, [sp, #24]
   2a1c4:	add	sp, sp, #32
   2a1c8:	pop	{pc}		; (ldr pc, [sp], #4)
   2a1cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2a1d0:	mov	r4, r0
   2a1d4:	mov	r3, #0
   2a1d8:	ldr	r0, [r0, #80]	; 0x50
   2a1dc:	strd	r6, [sp, #8]
   2a1e0:	strd	r8, [sp, #16]
   2a1e4:	ldrd	r8, [r4, #64]	; 0x40
   2a1e8:	strd	sl, [sp, #24]
   2a1ec:	mov	fp, #0
   2a1f0:	cmp	r0, #112	; 0x70
   2a1f4:	str	lr, [sp, #32]
   2a1f8:	sub	sp, sp, #12
   2a1fc:	movcc	ip, #208	; 0xd0
   2a200:	movcs	ip, #336	; 0x150
   2a204:	movcc	r1, #200	; 0xc8
   2a208:	movcs	r1, #328	; 0x148
   2a20c:	movcc	r5, #128	; 0x80
   2a210:	movcs	r5, #256	; 0x100
   2a214:	movcc	lr, #112	; 0x70
   2a218:	movcs	lr, #240	; 0xf0
   2a21c:	adds	r6, r8, r0
   2a220:	adcs	r7, r9, fp
   2a224:	ldr	r9, [r4, #72]	; 0x48
   2a228:	movcs	r2, #1
   2a22c:	movcc	r2, #0
   2a230:	orrs	r3, r2, r3
   2a234:	strd	r6, [r4, #64]	; 0x40
   2a238:	ldr	r3, [r4, #76]	; 0x4c
   2a23c:	beq	2a250 <__assert_fail@plt+0x18f64>
   2a240:	adds	r9, r9, #1
   2a244:	adc	r3, r3, #0
   2a248:	str	r9, [r4, #72]	; 0x48
   2a24c:	str	r3, [r4, #76]	; 0x4c
   2a250:	lsl	r3, r3, #3
   2a254:	add	r8, r4, r1
   2a258:	sub	r2, lr, r0
   2a25c:	lsr	r7, r7, #29
   2a260:	add	lr, r4, ip
   2a264:	add	r6, r4, #88	; 0x58
   2a268:	orr	r3, r3, r9, lsr #29
   2a26c:	add	r0, r6, r0
   2a270:	orr	r7, r7, r9, lsl #3
   2a274:	rev	r3, r3
   2a278:	rev	r7, r7
   2a27c:	str	r3, [r4, r1]
   2a280:	movw	r1, #34460	; 0x869c
   2a284:	movt	r1, #3
   2a288:	str	r7, [r8, #4]
   2a28c:	ldr	r7, [r4, #64]	; 0x40
   2a290:	ldr	r3, [r4, #68]	; 0x44
   2a294:	lsl	r3, r3, #3
   2a298:	orr	r3, r3, r7, lsr #29
   2a29c:	lsl	r7, r7, #3
   2a2a0:	rev	r3, r3
   2a2a4:	rev	r7, r7
   2a2a8:	str	r3, [r4, ip]
   2a2ac:	str	r7, [lr, #4]
   2a2b0:	stm	sp, {r3, r7}
   2a2b4:	bl	11058 <memcpy@plt>
   2a2b8:	mov	r2, r4
   2a2bc:	mov	r1, r5
   2a2c0:	mov	r0, r6
   2a2c4:	add	sp, sp, #12
   2a2c8:	ldrd	r4, [sp]
   2a2cc:	ldrd	r6, [sp, #8]
   2a2d0:	ldrd	r8, [sp, #16]
   2a2d4:	ldrd	sl, [sp, #24]
   2a2d8:	ldr	lr, [sp, #32]
   2a2dc:	add	sp, sp, #36	; 0x24
   2a2e0:	b	1fb20 <__assert_fail@plt+0xe834>
   2a2e4:	strd	r4, [sp, #-12]!
   2a2e8:	mov	r4, r0
   2a2ec:	mov	r5, r1
   2a2f0:	str	lr, [sp, #8]
   2a2f4:	sub	sp, sp, #12
   2a2f8:	bl	2a1cc <__assert_fail@plt+0x18ee0>
   2a2fc:	sub	r2, r4, #8
   2a300:	mov	r3, r5
   2a304:	add	r4, r4, #56	; 0x38
   2a308:	ldr	ip, [r2, #8]!
   2a30c:	add	r3, r3, #8
   2a310:	ldr	r0, [r2, #4]
   2a314:	rev	ip, ip
   2a318:	cmp	r2, r4
   2a31c:	str	ip, [r3, #-4]
   2a320:	rev	r0, r0
   2a324:	str	r0, [r3, #-8]
   2a328:	stm	sp, {r0, ip}
   2a32c:	bne	2a308 <__assert_fail@plt+0x1901c>
   2a330:	mov	r0, r5
   2a334:	add	sp, sp, #12
   2a338:	ldrd	r4, [sp]
   2a33c:	add	sp, sp, #8
   2a340:	pop	{pc}		; (ldr pc, [sp], #4)
   2a344:	strd	r4, [sp, #-12]!
   2a348:	mov	r4, r0
   2a34c:	mov	r5, r1
   2a350:	str	lr, [sp, #8]
   2a354:	sub	sp, sp, #12
   2a358:	bl	2a1cc <__assert_fail@plt+0x18ee0>
   2a35c:	sub	r2, r4, #8
   2a360:	mov	r3, r5
   2a364:	add	r4, r4, #40	; 0x28
   2a368:	ldr	ip, [r2, #8]!
   2a36c:	add	r3, r3, #8
   2a370:	ldr	r0, [r2, #4]
   2a374:	rev	ip, ip
   2a378:	cmp	r2, r4
   2a37c:	str	ip, [r3, #-4]
   2a380:	rev	r0, r0
   2a384:	str	r0, [r3, #-8]
   2a388:	stm	sp, {r0, ip}
   2a38c:	bne	2a368 <__assert_fail@plt+0x1907c>
   2a390:	mov	r0, r5
   2a394:	add	sp, sp, #12
   2a398:	ldrd	r4, [sp]
   2a39c:	add	sp, sp, #8
   2a3a0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a3a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2a3a8:	mov	r5, r2
   2a3ac:	mov	r4, r0
   2a3b0:	strd	r6, [sp, #8]
   2a3b4:	mov	r6, r1
   2a3b8:	strd	r8, [sp, #16]
   2a3bc:	ldr	r8, [r2, #80]	; 0x50
   2a3c0:	str	sl, [sp, #24]
   2a3c4:	str	lr, [sp, #28]
   2a3c8:	cmp	r8, #0
   2a3cc:	bne	2a494 <__assert_fail@plt+0x191a8>
   2a3d0:	cmp	r6, #127	; 0x7f
   2a3d4:	bls	2a46c <__assert_fail@plt+0x19180>
   2a3d8:	tst	r4, #7
   2a3dc:	beq	2a454 <__assert_fail@plt+0x19168>
   2a3e0:	cmp	r6, #128	; 0x80
   2a3e4:	add	r8, r5, #88	; 0x58
   2a3e8:	beq	2a534 <__assert_fail@plt+0x19248>
   2a3ec:	sub	r9, r6, #129	; 0x81
   2a3f0:	lsr	r9, r9, #7
   2a3f4:	add	r7, r9, #1
   2a3f8:	add	r7, r4, r7, lsl #7
   2a3fc:	mov	r2, #128	; 0x80
   2a400:	mov	r1, r4
   2a404:	mov	r0, r8
   2a408:	add	r4, r4, r2
   2a40c:	bl	11058 <memcpy@plt>
   2a410:	mov	r2, r5
   2a414:	mov	r1, #128	; 0x80
   2a418:	bl	1fb20 <__assert_fail@plt+0xe834>
   2a41c:	cmp	r7, r4
   2a420:	bne	2a3fc <__assert_fail@plt+0x19110>
   2a424:	sub	r6, r6, #128	; 0x80
   2a428:	sub	r6, r6, r9, lsl #7
   2a42c:	ldr	r4, [r5, #80]	; 0x50
   2a430:	mov	r1, r7
   2a434:	mov	r2, r6
   2a438:	add	r0, r8, r4
   2a43c:	add	r4, r4, r6
   2a440:	bl	11058 <memcpy@plt>
   2a444:	cmp	r4, #127	; 0x7f
   2a448:	bhi	2a4d4 <__assert_fail@plt+0x191e8>
   2a44c:	str	r4, [r5, #80]	; 0x50
   2a450:	b	2a47c <__assert_fail@plt+0x19190>
   2a454:	bic	r1, r6, #127	; 0x7f
   2a458:	mov	r0, r4
   2a45c:	mov	r2, r5
   2a460:	and	r6, r6, #127	; 0x7f
   2a464:	add	r4, r4, r1
   2a468:	bl	1fb20 <__assert_fail@plt+0xe834>
   2a46c:	cmp	r6, #0
   2a470:	movne	r7, r4
   2a474:	addne	r8, r5, #88	; 0x58
   2a478:	bne	2a42c <__assert_fail@plt+0x19140>
   2a47c:	ldrd	r4, [sp]
   2a480:	ldrd	r6, [sp, #8]
   2a484:	ldrd	r8, [sp, #16]
   2a488:	ldr	sl, [sp, #24]
   2a48c:	add	sp, sp, #28
   2a490:	pop	{pc}		; (ldr pc, [sp], #4)
   2a494:	rsb	r7, r8, #256	; 0x100
   2a498:	add	r9, r2, #88	; 0x58
   2a49c:	cmp	r7, r1
   2a4a0:	add	r0, r9, r8
   2a4a4:	movcs	r7, r1
   2a4a8:	mov	r1, r4
   2a4ac:	mov	r2, r7
   2a4b0:	bl	11058 <memcpy@plt>
   2a4b4:	ldr	r1, [r5, #80]	; 0x50
   2a4b8:	add	r1, r7, r1
   2a4bc:	cmp	r1, #128	; 0x80
   2a4c0:	str	r1, [r5, #80]	; 0x50
   2a4c4:	bhi	2a4fc <__assert_fail@plt+0x19210>
   2a4c8:	add	r4, r4, r7
   2a4cc:	sub	r6, r6, r7
   2a4d0:	b	2a3d0 <__assert_fail@plt+0x190e4>
   2a4d4:	mov	r2, r5
   2a4d8:	mov	r0, r8
   2a4dc:	sub	r4, r4, #128	; 0x80
   2a4e0:	mov	r1, #128	; 0x80
   2a4e4:	bl	1fb20 <__assert_fail@plt+0xe834>
   2a4e8:	mov	r0, r8
   2a4ec:	mov	r2, r4
   2a4f0:	add	r1, r5, #216	; 0xd8
   2a4f4:	bl	11058 <memcpy@plt>
   2a4f8:	b	2a44c <__assert_fail@plt+0x19160>
   2a4fc:	mov	r2, r5
   2a500:	mov	r0, r9
   2a504:	bic	r1, r1, #127	; 0x7f
   2a508:	bl	1fb20 <__assert_fail@plt+0xe834>
   2a50c:	ldr	r3, [r5, #80]	; 0x50
   2a510:	add	r1, r8, r7
   2a514:	mov	r0, r9
   2a518:	bic	r1, r1, #127	; 0x7f
   2a51c:	add	r1, r9, r1
   2a520:	and	r3, r3, #127	; 0x7f
   2a524:	mov	r2, r3
   2a528:	str	r3, [r5, #80]	; 0x50
   2a52c:	bl	11058 <memcpy@plt>
   2a530:	b	2a4c8 <__assert_fail@plt+0x191dc>
   2a534:	mov	r7, r4
   2a538:	b	2a42c <__assert_fail@plt+0x19140>
   2a53c:	str	r4, [sp, #-24]!	; 0xffffffe8
   2a540:	mov	r4, r2
   2a544:	mov	ip, #0
   2a548:	strd	r6, [sp, #4]
   2a54c:	add	r7, pc, #220	; 0xdc
   2a550:	ldrd	r6, [r7]
   2a554:	strd	r8, [sp, #12]
   2a558:	add	r3, pc, #216	; 0xd8
   2a55c:	ldrd	r2, [r3]
   2a560:	str	lr, [sp, #20]
   2a564:	sub	sp, sp, #352	; 0x160
   2a568:	add	r9, pc, #208	; 0xd0
   2a56c:	ldrd	r8, [r9]
   2a570:	strd	r6, [sp, #8]
   2a574:	add	r7, pc, #204	; 0xcc
   2a578:	ldrd	r6, [r7]
   2a57c:	strd	r2, [sp, #16]
   2a580:	add	r3, pc, #200	; 0xc8
   2a584:	ldrd	r2, [r3]
   2a588:	strd	r8, [sp, #24]
   2a58c:	add	r9, pc, #196	; 0xc4
   2a590:	ldrd	r8, [r9]
   2a594:	strd	r6, [sp, #32]
   2a598:	add	r7, pc, #192	; 0xc0
   2a59c:	ldrd	r6, [r7]
   2a5a0:	strd	r2, [sp, #40]	; 0x28
   2a5a4:	add	r3, pc, #188	; 0xbc
   2a5a8:	ldrd	r2, [r3]
   2a5ac:	strd	r8, [sp, #48]	; 0x30
   2a5b0:	strd	r6, [sp, #56]	; 0x38
   2a5b4:	mov	r6, #0
   2a5b8:	mov	r7, #0
   2a5bc:	str	ip, [sp, #88]	; 0x58
   2a5c0:	strd	r2, [sp, #64]	; 0x40
   2a5c4:	add	r2, sp, #8
   2a5c8:	strd	r6, [sp, #72]	; 0x48
   2a5cc:	strd	r6, [sp, #80]	; 0x50
   2a5d0:	bl	2a3a4 <__assert_fail@plt+0x190b8>
   2a5d4:	add	r0, sp, #8
   2a5d8:	bl	2a1cc <__assert_fail@plt+0x18ee0>
   2a5dc:	mov	r2, r4
   2a5e0:	mov	r3, sp
   2a5e4:	add	ip, sp, #64	; 0x40
   2a5e8:	ldr	r0, [r3, #8]!
   2a5ec:	add	r2, r2, #8
   2a5f0:	ldr	r1, [r3, #4]
   2a5f4:	rev	r0, r0
   2a5f8:	cmp	r3, ip
   2a5fc:	str	r0, [r2, #-4]
   2a600:	str	r0, [sp, #4]
   2a604:	rev	r1, r1
   2a608:	str	r1, [r2, #-8]
   2a60c:	str	r1, [sp]
   2a610:	bne	2a5e8 <__assert_fail@plt+0x192fc>
   2a614:	mov	r0, r4
   2a618:	add	sp, sp, #352	; 0x160
   2a61c:	ldr	r4, [sp]
   2a620:	ldrd	r6, [sp, #4]
   2a624:	ldrd	r8, [sp, #12]
   2a628:	add	sp, sp, #20
   2a62c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a630:	vtbl.8	d12, {d12-d13}, d8
   2a634:	bvs	2a3fd8 <optarg@@GLIBC_2.4+0x25ae30>
   2a638:	strbhi	sl, [sl], #1851	; 0x73b
   2a63c:	bllt	1a16058 <optarg@@GLIBC_2.4+0x19cceb0>
   2a640:	vcmla.f32	d15, d4, d27[0], #90
   2a644:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   2a648:	svcpl	0x001d36f1
   2a64c:	strbge	pc, [pc, #-1338]	; 2a11a <__assert_fail@plt+0x18e2e>	; <UNPREDICTABLE>
   2a650:	sfmge	f0, 3, [r6, #836]!	; 0x344
   2a654:	tstpl	lr, pc, ror r2
   2a658:	blcs	fc56dc <optarg@@GLIBC_2.4+0xf7c534>
   2a65c:	blls	184894 <optarg@@GLIBC_2.4+0x13b6ec>
   2a660:	blx	1099c16 <optarg@@GLIBC_2.4+0x1050a6e>
   2a664:	svcne	0x0083d9ab
   2a668:	cmnne	lr, #1073741854	; 0x4000001e
   2a66c:	blpl	ff85dad8 <optarg@@GLIBC_2.4+0xff814930>
   2a670:	str	r4, [sp, #-24]!	; 0xffffffe8
   2a674:	mov	r4, r2
   2a678:	mov	ip, #0
   2a67c:	strd	r6, [sp, #4]
   2a680:	add	r7, pc, #224	; 0xe0
   2a684:	ldrd	r6, [r7]
   2a688:	strd	r8, [sp, #12]
   2a68c:	add	r3, pc, #220	; 0xdc
   2a690:	ldrd	r2, [r3]
   2a694:	str	lr, [sp, #20]
   2a698:	sub	sp, sp, #352	; 0x160
   2a69c:	add	r9, pc, #212	; 0xd4
   2a6a0:	ldrd	r8, [r9]
   2a6a4:	strd	r6, [sp, #8]
   2a6a8:	add	r7, pc, #208	; 0xd0
   2a6ac:	ldrd	r6, [r7]
   2a6b0:	strd	r2, [sp, #16]
   2a6b4:	add	r3, pc, #204	; 0xcc
   2a6b8:	ldrd	r2, [r3]
   2a6bc:	strd	r8, [sp, #24]
   2a6c0:	add	r9, pc, #200	; 0xc8
   2a6c4:	ldrd	r8, [r9]
   2a6c8:	strd	r6, [sp, #32]
   2a6cc:	add	r7, pc, #196	; 0xc4
   2a6d0:	ldrd	r6, [r7]
   2a6d4:	strd	r2, [sp, #40]	; 0x28
   2a6d8:	add	r3, pc, #192	; 0xc0
   2a6dc:	ldrd	r2, [r3]
   2a6e0:	strd	r8, [sp, #48]	; 0x30
   2a6e4:	strd	r6, [sp, #56]	; 0x38
   2a6e8:	mov	r6, #0
   2a6ec:	mov	r7, #0
   2a6f0:	str	ip, [sp, #88]	; 0x58
   2a6f4:	strd	r2, [sp, #64]	; 0x40
   2a6f8:	add	r2, sp, #8
   2a6fc:	strd	r6, [sp, #72]	; 0x48
   2a700:	strd	r6, [sp, #80]	; 0x50
   2a704:	bl	2a3a4 <__assert_fail@plt+0x190b8>
   2a708:	add	r0, sp, #8
   2a70c:	bl	2a1cc <__assert_fail@plt+0x18ee0>
   2a710:	add	r3, sp, #8
   2a714:	mov	r2, r4
   2a718:	add	ip, r4, #48	; 0x30
   2a71c:	ldrd	r0, [r3]
   2a720:	add	r2, r2, #8
   2a724:	add	r3, r3, #8
   2a728:	rev	r0, r0
   2a72c:	rev	r1, r1
   2a730:	str	r1, [r2, #-8]
   2a734:	str	r0, [r2, #-4]
   2a738:	cmp	r2, ip
   2a73c:	str	r1, [sp]
   2a740:	str	r0, [sp, #4]
   2a744:	bne	2a71c <__assert_fail@plt+0x19430>
   2a748:	mov	r0, r4
   2a74c:	add	sp, sp, #352	; 0x160
   2a750:	ldr	r4, [sp]
   2a754:	ldrd	r6, [sp, #4]
   2a758:	ldrd	r8, [sp, #12]
   2a75c:	add	sp, sp, #20
   2a760:	pop	{pc}		; (ldr pc, [sp], #4)
   2a764:	nop	{0}
   2a768:	ldrdgt	r9, [r5, -r8]
   2a76c:	blgt	fef11ce8 <optarg@@GLIBC_2.4+0xfeec8b40>
   2a770:	ldrbtcc	sp, [ip], -r7, lsl #10
   2a774:	addsvs	r2, sl, #688128	; 0xa8000
   2a778:	rsbscc	sp, r0, r7, lsl sp
   2a77c:	cmpls	r9, sl, asr r1
   2a780:			; <UNDEFINED> instruction: 0xf70e5939
   2a784:	strne	lr, [pc, #-3288]!	; 29ab4 <__assert_fail@plt+0x187c8>
   2a788:			; <UNDEFINED> instruction: 0xffc00b31
   2a78c:	ldrvs	r2, [r3, -r7, ror #12]!
   2a790:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   2a794:			; <UNDEFINED> instruction: 0x8eb44a87
   2a798:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   2a79c:	blle	335fd8 <optarg@@GLIBC_2.4+0x2ece30>
   2a7a0:	cdplt	15, 15, cr4, cr10, cr4, {5}
   2a7a4:			; <UNDEFINED> instruction: 0x47b5481d
   2a7a8:	strd	r4, [sp, #-20]!	; 0xffffffec
   2a7ac:	mov	r5, r0
   2a7b0:	movw	r0, #32840	; 0x8048
   2a7b4:	strd	r6, [sp, #8]
   2a7b8:	mov	r7, r1
   2a7bc:	str	lr, [sp, #16]
   2a7c0:	sub	sp, sp, #180	; 0xb4
   2a7c4:	bl	34844 <__assert_fail@plt+0x23558>
   2a7c8:	subs	r6, r0, #0
   2a7cc:	moveq	r0, #1
   2a7d0:	beq	2a840 <__assert_fail@plt+0x19554>
   2a7d4:	add	r0, sp, #4
   2a7d8:	bl	2a890 <__assert_fail@plt+0x195a4>
   2a7dc:	mov	r4, #0
   2a7e0:	b	2a7f8 <__assert_fail@plt+0x1950c>
   2a7e4:	cmp	r0, #0
   2a7e8:	ldr	r3, [r5]
   2a7ec:	beq	2a82c <__assert_fail@plt+0x19540>
   2a7f0:	tst	r3, #16
   2a7f4:	bne	2a854 <__assert_fail@plt+0x19568>
   2a7f8:	rsb	r2, r4, #32768	; 0x8000
   2a7fc:	add	r0, r6, r4
   2a800:	mov	r3, r5
   2a804:	mov	r1, #1
   2a808:	bl	112b0 <fread_unlocked@plt>
   2a80c:	add	r4, r4, r0
   2a810:	cmp	r4, #32768	; 0x8000
   2a814:	bne	2a7e4 <__assert_fail@plt+0x194f8>
   2a818:	mov	r1, r4
   2a81c:	add	r2, sp, #4
   2a820:	mov	r0, r6
   2a824:	bl	2a964 <__assert_fail@plt+0x19678>
   2a828:	b	2a7dc <__assert_fail@plt+0x194f0>
   2a82c:	tst	r3, #32
   2a830:	beq	2a854 <__assert_fail@plt+0x19568>
   2a834:	mov	r0, r6
   2a838:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   2a83c:	mov	r0, #1
   2a840:	add	sp, sp, #180	; 0xb4
   2a844:	ldrd	r4, [sp]
   2a848:	ldrd	r6, [sp, #8]
   2a84c:	add	sp, sp, #16
   2a850:	pop	{pc}		; (ldr pc, [sp], #4)
   2a854:	cmp	r4, #0
   2a858:	bne	2a878 <__assert_fail@plt+0x1958c>
   2a85c:	mov	r1, r7
   2a860:	add	r0, sp, #4
   2a864:	bl	2d7a4 <__assert_fail@plt+0x1c4b8>
   2a868:	mov	r0, r6
   2a86c:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   2a870:	mov	r0, #0
   2a874:	b	2a840 <__assert_fail@plt+0x19554>
   2a878:	mov	r1, r4
   2a87c:	add	r2, sp, #4
   2a880:	mov	r0, r6
   2a884:	bl	2d830 <__assert_fail@plt+0x1c544>
   2a888:	b	2a85c <__assert_fail@plt+0x19570>
   2a88c:	andeq	r0, r0, r0
   2a890:	movw	ip, #5743	; 0x166f
   2a894:	movt	ip, #29568	; 0x7380
   2a898:	push	{lr}		; (str lr, [sp, #-4]!)
   2a89c:	movw	r1, #45753	; 0xb2b9
   2a8a0:	movt	r1, #18708	; 0x4914
   2a8a4:	movw	r2, #17111	; 0x42d7
   2a8a8:	movt	r2, #5924	; 0x1724
   2a8ac:	str	ip, [r0]
   2a8b0:	mov	r3, #1536	; 0x600
   2a8b4:	movt	r3, #55946	; 0xda8a
   2a8b8:	movw	lr, #12476	; 0x30bc
   2a8bc:	movt	lr, #43375	; 0xa96f
   2a8c0:	movw	ip, #14506	; 0x38aa
   2a8c4:	movt	ip, #5681	; 0x1631
   2a8c8:	stmib	r0, {r1, r2, r3, lr}
   2a8cc:	mov	r3, #0
   2a8d0:	movw	r1, #61005	; 0xee4d
   2a8d4:	movt	r1, #58253	; 0xe38d
   2a8d8:	movw	r2, #3662	; 0xe4e
   2a8dc:	movt	r2, #45307	; 0xb0fb
   2a8e0:	str	ip, [r0, #20]
   2a8e4:	str	r1, [r0, #24]
   2a8e8:	strd	r2, [r0, #28]
   2a8ec:	str	r3, [r0, #36]	; 0x24
   2a8f0:	str	r3, [r0, #40]	; 0x28
   2a8f4:	pop	{pc}		; (ldr pc, [sp], #4)
   2a8f8:	mov	r3, r0
   2a8fc:	mov	r0, r1
   2a900:	ldr	r2, [r3]
   2a904:	rev	r2, r2
   2a908:	str	r2, [r1]
   2a90c:	ldr	r2, [r3, #4]
   2a910:	rev	r2, r2
   2a914:	str	r2, [r1, #4]
   2a918:	ldr	r2, [r3, #8]
   2a91c:	rev	r2, r2
   2a920:	str	r2, [r1, #8]
   2a924:	ldr	r2, [r3, #12]
   2a928:	rev	r2, r2
   2a92c:	str	r2, [r1, #12]
   2a930:	ldr	r2, [r3, #16]
   2a934:	rev	r2, r2
   2a938:	str	r2, [r1, #16]
   2a93c:	ldr	r2, [r3, #20]
   2a940:	rev	r2, r2
   2a944:	str	r2, [r1, #20]
   2a948:	ldr	r2, [r3, #24]
   2a94c:	rev	r2, r2
   2a950:	str	r2, [r1, #24]
   2a954:	ldr	r3, [r3, #28]
   2a958:	rev	r3, r3
   2a95c:	str	r3, [r1, #28]
   2a960:	bx	lr
   2a964:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2a968:	mov	r4, r2
   2a96c:	bic	r3, r1, #3
   2a970:	ldr	ip, [r2, #36]	; 0x24
   2a974:	strd	r6, [sp, #8]
   2a978:	strd	r8, [sp, #16]
   2a97c:	strd	sl, [sp, #24]
   2a980:	str	lr, [sp, #32]
   2a984:	sub	sp, sp, #236	; 0xec
   2a988:	add	lr, r0, r3
   2a98c:	ldr	r9, [r2]
   2a990:	str	r2, [sp, #188]	; 0xbc
   2a994:	ldr	r8, [r2, #4]
   2a998:	ldr	r7, [r2, #16]
   2a99c:	ldr	fp, [r2, #24]
   2a9a0:	ldr	sl, [r2, #28]
   2a9a4:	ldr	r2, [r2, #32]
   2a9a8:	adds	r2, r2, r1
   2a9ac:	movcs	r1, #1
   2a9b0:	movcc	r1, #0
   2a9b4:	add	ip, ip, r1
   2a9b8:	cmp	r0, lr
   2a9bc:	str	r2, [r4, #32]
   2a9c0:	ldr	r1, [r4, #8]
   2a9c4:	str	ip, [r4, #36]	; 0x24
   2a9c8:	ldr	lr, [r4, #12]
   2a9cc:	ldr	r2, [r4, #20]
   2a9d0:	bcs	2d6d4 <__assert_fail@plt+0x1c3e8>
   2a9d4:	sub	r3, r3, #1
   2a9d8:	add	ip, r0, #128	; 0x80
   2a9dc:	str	r1, [sp, #80]	; 0x50
   2a9e0:	bic	r3, r3, #63	; 0x3f
   2a9e4:	add	r0, r0, #64	; 0x40
   2a9e8:	str	r7, [sp, #156]	; 0x9c
   2a9ec:	add	r3, r3, ip
   2a9f0:	mov	r4, r7
   2a9f4:	str	r0, [sp, #4]
   2a9f8:	mov	r0, r2
   2a9fc:	str	fp, [sp, #92]	; 0x5c
   2aa00:	str	r3, [sp, #192]	; 0xc0
   2aa04:	movw	r3, #17689	; 0x4519
   2aa08:	movt	r3, #31180	; 0x79cc
   2aa0c:	str	r9, [sp, #144]	; 0x90
   2aa10:	str	r8, [sp, #148]	; 0x94
   2aa14:	str	r3, [sp, #196]	; 0xc4
   2aa18:	movw	r3, #35378	; 0x8a32
   2aa1c:	movt	r3, #62360	; 0xf398
   2aa20:	str	r2, [sp, #160]	; 0xa0
   2aa24:	str	sl, [sp, #164]	; 0xa4
   2aa28:	str	r3, [sp, #200]	; 0xc8
   2aa2c:	movw	r3, #5221	; 0x1465
   2aa30:	movt	r3, #59185	; 0xe731
   2aa34:	str	r3, [sp, #204]	; 0xcc
   2aa38:	movw	r3, #10443	; 0x28cb
   2aa3c:	movt	r3, #52834	; 0xce62
   2aa40:	str	r3, [sp, #208]	; 0xd0
   2aa44:	movw	r3, #20887	; 0x5197
   2aa48:	movt	r3, #40132	; 0x9cc4
   2aa4c:	str	r3, [sp, #212]	; 0xd4
   2aa50:	movw	r3, #41775	; 0xa32f
   2aa54:	movt	r3, #14728	; 0x3988
   2aa58:	str	r3, [sp, #216]	; 0xd8
   2aa5c:	movw	r3, #18014	; 0x465e
   2aa60:	movt	r3, #29457	; 0x7311
   2aa64:	str	r3, [sp, #220]	; 0xdc
   2aa68:	movw	r3, #36028	; 0x8cbc
   2aa6c:	movt	r3, #58914	; 0xe622
   2aa70:	str	r3, [sp, #224]	; 0xe0
   2aa74:	movw	r3, #6521	; 0x1979
   2aa78:	movt	r3, #52293	; 0xcc45
   2aa7c:	str	r3, [sp, #228]	; 0xe4
   2aa80:	mov	r3, lr
   2aa84:	mov	lr, fp
   2aa88:	mov	r7, r3
   2aa8c:	str	r3, [sp, #152]	; 0x98
   2aa90:	eor	ip, lr, r4
   2aa94:	ror	fp, r0, #13
   2aa98:	ldr	r5, [sp, #4]
   2aa9c:	eor	r0, r0, ip
   2aaa0:	ldr	ip, [sp, #4]
   2aaa4:	ldr	r2, [sp, #196]	; 0xc4
   2aaa8:	ldr	r3, [r5, #-64]	; 0xffffffc0
   2aaac:	ldr	ip, [ip, #-60]	; 0xffffffc4
   2aab0:	add	r6, r4, r2
   2aab4:	eor	r2, r9, r8
   2aab8:	ldr	r5, [r5, #-48]	; 0xffffffd0
   2aabc:	eor	r2, r2, r1
   2aac0:	str	r3, [sp, #8]
   2aac4:	ror	r3, r9, #20
   2aac8:	add	r6, r6, r3
   2aacc:	ror	r6, r6, #25
   2aad0:	str	ip, [sp, #28]
   2aad4:	ror	ip, r8, #23
   2aad8:	movw	r8, #13043	; 0x32f3
   2aadc:	movt	r8, #39050	; 0x988a
   2aae0:	str	r5, [sp, #12]
   2aae4:	eor	r5, fp, r4
   2aae8:	ror	r4, r4, #13
   2aaec:	str	r8, [sp, #16]
   2aaf0:	ldr	r8, [sp, #8]
   2aaf4:	str	r4, [sp, #20]
   2aaf8:	ldr	r4, [sp, #12]
   2aafc:	rev	r8, r8
   2ab00:	str	r8, [sp, #24]
   2ab04:	add	r8, r0, r8
   2ab08:	eor	r0, r3, r6
   2ab0c:	ldr	r3, [sp, #4]
   2ab10:	ldr	r3, [r3, #-44]	; 0xffffffd4
   2ab14:	str	r3, [sp, #32]
   2ab18:	rev	r3, r4
   2ab1c:	ldr	r4, [sp, #24]
   2ab20:	str	r3, [sp, #12]
   2ab24:	add	r3, r8, r6
   2ab28:	ror	r8, r9, #23
   2ab2c:	ldr	r6, [sp, #12]
   2ab30:	add	r3, r3, sl
   2ab34:	ldr	sl, [sp, #4]
   2ab38:	eor	r6, r4, r6
   2ab3c:	add	r6, r2, r6
   2ab40:	ldr	r2, [sp, #28]
   2ab44:	add	r6, r6, r0
   2ab48:	eor	r0, ip, r9
   2ab4c:	add	r6, r6, r7
   2ab50:	ldr	r4, [sl, #-56]	; 0xffffffc8
   2ab54:	ror	sl, r3, #15
   2ab58:	eor	r0, r0, r6
   2ab5c:	ldr	r7, [sp, #32]
   2ab60:	eor	sl, sl, r3, ror #23
   2ab64:	rev	r2, r2
   2ab68:	add	lr, lr, r2
   2ab6c:	eor	r3, r3, sl
   2ab70:	str	r4, [sp, #8]
   2ab74:	mov	r4, r2
   2ab78:	eor	r5, r5, r3
   2ab7c:	add	r5, r5, lr
   2ab80:	rev	r7, r7
   2ab84:	str	r7, [sp, #32]
   2ab88:	eor	r7, r2, r7
   2ab8c:	str	r4, [sp, #72]	; 0x48
   2ab90:	add	r7, r7, r1
   2ab94:	ldr	r4, [sp, #4]
   2ab98:	add	r0, r0, r7
   2ab9c:	ror	r7, r6, #23
   2aba0:	ldr	r2, [sp, #4]
   2aba4:	ldr	r9, [r4, #-52]	; 0xffffffcc
   2aba8:	ldr	r2, [r2, #-40]	; 0xffffffd8
   2abac:	str	r2, [sp, #36]	; 0x24
   2abb0:	ror	r2, r6, #20
   2abb4:	str	r9, [sp, #28]
   2abb8:	ror	r9, r3, #13
   2abbc:	ldr	r1, [sp, #8]
   2abc0:	ldr	sl, [sp, #200]	; 0xc8
   2abc4:	ldr	lr, [r4, #-36]	; 0xffffffdc
   2abc8:	rev	r1, r1
   2abcc:	mov	r4, r1
   2abd0:	ldr	r1, [sp, #20]
   2abd4:	add	sl, r2, sl
   2abd8:	add	fp, fp, r4
   2abdc:	add	sl, sl, r3
   2abe0:	ror	sl, sl, #25
   2abe4:	str	lr, [sp, #40]	; 0x28
   2abe8:	str	r4, [sp, #76]	; 0x4c
   2abec:	add	r5, sl, r5
   2abf0:	eor	lr, r2, sl
   2abf4:	ldr	sl, [sp, #4]
   2abf8:	eor	r3, r3, r1
   2abfc:	add	lr, lr, r0
   2ac00:	ldr	r1, [sp, #36]	; 0x24
   2ac04:	ror	r0, lr, #20
   2ac08:	ldr	r2, [sl, #-32]	; 0xffffffe0
   2ac0c:	rev	r1, r1
   2ac10:	mov	sl, r1
   2ac14:	eor	r1, r6, r8
   2ac18:	mov	r6, r4
   2ac1c:	eor	r1, r1, lr
   2ac20:	eor	r6, r6, sl
   2ac24:	str	sl, [sp, #36]	; 0x24
   2ac28:	add	ip, r6, ip
   2ac2c:	str	r2, [sp, #44]	; 0x2c
   2ac30:	ror	r2, r5, #15
   2ac34:	add	ip, r1, ip
   2ac38:	ldr	r1, [sp, #4]
   2ac3c:	ror	r6, lr, #23
   2ac40:	eor	r2, r2, r5, ror #23
   2ac44:	eor	lr, lr, r7
   2ac48:	ldr	sl, [sp, #204]	; 0xcc
   2ac4c:	eor	r2, r2, r5
   2ac50:	eor	r3, r3, r2
   2ac54:	ldr	r5, [r1, #-28]	; 0xffffffe4
   2ac58:	add	fp, r3, fp
   2ac5c:	ldr	r3, [sp, #28]
   2ac60:	add	sl, r0, sl
   2ac64:	add	r1, sl, r2
   2ac68:	ror	sl, r2, #13
   2ac6c:	ror	r1, r1, #25
   2ac70:	str	r5, [sp, #48]	; 0x30
   2ac74:	eor	r5, r2, r9
   2ac78:	ldr	r2, [sp, #20]
   2ac7c:	add	fp, r1, fp
   2ac80:	eor	r1, r1, r0
   2ac84:	rev	r3, r3
   2ac88:	add	ip, r1, ip
   2ac8c:	ldr	r1, [sp, #40]	; 0x28
   2ac90:	ror	r0, ip, #20
   2ac94:	eor	lr, lr, ip
   2ac98:	str	r3, [sp, #8]
   2ac9c:	add	r4, r2, r3
   2aca0:	ldr	r3, [sp, #4]
   2aca4:	rev	r1, r1
   2aca8:	str	r1, [sp, #40]	; 0x28
   2acac:	ldr	r2, [r3, #-24]	; 0xffffffe8
   2acb0:	ldr	r3, [sp, #8]
   2acb4:	str	r2, [sp, #20]
   2acb8:	ror	r2, fp, #15
   2acbc:	eor	r3, r3, r1
   2acc0:	ldr	r1, [sp, #208]	; 0xd0
   2acc4:	eor	r2, r2, fp, ror #23
   2acc8:	add	r8, r3, r8
   2accc:	eor	r2, r2, fp
   2acd0:	ldr	fp, [sp, #12]
   2acd4:	add	r8, lr, r8
   2acd8:	eor	r5, r5, r2
   2acdc:	ror	lr, ip, #23
   2ace0:	eor	ip, ip, r6
   2ace4:	add	r4, r5, r4
   2ace8:	ldr	r5, [sp, #44]	; 0x2c
   2acec:	add	r3, r0, r1
   2acf0:	ldr	r1, [sp, #4]
   2acf4:	add	r3, r3, r2
   2acf8:	add	r9, r9, fp
   2acfc:	rev	r5, r5
   2ad00:	ldr	fp, [r1, #-20]	; 0xffffffec
   2ad04:	ror	r1, r3, #25
   2ad08:	ldr	r3, [sp, #4]
   2ad0c:	add	r4, r1, r4
   2ad10:	eor	r1, r1, r0
   2ad14:	add	r1, r1, r8
   2ad18:	eor	ip, ip, r1
   2ad1c:	str	fp, [sp, #28]
   2ad20:	ror	fp, r2, #13
   2ad24:	eor	r2, r2, sl
   2ad28:	ldr	r3, [r3, #-16]
   2ad2c:	str	r3, [sp, #52]	; 0x34
   2ad30:	ror	r3, r4, #15
   2ad34:	ldr	r0, [sp, #12]
   2ad38:	eor	r3, r3, r4, ror #23
   2ad3c:	str	r5, [sp, #44]	; 0x2c
   2ad40:	ldr	r8, [sp, #48]	; 0x30
   2ad44:	eor	r3, r3, r4
   2ad48:	ldr	r4, [sp, #32]
   2ad4c:	eor	r2, r2, r3
   2ad50:	eor	r5, r0, r5
   2ad54:	ror	r0, r1, #20
   2ad58:	add	r2, r2, r9
   2ad5c:	add	r7, r5, r7
   2ad60:	eor	r9, r3, fp
   2ad64:	ror	r5, r1, #23
   2ad68:	rev	r8, r8
   2ad6c:	add	r7, ip, r7
   2ad70:	ldr	ip, [sp, #32]
   2ad74:	eor	r1, r1, lr
   2ad78:	str	r8, [sp, #56]	; 0x38
   2ad7c:	eor	r8, r4, r8
   2ad80:	ldr	r4, [sp, #4]
   2ad84:	add	r6, r8, r6
   2ad88:	add	sl, sl, ip
   2ad8c:	ldr	ip, [sp, #212]	; 0xd4
   2ad90:	ldr	r4, [r4, #-12]
   2ad94:	add	ip, r0, ip
   2ad98:	add	ip, ip, r3
   2ad9c:	ror	ip, ip, #25
   2ada0:	str	r4, [sp, #64]	; 0x40
   2ada4:	ror	r4, r3, #13
   2ada8:	ldr	r3, [sp, #4]
   2adac:	ldr	r8, [r3, #-8]
   2adb0:	str	r8, [sp, #68]	; 0x44
   2adb4:	add	r8, ip, r2
   2adb8:	eor	ip, ip, r0
   2adbc:	add	r7, ip, r7
   2adc0:	ldr	ip, [sp, #36]	; 0x24
   2adc4:	ror	r3, r8, #15
   2adc8:	eor	r1, r1, r7
   2adcc:	eor	r3, r3, r8, ror #23
   2add0:	add	r6, r1, r6
   2add4:	eor	r8, r8, r3
   2add8:	ldr	r3, [sp, #4]
   2addc:	add	r2, fp, ip
   2ade0:	ldr	fp, [sp, #20]
   2ade4:	str	r2, [sp, #88]	; 0x58
   2ade8:	ror	r2, r7, #20
   2adec:	rev	r0, fp
   2adf0:	ldr	fp, [sp, #28]
   2adf4:	eor	r1, ip, r0
   2adf8:	ldr	ip, [sp, #216]	; 0xd8
   2adfc:	add	lr, r1, lr
   2ae00:	str	r0, [sp, #48]	; 0x30
   2ae04:	ldr	r1, [r3, #-4]
   2ae08:	eor	r3, r9, r8
   2ae0c:	add	sl, r3, sl
   2ae10:	ldr	r9, [sp, #40]	; 0x28
   2ae14:	add	r0, r2, ip
   2ae18:	eor	ip, r7, r5
   2ae1c:	ror	r7, r7, #23
   2ae20:	add	r0, r0, r8
   2ae24:	str	r1, [sp, #84]	; 0x54
   2ae28:	ror	r1, r8, #13
   2ae2c:	eor	r8, r8, r4
   2ae30:	ror	r0, r0, #25
   2ae34:	add	r4, r4, r9
   2ae38:	rev	r9, fp
   2ae3c:	ldr	fp, [sp, #8]
   2ae40:	mov	r3, r9
   2ae44:	add	sl, r0, sl
   2ae48:	ldr	r9, [sp, #48]	; 0x30
   2ae4c:	eor	r2, r2, r0
   2ae50:	str	r3, [sp, #60]	; 0x3c
   2ae54:	add	r6, r2, r6
   2ae58:	eor	ip, ip, r6
   2ae5c:	eor	r2, r6, r7
   2ae60:	add	ip, ip, lr
   2ae64:	ldr	lr, [sp, #220]	; 0xdc
   2ae68:	eor	fp, r9, fp, ror #25
   2ae6c:	ldr	r9, [sp, #12]
   2ae70:	str	fp, [sp, #108]	; 0x6c
   2ae74:	eor	r0, r3, r9, ror #25
   2ae78:	ldr	r9, [sp, #40]	; 0x28
   2ae7c:	str	r0, [sp, #112]	; 0x70
   2ae80:	ror	r0, sl, #15
   2ae84:	eor	r3, r9, r3
   2ae88:	eor	r0, r0, sl, ror #23
   2ae8c:	add	r5, r3, r5
   2ae90:	ldr	r3, [sp, #44]	; 0x2c
   2ae94:	ror	r9, r6, #20
   2ae98:	eor	r0, r0, sl
   2ae9c:	ror	r6, r6, #23
   2aea0:	eor	r8, r8, r0
   2aea4:	add	lr, r9, lr
   2aea8:	add	lr, lr, r0
   2aeac:	ror	lr, lr, #25
   2aeb0:	add	fp, r1, r3
   2aeb4:	eor	r9, r9, lr
   2aeb8:	str	fp, [sp, #28]
   2aebc:	add	ip, r9, ip
   2aec0:	ldr	fp, [sp, #52]	; 0x34
   2aec4:	eor	r2, r2, ip
   2aec8:	add	r5, r2, r5
   2aecc:	ldr	r9, [sp, #56]	; 0x38
   2aed0:	ldr	r3, [sp, #88]	; 0x58
   2aed4:	rev	sl, fp
   2aed8:	ldr	r2, [sp, #224]	; 0xe0
   2aedc:	str	sl, [sp, #20]
   2aee0:	ror	sl, r0, #13
   2aee4:	add	fp, r8, r3
   2aee8:	ldr	r8, [sp, #56]	; 0x38
   2aeec:	eor	r3, r0, r1
   2aef0:	add	fp, lr, fp
   2aef4:	ldr	r1, [sp, #20]
   2aef8:	ldr	r0, [sp, #44]	; 0x2c
   2aefc:	add	r8, sl, r8
   2af00:	ldr	lr, [sp, #64]	; 0x40
   2af04:	str	r8, [sp, #88]	; 0x58
   2af08:	ldr	r8, [sp, #32]
   2af0c:	eor	r0, r0, r1
   2af10:	add	r7, r0, r7
   2af14:	eor	r0, ip, r6
   2af18:	rev	lr, lr
   2af1c:	eor	r9, r9, lr
   2af20:	eor	r1, r1, r8, ror #25
   2af24:	str	lr, [sp, #52]	; 0x34
   2af28:	add	lr, r9, r6
   2af2c:	ldr	r6, [sp, #36]	; 0x24
   2af30:	ror	r8, ip, #20
   2af34:	ror	ip, ip, #23
   2af38:	str	r1, [sp, #116]	; 0x74
   2af3c:	ror	r1, fp, #15
   2af40:	add	r2, r8, r2
   2af44:	eor	r1, r1, fp, ror #23
   2af48:	eor	fp, fp, r1
   2af4c:	ldr	r1, [sp, #52]	; 0x34
   2af50:	eor	r3, r3, fp
   2af54:	ror	r9, fp, #13
   2af58:	add	r4, r3, r4
   2af5c:	eor	r6, r1, r6, ror #25
   2af60:	movw	r1, #26087	; 0x65e7
   2af64:	movt	r1, #12564	; 0x3114
   2af68:	str	r6, [sp, #120]	; 0x78
   2af6c:	add	r6, r2, fp
   2af70:	eor	r2, fp, sl
   2af74:	ror	r6, r6, #25
   2af78:	ldr	fp, [sp, #68]	; 0x44
   2af7c:	add	r3, r6, r4
   2af80:	eor	r4, r8, r6
   2af84:	ldr	r6, [sp, #48]	; 0x30
   2af88:	add	r4, r4, r5
   2af8c:	ror	sl, r3, #15
   2af90:	eor	r8, r0, r4
   2af94:	eor	r0, r4, ip
   2af98:	rev	fp, fp
   2af9c:	add	r7, r8, r7
   2afa0:	ldr	r8, [sp, #228]	; 0xe4
   2afa4:	eor	sl, sl, r3, ror #23
   2afa8:	add	r5, r9, r6
   2afac:	eor	r6, r6, fp
   2afb0:	str	fp, [sp, #64]	; 0x40
   2afb4:	add	ip, r6, ip
   2afb8:	eor	r3, r3, sl
   2afbc:	ldr	sl, [sp, #40]	; 0x28
   2afc0:	eor	r2, r2, r3
   2afc4:	str	ip, [sp, #96]	; 0x60
   2afc8:	str	r5, [sp, #100]	; 0x64
   2afcc:	ror	r5, r4, #20
   2afd0:	ldr	ip, [sp, #28]
   2afd4:	ror	r4, r4, #23
   2afd8:	add	r8, r5, r8
   2afdc:	eor	sl, fp, sl, ror #25
   2afe0:	add	r8, r8, r3
   2afe4:	ror	fp, r3, #13
   2afe8:	eor	r3, r3, r9
   2afec:	ror	r8, r8, #25
   2aff0:	str	sl, [sp, #124]	; 0x7c
   2aff4:	add	r2, r2, ip
   2aff8:	movw	ip, #52174	; 0xcbce
   2affc:	movt	ip, #25128	; 0x6228
   2b000:	add	r2, r8, r2
   2b004:	eor	r8, r8, r5
   2b008:	ror	r5, r2, #15
   2b00c:	add	r8, r8, r7
   2b010:	ldr	r7, [sp, #60]	; 0x3c
   2b014:	eor	r0, r0, r8
   2b018:	ror	sl, r8, #20
   2b01c:	eor	r6, r8, r4
   2b020:	add	r9, r0, lr
   2b024:	ldr	r0, [sp, #16]
   2b028:	eor	r5, r5, r2, ror #23
   2b02c:	ldr	lr, [sp, #84]	; 0x54
   2b030:	eor	r2, r2, r5
   2b034:	add	r7, fp, r7
   2b038:	eor	r3, r3, r2
   2b03c:	add	r0, sl, r0
   2b040:	str	r0, [sp, #16]
   2b044:	ror	r0, r8, #23
   2b048:	str	r7, [sp, #104]	; 0x68
   2b04c:	rev	r7, lr
   2b050:	str	r0, [sp, #28]
   2b054:	ldr	r0, [sp, #60]	; 0x3c
   2b058:	ldr	r5, [sp, #24]
   2b05c:	str	r7, [sp, #68]	; 0x44
   2b060:	ldr	r8, [sp, #40]	; 0x28
   2b064:	eor	lr, r0, r7
   2b068:	ldr	r0, [sp, #16]
   2b06c:	eor	r8, r5, r8
   2b070:	ldr	r5, [sp, #44]	; 0x2c
   2b074:	eor	r5, r7, r5, ror #25
   2b078:	add	r7, r0, r2
   2b07c:	ldr	r0, [sp, #88]	; 0x58
   2b080:	ror	r7, r7, #25
   2b084:	str	r5, [sp, #128]	; 0x80
   2b088:	ror	r5, r2, #13
   2b08c:	eor	r2, r2, fp
   2b090:	add	r3, r3, r0
   2b094:	add	r0, lr, r4
   2b098:	ldr	lr, [sp, #52]	; 0x34
   2b09c:	add	r3, r7, r3
   2b0a0:	str	r0, [sp, #84]	; 0x54
   2b0a4:	eor	r0, sl, r7
   2b0a8:	ror	r4, r3, #15
   2b0ac:	ldr	sl, [sp, #108]	; 0x6c
   2b0b0:	add	r0, r0, r9
   2b0b4:	eor	r6, r6, r0
   2b0b8:	ror	r7, r0, #20
   2b0bc:	eor	r8, r8, lr, ror #17
   2b0c0:	movw	lr, #38812	; 0x979c
   2b0c4:	movt	lr, #50257	; 0xc451
   2b0c8:	ldr	r9, [sp, #96]	; 0x60
   2b0cc:	add	r1, r7, r1
   2b0d0:	str	lr, [sp, #88]	; 0x58
   2b0d4:	eor	fp, sl, r8
   2b0d8:	ldr	sl, [sp, #20]
   2b0dc:	eor	fp, fp, r8, ror #17
   2b0e0:	ldr	lr, [sp, #28]
   2b0e4:	add	r6, r6, r9
   2b0e8:	eor	r8, fp, r8, ror #9
   2b0ec:	ldr	r9, [sp, #44]	; 0x2c
   2b0f0:	add	sl, r5, sl
   2b0f4:	str	r8, [sp, #16]
   2b0f8:	str	sl, [sp, #108]	; 0x6c
   2b0fc:	eor	sl, r4, r3, ror #23
   2b100:	eor	r4, r0, lr
   2b104:	ldr	fp, [sp, #64]	; 0x40
   2b108:	ror	r0, r0, #23
   2b10c:	str	r4, [sp, #24]
   2b110:	eor	r3, r3, sl
   2b114:	ldr	r4, [sp, #72]	; 0x48
   2b118:	ror	sl, r3, #13
   2b11c:	add	r1, r1, r3
   2b120:	eor	r2, r2, r3
   2b124:	eor	r3, r3, r5
   2b128:	ror	r1, r1, #25
   2b12c:	mov	r5, r8
   2b130:	ldr	r8, [sp, #20]
   2b134:	str	r0, [sp, #28]
   2b138:	movw	r0, #12089	; 0x2f39
   2b13c:	movt	r0, #34979	; 0x88a3
   2b140:	eor	r9, r4, r9
   2b144:	ldr	r4, [sp, #100]	; 0x64
   2b148:	eor	r9, r9, fp, ror #17
   2b14c:	eor	fp, r7, r1
   2b150:	eor	r8, r5, r8
   2b154:	ldr	r5, [sp, #52]	; 0x34
   2b158:	add	fp, fp, r6
   2b15c:	add	r6, r8, lr
   2b160:	ror	r8, fp, #20
   2b164:	ldr	r7, [sp, #56]	; 0x38
   2b168:	add	r2, r2, r4
   2b16c:	str	r6, [sp, #72]	; 0x48
   2b170:	add	ip, r8, ip
   2b174:	add	r2, r1, r2
   2b178:	ldr	r1, [sp, #16]
   2b17c:	add	r4, sl, r5
   2b180:	ror	r5, r2, #15
   2b184:	ldr	lr, [sp, #84]	; 0x54
   2b188:	str	r4, [sp, #96]	; 0x60
   2b18c:	eor	r4, r1, r7, ror #25
   2b190:	ldr	r1, [sp, #28]
   2b194:	str	r4, [sp, #132]	; 0x84
   2b198:	ldr	r4, [sp, #24]
   2b19c:	eor	r6, fp, r1
   2b1a0:	eor	r1, r5, r2, ror #23
   2b1a4:	ldr	r5, [sp, #112]	; 0x70
   2b1a8:	eor	r2, r2, r1
   2b1ac:	movw	r1, #24179	; 0x5e73
   2b1b0:	movt	r1, #4422	; 0x1146
   2b1b4:	add	ip, ip, r2
   2b1b8:	eor	r4, r4, fp
   2b1bc:	eor	r3, r3, r2
   2b1c0:	ror	ip, ip, #25
   2b1c4:	add	r4, r4, lr
   2b1c8:	ldr	lr, [sp, #76]	; 0x4c
   2b1cc:	eor	r5, r5, r9
   2b1d0:	str	r1, [sp, #84]	; 0x54
   2b1d4:	eor	r5, r5, r9, ror #17
   2b1d8:	eor	r7, lr, r7
   2b1dc:	ror	lr, fp, #23
   2b1e0:	ror	fp, r2, #13
   2b1e4:	eor	r2, r2, sl
   2b1e8:	ldr	sl, [sp, #104]	; 0x68
   2b1ec:	str	lr, [sp, #76]	; 0x4c
   2b1f0:	add	r3, r3, sl
   2b1f4:	eor	sl, r5, r9, ror #9
   2b1f8:	ldr	r9, [sp, #64]	; 0x40
   2b1fc:	add	r3, ip, r3
   2b200:	mov	r1, sl
   2b204:	eor	sl, r8, ip
   2b208:	ldr	r8, [sp, #68]	; 0x44
   2b20c:	add	sl, sl, r4
   2b210:	ldr	r4, [sp, #52]	; 0x34
   2b214:	ror	ip, sl, #20
   2b218:	eor	r6, r6, sl
   2b21c:	add	r5, fp, r9
   2b220:	str	r1, [sp, #24]
   2b224:	ldr	r9, [sp, #72]	; 0x48
   2b228:	eor	r7, r7, r8, ror #17
   2b22c:	str	r5, [sp, #104]	; 0x68
   2b230:	ror	r5, r3, #15
   2b234:	eor	r8, r1, r4
   2b238:	eor	r4, sl, lr
   2b23c:	ldr	lr, [sp, #28]
   2b240:	eor	r5, r5, r3, ror #23
   2b244:	add	r6, r6, r9
   2b248:	eor	r3, r3, r5
   2b24c:	ldr	r5, [sp, #48]	; 0x30
   2b250:	eor	r2, r2, r3
   2b254:	add	r8, r8, lr
   2b258:	ldr	lr, [sp, #88]	; 0x58
   2b25c:	add	lr, ip, lr
   2b260:	mov	r1, lr
   2b264:	ldr	lr, [sp, #116]	; 0x74
   2b268:	eor	r9, lr, r7
   2b26c:	ror	lr, sl, #23
   2b270:	ldr	sl, [sp, #8]
   2b274:	eor	r9, r9, r7, ror #17
   2b278:	str	lr, [sp, #72]	; 0x48
   2b27c:	add	lr, r1, r3
   2b280:	ldr	r1, [sp, #108]	; 0x6c
   2b284:	ror	lr, lr, #25
   2b288:	eor	r5, sl, r5
   2b28c:	ror	sl, r3, #13
   2b290:	eor	r3, r3, fp
   2b294:	eor	ip, ip, lr
   2b298:	eor	fp, r9, r7, ror #9
   2b29c:	movw	r9, #48358	; 0xbce6
   2b2a0:	movt	r9, #8844	; 0x228c
   2b2a4:	add	r6, ip, r6
   2b2a8:	eor	r4, r4, r6
   2b2ac:	ror	ip, r6, #20
   2b2b0:	add	r2, r2, r1
   2b2b4:	str	fp, [sp, #28]
   2b2b8:	add	r4, r4, r8
   2b2bc:	add	r2, lr, r2
   2b2c0:	ldr	lr, [sp, #16]
   2b2c4:	add	r0, ip, r0
   2b2c8:	ror	r7, r2, #15
   2b2cc:	ldr	r8, [sp, #76]	; 0x4c
   2b2d0:	eor	r7, r7, r2, ror #23
   2b2d4:	ldr	r1, [sp, #96]	; 0x60
   2b2d8:	eor	r5, r5, lr, ror #17
   2b2dc:	mov	lr, fp
   2b2e0:	eor	r2, r2, r7
   2b2e4:	ldr	fp, [sp, #64]	; 0x40
   2b2e8:	add	r0, r0, r2
   2b2ec:	eor	r3, r3, r2
   2b2f0:	ror	r0, r0, #25
   2b2f4:	ldr	r7, [sp, #68]	; 0x44
   2b2f8:	add	r3, r3, r1
   2b2fc:	add	r3, r0, r3
   2b300:	eor	r0, r0, ip
   2b304:	eor	fp, lr, fp
   2b308:	ldr	lr, [sp, #72]	; 0x48
   2b30c:	add	r4, r0, r4
   2b310:	add	fp, fp, r8
   2b314:	ldr	r8, [sp, #120]	; 0x78
   2b318:	eor	lr, r6, lr
   2b31c:	ror	r6, r6, #23
   2b320:	eor	lr, lr, r4
   2b324:	eor	r8, r8, r5
   2b328:	add	fp, lr, fp
   2b32c:	eor	r8, r8, r5, ror #17
   2b330:	str	r6, [sp, #76]	; 0x4c
   2b334:	add	r6, sl, r7
   2b338:	eor	r8, r8, r5, ror #9
   2b33c:	ldr	r5, [sp, #12]
   2b340:	str	r6, [sp, #88]	; 0x58
   2b344:	ror	r6, r2, #13
   2b348:	eor	r2, r2, sl
   2b34c:	ldr	sl, [sp, #60]	; 0x3c
   2b350:	str	r8, [sp, #8]
   2b354:	eor	r5, r5, sl
   2b358:	movw	sl, #31367	; 0x7a87
   2b35c:	movt	sl, #40330	; 0x9d8a
   2b360:	str	sl, [sp, #100]	; 0x64
   2b364:	ror	sl, r3, #15
   2b368:	ldr	r1, [sp, #24]
   2b36c:	eor	sl, sl, r3, ror #23
   2b370:	ldr	r8, [sp, #8]
   2b374:	eor	r3, r3, sl
   2b378:	ldr	ip, [sp, #48]	; 0x30
   2b37c:	eor	r2, r2, r3
   2b380:	eor	r5, r5, r1, ror #17
   2b384:	ldr	lr, [sp, #124]	; 0x7c
   2b388:	eor	r8, r8, r7
   2b38c:	ldr	r0, [sp, #72]	; 0x48
   2b390:	eor	r1, r1, ip, ror #25
   2b394:	ldr	sl, [sp, #104]	; 0x68
   2b398:	eor	r7, lr, r5
   2b39c:	ldr	lr, [sp, #16]
   2b3a0:	eor	r7, r7, r5, ror #17
   2b3a4:	add	r8, r8, r0
   2b3a8:	str	r1, [sp, #112]	; 0x70
   2b3ac:	ldr	r0, [sp, #76]	; 0x4c
   2b3b0:	add	sl, r2, sl
   2b3b4:	ror	r2, r4, #23
   2b3b8:	add	r1, lr, r6
   2b3bc:	ror	lr, r3, #13
   2b3c0:	str	r2, [sp, #12]
   2b3c4:	eor	r2, r3, r6
   2b3c8:	str	r1, [sp, #96]	; 0x60
   2b3cc:	eor	ip, r4, r0
   2b3d0:	ror	r0, r4, #20
   2b3d4:	ldr	r6, [sp, #20]
   2b3d8:	ldr	r1, [sp, #84]	; 0x54
   2b3dc:	ldr	r4, [sp, #32]
   2b3e0:	add	r1, r0, r1
   2b3e4:	add	r1, r1, r3
   2b3e8:	ror	r1, r1, #25
   2b3ec:	eor	r4, r4, r6
   2b3f0:	eor	r6, r7, r5, ror #9
   2b3f4:	movw	r5, #62735	; 0xf50f
   2b3f8:	movt	r5, #15124	; 0x3b14
   2b3fc:	eor	r0, r0, r1
   2b400:	add	fp, r0, fp
   2b404:	ldr	r0, [sp, #16]
   2b408:	ror	r3, fp, #20
   2b40c:	str	r6, [sp, #32]
   2b410:	str	r5, [sp, #104]	; 0x68
   2b414:	add	r5, r1, sl
   2b418:	ldr	r1, [sp, #28]
   2b41c:	add	r9, r3, r9
   2b420:	eor	r7, r0, r6
   2b424:	eor	r0, ip, fp
   2b428:	ldr	ip, [sp, #12]
   2b42c:	add	r8, r0, r8
   2b430:	ldr	r0, [sp, #76]	; 0x4c
   2b434:	eor	r4, r4, r1, ror #17
   2b438:	ror	r1, r5, #15
   2b43c:	orr	r6, fp, ip
   2b440:	and	sl, fp, ip
   2b444:	ror	fp, fp, #23
   2b448:	ldr	ip, [sp, #28]
   2b44c:	eor	r1, r1, r5, ror #23
   2b450:	add	r7, r7, r0
   2b454:	str	fp, [sp, #72]	; 0x48
   2b458:	eor	r1, r1, r5
   2b45c:	ldr	fp, [sp, #60]	; 0x3c
   2b460:	add	r0, r9, r1
   2b464:	ror	r0, r0, #25
   2b468:	ldr	r9, [sp, #36]	; 0x24
   2b46c:	ldr	r5, [sp, #128]	; 0x80
   2b470:	eor	fp, ip, fp, ror #25
   2b474:	eor	ip, r2, r1
   2b478:	ldr	r2, [sp, #88]	; 0x58
   2b47c:	str	fp, [sp, #120]	; 0x78
   2b480:	ror	fp, r1, #13
   2b484:	eor	r1, r1, lr
   2b488:	eor	r5, r5, r4
   2b48c:	eor	r5, r5, r4, ror #17
   2b490:	add	ip, ip, r2
   2b494:	ldr	r2, [sp, #24]
   2b498:	add	ip, r0, ip
   2b49c:	eor	r0, r0, r3
   2b4a0:	eor	r5, r5, r4, ror #9
   2b4a4:	ldr	r3, [sp, #8]
   2b4a8:	add	r0, r0, r8
   2b4ac:	movw	r8, #59934	; 0xea1e
   2b4b0:	movt	r8, #30249	; 0x7629
   2b4b4:	and	r6, r6, r0
   2b4b8:	orr	sl, r6, sl
   2b4bc:	add	r2, r2, lr
   2b4c0:	add	sl, sl, r7
   2b4c4:	str	r2, [sp, #84]	; 0x54
   2b4c8:	ldr	r2, [sp, #52]	; 0x34
   2b4cc:	str	r8, [sp, #108]	; 0x6c
   2b4d0:	ror	r8, r0, #20
   2b4d4:	ldr	r6, [sp, #72]	; 0x48
   2b4d8:	str	r5, [sp, #36]	; 0x24
   2b4dc:	ldr	r4, [sp, #72]	; 0x48
   2b4e0:	eor	r9, r9, r2
   2b4e4:	eor	r9, r9, r3, ror #17
   2b4e8:	ldr	r2, [sp, #100]	; 0x64
   2b4ec:	ror	r3, ip, #15
   2b4f0:	orr	r6, r0, r6
   2b4f4:	eor	r3, r3, ip, ror #23
   2b4f8:	eor	r3, r3, ip
   2b4fc:	and	ip, r0, r4
   2b500:	ror	r4, r0, #23
   2b504:	and	r1, r1, r3
   2b508:	ldr	r0, [sp, #8]
   2b50c:	add	r2, r8, r2
   2b510:	eor	lr, lr, r1
   2b514:	add	r2, r2, r3
   2b518:	ror	r7, r3, #13
   2b51c:	ldr	r1, [sp, #24]
   2b520:	ror	r2, r2, #25
   2b524:	eor	r3, r3, fp
   2b528:	str	r4, [sp, #76]	; 0x4c
   2b52c:	eor	r4, r1, r5
   2b530:	ldr	r1, [sp, #132]	; 0x84
   2b534:	eor	r5, r1, r9
   2b538:	ldr	r1, [sp, #20]
   2b53c:	eor	r5, r5, r9, ror #17
   2b540:	eor	r9, r5, r9, ror #9
   2b544:	eor	r0, r0, r1, ror #25
   2b548:	ldr	r1, [sp, #96]	; 0x60
   2b54c:	str	r0, [sp, #124]	; 0x7c
   2b550:	add	r0, r1, r2
   2b554:	eor	r2, r2, r8
   2b558:	ldr	r8, [sp, #32]
   2b55c:	add	sl, r2, sl
   2b560:	add	lr, lr, r0
   2b564:	ldr	r2, [sp, #52]	; 0x34
   2b568:	and	r6, r6, sl
   2b56c:	ror	r0, lr, #15
   2b570:	orr	r6, r6, ip
   2b574:	ldr	ip, [sp, #28]
   2b578:	eor	r0, r0, lr, ror #23
   2b57c:	eor	r0, r0, lr
   2b580:	ldr	lr, [sp, #40]	; 0x28
   2b584:	eor	r8, r8, r2, ror #25
   2b588:	and	r3, r3, r0
   2b58c:	ldr	r2, [sp, #12]
   2b590:	add	r1, ip, fp
   2b594:	str	r9, [sp, #12]
   2b598:	eor	fp, fp, r3
   2b59c:	ldr	r9, [sp, #64]	; 0x40
   2b5a0:	str	r8, [sp, #96]	; 0x60
   2b5a4:	ror	r8, sl, #20
   2b5a8:	ldr	ip, [sp, #76]	; 0x4c
   2b5ac:	add	r4, r4, r2
   2b5b0:	str	r1, [sp, #88]	; 0x58
   2b5b4:	add	r4, r6, r4
   2b5b8:	ldr	r6, [sp, #104]	; 0x68
   2b5bc:	eor	lr, lr, r9
   2b5c0:	ldr	r9, [sp, #12]
   2b5c4:	mov	r2, ip
   2b5c8:	and	r5, sl, ip
   2b5cc:	orr	r1, sl, r2
   2b5d0:	ldr	r3, [sp, #112]	; 0x70
   2b5d4:	eor	ip, r0, r7
   2b5d8:	add	r2, r8, r6
   2b5dc:	ror	sl, sl, #23
   2b5e0:	ldr	r6, [sp, #32]
   2b5e4:	add	r2, r2, r0
   2b5e8:	ror	r0, r0, #13
   2b5ec:	ror	r2, r2, #25
   2b5f0:	eor	lr, lr, r6, ror #17
   2b5f4:	ldr	r6, [sp, #28]
   2b5f8:	eor	r3, r3, lr
   2b5fc:	eor	r3, r3, lr, ror #17
   2b600:	eor	r6, r6, r9
   2b604:	ldr	r9, [sp, #84]	; 0x54
   2b608:	eor	lr, r3, lr, ror #9
   2b60c:	add	r9, r9, r2
   2b610:	eor	r2, r2, r8
   2b614:	ldr	r8, [sp, #36]	; 0x24
   2b618:	add	fp, fp, r9
   2b61c:	add	r2, r2, r4
   2b620:	ldr	r9, [sp, #64]	; 0x40
   2b624:	and	r1, r1, r2
   2b628:	orr	r3, r2, sl
   2b62c:	orr	r1, r1, r5
   2b630:	ldr	r4, [sp, #72]	; 0x48
   2b634:	eor	r8, r8, r9, ror #25
   2b638:	ror	r9, fp, #15
   2b63c:	add	r6, r6, r4
   2b640:	movw	r4, #54332	; 0xd43c
   2b644:	movt	r4, #60499	; 0xec53
   2b648:	add	r5, r1, r6
   2b64c:	eor	r9, r9, fp, ror #23
   2b650:	str	r4, [sp, #112]	; 0x70
   2b654:	eor	r9, r9, fp
   2b658:	str	r8, [sp, #128]	; 0x80
   2b65c:	and	ip, ip, r9
   2b660:	ror	r8, r2, #20
   2b664:	ldr	r1, [sp, #108]	; 0x6c
   2b668:	ror	r6, r9, #13
   2b66c:	str	lr, [sp, #40]	; 0x28
   2b670:	ldr	r4, [sp, #8]
   2b674:	ldr	fp, [sp, #12]
   2b678:	add	r1, r8, r1
   2b67c:	add	r1, r1, r9
   2b680:	eor	r9, r9, r0
   2b684:	add	lr, r4, r7
   2b688:	eor	r7, r7, ip
   2b68c:	ldr	ip, [sp, #40]	; 0x28
   2b690:	ror	r1, r1, #25
   2b694:	str	lr, [sp, #84]	; 0x54
   2b698:	ror	lr, r2, #23
   2b69c:	and	r2, r2, sl
   2b6a0:	eor	ip, r4, ip
   2b6a4:	ldr	r4, [sp, #68]	; 0x44
   2b6a8:	eor	fp, fp, r4, ror #25
   2b6ac:	ldr	r4, [sp, #88]	; 0x58
   2b6b0:	str	fp, [sp, #132]	; 0x84
   2b6b4:	ldr	fp, [sp, #40]	; 0x28
   2b6b8:	add	r4, r4, r1
   2b6bc:	eor	r1, r1, r8
   2b6c0:	add	r1, r1, r5
   2b6c4:	ldr	r8, [sp, #16]
   2b6c8:	add	r7, r7, r4
   2b6cc:	and	r3, r3, r1
   2b6d0:	ror	r4, r1, #20
   2b6d4:	ldr	r5, [sp, #76]	; 0x4c
   2b6d8:	orr	r2, r3, r2
   2b6dc:	ldr	r3, [sp, #44]	; 0x2c
   2b6e0:	eor	r8, fp, r8, ror #25
   2b6e4:	ror	fp, r7, #15
   2b6e8:	add	ip, ip, r5
   2b6ec:	ldr	r5, [sp, #68]	; 0x44
   2b6f0:	eor	fp, fp, r7, ror #23
   2b6f4:	str	r8, [sp, #136]	; 0x88
   2b6f8:	eor	r8, r3, r5
   2b6fc:	add	r5, r2, ip
   2b700:	ldr	ip, [sp, #36]	; 0x24
   2b704:	eor	r2, r7, fp
   2b708:	movw	r3, #43129	; 0xa879
   2b70c:	movt	r3, #55463	; 0xd8a7
   2b710:	ldr	r7, [sp, #32]
   2b714:	and	r9, r9, r2
   2b718:	str	r3, [sp, #116]	; 0x74
   2b71c:	ldr	r3, [sp, #112]	; 0x70
   2b720:	eor	r8, r8, ip, ror #17
   2b724:	ror	ip, r2, #13
   2b728:	add	r7, r7, r0
   2b72c:	eor	r0, r0, r9
   2b730:	ldr	r9, [sp, #120]	; 0x78
   2b734:	str	r7, [sp, #76]	; 0x4c
   2b738:	ror	r7, r1, #23
   2b73c:	add	r3, r4, r3
   2b740:	add	r3, r3, r2
   2b744:	eor	r2, r2, r6
   2b748:	eor	fp, r9, r8
   2b74c:	ldr	r9, [sp, #84]	; 0x54
   2b750:	ror	r3, r3, #25
   2b754:	str	r7, [sp, #72]	; 0x48
   2b758:	orr	r7, r1, lr
   2b75c:	eor	fp, fp, r8, ror #17
   2b760:	and	r1, r1, lr
   2b764:	add	r9, r9, r3
   2b768:	eor	r3, r3, r4
   2b76c:	add	r5, r3, r5
   2b770:	eor	r3, fp, r8, ror #9
   2b774:	add	r0, r0, r9
   2b778:	and	r4, r7, r5
   2b77c:	ldr	r7, [sp, #32]
   2b780:	ror	r9, r0, #15
   2b784:	orr	r4, r4, r1
   2b788:	ror	r8, r5, #20
   2b78c:	str	r3, [sp, #44]	; 0x2c
   2b790:	eor	r9, r9, r0, ror #23
   2b794:	ldr	r1, [sp, #12]
   2b798:	eor	r0, r0, r9
   2b79c:	eor	r3, r7, r3
   2b7a0:	ldr	r7, [sp, #16]
   2b7a4:	and	r2, r2, r0
   2b7a8:	add	fp, r3, sl
   2b7ac:	ldr	sl, [sp, #56]	; 0x38
   2b7b0:	add	fp, r4, fp
   2b7b4:	movw	r4, #20723	; 0x50f3
   2b7b8:	movt	r4, #45391	; 0xb14f
   2b7bc:	ldr	r9, [sp, #124]	; 0x7c
   2b7c0:	str	r4, [sp, #120]	; 0x78
   2b7c4:	eor	sl, r7, sl
   2b7c8:	ldr	r7, [sp, #116]	; 0x74
   2b7cc:	eor	sl, sl, r1, ror #17
   2b7d0:	eor	r1, r2, r6
   2b7d4:	eor	r4, r9, sl
   2b7d8:	eor	r9, r0, ip
   2b7dc:	eor	r2, r4, sl, ror #17
   2b7e0:	add	r3, r8, r7
   2b7e4:	ror	r7, r0, #13
   2b7e8:	add	r3, r3, r0
   2b7ec:	ldr	r0, [sp, #76]	; 0x4c
   2b7f0:	ror	r3, r3, #25
   2b7f4:	eor	r4, r8, r3
   2b7f8:	ror	r8, r5, #23
   2b7fc:	add	r4, r4, fp
   2b800:	add	r0, r0, r3
   2b804:	ror	r3, r4, #20
   2b808:	add	r1, r1, r0
   2b80c:	eor	r0, r2, sl, ror #9
   2b810:	ldr	sl, [sp, #36]	; 0x24
   2b814:	mov	fp, r0
   2b818:	ldr	r2, [sp, #72]	; 0x48
   2b81c:	ror	r0, r1, #15
   2b820:	str	fp, [sp, #56]	; 0x38
   2b824:	eor	r0, r0, r1, ror #23
   2b828:	add	r6, sl, r6
   2b82c:	eor	sl, sl, fp
   2b830:	ldr	fp, [sp, #72]	; 0x48
   2b834:	add	lr, sl, lr
   2b838:	eor	r1, r1, r0
   2b83c:	orr	r2, r5, r2
   2b840:	ldr	r0, [sp, #48]	; 0x30
   2b844:	and	r2, r2, r4
   2b848:	ldr	sl, [sp, #120]	; 0x78
   2b84c:	and	r5, r5, fp
   2b850:	orr	r2, r2, r5
   2b854:	ror	r5, r4, #23
   2b858:	add	lr, r2, lr
   2b85c:	ldr	r2, [sp, #96]	; 0x60
   2b860:	add	fp, r3, sl
   2b864:	str	r5, [sp, #76]	; 0x4c
   2b868:	ldr	sl, [sp, #24]
   2b86c:	add	fp, fp, r1
   2b870:	ror	fp, fp, #25
   2b874:	ldr	r5, [sp, #44]	; 0x2c
   2b878:	add	r6, r6, fp
   2b87c:	eor	r0, sl, r0
   2b880:	eor	r5, r5, sl, ror #25
   2b884:	str	r5, [sp, #140]	; 0x8c
   2b888:	and	r5, r9, r1
   2b88c:	ldr	r9, [sp, #40]	; 0x28
   2b890:	eor	r5, r5, ip
   2b894:	add	r5, r5, r6
   2b898:	ror	r6, r1, #13
   2b89c:	eor	r1, r1, r7
   2b8a0:	eor	r0, r0, r9, ror #17
   2b8a4:	ldr	r9, [sp, #12]
   2b8a8:	eor	sl, r2, r0
   2b8ac:	movw	r2, #41447	; 0xa1e7
   2b8b0:	movt	r2, #25246	; 0x629e
   2b8b4:	eor	sl, sl, r0, ror #17
   2b8b8:	str	r2, [sp, #124]	; 0x7c
   2b8bc:	eor	r2, r3, fp
   2b8c0:	ror	r3, r5, #15
   2b8c4:	add	r2, r2, lr
   2b8c8:	eor	r0, sl, r0, ror #9
   2b8cc:	add	ip, r9, ip
   2b8d0:	eor	r3, r3, r5, ror #23
   2b8d4:	orr	r9, r4, r8
   2b8d8:	and	r4, r4, r8
   2b8dc:	and	r9, r9, r2
   2b8e0:	mov	sl, r0
   2b8e4:	ldr	r0, [sp, #60]	; 0x3c
   2b8e8:	eor	r3, r3, r5
   2b8ec:	ror	r5, r2, #23
   2b8f0:	orr	r9, r9, r4
   2b8f4:	ldr	r4, [sp, #28]
   2b8f8:	ror	lr, r2, #20
   2b8fc:	and	r1, r1, r3
   2b900:	eor	r1, r1, r7
   2b904:	str	sl, [sp, #60]	; 0x3c
   2b908:	str	r5, [sp, #84]	; 0x54
   2b90c:	ldr	r5, [sp, #44]	; 0x2c
   2b910:	ldr	fp, [sp, #124]	; 0x7c
   2b914:	eor	r0, r4, r0
   2b918:	ldr	r4, [sp, #72]	; 0x48
   2b91c:	eor	r0, r0, r5, ror #17
   2b920:	ldr	r5, [sp, #12]
   2b924:	add	fp, lr, fp
   2b928:	add	fp, fp, r3
   2b92c:	ror	fp, fp, #25
   2b930:	eor	r5, r5, sl
   2b934:	add	ip, ip, fp
   2b938:	add	r5, r5, r4
   2b93c:	add	r1, r1, ip
   2b940:	ldr	r4, [sp, #128]	; 0x80
   2b944:	eor	ip, lr, fp
   2b948:	add	r9, r9, r5
   2b94c:	ror	r5, r1, #15
   2b950:	ldr	lr, [sp, #28]
   2b954:	add	ip, ip, r9
   2b958:	eor	r5, r5, r1, ror #23
   2b95c:	ldr	r9, [sp, #40]	; 0x28
   2b960:	eor	sl, r4, r0
   2b964:	ror	r4, r3, #13
   2b968:	eor	r3, r3, r6
   2b96c:	ldr	fp, [sp, #56]	; 0x38
   2b970:	eor	sl, sl, r0, ror #17
   2b974:	eor	r0, sl, r0, ror #9
   2b978:	add	r7, r9, r7
   2b97c:	ldr	r9, [sp, #76]	; 0x4c
   2b980:	eor	lr, fp, lr, ror #25
   2b984:	str	r0, [sp, #48]	; 0x30
   2b988:	eor	r0, r1, r5
   2b98c:	ldr	r5, [sp, #76]	; 0x4c
   2b990:	ror	r1, ip, #23
   2b994:	and	r3, r3, r0
   2b998:	eor	r3, r3, r6
   2b99c:	str	lr, [sp, #168]	; 0xa8
   2b9a0:	movw	lr, #17358	; 0x43ce
   2b9a4:	movt	lr, #50493	; 0xc53d
   2b9a8:	orr	fp, r2, r9
   2b9ac:	str	lr, [sp, #128]	; 0x80
   2b9b0:	ror	lr, ip, #20
   2b9b4:	and	sl, fp, ip
   2b9b8:	ldr	r9, [sp, #128]	; 0x80
   2b9bc:	and	r2, r2, r5
   2b9c0:	ror	r5, r0, #13
   2b9c4:	str	r1, [sp, #72]	; 0x48
   2b9c8:	orr	r2, sl, r2
   2b9cc:	ldr	fp, [sp, #48]	; 0x30
   2b9d0:	str	r5, [sp, #88]	; 0x58
   2b9d4:	ldr	r5, [sp, #8]
   2b9d8:	add	r9, lr, r9
   2b9dc:	add	r9, r9, r0
   2b9e0:	ldr	sl, [sp, #60]	; 0x3c
   2b9e4:	ror	r1, r9, #25
   2b9e8:	ldr	r9, [sp, #40]	; 0x28
   2b9ec:	add	r7, r7, r1
   2b9f0:	eor	lr, lr, r1
   2b9f4:	add	r3, r3, r7
   2b9f8:	ldr	r7, [sp, #56]	; 0x38
   2b9fc:	ror	r1, r3, #15
   2ba00:	eor	r9, r9, fp
   2ba04:	eor	r1, r1, r3, ror #23
   2ba08:	add	r8, r9, r8
   2ba0c:	eor	r9, sl, r5, ror #25
   2ba10:	add	r2, r2, r8
   2ba14:	eor	r3, r3, r1
   2ba18:	ldr	r1, [sp, #60]	; 0x3c
   2ba1c:	add	lr, lr, r2
   2ba20:	eor	r2, r0, r4
   2ba24:	str	r9, [sp, #180]	; 0xb4
   2ba28:	movw	r8, #34717	; 0x879d
   2ba2c:	movt	r8, #35450	; 0x8a7a
   2ba30:	ldr	r9, [sp, #20]
   2ba34:	and	r2, r2, r3
   2ba38:	str	r8, [sp, #172]	; 0xac
   2ba3c:	eor	r2, r2, r4
   2ba40:	ldr	r0, [sp, #44]	; 0x2c
   2ba44:	eor	r9, r5, r9
   2ba48:	mov	r5, fp
   2ba4c:	ldr	fp, [sp, #32]
   2ba50:	add	r6, r0, r6
   2ba54:	ldr	r0, [sp, #52]	; 0x34
   2ba58:	eor	sl, r5, fp, ror #25
   2ba5c:	ror	r5, lr, #20
   2ba60:	eor	r0, fp, r0
   2ba64:	ldr	fp, [sp, #64]	; 0x40
   2ba68:	str	sl, [sp, #184]	; 0xb8
   2ba6c:	eor	sl, r9, r7, ror #17
   2ba70:	add	r8, r5, r8
   2ba74:	ldr	r7, [sp, #132]	; 0x84
   2ba78:	eor	r0, r0, r1, ror #17
   2ba7c:	add	r8, r8, r3
   2ba80:	ror	r8, r8, #25
   2ba84:	ldr	r1, [sp, #68]	; 0x44
   2ba88:	str	r0, [sp, #20]
   2ba8c:	eor	r5, r5, r8
   2ba90:	ldr	r0, [sp, #44]	; 0x2c
   2ba94:	eor	r9, r7, sl
   2ba98:	ldr	r7, [sp, #36]	; 0x24
   2ba9c:	eor	r9, r9, sl, ror #17
   2baa0:	eor	r9, r9, sl, ror #9
   2baa4:	eor	r7, r7, fp
   2baa8:	ldr	fp, [sp, #12]
   2baac:	str	r9, [sp, #64]	; 0x40
   2bab0:	eor	fp, fp, r1
   2bab4:	ldr	r1, [sp, #84]	; 0x54
   2bab8:	orr	sl, ip, r1
   2babc:	and	ip, ip, r1
   2bac0:	eor	r1, r0, r9
   2bac4:	ldr	r0, [sp, #48]	; 0x30
   2bac8:	and	sl, sl, lr
   2bacc:	orr	ip, sl, ip
   2bad0:	ror	sl, r3, #13
   2bad4:	add	r9, r6, r8
   2bad8:	add	r2, r2, r9
   2badc:	ldr	r6, [sp, #64]	; 0x40
   2bae0:	ror	r8, r2, #15
   2bae4:	str	sl, [sp, #96]	; 0x60
   2bae8:	eor	r7, r7, r0, ror #17
   2baec:	ldr	r0, [sp, #76]	; 0x4c
   2baf0:	eor	r8, r8, r2, ror #23
   2baf4:	eor	r6, fp, r6, ror #17
   2baf8:	eor	r2, r2, r8
   2bafc:	add	r1, r1, r0
   2bb00:	ldr	r0, [sp, #20]
   2bb04:	add	r1, ip, r1
   2bb08:	ror	ip, lr, #23
   2bb0c:	add	r1, r5, r1
   2bb10:	ldr	r5, [sp, #88]	; 0x58
   2bb14:	str	ip, [sp, #68]	; 0x44
   2bb18:	ldr	ip, [sp, #136]	; 0x88
   2bb1c:	eor	r3, r3, r5
   2bb20:	and	r3, r3, r2
   2bb24:	eor	sl, ip, r0
   2bb28:	ldr	r0, [sp, #56]	; 0x38
   2bb2c:	movw	ip, #3899	; 0xf3b
   2bb30:	movt	ip, #5365	; 0x14f5
   2bb34:	mov	r9, ip
   2bb38:	ror	ip, r1, #20
   2bb3c:	add	r5, ip, r9
   2bb40:	add	r4, r0, r4
   2bb44:	add	r5, r5, r2
   2bb48:	ror	r5, r5, #25
   2bb4c:	str	r4, [sp, #76]	; 0x4c
   2bb50:	ldr	r8, [sp, #16]
   2bb54:	str	r9, [sp, #176]	; 0xb0
   2bb58:	ldr	r0, [sp, #20]
   2bb5c:	ldr	r4, [sp, #140]	; 0x8c
   2bb60:	eor	sl, sl, r0, ror #17
   2bb64:	ldr	r0, [sp, #40]	; 0x28
   2bb68:	eor	fp, r4, r7
   2bb6c:	ldr	r4, [sp, #168]	; 0xa8
   2bb70:	eor	fp, fp, r7, ror #17
   2bb74:	eor	r8, r8, r0
   2bb78:	ldr	r0, [sp, #20]
   2bb7c:	eor	r7, fp, r7, ror #9
   2bb80:	ror	fp, r1, #23
   2bb84:	eor	r9, r4, r6
   2bb88:	ldr	r4, [sp, #72]	; 0x48
   2bb8c:	eor	r9, r9, r6, ror #17
   2bb90:	str	r7, [sp, #52]	; 0x34
   2bb94:	ldr	r7, [sp, #88]	; 0x58
   2bb98:	eor	sl, sl, r0, ror #9
   2bb9c:	orr	r0, lr, r4
   2bba0:	and	lr, lr, r4
   2bba4:	str	sl, [sp, #16]
   2bba8:	and	r0, r0, r1
   2bbac:	ldr	r4, [sp, #16]
   2bbb0:	eor	r3, r3, r7
   2bbb4:	orr	lr, r0, lr
   2bbb8:	ldr	sl, [sp, #56]	; 0x38
   2bbbc:	ldr	r7, [sp, #84]	; 0x54
   2bbc0:	eor	sl, sl, r4
   2bbc4:	ldr	r4, [sp, #76]	; 0x4c
   2bbc8:	add	sl, sl, r7
   2bbcc:	ror	r7, r2, #13
   2bbd0:	add	lr, lr, sl
   2bbd4:	add	r4, r4, r5
   2bbd8:	eor	r5, r5, ip
   2bbdc:	movw	ip, #7798	; 0x1e76
   2bbe0:	movt	ip, #10730	; 0x29ea
   2bbe4:	add	r3, r3, r4
   2bbe8:	add	r5, r5, lr
   2bbec:	str	ip, [sp, #132]	; 0x84
   2bbf0:	eor	ip, r9, r6, ror #9
   2bbf4:	ror	r4, r3, #15
   2bbf8:	ldr	r6, [sp, #60]	; 0x3c
   2bbfc:	ror	lr, r5, #20
   2bc00:	str	ip, [sp, #20]
   2bc04:	eor	r0, r4, r3, ror #23
   2bc08:	ldr	r4, [sp, #52]	; 0x34
   2bc0c:	eor	r3, r3, r0
   2bc10:	ldr	ip, [sp, #96]	; 0x60
   2bc14:	ldr	r9, [sp, #68]	; 0x44
   2bc18:	ldr	r0, [sp, #68]	; 0x44
   2bc1c:	eor	r2, r2, ip
   2bc20:	ldr	ip, [sp, #88]	; 0x58
   2bc24:	and	r2, r2, r3
   2bc28:	orr	sl, r1, r9
   2bc2c:	eor	r9, r6, r4
   2bc30:	ldr	r4, [sp, #16]
   2bc34:	and	sl, sl, r5
   2bc38:	and	r1, r1, r0
   2bc3c:	ror	r0, r5, #23
   2bc40:	orr	r1, sl, r1
   2bc44:	add	ip, r6, ip
   2bc48:	ldr	r6, [sp, #132]	; 0x84
   2bc4c:	str	r0, [sp, #76]	; 0x4c
   2bc50:	eor	r8, r8, r4, ror #17
   2bc54:	ldr	r4, [sp, #72]	; 0x48
   2bc58:	ldr	r0, [sp, #96]	; 0x60
   2bc5c:	add	r6, lr, r6
   2bc60:	add	r6, r6, r3
   2bc64:	ror	r6, r6, #25
   2bc68:	add	r9, r9, r4
   2bc6c:	movw	r4, #15596	; 0x3cec
   2bc70:	movt	r4, #21460	; 0x53d4
   2bc74:	add	r1, r1, r9
   2bc78:	ldr	r9, [sp, #64]	; 0x40
   2bc7c:	eor	r2, r2, r0
   2bc80:	add	ip, ip, r6
   2bc84:	add	ip, r2, ip
   2bc88:	ldr	r2, [sp, #36]	; 0x24
   2bc8c:	eor	r6, r6, lr
   2bc90:	add	r6, r6, r1
   2bc94:	mov	lr, r0
   2bc98:	str	r4, [sp, #96]	; 0x60
   2bc9c:	ror	r4, r3, #13
   2bca0:	eor	r3, r3, r7
   2bca4:	eor	r2, r9, r2, ror #25
   2bca8:	str	r2, [sp, #72]	; 0x48
   2bcac:	ror	r2, ip, #15
   2bcb0:	ldr	r1, [sp, #48]	; 0x30
   2bcb4:	eor	r2, r2, ip, ror #23
   2bcb8:	ldr	r0, [sp, #12]
   2bcbc:	eor	r2, r2, ip
   2bcc0:	ldr	sl, [sp, #16]
   2bcc4:	and	r3, r3, r2
   2bcc8:	add	lr, r1, lr
   2bccc:	ldr	r9, [sp, #68]	; 0x44
   2bcd0:	ldr	ip, [sp, #96]	; 0x60
   2bcd4:	eor	sl, sl, r0, ror #25
   2bcd8:	ldr	r0, [sp, #20]
   2bcdc:	str	sl, [sp, #168]	; 0xa8
   2bce0:	eor	sl, r1, r0
   2bce4:	ldr	r1, [sp, #180]	; 0xb4
   2bce8:	add	sl, sl, r9
   2bcec:	orr	r9, r5, fp
   2bcf0:	and	r9, r9, r6
   2bcf4:	and	r5, r5, fp
   2bcf8:	orr	r9, r9, r5
   2bcfc:	movw	r5, #31192	; 0x79d8
   2bd00:	movt	r5, #42920	; 0xa7a8
   2bd04:	add	sl, r9, sl
   2bd08:	eor	r0, r1, r8
   2bd0c:	ror	r1, r6, #20
   2bd10:	mov	r9, r5
   2bd14:	eor	r0, r0, r8, ror #17
   2bd18:	add	ip, r1, ip
   2bd1c:	str	r9, [sp, #180]	; 0xb4
   2bd20:	add	ip, ip, r2
   2bd24:	eor	r8, r0, r8, ror #9
   2bd28:	eor	r0, r3, r7
   2bd2c:	ror	ip, ip, #25
   2bd30:	ror	r3, r2, #13
   2bd34:	eor	r2, r2, r4
   2bd38:	add	lr, lr, ip
   2bd3c:	eor	ip, ip, r1
   2bd40:	str	r8, [sp, #68]	; 0x44
   2bd44:	add	r5, r0, lr
   2bd48:	ror	lr, r6, #23
   2bd4c:	add	sl, ip, sl
   2bd50:	ldr	ip, [sp, #64]	; 0x40
   2bd54:	ror	r0, r5, #15
   2bd58:	str	lr, [sp, #84]	; 0x54
   2bd5c:	eor	r0, r0, r5, ror #23
   2bd60:	ldr	lr, [sp, #76]	; 0x4c
   2bd64:	eor	r0, r0, r5
   2bd68:	add	r7, ip, r7
   2bd6c:	eor	ip, ip, r8
   2bd70:	ror	r8, sl, #20
   2bd74:	add	fp, ip, fp
   2bd78:	and	r2, r2, r0
   2bd7c:	ldr	r5, [sp, #52]	; 0x34
   2bd80:	add	ip, r8, r9
   2bd84:	eor	r2, r2, r4
   2bd88:	orr	r1, r6, lr
   2bd8c:	and	r6, r6, lr
   2bd90:	ldr	lr, [sp, #44]	; 0x2c
   2bd94:	and	r1, r1, sl
   2bd98:	add	ip, ip, r0
   2bd9c:	orr	r6, r1, r6
   2bda0:	ldr	r1, [sp, #24]
   2bda4:	ror	ip, ip, #25
   2bda8:	add	fp, r6, fp
   2bdac:	add	r7, r7, ip
   2bdb0:	eor	ip, ip, r8
   2bdb4:	ldr	r8, [sp, #8]
   2bdb8:	add	ip, ip, fp
   2bdbc:	ldr	fp, [sp, #60]	; 0x3c
   2bdc0:	eor	r9, r1, lr
   2bdc4:	add	lr, r2, r7
   2bdc8:	ror	r7, sl, #23
   2bdcc:	eor	r9, r9, r5, ror #17
   2bdd0:	ror	r2, lr, #15
   2bdd4:	str	r7, [sp, #88]	; 0x58
   2bdd8:	ror	r1, r0, #13
   2bddc:	eor	r0, r0, r3
   2bde0:	ldr	r7, [sp, #184]	; 0xb8
   2bde4:	eor	r2, r2, lr, ror #23
   2bde8:	eor	r8, r8, fp
   2bdec:	eor	lr, lr, r2
   2bdf0:	ldr	fp, [sp, #32]
   2bdf4:	str	r1, [sp, #24]
   2bdf8:	ldr	r2, [sp, #36]	; 0x24
   2bdfc:	eor	r6, r7, r9
   2be00:	movw	r7, #62385	; 0xf3b1
   2be04:	movt	r7, #20304	; 0x4f50
   2be08:	eor	r6, r6, r9, ror #17
   2be0c:	ldr	r1, [sp, #28]
   2be10:	str	r7, [sp, #136]	; 0x88
   2be14:	eor	r6, r6, r9, ror #9
   2be18:	ldr	r7, [sp, #16]
   2be1c:	str	r6, [sp, #8]
   2be20:	ldr	r6, [sp, #64]	; 0x40
   2be24:	add	r4, r7, r4
   2be28:	ldr	r7, [sp, #56]	; 0x38
   2be2c:	str	r4, [sp, #52]	; 0x34
   2be30:	ldr	r4, [sp, #48]	; 0x30
   2be34:	eor	r2, r2, r6
   2be38:	str	r2, [sp, #32]
   2be3c:	eor	r7, r1, r7
   2be40:	ror	r1, ip, #20
   2be44:	ldr	r2, [sp, #136]	; 0x88
   2be48:	eor	fp, fp, r4
   2be4c:	ldr	r6, [sp, #8]
   2be50:	ldr	r4, [sp, #16]
   2be54:	add	r9, r1, r2
   2be58:	and	r2, r0, lr
   2be5c:	ldr	r0, [sp, #20]
   2be60:	add	r9, r9, lr
   2be64:	eor	r2, r2, r3
   2be68:	ror	r9, r9, #25
   2be6c:	add	r3, r5, r3
   2be70:	eor	r6, r4, r6
   2be74:	ldr	r4, [sp, #68]	; 0x44
   2be78:	eor	r1, r1, r9
   2be7c:	eor	r7, r7, r0, ror #17
   2be80:	ldr	r0, [sp, #76]	; 0x4c
   2be84:	eor	r8, r8, r4, ror #17
   2be88:	ldr	r4, [sp, #84]	; 0x54
   2be8c:	add	r0, r6, r0
   2be90:	orr	r6, sl, r4
   2be94:	and	sl, sl, r4
   2be98:	ldr	r4, [sp, #8]
   2be9c:	and	r6, r6, ip
   2bea0:	orr	sl, r6, sl
   2bea4:	ror	r6, lr, #13
   2bea8:	add	r0, sl, r0
   2beac:	add	r0, r1, r0
   2beb0:	ldr	r1, [sp, #72]	; 0x48
   2beb4:	eor	fp, fp, r4, ror #17
   2beb8:	ldr	r4, [sp, #52]	; 0x34
   2bebc:	str	r5, [sp, #52]	; 0x34
   2bec0:	movw	r5, #59234	; 0xe762
   2bec4:	movt	r5, #40609	; 0x9ea1
   2bec8:	str	fp, [sp, #76]	; 0x4c
   2becc:	ldr	fp, [sp, #168]	; 0xa8
   2bed0:	eor	sl, r1, r7
   2bed4:	ror	r1, ip, #23
   2bed8:	eor	sl, sl, r7, ror #17
   2bedc:	add	r4, r4, r9
   2bee0:	ldr	r9, [sp, #24]
   2bee4:	str	r5, [sp, #140]	; 0x8c
   2bee8:	add	r4, r2, r4
   2beec:	eor	r7, sl, r7, ror #9
   2bef0:	ldr	r5, [sp, #16]
   2bef4:	ror	r2, r4, #15
   2bef8:	str	r1, [sp, #28]
   2befc:	ror	r1, r0, #20
   2bf00:	eor	r2, r2, r4, ror #23
   2bf04:	ldr	sl, [sp, #20]
   2bf08:	eor	lr, lr, r9
   2bf0c:	eor	r9, fp, r8
   2bf10:	ldr	fp, [sp, #12]
   2bf14:	eor	r2, r2, r4
   2bf18:	eor	r9, r9, r8, ror #17
   2bf1c:	eor	fp, fp, r5
   2bf20:	ldr	r5, [sp, #140]	; 0x8c
   2bf24:	add	r4, r1, r5
   2bf28:	mov	r5, r2
   2bf2c:	add	r4, r4, r2
   2bf30:	mov	r2, r7
   2bf34:	ldr	r7, [sp, #24]
   2bf38:	and	lr, lr, r5
   2bf3c:	str	r5, [sp, #36]	; 0x24
   2bf40:	ror	r4, r4, #25
   2bf44:	str	r2, [sp, #72]	; 0x48
   2bf48:	add	r3, r3, r4
   2bf4c:	eor	r4, r4, r1
   2bf50:	add	r5, sl, r7
   2bf54:	eor	lr, lr, r7
   2bf58:	ldr	r7, [sp, #52]	; 0x34
   2bf5c:	add	lr, lr, r3
   2bf60:	ror	r3, r0, #23
   2bf64:	eor	r7, r7, r2
   2bf68:	eor	r2, r9, r8, ror #9
   2bf6c:	ldr	r8, [sp, #88]	; 0x58
   2bf70:	str	r2, [sp, #24]
   2bf74:	ldr	r2, [sp, #72]	; 0x48
   2bf78:	orr	r9, ip, r8
   2bf7c:	and	ip, ip, r8
   2bf80:	ldr	r8, [sp, #32]
   2bf84:	and	r9, r9, r0
   2bf88:	str	r3, [sp, #32]
   2bf8c:	ror	r3, lr, #15
   2bf90:	orr	ip, r9, ip
   2bf94:	eor	r1, r3, lr, ror #23
   2bf98:	eor	r8, r8, r2, ror #17
   2bf9c:	ldr	r2, [sp, #84]	; 0x54
   2bfa0:	eor	lr, lr, r1
   2bfa4:	add	r7, r7, r2
   2bfa8:	ldr	r2, [sp, #24]
   2bfac:	add	ip, ip, r7
   2bfb0:	movw	r7, #52933	; 0xcec5
   2bfb4:	movt	r7, #15683	; 0x3d43
   2bfb8:	add	r4, r4, ip
   2bfbc:	ror	ip, r4, #20
   2bfc0:	eor	fp, fp, r2, ror #17
   2bfc4:	eor	r3, sl, r2
   2bfc8:	str	fp, [sp, #12]
   2bfcc:	ldr	fp, [sp, #88]	; 0x58
   2bfd0:	str	lr, [sp, #84]	; 0x54
   2bfd4:	ldr	r2, [sp, #36]	; 0x24
   2bfd8:	str	r7, [sp, #184]	; 0xb8
   2bfdc:	add	r7, ip, r7
   2bfe0:	add	r7, r7, lr
   2bfe4:	add	r9, r3, fp
   2bfe8:	ldr	fp, [sp, #28]
   2bfec:	ror	r7, r7, #25
   2bff0:	eor	sl, r2, r6
   2bff4:	add	r5, r5, r7
   2bff8:	ror	r2, r2, #13
   2bffc:	and	sl, sl, lr
   2c000:	ldr	lr, [sp, #76]	; 0x4c
   2c004:	orr	r3, r0, fp
   2c008:	and	r1, r3, r4
   2c00c:	and	r3, r0, fp
   2c010:	ldr	fp, [sp, #52]	; 0x34
   2c014:	orr	r3, r1, r3
   2c018:	eor	r0, sl, r6
   2c01c:	ror	sl, r4, #23
   2c020:	ldr	r1, [sp, #68]	; 0x44
   2c024:	add	r3, r3, r9
   2c028:	add	r0, r0, r5
   2c02c:	eor	r5, ip, r7
   2c030:	ldr	ip, [sp, #4]
   2c034:	add	r5, r5, r3
   2c038:	str	sl, [sp, #36]	; 0x24
   2c03c:	ror	sl, r5, #20
   2c040:	ldr	r9, [sp, #40]	; 0x28
   2c044:	add	r6, r1, r6
   2c048:	ror	r1, r0, #15
   2c04c:	ldr	r7, [sp, #52]	; 0x34
   2c050:	eor	r1, r1, r0, ror #23
   2c054:	add	ip, ip, #64	; 0x40
   2c058:	eor	fp, fp, r9, ror #25
   2c05c:	eor	r0, r0, r1
   2c060:	ldr	r1, [sp, #32]
   2c064:	str	ip, [sp, #4]
   2c068:	eor	fp, fp, lr
   2c06c:	eor	r3, r9, r7
   2c070:	eor	fp, fp, lr, ror #17
   2c074:	mov	r7, lr
   2c078:	ldr	lr, [sp, #192]	; 0xc0
   2c07c:	movw	r9, #40330	; 0x9d8a
   2c080:	movt	r9, #31367	; 0x7a87
   2c084:	add	r9, sl, r9
   2c088:	add	r9, r9, r0
   2c08c:	ror	r9, r9, #25
   2c090:	cmp	lr, ip
   2c094:	eor	ip, fp, r7, ror #9
   2c098:	orr	fp, r4, r1
   2c09c:	ldr	r1, [sp, #68]	; 0x44
   2c0a0:	and	fp, fp, r5
   2c0a4:	add	r6, r6, r9
   2c0a8:	eor	r9, r9, sl
   2c0ac:	str	ip, [sp, #40]	; 0x28
   2c0b0:	ldr	sl, [sp, #68]	; 0x44
   2c0b4:	eor	ip, r1, ip
   2c0b8:	ldr	r1, [sp, #32]
   2c0bc:	ldr	lr, [sp, #84]	; 0x54
   2c0c0:	and	r4, r4, r1
   2c0c4:	ldr	r1, [sp, #40]	; 0x28
   2c0c8:	orr	r4, fp, r4
   2c0cc:	ldr	fp, [sp, #20]
   2c0d0:	eor	r7, lr, r2
   2c0d4:	ror	lr, lr, #13
   2c0d8:	and	r7, r7, r0
   2c0dc:	eor	r3, r3, r1, ror #17
   2c0e0:	ldr	r1, [sp, #44]	; 0x2c
   2c0e4:	str	r3, [sp, #88]	; 0x58
   2c0e8:	eor	r3, r7, r2
   2c0ec:	ldr	r7, [sp, #28]
   2c0f0:	add	r3, r3, r6
   2c0f4:	eor	r6, fp, r1, ror #25
   2c0f8:	ror	r1, r3, #15
   2c0fc:	eor	fp, r6, r8
   2c100:	ldr	r6, [sp, #8]
   2c104:	eor	fp, fp, r8, ror #17
   2c108:	add	ip, ip, r7
   2c10c:	eor	r1, r1, r3, ror #23
   2c110:	eor	r8, fp, r8, ror #9
   2c114:	add	ip, r4, ip
   2c118:	ldr	fp, [sp, #20]
   2c11c:	add	ip, r9, ip
   2c120:	eor	r3, r3, r1
   2c124:	ldr	r9, [sp, #56]	; 0x38
   2c128:	add	r2, r6, r2
   2c12c:	ror	r1, ip, #20
   2c130:	str	r8, [sp, #28]
   2c134:	movw	r4, #15124	; 0x3b14
   2c138:	movt	r4, #62735	; 0xf50f
   2c13c:	ldr	r8, [sp, #12]
   2c140:	add	r4, r1, r4
   2c144:	add	r4, r4, r3
   2c148:	ldr	r6, [sp, #36]	; 0x24
   2c14c:	ror	r4, r4, #25
   2c150:	eor	r7, sl, r9, ror #25
   2c154:	eor	sl, r9, sl
   2c158:	add	r2, r2, r4
   2c15c:	eor	r4, r4, r1
   2c160:	eor	r7, r7, r8
   2c164:	ldr	r8, [sp, #44]	; 0x2c
   2c168:	movw	r1, #30249	; 0x7629
   2c16c:	movt	r1, #59934	; 0xea1e
   2c170:	orr	r6, r5, r6
   2c174:	and	r6, r6, ip
   2c178:	eor	r8, r8, fp
   2c17c:	ldr	fp, [sp, #12]
   2c180:	ldr	r9, [sp, #8]
   2c184:	eor	r7, r7, fp, ror #17
   2c188:	ldr	fp, [sp, #28]
   2c18c:	eor	r8, r8, fp, ror #17
   2c190:	eor	r9, r9, fp
   2c194:	eor	fp, r0, lr
   2c198:	and	fp, fp, r3
   2c19c:	ror	r0, r0, #13
   2c1a0:	eor	fp, fp, lr
   2c1a4:	str	r8, [sp, #168]	; 0xa8
   2c1a8:	add	r2, fp, r2
   2c1ac:	ldr	r8, [sp, #32]
   2c1b0:	ror	fp, r2, #15
   2c1b4:	eor	fp, fp, r2, ror #23
   2c1b8:	eor	r2, r2, fp
   2c1bc:	ldr	fp, [sp, #8]
   2c1c0:	add	r9, r9, r8
   2c1c4:	ldr	r8, [sp, #36]	; 0x24
   2c1c8:	and	r8, r5, r8
   2c1cc:	orr	r6, r6, r8
   2c1d0:	ror	r8, r5, #23
   2c1d4:	ldr	r5, [sp, #12]
   2c1d8:	add	r6, r6, r9
   2c1dc:	ldr	r9, [sp, #72]	; 0x48
   2c1e0:	add	r4, r4, r6
   2c1e4:	orr	r6, ip, r8
   2c1e8:	and	r6, r6, r4
   2c1ec:	eor	r5, r7, r5, ror #9
   2c1f0:	ror	r7, ip, #23
   2c1f4:	and	ip, ip, r8
   2c1f8:	add	lr, r9, lr
   2c1fc:	str	r7, [sp, #44]	; 0x2c
   2c200:	eor	r7, sl, r5, ror #17
   2c204:	ldr	sl, [sp, #36]	; 0x24
   2c208:	str	r5, [sp, #76]	; 0x4c
   2c20c:	eor	r5, r9, r5
   2c210:	orr	r9, r6, ip
   2c214:	str	r7, [sp, #84]	; 0x54
   2c218:	ror	r7, r4, #20
   2c21c:	add	r1, r7, r1
   2c220:	add	r5, r5, sl
   2c224:	ldr	sl, [sp, #60]	; 0x3c
   2c228:	add	r1, r1, r2
   2c22c:	add	r5, r9, r5
   2c230:	ror	ip, r1, #25
   2c234:	eor	r1, r3, r0
   2c238:	ldr	r9, [sp, #88]	; 0x58
   2c23c:	and	r1, r1, r2
   2c240:	ror	r3, r3, #13
   2c244:	eor	r7, r7, ip
   2c248:	add	lr, lr, ip
   2c24c:	ror	ip, r4, #23
   2c250:	add	r5, r7, r5
   2c254:	eor	r1, r1, r0
   2c258:	eor	r6, fp, sl, ror #25
   2c25c:	add	r1, r1, lr
   2c260:	ror	lr, r1, #15
   2c264:	str	ip, [sp, #56]	; 0x38
   2c268:	movw	ip, #60499	; 0xec53
   2c26c:	movt	ip, #54332	; 0xd43c
   2c270:	eor	r6, r6, r9
   2c274:	eor	r6, r6, r9, ror #17
   2c278:	eor	lr, lr, r1, ror #23
   2c27c:	eor	r7, r6, r9, ror #9
   2c280:	ldr	r9, [sp, #24]
   2c284:	eor	r6, sl, fp
   2c288:	eor	r1, r1, lr
   2c28c:	eor	lr, r2, r3
   2c290:	and	lr, lr, r1
   2c294:	str	r7, [sp, #32]
   2c298:	ror	r7, r5, #20
   2c29c:	mov	fp, r9
   2c2a0:	add	r0, r9, r0
   2c2a4:	ldr	r9, [sp, #32]
   2c2a8:	add	ip, r7, ip
   2c2ac:	add	ip, ip, r1
   2c2b0:	eor	sl, fp, r9
   2c2b4:	eor	fp, r6, r9, ror #17
   2c2b8:	ldr	r9, [sp, #44]	; 0x2c
   2c2bc:	add	r8, sl, r8
   2c2c0:	ror	sl, ip, #25
   2c2c4:	ror	ip, r2, #13
   2c2c8:	eor	r2, lr, r3
   2c2cc:	eor	lr, r7, sl
   2c2d0:	ldr	r7, [sp, #40]	; 0x28
   2c2d4:	add	r0, r0, sl
   2c2d8:	add	r2, r2, r0
   2c2dc:	orr	r6, r4, r9
   2c2e0:	and	r4, r4, r9
   2c2e4:	ldr	r0, [sp, #72]	; 0x48
   2c2e8:	and	r6, r6, r5
   2c2ec:	orr	r4, r6, r4
   2c2f0:	add	r8, r4, r8
   2c2f4:	ldr	r4, [sp, #48]	; 0x30
   2c2f8:	add	r3, r7, r3
   2c2fc:	add	r9, lr, r8
   2c300:	ldr	r8, [sp, #24]
   2c304:	str	r3, [sp, #48]	; 0x30
   2c308:	str	r9, [sp, #12]
   2c30c:	ldr	r3, [sp, #168]	; 0xa8
   2c310:	eor	r6, r0, r4, ror #25
   2c314:	ror	r0, r2, #15
   2c318:	ldr	lr, [sp, #64]	; 0x40
   2c31c:	eor	r0, r0, r2, ror #23
   2c320:	eor	sl, r6, r3
   2c324:	mov	r9, r0
   2c328:	ldr	r0, [sp, #56]	; 0x38
   2c32c:	eor	sl, sl, r3, ror #17
   2c330:	eor	r2, r2, r9
   2c334:	movw	r6, #55463	; 0xd8a7
   2c338:	movt	r6, #43129	; 0xa879
   2c33c:	ldr	r9, [sp, #12]
   2c340:	eor	r8, r8, lr, ror #25
   2c344:	eor	r3, sl, r3, ror #9
   2c348:	orr	r7, r5, r0
   2c34c:	ldr	r0, [sp, #84]	; 0x54
   2c350:	str	r3, [sp, #36]	; 0x24
   2c354:	ldr	sl, [sp, #72]	; 0x48
   2c358:	and	r7, r7, r9
   2c35c:	ldr	r3, [sp, #24]
   2c360:	eor	r8, r8, r0
   2c364:	ror	r0, r9, #20
   2c368:	ldr	r9, [sp, #84]	; 0x54
   2c36c:	eor	r4, r4, sl
   2c370:	add	r6, r0, r6
   2c374:	add	r6, r6, r2
   2c378:	eor	lr, lr, r3
   2c37c:	ldr	r3, [sp, #40]	; 0x28
   2c380:	ror	r6, r6, #25
   2c384:	str	lr, [sp, #60]	; 0x3c
   2c388:	eor	r8, r8, r9, ror #17
   2c38c:	eor	r0, r0, r6
   2c390:	ldr	lr, [sp, #36]	; 0x24
   2c394:	eor	r8, r8, r9, ror #9
   2c398:	eor	r4, r4, lr, ror #17
   2c39c:	eor	sl, r3, lr
   2c3a0:	ldr	lr, [sp, #48]	; 0x30
   2c3a4:	ldr	r3, [sp, #56]	; 0x38
   2c3a8:	str	r4, [sp, #84]	; 0x54
   2c3ac:	ldr	r4, [sp, #44]	; 0x2c
   2c3b0:	add	sl, sl, r4
   2c3b4:	and	r4, r5, r3
   2c3b8:	ror	r5, r5, #23
   2c3bc:	orr	r7, r7, r4
   2c3c0:	eor	r4, r1, ip
   2c3c4:	ror	r1, r1, #13
   2c3c8:	and	r4, r4, r2
   2c3cc:	add	r3, lr, r6
   2c3d0:	ldr	r6, [sp, #28]
   2c3d4:	eor	r4, r4, ip
   2c3d8:	add	r7, r7, sl
   2c3dc:	add	r4, r4, r3
   2c3e0:	ldr	r3, [sp, #12]
   2c3e4:	mov	sl, r8
   2c3e8:	add	r7, r0, r7
   2c3ec:	movw	r0, #45391	; 0xb14f
   2c3f0:	movt	r0, #20723	; 0x50f3
   2c3f4:	ldr	lr, [sp, #60]	; 0x3c
   2c3f8:	add	ip, r6, ip
   2c3fc:	ror	r8, r3, #23
   2c400:	mov	r3, sl
   2c404:	eor	sl, lr, sl, ror #17
   2c408:	ldr	lr, [sp, #56]	; 0x38
   2c40c:	str	r3, [sp, #44]	; 0x2c
   2c410:	eor	r3, r6, r3
   2c414:	str	r8, [sp, #64]	; 0x40
   2c418:	ror	r8, r4, #15
   2c41c:	str	sl, [sp, #60]	; 0x3c
   2c420:	ror	sl, r7, #20
   2c424:	add	r9, r3, lr
   2c428:	ldr	r3, [sp, #12]
   2c42c:	eor	r8, r8, r4, ror #23
   2c430:	add	r0, sl, r0
   2c434:	eor	r8, r8, r4
   2c438:	ldr	lr, [sp, #40]	; 0x28
   2c43c:	add	r0, r0, r8
   2c440:	ror	r0, r0, #25
   2c444:	orr	r6, r3, r5
   2c448:	and	r3, r3, r5
   2c44c:	and	r6, r6, r7
   2c450:	add	ip, ip, r0
   2c454:	orr	r4, r6, r3
   2c458:	ldr	r3, [sp, #16]
   2c45c:	eor	r6, lr, r3, ror #25
   2c460:	eor	r3, r2, r1
   2c464:	add	lr, r4, r9
   2c468:	and	r4, r3, r8
   2c46c:	ror	r3, r2, #13
   2c470:	eor	r6, r6, fp
   2c474:	eor	r2, r4, r1
   2c478:	ror	r9, r7, #23
   2c47c:	eor	r4, sl, r0
   2c480:	eor	r6, r6, fp, ror #17
   2c484:	ldr	sl, [sp, #16]
   2c488:	add	lr, r4, lr
   2c48c:	add	r2, r2, ip
   2c490:	ror	ip, r2, #15
   2c494:	movw	r0, #25246	; 0x629e
   2c498:	movt	r0, #41447	; 0xa1e7
   2c49c:	str	lr, [sp, #56]	; 0x38
   2c4a0:	eor	lr, r6, fp, ror #9
   2c4a4:	ldr	r6, [sp, #76]	; 0x4c
   2c4a8:	eor	ip, ip, r2, ror #23
   2c4ac:	mov	r4, lr
   2c4b0:	ldr	lr, [sp, #40]	; 0x28
   2c4b4:	eor	r2, r2, ip
   2c4b8:	str	r4, [sp, #48]	; 0x30
   2c4bc:	add	r1, r6, r1
   2c4c0:	eor	sl, sl, lr
   2c4c4:	ldr	lr, [sp, #56]	; 0x38
   2c4c8:	eor	ip, sl, r4, ror #17
   2c4cc:	ldr	sl, [sp, #64]	; 0x40
   2c4d0:	str	ip, [sp, #16]
   2c4d4:	ror	fp, lr, #20
   2c4d8:	mov	lr, r6
   2c4dc:	eor	lr, lr, r4
   2c4e0:	ldr	r4, [sp, #56]	; 0x38
   2c4e4:	orr	ip, r7, sl
   2c4e8:	and	r7, r7, sl
   2c4ec:	add	r5, lr, r5
   2c4f0:	add	r0, fp, r0
   2c4f4:	ldr	sl, [sp, #52]	; 0x34
   2c4f8:	add	r0, r0, r2
   2c4fc:	eor	lr, r8, r3
   2c500:	ror	r0, r0, #25
   2c504:	and	lr, lr, r2
   2c508:	and	ip, ip, r4
   2c50c:	eor	lr, lr, r3
   2c510:	orr	r7, ip, r7
   2c514:	add	r1, r1, r0
   2c518:	ror	ip, r8, #13
   2c51c:	add	r5, r7, r5
   2c520:	add	r1, lr, r1
   2c524:	ldr	r8, [sp, #28]
   2c528:	eor	lr, fp, r0
   2c52c:	ror	r0, r1, #15
   2c530:	ldr	r7, [sp, #32]
   2c534:	add	lr, lr, r5
   2c538:	eor	r0, r0, r1, ror #23
   2c53c:	ldr	r4, [sp, #84]	; 0x54
   2c540:	eor	r6, r8, sl, ror #25
   2c544:	eor	r1, r1, r0
   2c548:	ldr	r5, [sp, #20]
   2c54c:	ror	r0, lr, #20
   2c550:	add	r3, r7, r3
   2c554:	ldr	r7, [sp, #76]	; 0x4c
   2c558:	eor	fp, r6, r4
   2c55c:	movw	r6, #50493	; 0xc53d
   2c560:	movt	r6, #17358	; 0x43ce
   2c564:	eor	fp, fp, r4, ror #17
   2c568:	add	r6, r0, r6
   2c56c:	add	r6, r6, r1
   2c570:	eor	r8, r7, r5, ror #25
   2c574:	ldr	r5, [sp, #56]	; 0x38
   2c578:	ror	r6, r6, #25
   2c57c:	add	r3, r3, r6
   2c580:	eor	r0, r0, r6
   2c584:	ldr	r6, [sp, #36]	; 0x24
   2c588:	orr	r7, r5, r9
   2c58c:	ldr	r5, [sp, #60]	; 0x3c
   2c590:	and	r7, r7, lr
   2c594:	eor	r8, r8, r5
   2c598:	eor	r5, fp, r4, ror #9
   2c59c:	ldr	fp, [sp, #20]
   2c5a0:	ldr	r4, [sp, #60]	; 0x3c
   2c5a4:	str	r5, [sp, #12]
   2c5a8:	ldr	r5, [sp, #28]
   2c5ac:	eor	r8, r8, r4, ror #17
   2c5b0:	ldr	r4, [sp, #12]
   2c5b4:	eor	r5, sl, r5
   2c5b8:	ldr	sl, [sp, #76]	; 0x4c
   2c5bc:	eor	r5, r5, r4, ror #17
   2c5c0:	eor	fp, fp, sl
   2c5c4:	ldr	sl, [sp, #32]
   2c5c8:	str	r5, [sp, #20]
   2c5cc:	ldr	r5, [sp, #64]	; 0x40
   2c5d0:	eor	sl, sl, r4
   2c5d4:	ldr	r4, [sp, #56]	; 0x38
   2c5d8:	add	sl, sl, r5
   2c5dc:	and	r5, r4, r9
   2c5e0:	ror	r4, r4, #23
   2c5e4:	orr	r7, r7, r5
   2c5e8:	eor	r5, r2, ip
   2c5ec:	ror	r2, r2, #13
   2c5f0:	add	r7, r7, sl
   2c5f4:	ldr	sl, [sp, #60]	; 0x3c
   2c5f8:	and	r5, r5, r1
   2c5fc:	eor	r5, r5, ip
   2c600:	add	r7, r0, r7
   2c604:	add	r5, r5, r3
   2c608:	add	ip, r6, ip
   2c60c:	movw	r0, #35450	; 0x8a7a
   2c610:	movt	r0, #34717	; 0x879d
   2c614:	eor	r8, r8, sl, ror #9
   2c618:	mov	sl, r8
   2c61c:	ror	r8, lr, #23
   2c620:	eor	r3, r6, sl
   2c624:	orr	r6, lr, r4
   2c628:	eor	fp, fp, sl, ror #17
   2c62c:	and	r6, r6, r7
   2c630:	and	lr, lr, r4
   2c634:	str	sl, [sp, #52]	; 0x34
   2c638:	str	r8, [sp, #56]	; 0x38
   2c63c:	ror	r8, r5, #15
   2c640:	add	r9, r3, r9
   2c644:	ldr	r3, [sp, #32]
   2c648:	ror	sl, r7, #20
   2c64c:	eor	r8, r8, r5, ror #23
   2c650:	add	r0, sl, r0
   2c654:	eor	r8, r8, r5
   2c658:	orr	r5, r6, lr
   2c65c:	ldr	r6, [sp, #68]	; 0x44
   2c660:	add	r9, r5, r9
   2c664:	add	r0, r0, r8
   2c668:	ror	r0, r0, #25
   2c66c:	add	ip, ip, r0
   2c670:	eor	lr, r3, r6, ror #25
   2c674:	eor	r3, r1, r2
   2c678:	and	r5, r3, r8
   2c67c:	ldr	r3, [sp, #16]
   2c680:	eor	lr, lr, r3
   2c684:	ror	r3, r1, #13
   2c688:	eor	r1, r5, r2
   2c68c:	ldr	r5, [sp, #16]
   2c690:	add	r1, r1, ip
   2c694:	ror	ip, r1, #15
   2c698:	eor	ip, ip, r1, ror #23
   2c69c:	eor	lr, lr, r5, ror #17
   2c6a0:	eor	r5, sl, r0
   2c6a4:	eor	r1, r1, ip
   2c6a8:	add	r5, r5, r9
   2c6ac:	ldr	r9, [sp, #16]
   2c6b0:	ror	sl, r7, #23
   2c6b4:	movw	r0, #5365	; 0x14f5
   2c6b8:	movt	r0, #3899	; 0xf3b
   2c6bc:	eor	r9, lr, r9, ror #9
   2c6c0:	ldr	lr, [sp, #44]	; 0x2c
   2c6c4:	str	r9, [sp, #16]
   2c6c8:	ldr	r9, [sp, #32]
   2c6cc:	add	r2, lr, r2
   2c6d0:	str	r2, [sp, #64]	; 0x40
   2c6d4:	ldr	r2, [sp, #16]
   2c6d8:	eor	r6, r6, r9
   2c6dc:	ror	r9, r5, #20
   2c6e0:	add	r0, r9, r0
   2c6e4:	add	r0, r0, r1
   2c6e8:	eor	ip, r6, r2, ror #17
   2c6ec:	eor	lr, lr, r2
   2c6f0:	ldr	r2, [sp, #56]	; 0x38
   2c6f4:	add	r4, lr, r4
   2c6f8:	ror	r0, r0, #25
   2c6fc:	eor	lr, r8, r3
   2c700:	and	lr, lr, r1
   2c704:	str	ip, [sp, #60]	; 0x3c
   2c708:	eor	lr, lr, r3
   2c70c:	orr	ip, r7, r2
   2c710:	and	r7, r7, r2
   2c714:	ldr	r2, [sp, #64]	; 0x40
   2c718:	and	ip, ip, r5
   2c71c:	orr	r7, ip, r7
   2c720:	ldr	r6, [sp, #36]	; 0x24
   2c724:	ror	ip, r8, #13
   2c728:	add	r7, r7, r4
   2c72c:	ldr	r4, [sp, #8]
   2c730:	add	r2, r2, r0
   2c734:	add	r2, lr, r2
   2c738:	eor	lr, r9, r0
   2c73c:	ldr	r8, [sp, #48]	; 0x30
   2c740:	add	lr, lr, r7
   2c744:	ror	r0, r2, #15
   2c748:	ldr	r7, [sp, #20]
   2c74c:	eor	r4, r6, r4, ror #25
   2c750:	movw	r6, #10730	; 0x29ea
   2c754:	movt	r6, #7798	; 0x1e76
   2c758:	ldr	r9, [sp, #72]	; 0x48
   2c75c:	eor	r0, r0, r2, ror #23
   2c760:	add	r3, r8, r3
   2c764:	eor	r2, r2, r0
   2c768:	ror	r0, lr, #20
   2c76c:	eor	r4, r4, r7
   2c770:	ldr	r7, [sp, #44]	; 0x2c
   2c774:	add	r6, r0, r6
   2c778:	add	r6, r6, r2
   2c77c:	ror	r6, r6, #25
   2c780:	eor	r8, r7, r9, ror #25
   2c784:	ldr	r7, [sp, #20]
   2c788:	add	r3, r3, r6
   2c78c:	eor	r0, r0, r6
   2c790:	eor	r8, r8, fp
   2c794:	ldr	r6, [sp, #12]
   2c798:	eor	r8, r8, fp, ror #17
   2c79c:	eor	r4, r4, r7, ror #17
   2c7a0:	orr	r7, r5, sl
   2c7a4:	and	r7, r7, lr
   2c7a8:	eor	r8, r8, fp, ror #9
   2c7ac:	str	r7, [sp, #64]	; 0x40
   2c7b0:	mov	fp, r8
   2c7b4:	ror	r8, lr, #23
   2c7b8:	ldr	r7, [sp, #20]
   2c7bc:	str	r8, [sp, #68]	; 0x44
   2c7c0:	eor	r7, r4, r7, ror #9
   2c7c4:	ldr	r4, [sp, #8]
   2c7c8:	str	r7, [sp, #20]
   2c7cc:	ldr	r7, [sp, #36]	; 0x24
   2c7d0:	eor	r4, r4, r7
   2c7d4:	ldr	r7, [sp, #44]	; 0x2c
   2c7d8:	eor	r9, r9, r7
   2c7dc:	ldr	r7, [sp, #20]
   2c7e0:	str	r9, [sp, #8]
   2c7e4:	ldr	r9, [sp, #48]	; 0x30
   2c7e8:	eor	r9, r9, r7
   2c7ec:	eor	r7, r4, r7, ror #17
   2c7f0:	ldr	r4, [sp, #56]	; 0x38
   2c7f4:	str	fp, [sp, #56]	; 0x38
   2c7f8:	str	r7, [sp, #84]	; 0x54
   2c7fc:	ldr	r7, [sp, #64]	; 0x40
   2c800:	add	r9, r9, r4
   2c804:	and	r4, r5, sl
   2c808:	ror	r5, r5, #23
   2c80c:	orr	r7, r7, r4
   2c810:	eor	r4, r1, ip
   2c814:	ror	r1, r1, #13
   2c818:	add	r7, r7, r9
   2c81c:	ldr	r9, [sp, #8]
   2c820:	and	r4, r4, r2
   2c824:	eor	r4, r4, ip
   2c828:	add	r7, r0, r7
   2c82c:	add	r4, r4, r3
   2c830:	add	r3, r6, ip
   2c834:	ror	r8, r4, #15
   2c838:	eor	r6, r6, fp
   2c83c:	movw	r0, #21460	; 0x53d4
   2c840:	movt	r0, #15596	; 0x3cec
   2c844:	add	sl, r6, sl
   2c848:	eor	ip, r9, fp, ror #17
   2c84c:	orr	r6, lr, r5
   2c850:	and	lr, lr, r5
   2c854:	and	r6, r6, r7
   2c858:	ldr	fp, [sp, #24]
   2c85c:	ror	r9, r7, #20
   2c860:	str	ip, [sp, #8]
   2c864:	eor	ip, r8, r4, ror #23
   2c868:	add	r0, r9, r0
   2c86c:	eor	r8, r4, ip
   2c870:	orr	r4, r6, lr
   2c874:	ldr	r6, [sp, #48]	; 0x30
   2c878:	eor	ip, r2, r1
   2c87c:	add	sl, r4, sl
   2c880:	ror	r2, r2, #13
   2c884:	and	r4, ip, r8
   2c888:	ldr	ip, [sp, #60]	; 0x3c
   2c88c:	add	r0, r0, r8
   2c890:	ror	r0, r0, #25
   2c894:	eor	lr, r6, fp, ror #25
   2c898:	add	r3, r3, r0
   2c89c:	eor	r6, lr, ip
   2c8a0:	ldr	lr, [sp, #60]	; 0x3c
   2c8a4:	eor	ip, r4, r1
   2c8a8:	eor	r4, r9, r0
   2c8ac:	add	r3, ip, r3
   2c8b0:	ror	r0, r7, #23
   2c8b4:	ror	ip, r3, #15
   2c8b8:	add	r4, r4, sl
   2c8bc:	ror	sl, r4, #20
   2c8c0:	eor	ip, ip, r3, ror #23
   2c8c4:	str	r0, [sp, #72]	; 0x48
   2c8c8:	movw	r0, #42920	; 0xa7a8
   2c8cc:	movt	r0, #31192	; 0x79d8
   2c8d0:	eor	r6, r6, lr, ror #17
   2c8d4:	eor	r3, r3, ip
   2c8d8:	add	r0, sl, r0
   2c8dc:	eor	lr, r6, lr, ror #9
   2c8e0:	ldr	r6, [sp, #48]	; 0x30
   2c8e4:	add	r0, r0, r3
   2c8e8:	mov	r9, lr
   2c8ec:	ldr	lr, [sp, #52]	; 0x34
   2c8f0:	str	r9, [sp, #60]	; 0x3c
   2c8f4:	eor	r6, fp, r6
   2c8f8:	ror	fp, r0, #25
   2c8fc:	add	r1, lr, r1
   2c900:	eor	lr, lr, r9
   2c904:	add	r5, lr, r5
   2c908:	eor	lr, r6, r9, ror #17
   2c90c:	add	r1, r1, fp
   2c910:	str	lr, [sp, #64]	; 0x40
   2c914:	eor	lr, r8, r2
   2c918:	and	lr, lr, r3
   2c91c:	ldr	r9, [sp, #40]	; 0x28
   2c920:	eor	r0, lr, r2
   2c924:	eor	lr, sl, fp
   2c928:	ldr	r6, [sp, #68]	; 0x44
   2c92c:	add	r1, r0, r1
   2c930:	ror	r0, r1, #15
   2c934:	ldr	sl, [sp, #28]
   2c938:	eor	r0, r0, r1, ror #23
   2c93c:	ldr	fp, [sp, #52]	; 0x34
   2c940:	orr	ip, r7, r6
   2c944:	and	r7, r7, r6
   2c948:	and	ip, ip, r4
   2c94c:	str	r0, [sp, #24]
   2c950:	movw	r6, #20304	; 0x4f50
   2c954:	movt	r6, #62385	; 0xf3b1
   2c958:	orr	r7, ip, r7
   2c95c:	ror	ip, r8, #13
   2c960:	ldr	r8, [sp, #12]
   2c964:	add	r7, r7, r5
   2c968:	add	lr, lr, r7
   2c96c:	ldr	r0, [sp, #72]	; 0x48
   2c970:	ldr	r7, [sp, #84]	; 0x54
   2c974:	eor	r5, r8, r9, ror #25
   2c978:	ldr	r8, [sp, #16]
   2c97c:	eor	r5, r5, r7
   2c980:	eor	r5, r5, r7, ror #17
   2c984:	add	r2, r8, r2
   2c988:	eor	r8, fp, sl, ror #25
   2c98c:	ldr	fp, [sp, #12]
   2c990:	eor	r5, r5, r7, ror #9
   2c994:	orr	r7, r4, r0
   2c998:	ldr	r0, [sp, #8]
   2c99c:	and	r7, r7, lr
   2c9a0:	eor	r9, r9, fp
   2c9a4:	ldr	fp, [sp, #52]	; 0x34
   2c9a8:	eor	r8, r8, r0
   2c9ac:	ldr	r0, [sp, #24]
   2c9b0:	str	r5, [sp, #24]
   2c9b4:	ldr	r5, [sp, #8]
   2c9b8:	eor	fp, sl, fp
   2c9bc:	ldr	sl, [sp, #16]
   2c9c0:	eor	r0, r0, r1
   2c9c4:	ror	r1, lr, #20
   2c9c8:	eor	r8, r8, r5, ror #17
   2c9cc:	ldr	r5, [sp, #24]
   2c9d0:	add	r6, r1, r6
   2c9d4:	add	r6, r6, r0
   2c9d8:	ror	r6, r6, #25
   2c9dc:	add	r2, r2, r6
   2c9e0:	eor	r6, r6, r1
   2c9e4:	ror	r1, lr, #23
   2c9e8:	eor	sl, sl, r5
   2c9ec:	eor	r5, r9, r5, ror #17
   2c9f0:	str	r5, [sp, #84]	; 0x54
   2c9f4:	ldr	r5, [sp, #68]	; 0x44
   2c9f8:	str	r1, [sp, #68]	; 0x44
   2c9fc:	add	sl, sl, r5
   2ca00:	ldr	r5, [sp, #72]	; 0x48
   2ca04:	and	r5, r4, r5
   2ca08:	ror	r4, r4, #23
   2ca0c:	orr	r7, r7, r5
   2ca10:	eor	r5, r3, ip
   2ca14:	ror	r3, r3, #13
   2ca18:	add	r7, r7, sl
   2ca1c:	ldr	sl, [sp, #8]
   2ca20:	and	r5, r5, r0
   2ca24:	eor	r5, r5, ip
   2ca28:	add	r6, r6, r7
   2ca2c:	add	r5, r5, r2
   2ca30:	ldr	r2, [sp, #20]
   2ca34:	movw	r7, #40609	; 0x9ea1
   2ca38:	movt	r7, #59234	; 0xe762
   2ca3c:	ror	r1, r5, #15
   2ca40:	eor	r8, r8, sl, ror #9
   2ca44:	eor	r1, r1, r5, ror #23
   2ca48:	eor	sl, fp, r8, ror #17
   2ca4c:	add	ip, r2, ip
   2ca50:	eor	r2, r2, r8
   2ca54:	eor	r1, r1, r5
   2ca58:	ldr	fp, [sp, #76]	; 0x4c
   2ca5c:	str	r8, [sp, #40]	; 0x28
   2ca60:	ldr	r8, [sp, #72]	; 0x48
   2ca64:	str	sl, [sp, #28]
   2ca68:	ror	sl, r6, #20
   2ca6c:	add	r7, sl, r7
   2ca70:	add	r7, r7, r1
   2ca74:	add	r9, r2, r8
   2ca78:	orr	r8, lr, r4
   2ca7c:	ror	r7, r7, #25
   2ca80:	and	r8, r8, r6
   2ca84:	and	lr, lr, r4
   2ca88:	orr	r5, r8, lr
   2ca8c:	ldr	lr, [sp, #16]
   2ca90:	eor	r2, r0, r3
   2ca94:	and	r2, r2, r1
   2ca98:	add	ip, ip, r7
   2ca9c:	ror	r0, r0, #13
   2caa0:	ldr	r8, [sp, #64]	; 0x40
   2caa4:	eor	r2, r2, r3
   2caa8:	add	r9, r5, r9
   2caac:	add	r2, r2, ip
   2cab0:	eor	r5, sl, r7
   2cab4:	ror	r7, r6, #23
   2cab8:	ldr	ip, [sp, #64]	; 0x40
   2cabc:	add	r5, r5, r9
   2cac0:	eor	lr, lr, fp, ror #25
   2cac4:	str	r7, [sp, #72]	; 0x48
   2cac8:	movw	r7, #15683	; 0x3d43
   2cacc:	movt	r7, #52933	; 0xcec5
   2cad0:	eor	lr, lr, r8
   2cad4:	eor	lr, lr, r8, ror #17
   2cad8:	ror	r8, r2, #15
   2cadc:	eor	ip, lr, ip, ror #9
   2cae0:	eor	r9, r8, r2, ror #23
   2cae4:	ror	r8, r5, #20
   2cae8:	str	ip, [sp, #8]
   2caec:	eor	r2, r2, r9
   2caf0:	eor	r9, r1, r0
   2caf4:	ldr	sl, [sp, #56]	; 0x38
   2caf8:	add	r7, r8, r7
   2cafc:	and	r9, r9, r2
   2cb00:	add	r7, r7, r2
   2cb04:	ror	r1, r1, #13
   2cb08:	ldr	lr, [sp, #16]
   2cb0c:	ror	r7, r7, #25
   2cb10:	add	r3, sl, r3
   2cb14:	add	r3, r3, r7
   2cb18:	eor	ip, fp, lr
   2cb1c:	mov	lr, sl
   2cb20:	ldr	sl, [sp, #8]
   2cb24:	eor	lr, lr, sl
   2cb28:	add	r4, lr, r4
   2cb2c:	eor	lr, ip, sl, ror #17
   2cb30:	ldr	sl, [sp, #20]
   2cb34:	ldr	ip, [sp, #68]	; 0x44
   2cb38:	str	lr, [sp, #64]	; 0x40
   2cb3c:	orr	lr, r6, ip
   2cb40:	and	r6, r6, ip
   2cb44:	eor	ip, r9, r0
   2cb48:	ldr	r9, [sp, #32]
   2cb4c:	and	lr, lr, r5
   2cb50:	add	ip, ip, r3
   2cb54:	orr	lr, lr, r6
   2cb58:	ldr	r3, [sp, #60]	; 0x3c
   2cb5c:	ror	r6, ip, #15
   2cb60:	add	r4, lr, r4
   2cb64:	eor	lr, r8, r7
   2cb68:	add	lr, lr, r4
   2cb6c:	eor	r6, r6, ip, ror #23
   2cb70:	ldr	r4, [sp, #56]	; 0x38
   2cb74:	eor	fp, sl, r9, ror #25
   2cb78:	eor	r8, r9, sl
   2cb7c:	eor	ip, ip, r6
   2cb80:	ldr	sl, [sp, #28]
   2cb84:	add	r3, r3, r0
   2cb88:	ldr	r6, [sp, #56]	; 0x38
   2cb8c:	ldr	r0, [sp, #84]	; 0x54
   2cb90:	ldr	r7, [sp, #72]	; 0x48
   2cb94:	ldr	r9, [sp, #84]	; 0x54
   2cb98:	eor	fp, fp, r0
   2cb9c:	ldr	r0, [sp, #36]	; 0x24
   2cba0:	orr	r7, r5, r7
   2cba4:	and	r7, r7, lr
   2cba8:	eor	fp, fp, r9, ror #17
   2cbac:	eor	r4, r4, r0, ror #25
   2cbb0:	eor	r4, r4, sl
   2cbb4:	eor	sl, r0, r6
   2cbb8:	ldr	r0, [sp, #100]	; 0x64
   2cbbc:	ror	r6, lr, #20
   2cbc0:	add	r6, r6, r0
   2cbc4:	ldr	r0, [sp, #28]
   2cbc8:	add	r6, r6, ip
   2cbcc:	ror	r6, r6, #25
   2cbd0:	add	r3, r3, r6
   2cbd4:	eor	r4, r4, r0, ror #17
   2cbd8:	eor	r0, fp, r9, ror #9
   2cbdc:	eor	fp, r2, r1
   2cbe0:	and	fp, fp, ip
   2cbe4:	ror	r2, r2, #13
   2cbe8:	mov	r9, r0
   2cbec:	ldr	r0, [sp, #60]	; 0x3c
   2cbf0:	eor	fp, fp, r1
   2cbf4:	add	r3, fp, r3
   2cbf8:	ror	fp, r5, #23
   2cbfc:	str	r9, [sp, #36]	; 0x24
   2cc00:	str	fp, [sp, #84]	; 0x54
   2cc04:	eor	r0, r0, r9
   2cc08:	ldr	r9, [sp, #68]	; 0x44
   2cc0c:	add	r0, r0, r9
   2cc10:	ldr	r9, [sp, #28]
   2cc14:	eor	r4, r4, r9, ror #9
   2cc18:	ldr	r9, [sp, #72]	; 0x48
   2cc1c:	str	r4, [sp, #28]
   2cc20:	and	r4, r5, r9
   2cc24:	ror	r9, lr, #20
   2cc28:	ror	r5, r3, #15
   2cc2c:	orr	r7, r7, r4
   2cc30:	eor	r9, r9, r6
   2cc34:	add	r4, r7, r0
   2cc38:	ror	r0, ip, #13
   2cc3c:	add	r4, r9, r4
   2cc40:	eor	r6, ip, r2
   2cc44:	eor	ip, r5, r3, ror #23
   2cc48:	ldr	r5, [sp, #24]
   2cc4c:	ror	r7, r4, #20
   2cc50:	eor	r3, r3, ip
   2cc54:	str	r0, [sp, #76]	; 0x4c
   2cc58:	orr	r0, lr, fp
   2cc5c:	ldr	r9, [sp, #28]
   2cc60:	and	r0, r0, r4
   2cc64:	and	r6, r6, r3
   2cc68:	eor	r6, r6, r2
   2cc6c:	ldr	ip, [sp, #104]	; 0x68
   2cc70:	mov	fp, r5
   2cc74:	add	r1, r5, r1
   2cc78:	eor	r9, r5, r9
   2cc7c:	ldr	r5, [sp, #36]	; 0x24
   2cc80:	eor	r8, r8, r5, ror #17
   2cc84:	add	r5, r7, ip
   2cc88:	ldr	ip, [sp, #28]
   2cc8c:	add	r5, r5, r3
   2cc90:	ror	r5, r5, #25
   2cc94:	add	r1, r1, r5
   2cc98:	eor	sl, sl, ip, ror #17
   2cc9c:	ldr	ip, [sp, #60]	; 0x3c
   2cca0:	add	r1, r6, r1
   2cca4:	str	sl, [sp, #68]	; 0x44
   2cca8:	ldr	sl, [sp, #44]	; 0x2c
   2ccac:	ldr	r6, [sp, #48]	; 0x30
   2ccb0:	eor	sl, ip, sl, ror #25
   2ccb4:	ldr	ip, [sp, #72]	; 0x48
   2ccb8:	add	r9, r9, ip
   2ccbc:	ldr	ip, [sp, #84]	; 0x54
   2ccc0:	and	ip, lr, ip
   2ccc4:	ror	lr, lr, #23
   2ccc8:	orr	r0, r0, ip
   2cccc:	ldr	ip, [sp, #64]	; 0x40
   2ccd0:	eor	sl, sl, ip
   2ccd4:	add	ip, r0, r9
   2ccd8:	ldr	r0, [sp, #64]	; 0x40
   2ccdc:	eor	r9, fp, r6, ror #25
   2cce0:	ror	fp, r1, #15
   2cce4:	ldr	r6, [sp, #108]	; 0x6c
   2cce8:	eor	r9, r9, r8
   2ccec:	eor	fp, fp, r1, ror #23
   2ccf0:	eor	sl, sl, r0, ror #17
   2ccf4:	eor	r0, r7, r5
   2ccf8:	ldr	r5, [sp, #40]	; 0x28
   2ccfc:	add	r0, r0, ip
   2cd00:	eor	r1, r1, fp
   2cd04:	eor	r9, r9, r8, ror #17
   2cd08:	ldr	r7, [sp, #76]	; 0x4c
   2cd0c:	ror	ip, r0, #20
   2cd10:	add	r6, ip, r6
   2cd14:	add	r2, r5, r2
   2cd18:	orr	r5, r4, lr
   2cd1c:	and	r5, r5, r0
   2cd20:	add	r6, r6, r1
   2cd24:	eor	r7, r3, r7
   2cd28:	ror	r3, r3, #13
   2cd2c:	str	r5, [sp, #72]	; 0x48
   2cd30:	and	r7, r7, r1
   2cd34:	ror	r6, r6, #25
   2cd38:	ldr	r5, [sp, #64]	; 0x40
   2cd3c:	add	r2, r2, r6
   2cd40:	eor	ip, ip, r6
   2cd44:	ldr	r6, [sp, #76]	; 0x4c
   2cd48:	eor	r5, sl, r5, ror #9
   2cd4c:	ldr	sl, [sp, #44]	; 0x2c
   2cd50:	str	r5, [sp, #32]
   2cd54:	ldr	r5, [sp, #60]	; 0x3c
   2cd58:	eor	sl, sl, r5
   2cd5c:	ldr	r5, [sp, #24]
   2cd60:	str	sl, [sp, #88]	; 0x58
   2cd64:	ldr	sl, [sp, #48]	; 0x30
   2cd68:	eor	fp, sl, r5
   2cd6c:	ldr	r5, [sp, #32]
   2cd70:	str	fp, [sp, #100]	; 0x64
   2cd74:	ldr	sl, [sp, #40]	; 0x28
   2cd78:	ldr	fp, [sp, #76]	; 0x4c
   2cd7c:	eor	sl, sl, r5
   2cd80:	ldr	r5, [sp, #84]	; 0x54
   2cd84:	eor	r7, r7, fp
   2cd88:	and	fp, r4, lr
   2cd8c:	ror	r4, r4, #23
   2cd90:	add	r7, r7, r2
   2cd94:	ror	r2, r7, #15
   2cd98:	str	r4, [sp, #64]	; 0x40
   2cd9c:	add	sl, sl, r5
   2cda0:	ldr	r4, [sp, #72]	; 0x48
   2cda4:	orr	r5, r4, fp
   2cda8:	eor	r4, r9, r8, ror #9
   2cdac:	ldr	r8, [sp, #8]
   2cdb0:	add	sl, r5, sl
   2cdb4:	eor	r5, r2, r7, ror #23
   2cdb8:	ldr	fp, [sp, #12]
   2cdbc:	add	ip, ip, sl
   2cdc0:	str	r4, [sp, #44]	; 0x2c
   2cdc4:	ror	r4, ip, #20
   2cdc8:	eor	r7, r7, r5
   2cdcc:	ldr	r9, [sp, #40]	; 0x28
   2cdd0:	add	r6, r8, r6
   2cdd4:	eor	r9, r9, fp, ror #25
   2cdd8:	eor	fp, r1, r3
   2cddc:	ror	r1, r1, #13
   2cde0:	and	fp, fp, r7
   2cde4:	eor	fp, fp, r3
   2cde8:	str	r1, [sp, #72]	; 0x48
   2cdec:	ldr	r1, [sp, #64]	; 0x40
   2cdf0:	orr	sl, r0, r1
   2cdf4:	ldr	r1, [sp, #44]	; 0x2c
   2cdf8:	and	sl, sl, ip
   2cdfc:	ldr	r2, [sp, #112]	; 0x70
   2ce00:	eor	r8, r8, r1
   2ce04:	ldr	r1, [sp, #88]	; 0x58
   2ce08:	add	lr, r8, lr
   2ce0c:	add	r8, r4, r2
   2ce10:	ldr	r2, [sp, #64]	; 0x40
   2ce14:	add	r8, r8, r7
   2ce18:	ror	r8, r8, #25
   2ce1c:	add	r6, r6, r8
   2ce20:	eor	r8, r8, r4
   2ce24:	and	r2, r0, r2
   2ce28:	add	fp, fp, r6
   2ce2c:	ror	r6, ip, #23
   2ce30:	orr	r2, sl, r2
   2ce34:	ldr	sl, [sp, #32]
   2ce38:	ror	r0, r0, #23
   2ce3c:	add	lr, r2, lr
   2ce40:	str	r6, [sp, #76]	; 0x4c
   2ce44:	add	lr, r8, lr
   2ce48:	orr	r8, ip, r0
   2ce4c:	ldr	r6, [sp, #116]	; 0x74
   2ce50:	ror	r4, lr, #20
   2ce54:	and	r8, r8, lr
   2ce58:	and	ip, ip, r0
   2ce5c:	eor	r5, r1, sl, ror #17
   2ce60:	ldr	r1, [sp, #8]
   2ce64:	orr	ip, r8, ip
   2ce68:	ldr	sl, [sp, #52]	; 0x34
   2ce6c:	add	r8, r4, r6
   2ce70:	ldr	r6, [sp, #68]	; 0x44
   2ce74:	eor	sl, r1, sl, ror #25
   2ce78:	ldr	r1, [sp, #68]	; 0x44
   2ce7c:	eor	sl, sl, r5
   2ce80:	eor	sl, sl, r5, ror #17
   2ce84:	eor	r2, r9, r1
   2ce88:	ldr	r9, [sp, #72]	; 0x48
   2ce8c:	eor	r9, r7, r9
   2ce90:	ror	r7, r7, #13
   2ce94:	str	r7, [sp, #84]	; 0x54
   2ce98:	eor	r7, r2, r1, ror #17
   2ce9c:	ror	r2, fp, #15
   2cea0:	ldr	r1, [sp, #36]	; 0x24
   2cea4:	eor	r7, r7, r6, ror #9
   2cea8:	ldr	r6, [sp, #72]	; 0x48
   2ceac:	eor	r2, r2, fp, ror #23
   2ceb0:	str	r7, [sp, #48]	; 0x30
   2ceb4:	eor	r2, r2, fp
   2ceb8:	ldr	r7, [sp, #28]
   2cebc:	add	r3, r1, r3
   2cec0:	and	r9, r9, r2
   2cec4:	ldr	fp, [sp, #100]	; 0x64
   2cec8:	add	r6, r7, r6
   2cecc:	add	r7, r8, r2
   2ced0:	ldr	r8, [sp, #44]	; 0x2c
   2ced4:	ror	r7, r7, #25
   2ced8:	str	r6, [sp, #68]	; 0x44
   2cedc:	add	r3, r3, r7
   2cee0:	eor	r4, r4, r7
   2cee4:	ldr	r7, [sp, #28]
   2cee8:	eor	r8, fp, r8, ror #17
   2ceec:	ldr	fp, [sp, #48]	; 0x30
   2cef0:	ldr	r6, [sp, #76]	; 0x4c
   2cef4:	eor	fp, r1, fp
   2cef8:	ldr	r1, [sp, #72]	; 0x48
   2cefc:	orr	r6, lr, r6
   2cf00:	eor	r1, r1, r9
   2cf04:	ldr	r9, [sp, #64]	; 0x40
   2cf08:	add	r1, r1, r3
   2cf0c:	add	fp, fp, r9
   2cf10:	eor	r9, sl, r5, ror #9
   2cf14:	add	fp, ip, fp
   2cf18:	ldr	ip, [sp, #16]
   2cf1c:	ror	r5, r1, #15
   2cf20:	add	fp, r4, fp
   2cf24:	str	r9, [sp, #64]	; 0x40
   2cf28:	and	r6, r6, fp
   2cf2c:	eor	r5, r5, r1, ror #23
   2cf30:	ldr	r3, [sp, #64]	; 0x40
   2cf34:	eor	r1, r1, r5
   2cf38:	ldr	r9, [sp, #84]	; 0x54
   2cf3c:	eor	r4, r7, r3
   2cf40:	ldr	r3, [sp, #76]	; 0x4c
   2cf44:	add	r0, r4, r0
   2cf48:	eor	sl, r2, r9
   2cf4c:	ldr	r9, [sp, #36]	; 0x24
   2cf50:	ror	r2, r2, #13
   2cf54:	and	r5, sl, r1
   2cf58:	ldr	r4, [sp, #120]	; 0x78
   2cf5c:	and	r7, lr, r3
   2cf60:	ror	lr, lr, #23
   2cf64:	orr	r6, r6, r7
   2cf68:	ldr	r7, [sp, #28]
   2cf6c:	eor	r9, r9, ip, ror #25
   2cf70:	add	r0, r6, r0
   2cf74:	ror	ip, fp, #20
   2cf78:	eor	r9, r9, r8
   2cf7c:	add	r3, ip, r4
   2cf80:	ldr	r4, [sp, #20]
   2cf84:	eor	r9, r9, r8, ror #17
   2cf88:	add	r3, r3, r1
   2cf8c:	ldr	sl, [sp, #32]
   2cf90:	eor	r9, r9, r8, ror #9
   2cf94:	ror	r3, r3, #25
   2cf98:	ldr	r8, [sp, #68]	; 0x44
   2cf9c:	eor	r6, r7, r4, ror #25
   2cfa0:	str	r9, [sp, #68]	; 0x44
   2cfa4:	eor	ip, ip, r3
   2cfa8:	ldr	r7, [sp, #84]	; 0x54
   2cfac:	add	ip, ip, r0
   2cfb0:	orr	r4, fp, lr
   2cfb4:	eor	r9, sl, r9
   2cfb8:	and	r4, r4, ip
   2cfbc:	str	r6, [sp, #72]	; 0x48
   2cfc0:	eor	r6, r1, r2
   2cfc4:	ror	r1, r1, #13
   2cfc8:	add	r8, r8, r3
   2cfcc:	ror	r3, fp, #23
   2cfd0:	and	fp, fp, lr
   2cfd4:	orr	r4, r4, fp
   2cfd8:	ldr	fp, [sp, #40]	; 0x28
   2cfdc:	eor	r5, r5, r7
   2cfe0:	add	r7, sl, r7
   2cfe4:	ldr	sl, [sp, #76]	; 0x4c
   2cfe8:	add	r5, r5, r8
   2cfec:	ror	r8, ip, #20
   2cff0:	ror	r0, r5, #15
   2cff4:	add	r9, r9, sl
   2cff8:	eor	sl, r0, r5, ror #23
   2cffc:	ldr	r0, [sp, #12]
   2d000:	add	r9, r4, r9
   2d004:	ldr	r4, [sp, #48]	; 0x30
   2d008:	eor	r5, r5, sl
   2d00c:	eor	fp, r0, fp
   2d010:	ldr	r0, [sp, #124]	; 0x7c
   2d014:	eor	fp, fp, r4, ror #17
   2d018:	ldr	r4, [sp, #44]	; 0x2c
   2d01c:	add	r0, r8, r0
   2d020:	add	r0, r0, r5
   2d024:	add	sl, r4, r2
   2d028:	ldr	r4, [sp, #56]	; 0x38
   2d02c:	ror	r0, r0, #25
   2d030:	str	sl, [sp, #76]	; 0x4c
   2d034:	add	r7, r7, r0
   2d038:	eor	r0, r0, r8
   2d03c:	ldr	sl, [sp, #32]
   2d040:	add	r9, r0, r9
   2d044:	ror	r8, ip, #23
   2d048:	eor	sl, sl, r4, ror #25
   2d04c:	orr	r4, ip, r3
   2d050:	and	ip, ip, r3
   2d054:	str	sl, [sp, #84]	; 0x54
   2d058:	and	sl, r6, r5
   2d05c:	ror	r6, r5, #13
   2d060:	eor	sl, sl, r2
   2d064:	ldr	r2, [sp, #72]	; 0x48
   2d068:	eor	r5, r5, r1
   2d06c:	add	r7, sl, r7
   2d070:	and	sl, r4, r9
   2d074:	orr	sl, sl, ip
   2d078:	eor	r2, r2, fp
   2d07c:	eor	r2, r2, fp, ror #17
   2d080:	eor	r0, r2, fp, ror #9
   2d084:	ror	r2, r7, #15
   2d088:	ror	fp, r9, #20
   2d08c:	str	r0, [sp, #12]
   2d090:	eor	ip, r2, r7, ror #23
   2d094:	ldr	r4, [sp, #12]
   2d098:	eor	ip, ip, r7
   2d09c:	ldr	r0, [sp, #44]	; 0x2c
   2d0a0:	and	r5, r5, ip
   2d0a4:	eor	r5, r5, r1
   2d0a8:	ldr	r2, [sp, #52]	; 0x34
   2d0ac:	eor	r0, r0, r4
   2d0b0:	add	lr, r0, lr
   2d0b4:	ldr	r0, [sp, #8]
   2d0b8:	add	sl, sl, lr
   2d0bc:	ldr	lr, [sp, #64]	; 0x40
   2d0c0:	eor	r4, r2, r0
   2d0c4:	ldr	r0, [sp, #60]	; 0x3c
   2d0c8:	eor	r4, r4, lr, ror #17
   2d0cc:	ldr	lr, [sp, #48]	; 0x30
   2d0d0:	ldr	r2, [sp, #128]	; 0x80
   2d0d4:	add	r7, lr, r1
   2d0d8:	ldr	lr, [sp, #44]	; 0x2c
   2d0dc:	add	r2, fp, r2
   2d0e0:	str	r7, [sp, #72]	; 0x48
   2d0e4:	ror	r7, ip, #13
   2d0e8:	add	r2, r2, ip
   2d0ec:	eor	ip, ip, r6
   2d0f0:	ror	r2, r2, #25
   2d0f4:	eor	r0, lr, r0, ror #25
   2d0f8:	ldr	lr, [sp, #76]	; 0x4c
   2d0fc:	str	r0, [sp, #88]	; 0x58
   2d100:	ldr	r0, [sp, #84]	; 0x54
   2d104:	add	lr, lr, r2
   2d108:	eor	r2, r2, fp
   2d10c:	ror	fp, r9, #23
   2d110:	add	sl, r2, sl
   2d114:	ldr	r2, [sp, #48]	; 0x30
   2d118:	add	lr, r5, lr
   2d11c:	ror	r5, sl, #20
   2d120:	eor	r1, r0, r4
   2d124:	orr	r0, r9, r8
   2d128:	eor	r1, r1, r4, ror #17
   2d12c:	and	r0, r0, sl
   2d130:	and	r9, r9, r8
   2d134:	orr	r9, r0, r9
   2d138:	eor	r1, r1, r4, ror #9
   2d13c:	mov	r4, r1
   2d140:	ror	r1, lr, #15
   2d144:	eor	r2, r2, r4
   2d148:	add	r2, r2, r3
   2d14c:	eor	r1, r1, lr, ror #23
   2d150:	str	r4, [sp, #52]	; 0x34
   2d154:	ldr	r3, [sp, #16]
   2d158:	add	r9, r9, r2
   2d15c:	eor	r1, r1, lr
   2d160:	ldr	r0, [sp, #36]	; 0x24
   2d164:	and	ip, ip, r1
   2d168:	ldr	lr, [sp, #64]	; 0x40
   2d16c:	ldr	r2, [sp, #68]	; 0x44
   2d170:	eor	r4, r3, r0
   2d174:	ldr	r0, [sp, #72]	; 0x48
   2d178:	add	lr, lr, r6
   2d17c:	eor	r6, r6, ip
   2d180:	ldr	r3, [sp, #172]	; 0xac
   2d184:	eor	r4, r4, r2, ror #17
   2d188:	str	lr, [sp, #76]	; 0x4c
   2d18c:	ldr	lr, [sp, #24]
   2d190:	ldr	ip, [sp, #88]	; 0x58
   2d194:	add	r3, r5, r3
   2d198:	add	r3, r3, r1
   2d19c:	ldr	r2, [sp, #48]	; 0x30
   2d1a0:	ror	r3, r3, #25
   2d1a4:	eor	ip, ip, r4
   2d1a8:	add	r0, r0, r3
   2d1ac:	eor	ip, ip, r4, ror #17
   2d1b0:	eor	r3, r3, r5
   2d1b4:	add	r6, r6, r0
   2d1b8:	add	r9, r3, r9
   2d1bc:	eor	lr, r2, lr, ror #25
   2d1c0:	orr	r2, sl, fp
   2d1c4:	eor	r3, ip, r4, ror #9
   2d1c8:	ldr	ip, [sp, #64]	; 0x40
   2d1cc:	and	r0, sl, fp
   2d1d0:	and	r2, r2, r9
   2d1d4:	ror	r5, sl, #23
   2d1d8:	mov	r4, r3
   2d1dc:	ror	r3, r6, #15
   2d1e0:	orr	r0, r2, r0
   2d1e4:	ldr	r2, [sp, #20]
   2d1e8:	ror	sl, r9, #20
   2d1ec:	str	r4, [sp, #16]
   2d1f0:	eor	r3, r3, r6, ror #23
   2d1f4:	eor	ip, ip, r4
   2d1f8:	ldr	r4, [sp, #28]
   2d1fc:	add	r8, ip, r8
   2d200:	eor	r3, r3, r6
   2d204:	str	lr, [sp, #84]	; 0x54
   2d208:	ldr	r6, [sp, #68]	; 0x44
   2d20c:	ror	lr, r1, #13
   2d210:	eor	r1, r1, r7
   2d214:	and	r1, r1, r3
   2d218:	add	r8, r0, r8
   2d21c:	ldr	ip, [sp, #176]	; 0xb0
   2d220:	eor	r4, r2, r4
   2d224:	add	r6, r6, r7
   2d228:	eor	r7, r7, r1
   2d22c:	ldr	r1, [sp, #84]	; 0x54
   2d230:	add	r2, sl, ip
   2d234:	ldr	ip, [sp, #12]
   2d238:	str	r6, [sp, #72]	; 0x48
   2d23c:	add	r2, r2, r3
   2d240:	ldr	r6, [sp, #64]	; 0x40
   2d244:	ror	r2, r2, #25
   2d248:	eor	r4, r4, ip, ror #17
   2d24c:	ldr	ip, [sp, #40]	; 0x28
   2d250:	eor	r1, r1, r4
   2d254:	eor	r1, r1, r4, ror #17
   2d258:	eor	r0, r6, ip, ror #25
   2d25c:	ldr	ip, [sp, #76]	; 0x4c
   2d260:	ror	r6, r3, #13
   2d264:	eor	r3, r3, lr
   2d268:	str	r0, [sp, #88]	; 0x58
   2d26c:	orr	r0, r9, r5
   2d270:	add	ip, ip, r2
   2d274:	eor	r2, r2, sl
   2d278:	ror	sl, r9, #23
   2d27c:	add	r8, r2, r8
   2d280:	eor	r2, r1, r4, ror #9
   2d284:	ldr	r1, [sp, #68]	; 0x44
   2d288:	and	r9, r9, r5
   2d28c:	and	r0, r0, r8
   2d290:	ror	r4, r8, #20
   2d294:	orr	r0, r0, r9
   2d298:	ldr	r9, [sp, #32]
   2d29c:	add	r7, r7, ip
   2d2a0:	str	r2, [sp, #20]
   2d2a4:	ror	ip, r7, #15
   2d2a8:	eor	r2, r1, r2
   2d2ac:	eor	ip, ip, r7, ror #23
   2d2b0:	ldr	r1, [sp, #132]	; 0x84
   2d2b4:	add	fp, r2, fp
   2d2b8:	ldr	r2, [sp, #56]	; 0x38
   2d2bc:	eor	r7, r7, ip
   2d2c0:	add	fp, r0, fp
   2d2c4:	and	r3, r3, r7
   2d2c8:	add	r1, r4, r1
   2d2cc:	add	r1, r1, r7
   2d2d0:	eor	r9, r2, r9
   2d2d4:	ldr	r2, [sp, #52]	; 0x34
   2d2d8:	ror	r1, r1, #25
   2d2dc:	eor	r9, r9, r2, ror #17
   2d2e0:	ldr	r2, [sp, #12]
   2d2e4:	add	r0, r2, lr
   2d2e8:	eor	lr, lr, r3
   2d2ec:	str	r0, [sp, #76]	; 0x4c
   2d2f0:	ror	r0, r7, #13
   2d2f4:	ldr	ip, [sp, #68]	; 0x44
   2d2f8:	ldr	r2, [sp, #8]
   2d2fc:	str	r0, [sp, #56]	; 0x38
   2d300:	orr	r0, r8, sl
   2d304:	ldr	r3, [sp, #88]	; 0x58
   2d308:	eor	ip, ip, r2, ror #25
   2d30c:	eor	r2, r3, r9
   2d310:	eor	r3, r7, r6
   2d314:	ldr	r7, [sp, #72]	; 0x48
   2d318:	str	ip, [sp, #84]	; 0x54
   2d31c:	eor	r2, r2, r9, ror #17
   2d320:	add	ip, r7, r1
   2d324:	eor	r1, r1, r4
   2d328:	eor	r7, r2, r9, ror #9
   2d32c:	add	r1, r1, fp
   2d330:	ldr	fp, [sp, #12]
   2d334:	ror	r4, r8, #23
   2d338:	and	r0, r0, r1
   2d33c:	and	r8, r8, sl
   2d340:	ror	r9, r1, #20
   2d344:	str	r7, [sp, #72]	; 0x48
   2d348:	add	lr, lr, ip
   2d34c:	orr	r8, r0, r8
   2d350:	ldr	ip, [sp, #60]	; 0x3c
   2d354:	ror	r2, lr, #15
   2d358:	eor	r7, fp, r7
   2d35c:	eor	r2, r2, lr, ror #23
   2d360:	add	r5, r7, r5
   2d364:	ldr	r7, [sp, #44]	; 0x2c
   2d368:	add	r5, r8, r5
   2d36c:	eor	r2, r2, lr
   2d370:	ldr	r8, [sp, #16]
   2d374:	and	r3, r3, r2
   2d378:	eor	r3, r3, r6
   2d37c:	eor	r0, ip, r7
   2d380:	ldr	ip, [sp, #96]	; 0x60
   2d384:	eor	r7, r0, r8, ror #17
   2d388:	ldr	r0, [sp, #36]	; 0x24
   2d38c:	ldr	r8, [sp, #52]	; 0x34
   2d390:	add	ip, r9, ip
   2d394:	add	ip, ip, r2
   2d398:	ror	ip, ip, #25
   2d39c:	eor	fp, fp, r0, ror #25
   2d3a0:	ldr	r0, [sp, #56]	; 0x38
   2d3a4:	add	lr, r8, r6
   2d3a8:	ldr	r8, [sp, #76]	; 0x4c
   2d3ac:	str	lr, [sp, #44]	; 0x2c
   2d3b0:	ror	lr, r2, #13
   2d3b4:	ldr	r6, [sp, #84]	; 0x54
   2d3b8:	eor	r2, r2, r0
   2d3bc:	orr	r0, r1, r4
   2d3c0:	add	r8, r8, ip
   2d3c4:	eor	ip, ip, r9
   2d3c8:	ror	r9, r1, #23
   2d3cc:	add	r3, r3, r8
   2d3d0:	add	ip, ip, r5
   2d3d4:	eor	r6, r6, r7
   2d3d8:	and	r5, r0, ip
   2d3dc:	ror	r0, ip, #20
   2d3e0:	eor	r6, r6, r7, ror #17
   2d3e4:	str	r9, [sp, #12]
   2d3e8:	and	r1, r1, r4
   2d3ec:	ldr	r9, [sp, #52]	; 0x34
   2d3f0:	orr	r5, r5, r1
   2d3f4:	eor	r8, r6, r7, ror #9
   2d3f8:	ror	r6, r3, #15
   2d3fc:	mov	r7, r8
   2d400:	eor	r1, r6, r3, ror #23
   2d404:	ldr	r6, [sp, #24]
   2d408:	eor	r7, r9, r7
   2d40c:	str	r8, [sp, #36]	; 0x24
   2d410:	add	sl, r7, sl
   2d414:	ldr	r7, [sp, #48]	; 0x30
   2d418:	eor	r3, r3, r1
   2d41c:	add	sl, r5, sl
   2d420:	and	r2, r2, r3
   2d424:	ldr	r5, [sp, #20]
   2d428:	ldr	r1, [sp, #28]
   2d42c:	eor	r6, r6, r7
   2d430:	ldr	r8, [sp, #180]	; 0xb4
   2d434:	eor	r7, r6, r5, ror #17
   2d438:	ldr	r5, [sp, #16]
   2d43c:	ldr	r6, [sp, #56]	; 0x38
   2d440:	add	r8, r0, r8
   2d444:	add	r8, r8, r3
   2d448:	eor	fp, fp, r5
   2d44c:	eor	r5, r9, r1, ror #25
   2d450:	eor	fp, fp, r7
   2d454:	ror	r8, r8, #25
   2d458:	eor	r2, r2, r6
   2d45c:	eor	r6, fp, r7, ror #17
   2d460:	ldr	fp, [sp, #12]
   2d464:	eor	r0, r0, r8
   2d468:	ror	r1, r3, #13
   2d46c:	eor	r3, r3, lr
   2d470:	eor	r6, r6, r7, ror #9
   2d474:	ldr	r7, [sp, #16]
   2d478:	add	r0, r0, sl
   2d47c:	ror	sl, r0, #20
   2d480:	add	r6, r6, r4
   2d484:	orr	r9, ip, fp
   2d488:	ldr	fp, [sp, #44]	; 0x2c
   2d48c:	and	r9, r9, r0
   2d490:	add	fp, fp, r8
   2d494:	ror	r8, ip, #23
   2d498:	add	fp, r2, fp
   2d49c:	ror	r2, fp, #15
   2d4a0:	str	r8, [sp, #24]
   2d4a4:	ldr	r8, [sp, #56]	; 0x38
   2d4a8:	eor	r2, r2, fp, ror #23
   2d4ac:	ldr	r4, [sp, #64]	; 0x40
   2d4b0:	eor	fp, fp, r2
   2d4b4:	and	r3, r3, fp
   2d4b8:	eor	r3, r3, lr
   2d4bc:	add	r8, r7, r8
   2d4c0:	ldr	r7, [sp, #12]
   2d4c4:	and	ip, ip, r7
   2d4c8:	orr	r9, r9, ip
   2d4cc:	ldr	ip, [sp, #40]	; 0x28
   2d4d0:	add	r6, r6, r9
   2d4d4:	eor	r7, ip, r4
   2d4d8:	ldr	r4, [sp, #136]	; 0x88
   2d4dc:	add	ip, sl, r4
   2d4e0:	ldr	r4, [sp, #72]	; 0x48
   2d4e4:	add	r2, ip, fp
   2d4e8:	ror	ip, fp, #13
   2d4ec:	eor	fp, fp, r1
   2d4f0:	ror	r9, r2, #25
   2d4f4:	ldr	r2, [sp, #20]
   2d4f8:	add	r8, r8, r9
   2d4fc:	eor	r7, r7, r4, ror #17
   2d500:	ldr	r4, [sp, #20]
   2d504:	add	r3, r3, r8
   2d508:	ldr	r8, [sp, #24]
   2d50c:	add	lr, r2, lr
   2d510:	eor	r2, sl, r9
   2d514:	add	r6, r2, r6
   2d518:	ror	r2, r3, #15
   2d51c:	ldr	sl, [sp, #36]	; 0x24
   2d520:	eor	r5, r5, r4
   2d524:	ror	r4, r0, #23
   2d528:	eor	r5, r5, r7
   2d52c:	orr	r9, r0, r8
   2d530:	and	r0, r0, r8
   2d534:	ldr	r8, [sp, #12]
   2d538:	eor	r5, r5, r7, ror #17
   2d53c:	and	r9, r9, r6
   2d540:	orr	r9, r9, r0
   2d544:	ldr	r0, [sp, #68]	; 0x44
   2d548:	eor	r5, r5, r7, ror #9
   2d54c:	ror	r7, r6, #20
   2d550:	add	r5, r5, r8
   2d554:	eor	r8, r2, r3, ror #23
   2d558:	ldr	r2, [sp, #8]
   2d55c:	add	r5, r5, r9
   2d560:	eor	r8, r8, r3
   2d564:	ldr	r3, [sp, #16]
   2d568:	and	fp, fp, r8
   2d56c:	ldr	r9, [sp, #80]	; 0x50
   2d570:	eor	fp, fp, r1
   2d574:	eor	r0, r2, r0
   2d578:	eor	r0, r0, sl, ror #17
   2d57c:	ldr	sl, [sp, #72]	; 0x48
   2d580:	ldr	r2, [sp, #140]	; 0x8c
   2d584:	eor	r9, r9, r6, ror #23
   2d588:	eor	r3, r3, sl
   2d58c:	add	r1, sl, r1
   2d590:	ldr	sl, [sp, #92]	; 0x5c
   2d594:	str	r9, [sp, #80]	; 0x50
   2d598:	add	r2, r7, r2
   2d59c:	ldr	r9, [sp, #32]
   2d5a0:	add	r2, r2, r8
   2d5a4:	ror	r2, r2, #25
   2d5a8:	eor	sl, sl, r8, ror #13
   2d5ac:	add	lr, lr, r2
   2d5b0:	eor	r2, r2, r7
   2d5b4:	add	r5, r2, r5
   2d5b8:	ldr	r2, [sp, #80]	; 0x50
   2d5bc:	eor	r3, r3, r9, ror #25
   2d5c0:	str	sl, [sp, #92]	; 0x5c
   2d5c4:	add	fp, fp, lr
   2d5c8:	orr	lr, r6, r4
   2d5cc:	ldr	sl, [sp, #188]	; 0xbc
   2d5d0:	eor	r3, r3, r0
   2d5d4:	and	r6, r6, r4
   2d5d8:	eor	r3, r3, r0, ror #17
   2d5dc:	and	lr, lr, r5
   2d5e0:	eor	r9, r8, ip
   2d5e4:	orr	r6, lr, r6
   2d5e8:	ldr	lr, [sp, #148]	; 0x94
   2d5ec:	ror	r8, fp, #15
   2d5f0:	eor	r3, r3, r0, ror #9
   2d5f4:	ldr	r0, [sp, #164]	; 0xa4
   2d5f8:	eor	r8, r8, fp, ror #23
   2d5fc:	str	r2, [sl, #8]
   2d600:	ror	r7, r5, #20
   2d604:	ldr	r2, [sp, #152]	; 0x98
   2d608:	eor	fp, fp, r8
   2d60c:	eor	lr, lr, r5
   2d610:	and	r9, r9, fp
   2d614:	eor	r9, r9, ip
   2d618:	mov	r8, lr
   2d61c:	eor	r0, r0, ip
   2d620:	str	lr, [sl, #4]
   2d624:	str	lr, [sp, #148]	; 0x94
   2d628:	eor	r2, r2, r4
   2d62c:	str	r0, [sp, #164]	; 0xa4
   2d630:	mov	r4, r2
   2d634:	ldr	r2, [sp, #184]	; 0xb8
   2d638:	str	r4, [sp, #152]	; 0x98
   2d63c:	str	r4, [sl, #12]
   2d640:	ldr	ip, [sp, #24]
   2d644:	add	r2, r7, r2
   2d648:	add	r2, r2, fp
   2d64c:	ldr	lr, [sp, #92]	; 0x5c
   2d650:	ror	r2, r2, #25
   2d654:	add	r3, r3, ip
   2d658:	add	r1, r1, r2
   2d65c:	add	r6, r3, r6
   2d660:	ldr	r3, [sp, #160]	; 0xa0
   2d664:	eor	r2, r2, r7
   2d668:	mov	r7, r4
   2d66c:	mov	r4, sl
   2d670:	add	ip, r9, r1
   2d674:	mov	sl, r0
   2d678:	ldr	r1, [sp, #80]	; 0x50
   2d67c:	add	r2, r2, r6
   2d680:	str	lr, [r4, #24]
   2d684:	ldr	r6, [sp, #144]	; 0x90
   2d688:	eor	r3, r3, fp
   2d68c:	mov	r0, r3
   2d690:	str	r3, [r4, #20]
   2d694:	str	r3, [sp, #160]	; 0xa0
   2d698:	ror	r3, ip, #15
   2d69c:	eor	r6, r6, r2
   2d6a0:	mov	r2, r4
   2d6a4:	eor	r3, r3, ip, ror #23
   2d6a8:	mov	r9, r6
   2d6ac:	str	r6, [r4]
   2d6b0:	eor	r3, r3, ip
   2d6b4:	ldr	ip, [sp, #156]	; 0x9c
   2d6b8:	str	sl, [r4, #28]
   2d6bc:	str	r6, [sp, #144]	; 0x90
   2d6c0:	eor	ip, ip, r3
   2d6c4:	mov	r4, ip
   2d6c8:	str	ip, [r2, #16]
   2d6cc:	str	ip, [sp, #156]	; 0x9c
   2d6d0:	bne	2aa90 <__assert_fail@plt+0x197a4>
   2d6d4:	add	sp, sp, #236	; 0xec
   2d6d8:	ldrd	r4, [sp]
   2d6dc:	ldrd	r6, [sp, #8]
   2d6e0:	ldrd	r8, [sp, #16]
   2d6e4:	ldrd	sl, [sp, #24]
   2d6e8:	add	sp, sp, #32
   2d6ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2d6f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2d6f4:	mov	r4, r0
   2d6f8:	ldr	r0, [r0, #40]	; 0x28
   2d6fc:	ldr	r3, [r4, #32]
   2d700:	ldr	r1, [r4, #36]	; 0x24
   2d704:	cmp	r0, #56	; 0x38
   2d708:	strd	r6, [sp, #8]
   2d70c:	add	r6, r4, #44	; 0x2c
   2d710:	movcc	r5, #64	; 0x40
   2d714:	movcs	r5, #128	; 0x80
   2d718:	str	r8, [sp, #16]
   2d71c:	movcc	r2, #56	; 0x38
   2d720:	movcs	r2, #120	; 0x78
   2d724:	str	lr, [sp, #20]
   2d728:	movcc	r7, #14
   2d72c:	movcc	lr, #15
   2d730:	movcs	lr, #31
   2d734:	movcs	r7, #30
   2d738:	adds	r3, r3, r0
   2d73c:	add	lr, r4, lr, lsl #2
   2d740:	sub	r2, r2, r0
   2d744:	lsr	ip, r3, #29
   2d748:	addcs	r1, r1, #1
   2d74c:	add	r0, r6, r0
   2d750:	str	r3, [r4, #32]
   2d754:	lsl	r3, r3, #3
   2d758:	orr	ip, ip, r1, lsl #3
   2d75c:	strcs	r1, [r4, #36]	; 0x24
   2d760:	movw	r1, #34588	; 0x871c
   2d764:	movt	r1, #3
   2d768:	add	r7, r4, r7, lsl #2
   2d76c:	rev	r3, r3
   2d770:	rev	ip, ip
   2d774:	str	ip, [r7, #44]	; 0x2c
   2d778:	str	r3, [lr, #44]	; 0x2c
   2d77c:	bl	11058 <memcpy@plt>
   2d780:	mov	r2, r4
   2d784:	mov	r1, r5
   2d788:	ldrd	r4, [sp]
   2d78c:	mov	r0, r6
   2d790:	ldrd	r6, [sp, #8]
   2d794:	ldr	r8, [sp, #16]
   2d798:	ldr	lr, [sp, #20]
   2d79c:	add	sp, sp, #24
   2d7a0:	b	2a964 <__assert_fail@plt+0x19678>
   2d7a4:	strd	r4, [sp, #-16]!
   2d7a8:	mov	r5, r0
   2d7ac:	mov	r4, r1
   2d7b0:	str	r6, [sp, #8]
   2d7b4:	str	lr, [sp, #12]
   2d7b8:	bl	2d6f0 <__assert_fail@plt+0x1c404>
   2d7bc:	ldr	r3, [r5]
   2d7c0:	mov	r0, r4
   2d7c4:	rev	r3, r3
   2d7c8:	str	r3, [r4]
   2d7cc:	ldr	r3, [r5, #4]
   2d7d0:	rev	r3, r3
   2d7d4:	str	r3, [r4, #4]
   2d7d8:	ldr	r3, [r5, #8]
   2d7dc:	rev	r3, r3
   2d7e0:	str	r3, [r4, #8]
   2d7e4:	ldr	r3, [r5, #12]
   2d7e8:	rev	r3, r3
   2d7ec:	str	r3, [r4, #12]
   2d7f0:	ldr	r3, [r5, #16]
   2d7f4:	rev	r3, r3
   2d7f8:	str	r3, [r4, #16]
   2d7fc:	ldr	r3, [r5, #20]
   2d800:	rev	r3, r3
   2d804:	str	r3, [r4, #20]
   2d808:	ldr	r3, [r5, #24]
   2d80c:	rev	r3, r3
   2d810:	str	r3, [r4, #24]
   2d814:	ldr	r3, [r5, #28]
   2d818:	rev	r3, r3
   2d81c:	str	r3, [r4, #28]
   2d820:	ldrd	r4, [sp]
   2d824:	ldr	r6, [sp, #8]
   2d828:	add	sp, sp, #12
   2d82c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d830:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2d834:	mov	r5, r2
   2d838:	mov	r4, r0
   2d83c:	strd	r6, [sp, #8]
   2d840:	mov	r6, r1
   2d844:	strd	r8, [sp, #16]
   2d848:	ldr	r8, [r2, #40]	; 0x28
   2d84c:	str	sl, [sp, #24]
   2d850:	str	lr, [sp, #28]
   2d854:	cmp	r8, #0
   2d858:	bne	2d950 <__assert_fail@plt+0x1c664>
   2d85c:	cmp	r6, #63	; 0x3f
   2d860:	bls	2d928 <__assert_fail@plt+0x1c63c>
   2d864:	tst	r4, #3
   2d868:	beq	2d910 <__assert_fail@plt+0x1c624>
   2d86c:	cmp	r6, #64	; 0x40
   2d870:	add	r7, r5, #44	; 0x2c
   2d874:	beq	2d9f0 <__assert_fail@plt+0x1c704>
   2d878:	sub	r9, r6, #65	; 0x41
   2d87c:	lsr	r9, r9, #6
   2d880:	add	r8, r9, #1
   2d884:	add	r8, r4, r8, lsl #6
   2d888:	mov	r3, r4
   2d88c:	mov	r2, r7
   2d890:	add	r4, r4, #64	; 0x40
   2d894:	ldr	lr, [r3]
   2d898:	add	r3, r3, #16
   2d89c:	add	r2, r2, #16
   2d8a0:	ldr	ip, [r3, #-12]
   2d8a4:	ldr	r0, [r3, #-8]
   2d8a8:	ldr	r1, [r3, #-4]
   2d8ac:	cmp	r3, r4
   2d8b0:	str	lr, [r2, #-16]
   2d8b4:	str	ip, [r2, #-12]
   2d8b8:	str	r0, [r2, #-8]
   2d8bc:	str	r1, [r2, #-4]
   2d8c0:	bne	2d894 <__assert_fail@plt+0x1c5a8>
   2d8c4:	mov	r4, r3
   2d8c8:	mov	r2, r5
   2d8cc:	mov	r1, #64	; 0x40
   2d8d0:	mov	r0, r7
   2d8d4:	bl	2a964 <__assert_fail@plt+0x19678>
   2d8d8:	cmp	r8, r4
   2d8dc:	bne	2d888 <__assert_fail@plt+0x1c59c>
   2d8e0:	sub	r6, r6, #64	; 0x40
   2d8e4:	sub	r6, r6, r9, lsl #6
   2d8e8:	ldr	r4, [r5, #40]	; 0x28
   2d8ec:	mov	r1, r8
   2d8f0:	mov	r2, r6
   2d8f4:	add	r0, r7, r4
   2d8f8:	add	r4, r4, r6
   2d8fc:	bl	11058 <memcpy@plt>
   2d900:	cmp	r4, #63	; 0x3f
   2d904:	bhi	2d990 <__assert_fail@plt+0x1c6a4>
   2d908:	str	r4, [r5, #40]	; 0x28
   2d90c:	b	2d938 <__assert_fail@plt+0x1c64c>
   2d910:	bic	r1, r6, #63	; 0x3f
   2d914:	mov	r0, r4
   2d918:	mov	r2, r5
   2d91c:	and	r6, r6, #63	; 0x3f
   2d920:	add	r4, r4, r1
   2d924:	bl	2a964 <__assert_fail@plt+0x19678>
   2d928:	cmp	r6, #0
   2d92c:	movne	r8, r4
   2d930:	addne	r7, r5, #44	; 0x2c
   2d934:	bne	2d8e8 <__assert_fail@plt+0x1c5fc>
   2d938:	ldrd	r4, [sp]
   2d93c:	ldrd	r6, [sp, #8]
   2d940:	ldrd	r8, [sp, #16]
   2d944:	ldr	sl, [sp, #24]
   2d948:	add	sp, sp, #28
   2d94c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d950:	rsb	r7, r8, #128	; 0x80
   2d954:	add	r9, r2, #44	; 0x2c
   2d958:	cmp	r7, r1
   2d95c:	add	r0, r9, r8
   2d960:	movcs	r7, r1
   2d964:	mov	r1, r4
   2d968:	mov	r2, r7
   2d96c:	bl	11058 <memcpy@plt>
   2d970:	ldr	r1, [r5, #40]	; 0x28
   2d974:	add	r1, r7, r1
   2d978:	cmp	r1, #64	; 0x40
   2d97c:	str	r1, [r5, #40]	; 0x28
   2d980:	bhi	2d9b8 <__assert_fail@plt+0x1c6cc>
   2d984:	add	r4, r4, r7
   2d988:	sub	r6, r6, r7
   2d98c:	b	2d85c <__assert_fail@plt+0x1c570>
   2d990:	mov	r2, r5
   2d994:	mov	r0, r7
   2d998:	sub	r4, r4, #64	; 0x40
   2d99c:	mov	r1, #64	; 0x40
   2d9a0:	bl	2a964 <__assert_fail@plt+0x19678>
   2d9a4:	mov	r0, r7
   2d9a8:	mov	r2, r4
   2d9ac:	add	r1, r5, #108	; 0x6c
   2d9b0:	bl	11058 <memcpy@plt>
   2d9b4:	b	2d908 <__assert_fail@plt+0x1c61c>
   2d9b8:	mov	r2, r5
   2d9bc:	mov	r0, r9
   2d9c0:	bic	r1, r1, #63	; 0x3f
   2d9c4:	bl	2a964 <__assert_fail@plt+0x19678>
   2d9c8:	ldr	r3, [r5, #40]	; 0x28
   2d9cc:	add	r1, r8, r7
   2d9d0:	mov	r0, r9
   2d9d4:	bic	r1, r1, #63	; 0x3f
   2d9d8:	add	r1, r9, r1
   2d9dc:	and	r3, r3, #63	; 0x3f
   2d9e0:	mov	r2, r3
   2d9e4:	str	r3, [r5, #40]	; 0x28
   2d9e8:	bl	11058 <memcpy@plt>
   2d9ec:	b	2d984 <__assert_fail@plt+0x1c698>
   2d9f0:	mov	r8, r4
   2d9f4:	b	2d8e8 <__assert_fail@plt+0x1c5fc>
   2d9f8:	mov	r3, #0
   2d9fc:	str	r4, [sp, #-32]!	; 0xffffffe0
   2da00:	mov	r4, r2
   2da04:	strd	r6, [sp, #4]
   2da08:	strd	r8, [sp, #12]
   2da0c:	strd	sl, [sp, #20]
   2da10:	str	lr, [sp, #28]
   2da14:	sub	sp, sp, #176	; 0xb0
   2da18:	add	r7, pc, #192	; 0xc0
   2da1c:	ldrd	r6, [r7]
   2da20:	add	fp, pc, #192	; 0xc0
   2da24:	ldrd	sl, [fp]
   2da28:	add	r9, pc, #192	; 0xc0
   2da2c:	ldrd	r8, [r9]
   2da30:	str	r3, [sp, #40]	; 0x28
   2da34:	add	r3, pc, #188	; 0xbc
   2da38:	ldrd	r2, [r3]
   2da3c:	strd	sl, [sp]
   2da40:	strd	r6, [sp, #16]
   2da44:	mov	r6, #0
   2da48:	mov	r7, #0
   2da4c:	strd	r8, [sp, #8]
   2da50:	strd	r2, [sp, #24]
   2da54:	mov	r2, sp
   2da58:	strd	r6, [sp, #32]
   2da5c:	bl	2d830 <__assert_fail@plt+0x1c544>
   2da60:	mov	r0, sp
   2da64:	bl	2d6f0 <__assert_fail@plt+0x1c404>
   2da68:	ldr	ip, [sp]
   2da6c:	mov	r0, r4
   2da70:	ldmib	sp, {r1, r2, r3}
   2da74:	rev	ip, ip
   2da78:	rev	r1, r1
   2da7c:	rev	r2, r2
   2da80:	rev	r3, r3
   2da84:	str	ip, [r4]
   2da88:	str	r1, [r4, #4]
   2da8c:	add	r1, sp, #20
   2da90:	str	r2, [r4, #8]
   2da94:	str	r3, [r4, #12]
   2da98:	ldm	r1, {r1, r2, r3}
   2da9c:	ldr	ip, [sp, #16]
   2daa0:	rev	r1, r1
   2daa4:	rev	r2, r2
   2daa8:	rev	r3, r3
   2daac:	str	r1, [r4, #20]
   2dab0:	str	r2, [r4, #24]
   2dab4:	rev	ip, ip
   2dab8:	str	ip, [r4, #16]
   2dabc:	str	r3, [r4, #28]
   2dac0:	add	sp, sp, #176	; 0xb0
   2dac4:	ldr	r4, [sp]
   2dac8:	ldrd	r6, [sp, #4]
   2dacc:	ldrd	r8, [sp, #12]
   2dad0:	ldrd	sl, [sp, #20]
   2dad4:	add	sp, sp, #28
   2dad8:	pop	{pc}		; (ldr pc, [sp], #4)
   2dadc:	nop	{0}
   2dae0:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   2dae4:	ldrtne	r3, [r1], -sl, lsr #17
   2dae8:	orrvc	r1, r0, #116391936	; 0x6f00000
   2daec:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   2daf0:			; <UNDEFINED> instruction: 0x172442d7
   2daf4:	ble	fe2af2fc <optarg@@GLIBC_2.4+0xfe266154>
   2daf8:	orr	lr, sp, #1232	; 0x4d0
   2dafc:	rscslt	r0, fp, lr, asr #28
   2db00:	b	11010 <posix_fadvise64@plt>
   2db04:	cmp	r0, #0
   2db08:	bxeq	lr
   2db0c:	str	r4, [sp, #-16]!
   2db10:	mov	r4, r1
   2db14:	strd	r6, [sp, #4]
   2db18:	mov	r6, #0
   2db1c:	mov	r7, #0
   2db20:	str	lr, [sp, #12]
   2db24:	sub	sp, sp, #16
   2db28:	bl	11208 <fileno@plt>
   2db2c:	mov	r2, r6
   2db30:	mov	r3, r7
   2db34:	strd	r6, [sp]
   2db38:	str	r4, [sp, #8]
   2db3c:	bl	11010 <posix_fadvise64@plt>
   2db40:	add	sp, sp, #16
   2db44:	ldr	r4, [sp]
   2db48:	ldrd	r6, [sp, #4]
   2db4c:	add	sp, sp, #12
   2db50:	pop	{pc}		; (ldr pc, [sp], #4)
   2db54:	strd	r4, [sp, #-12]!
   2db58:	mov	r4, r0
   2db5c:	str	lr, [sp, #8]
   2db60:	sub	sp, sp, #12
   2db64:	bl	11208 <fileno@plt>
   2db68:	cmp	r0, #0
   2db6c:	mov	r0, r4
   2db70:	blt	2dbf4 <__assert_fail@plt+0x1c908>
   2db74:	bl	11154 <__freading@plt>
   2db78:	cmp	r0, #0
   2db7c:	bne	2dbc0 <__assert_fail@plt+0x1c8d4>
   2db80:	mov	r0, r4
   2db84:	bl	2dc08 <__assert_fail@plt+0x1c91c>
   2db88:	cmp	r0, #0
   2db8c:	beq	2dbf0 <__assert_fail@plt+0x1c904>
   2db90:	bl	111c0 <__errno_location@plt>
   2db94:	mov	r5, r0
   2db98:	mov	r0, r4
   2db9c:	ldr	r4, [r5]
   2dba0:	bl	11220 <fclose@plt>
   2dba4:	cmp	r4, #0
   2dba8:	mvnne	r0, #0
   2dbac:	strne	r4, [r5]
   2dbb0:	add	sp, sp, #12
   2dbb4:	ldrd	r4, [sp]
   2dbb8:	add	sp, sp, #8
   2dbbc:	pop	{pc}		; (ldr pc, [sp], #4)
   2dbc0:	mov	r0, r4
   2dbc4:	bl	11208 <fileno@plt>
   2dbc8:	mov	r1, #1
   2dbcc:	mov	r2, #0
   2dbd0:	mov	r3, #0
   2dbd4:	str	r1, [sp]
   2dbd8:	bl	110e8 <lseek64@plt>
   2dbdc:	mvn	r3, #0
   2dbe0:	mvn	r2, #0
   2dbe4:	cmp	r1, r3
   2dbe8:	cmpeq	r0, r2
   2dbec:	bne	2db80 <__assert_fail@plt+0x1c894>
   2dbf0:	mov	r0, r4
   2dbf4:	add	sp, sp, #12
   2dbf8:	ldrd	r4, [sp]
   2dbfc:	ldr	lr, [sp, #8]
   2dc00:	add	sp, sp, #12
   2dc04:	b	11220 <fclose@plt>
   2dc08:	str	r4, [sp, #-8]!
   2dc0c:	subs	r4, r0, #0
   2dc10:	str	lr, [sp, #4]
   2dc14:	sub	sp, sp, #8
   2dc18:	beq	2dc34 <__assert_fail@plt+0x1c948>
   2dc1c:	bl	11154 <__freading@plt>
   2dc20:	cmp	r0, #0
   2dc24:	beq	2dc34 <__assert_fail@plt+0x1c948>
   2dc28:	ldr	r3, [r4]
   2dc2c:	tst	r3, #256	; 0x100
   2dc30:	bne	2dc4c <__assert_fail@plt+0x1c960>
   2dc34:	mov	r0, r4
   2dc38:	add	sp, sp, #8
   2dc3c:	ldr	r4, [sp]
   2dc40:	ldr	lr, [sp, #4]
   2dc44:	add	sp, sp, #8
   2dc48:	b	1101c <fflush@plt>
   2dc4c:	mov	r1, #1
   2dc50:	mov	r2, #0
   2dc54:	mov	r3, #0
   2dc58:	mov	r0, r4
   2dc5c:	str	r1, [sp]
   2dc60:	bl	2dd74 <__assert_fail@plt+0x1ca88>
   2dc64:	b	2dc34 <__assert_fail@plt+0x1c948>
   2dc68:	strd	r4, [sp, #-16]!
   2dc6c:	mov	r5, r1
   2dc70:	str	r6, [sp, #8]
   2dc74:	str	lr, [sp, #12]
   2dc78:	bl	11298 <fopen64@plt>
   2dc7c:	subs	r4, r0, #0
   2dc80:	beq	2dc90 <__assert_fail@plt+0x1c9a4>
   2dc84:	bl	11208 <fileno@plt>
   2dc88:	cmp	r0, #2
   2dc8c:	bls	2dca4 <__assert_fail@plt+0x1c9b8>
   2dc90:	mov	r0, r4
   2dc94:	ldrd	r4, [sp]
   2dc98:	ldr	r6, [sp, #8]
   2dc9c:	add	sp, sp, #12
   2dca0:	pop	{pc}		; (ldr pc, [sp], #4)
   2dca4:	bl	32aa4 <__assert_fail@plt+0x217b8>
   2dca8:	subs	r6, r0, #0
   2dcac:	blt	2dcf4 <__assert_fail@plt+0x1ca08>
   2dcb0:	mov	r0, r4
   2dcb4:	bl	2db54 <__assert_fail@plt+0x1c868>
   2dcb8:	cmp	r0, #0
   2dcbc:	bne	2dcd4 <__assert_fail@plt+0x1c9e8>
   2dcc0:	mov	r1, r5
   2dcc4:	mov	r0, r6
   2dcc8:	bl	10fc8 <fdopen@plt>
   2dccc:	subs	r4, r0, #0
   2dcd0:	bne	2dc90 <__assert_fail@plt+0x1c9a4>
   2dcd4:	bl	111c0 <__errno_location@plt>
   2dcd8:	mov	r5, r0
   2dcdc:	mov	r0, r6
   2dce0:	ldr	r6, [r5]
   2dce4:	mov	r4, #0
   2dce8:	bl	112d4 <close@plt>
   2dcec:	str	r6, [r5]
   2dcf0:	b	2dc90 <__assert_fail@plt+0x1c9a4>
   2dcf4:	bl	111c0 <__errno_location@plt>
   2dcf8:	mov	r5, r0
   2dcfc:	mov	r0, r4
   2dd00:	ldr	r6, [r5]
   2dd04:	mov	r4, #0
   2dd08:	bl	2db54 <__assert_fail@plt+0x1c868>
   2dd0c:	str	r6, [r5]
   2dd10:	b	2dc90 <__assert_fail@plt+0x1c9a4>
   2dd14:	strd	r4, [sp, #-12]!
   2dd18:	mov	r5, r0
   2dd1c:	str	lr, [sp, #8]
   2dd20:	sub	sp, sp, #12
   2dd24:	bl	111c0 <__errno_location@plt>
   2dd28:	mov	r4, r0
   2dd2c:	mov	r2, #0
   2dd30:	ldr	r3, [r4]
   2dd34:	mov	r0, r5
   2dd38:	str	r2, [r4]
   2dd3c:	str	r3, [sp]
   2dd40:	str	r3, [sp, #4]
   2dd44:	bl	11034 <free@plt>
   2dd48:	ldr	r3, [r4]
   2dd4c:	add	r2, sp, #8
   2dd50:	clz	r3, r3
   2dd54:	lsr	r3, r3, #5
   2dd58:	add	r3, r2, r3, lsl #2
   2dd5c:	ldr	r3, [r3, #-8]
   2dd60:	str	r3, [r4]
   2dd64:	add	sp, sp, #12
   2dd68:	ldrd	r4, [sp]
   2dd6c:	add	sp, sp, #8
   2dd70:	pop	{pc}		; (ldr pc, [sp], #4)
   2dd74:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2dd78:	mov	r4, r0
   2dd7c:	ldr	ip, [r0, #4]
   2dd80:	strd	r6, [sp, #8]
   2dd84:	str	lr, [sp, #20]
   2dd88:	ldr	lr, [r0, #8]
   2dd8c:	str	r8, [sp, #16]
   2dd90:	sub	sp, sp, #8
   2dd94:	ldr	r5, [sp, #32]
   2dd98:	cmp	lr, ip
   2dd9c:	beq	2ddc4 <__assert_fail@plt+0x1cad8>
   2dda0:	mov	r0, r4
   2dda4:	str	r5, [sp, #32]
   2dda8:	add	sp, sp, #8
   2ddac:	ldrd	r4, [sp]
   2ddb0:	ldrd	r6, [sp, #8]
   2ddb4:	ldr	r8, [sp, #16]
   2ddb8:	ldr	lr, [sp, #20]
   2ddbc:	add	sp, sp, #24
   2ddc0:	b	1122c <fseeko64@plt>
   2ddc4:	ldr	ip, [r0, #16]
   2ddc8:	ldr	lr, [r0, #20]
   2ddcc:	cmp	lr, ip
   2ddd0:	bne	2dda0 <__assert_fail@plt+0x1cab4>
   2ddd4:	ldr	r8, [r0, #36]	; 0x24
   2ddd8:	cmp	r8, #0
   2dddc:	bne	2dda0 <__assert_fail@plt+0x1cab4>
   2dde0:	mov	r6, r2
   2dde4:	mov	r7, r3
   2dde8:	bl	11208 <fileno@plt>
   2ddec:	mov	r2, r6
   2ddf0:	mov	r3, r7
   2ddf4:	str	r5, [sp]
   2ddf8:	bl	110e8 <lseek64@plt>
   2ddfc:	mvn	r3, #0
   2de00:	mvn	r2, #0
   2de04:	cmp	r1, r3
   2de08:	cmpeq	r0, r2
   2de0c:	beq	2de3c <__assert_fail@plt+0x1cb50>
   2de10:	ldr	r3, [r4]
   2de14:	strd	r0, [r4, #80]	; 0x50
   2de18:	bic	r3, r3, #16
   2de1c:	str	r3, [r4]
   2de20:	mov	r0, r8
   2de24:	add	sp, sp, #8
   2de28:	ldrd	r4, [sp]
   2de2c:	ldrd	r6, [sp, #8]
   2de30:	ldr	r8, [sp, #16]
   2de34:	add	sp, sp, #20
   2de38:	pop	{pc}		; (ldr pc, [sp], #4)
   2de3c:	mvn	r8, #0
   2de40:	b	2de20 <__assert_fail@plt+0x1cb34>
   2de44:	andeq	r0, r0, r0
   2de48:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2de4c:	strd	r6, [sp, #8]
   2de50:	mov	r6, r3
   2de54:	ands	r3, r3, #32
   2de58:	strd	r8, [sp, #16]
   2de5c:	mov	r9, r1
   2de60:	moveq	r1, #1000	; 0x3e8
   2de64:	strd	sl, [sp, #24]
   2de68:	movne	r1, #1024	; 0x400
   2de6c:	mov	r8, r0
   2de70:	str	lr, [sp, #32]
   2de74:	vpush	{d8-d9}
   2de78:	sub	sp, sp, #108	; 0x6c
   2de7c:	str	r2, [sp, #12]
   2de80:	moveq	r2, #1000	; 0x3e8
   2de84:	movne	r2, #1024	; 0x400
   2de88:	str	r3, [sp, #40]	; 0x28
   2de8c:	and	r3, r6, #3
   2de90:	str	r1, [sp, #16]
   2de94:	str	r3, [sp, #32]
   2de98:	mov	r3, #0
   2de9c:	strd	r2, [sp, #24]
   2dea0:	str	r1, [sp, #36]	; 0x24
   2dea4:	bl	11280 <localeconv@plt>
   2dea8:	ldr	r3, [sp, #12]
   2deac:	mov	r4, r0
   2deb0:	add	r2, r3, #644	; 0x284
   2deb4:	ldr	r3, [r0]
   2deb8:	add	r2, r2, #3
   2debc:	str	r2, [sp, #32]
   2dec0:	mov	r0, r3
   2dec4:	mov	r5, r3
   2dec8:	bl	111a8 <strlen@plt>
   2decc:	ldmib	r4, {r7, sl}
   2ded0:	sub	r2, r0, #1
   2ded4:	movw	r3, #34684	; 0x877c
   2ded8:	movt	r3, #3
   2dedc:	cmp	r2, #16
   2dee0:	movcc	r3, r5
   2dee4:	mov	fp, r0
   2dee8:	movcs	fp, #1
   2deec:	str	r3, [sp, #44]	; 0x2c
   2def0:	mov	r0, r7
   2def4:	bl	111a8 <strlen@plt>
   2def8:	cmp	r0, #16
   2defc:	movw	r3, #23916	; 0x5d6c
   2df00:	movt	r3, #3
   2df04:	ldrd	r0, [sp, #160]	; 0xa0
   2df08:	movhi	r7, r3
   2df0c:	ldrd	r2, [sp, #168]	; 0xa8
   2df10:	cmp	r3, r1
   2df14:	cmpeq	r2, r0
   2df18:	bhi	2e230 <__assert_fail@plt+0x1cf44>
   2df1c:	bl	35118 <__assert_fail@plt+0x23e2c>
   2df20:	orrs	r3, r2, r3
   2df24:	bne	2df58 <__assert_fail@plt+0x1cc6c>
   2df28:	mul	ip, r0, r9
   2df2c:	mov	r3, r1
   2df30:	mov	r2, r0
   2df34:	umull	r4, r5, r0, r8
   2df38:	mla	r1, r8, r1, ip
   2df3c:	mov	r0, r4
   2df40:	add	r5, r1, r5
   2df44:	mov	r1, r5
   2df48:	bl	35118 <__assert_fail@plt+0x23e2c>
   2df4c:	cmp	r1, r9
   2df50:	cmpeq	r0, r8
   2df54:	beq	2e830 <__assert_fail@plt+0x1d544>
   2df58:	ldrd	r0, [sp, #160]	; 0xa0
   2df5c:	bl	350a4 <__assert_fail@plt+0x23db8>
   2df60:	vmov	d9, r0, r1
   2df64:	ldrd	r0, [sp, #168]	; 0xa8
   2df68:	bl	350a4 <__assert_fail@plt+0x23db8>
   2df6c:	vmov	d7, r0, r1
   2df70:	mov	r0, r8
   2df74:	mov	r1, r9
   2df78:	vdiv.f64	d8, d9, d7
   2df7c:	bl	350a4 <__assert_fail@plt+0x23db8>
   2df80:	vmov	d7, r0, r1
   2df84:	tst	r6, #16
   2df88:	vmul.f64	d8, d8, d7
   2df8c:	beq	2e158 <__assert_fail@plt+0x1ce6c>
   2df90:	vldr	s15, [sp, #16]
   2df94:	vcvt.f64.s32	d7, s15
   2df98:	vmul.f64	d6, d7, d7
   2df9c:	vcmpe.f64	d8, d6
   2dfa0:	vmrs	APSR_nzcv, fpscr
   2dfa4:	blt	2ea8c <__assert_fail@plt+0x1d7a0>
   2dfa8:	vmul.f64	d5, d7, d6
   2dfac:	vcmpe.f64	d8, d5
   2dfb0:	vmrs	APSR_nzcv, fpscr
   2dfb4:	blt	2ea98 <__assert_fail@plt+0x1d7ac>
   2dfb8:	vmul.f64	d6, d7, d5
   2dfbc:	vcmpe.f64	d8, d6
   2dfc0:	vmrs	APSR_nzcv, fpscr
   2dfc4:	blt	2eaa8 <__assert_fail@plt+0x1d7bc>
   2dfc8:	vmul.f64	d5, d7, d6
   2dfcc:	vcmpe.f64	d8, d5
   2dfd0:	vmrs	APSR_nzcv, fpscr
   2dfd4:	blt	2eacc <__assert_fail@plt+0x1d7e0>
   2dfd8:	vmul.f64	d6, d7, d5
   2dfdc:	vcmpe.f64	d8, d6
   2dfe0:	vmrs	APSR_nzcv, fpscr
   2dfe4:	blt	2eadc <__assert_fail@plt+0x1d7f0>
   2dfe8:	vmul.f64	d5, d7, d6
   2dfec:	vcmpe.f64	d8, d5
   2dff0:	vmrs	APSR_nzcv, fpscr
   2dff4:	blt	2eaec <__assert_fail@plt+0x1d800>
   2dff8:	vmul.f64	d7, d7, d5
   2dffc:	vcmpe.f64	d8, d7
   2e000:	vmrs	APSR_nzcv, fpscr
   2e004:	movlt	r3, #7
   2e008:	vmovlt.f64	d7, d5
   2e00c:	strlt	r3, [sp, #16]
   2e010:	blt	2e01c <__assert_fail@plt+0x1cd30>
   2e014:	mov	r3, #8
   2e018:	str	r3, [sp, #16]
   2e01c:	ands	r3, r6, #32
   2e020:	and	r9, r6, #3
   2e024:	vdiv.f64	d9, d8, d7
   2e028:	clz	r4, r3
   2e02c:	add	fp, fp, #1
   2e030:	lsr	r4, r4, #5
   2e034:	cmp	r9, #1
   2e038:	add	r4, r4, #1
   2e03c:	add	r4, r4, fp
   2e040:	beq	2e8e8 <__assert_fail@plt+0x1d5fc>
   2e044:	vldr	d7, [pc, #468]	; 2e220 <__assert_fail@plt+0x1cf34>
   2e048:	vcmpe.f64	d9, d7
   2e04c:	vmrs	APSR_nzcv, fpscr
   2e050:	vmovpl.f64	d7, d9
   2e054:	bpl	2e094 <__assert_fail@plt+0x1cda8>
   2e058:	vmov	r0, r1, d9
   2e05c:	bl	35168 <__assert_fail@plt+0x23e7c>
   2e060:	mov	r5, r0
   2e064:	mov	r8, r1
   2e068:	bl	350a4 <__assert_fail@plt+0x23db8>
   2e06c:	cmp	r9, #0
   2e070:	vmov	d7, r0, r1
   2e074:	bne	2e094 <__assert_fail@plt+0x1cda8>
   2e078:	vcmp.f64	d9, d7
   2e07c:	vmrs	APSR_nzcv, fpscr
   2e080:	beq	2e094 <__assert_fail@plt+0x1cda8>
   2e084:	adds	r0, r5, #1
   2e088:	adc	r1, r8, #0
   2e08c:	bl	350a4 <__assert_fail@plt+0x23db8>
   2e090:	vmov	d7, r0, r1
   2e094:	ldr	r5, [sp, #12]
   2e098:	mvn	r2, #0
   2e09c:	mov	r1, #1
   2e0a0:	movw	r3, #34696	; 0x8788
   2e0a4:	movt	r3, #3
   2e0a8:	vstr	d7, [sp]
   2e0ac:	mov	r0, r5
   2e0b0:	bl	111cc <__sprintf_chk@plt>
   2e0b4:	mov	r0, r5
   2e0b8:	bl	111a8 <strlen@plt>
   2e0bc:	cmp	r0, r4
   2e0c0:	bls	2e7c8 <__assert_fail@plt+0x1d4dc>
   2e0c4:	vldr	d7, [pc, #348]	; 2e228 <__assert_fail@plt+0x1cf3c>
   2e0c8:	vmul.f64	d9, d9, d7
   2e0cc:	vldr	d7, [pc, #332]	; 2e220 <__assert_fail@plt+0x1cf34>
   2e0d0:	vcmpe.f64	d9, d7
   2e0d4:	vmrs	APSR_nzcv, fpscr
   2e0d8:	bpl	2e120 <__assert_fail@plt+0x1ce34>
   2e0dc:	vmov	r0, r1, d9
   2e0e0:	bl	35168 <__assert_fail@plt+0x23e7c>
   2e0e4:	mov	r4, r0
   2e0e8:	mov	r5, r1
   2e0ec:	bl	350a4 <__assert_fail@plt+0x23db8>
   2e0f0:	and	r3, r6, #3
   2e0f4:	vmov	d7, r0, r1
   2e0f8:	cmp	r3, #0
   2e0fc:	bne	2e11c <__assert_fail@plt+0x1ce30>
   2e100:	vcmp.f64	d9, d7
   2e104:	vmrs	APSR_nzcv, fpscr
   2e108:	beq	2e11c <__assert_fail@plt+0x1ce30>
   2e10c:	adds	r0, r4, #1
   2e110:	adc	r1, r5, #0
   2e114:	bl	350a4 <__assert_fail@plt+0x23db8>
   2e118:	vmov	d7, r0, r1
   2e11c:	vmov.f64	d9, d7
   2e120:	vldr	d6, [pc, #256]	; 2e228 <__assert_fail@plt+0x1cf3c>
   2e124:	mvn	r2, #0
   2e128:	mov	r1, #1
   2e12c:	movw	r3, #34688	; 0x8780
   2e130:	movt	r3, #3
   2e134:	ldr	r4, [sp, #12]
   2e138:	vdiv.f64	d7, d9, d6
   2e13c:	mov	r0, r4
   2e140:	vstr	d7, [sp]
   2e144:	bl	111cc <__sprintf_chk@plt>
   2e148:	mov	r0, r4
   2e14c:	bl	111a8 <strlen@plt>
   2e150:	mov	r9, r0
   2e154:	b	2e1a4 <__assert_fail@plt+0x1ceb8>
   2e158:	and	r8, r6, #3
   2e15c:	cmp	r8, #1
   2e160:	beq	2e174 <__assert_fail@plt+0x1ce88>
   2e164:	vldr	d7, [pc, #180]	; 2e220 <__assert_fail@plt+0x1cf34>
   2e168:	vcmpe.f64	d8, d7
   2e16c:	vmrs	APSR_nzcv, fpscr
   2e170:	bmi	2e7ec <__assert_fail@plt+0x1d500>
   2e174:	ldr	r4, [sp, #12]
   2e178:	mvn	r2, #0
   2e17c:	mov	r1, #1
   2e180:	movw	r3, #34688	; 0x8780
   2e184:	movt	r3, #3
   2e188:	vstr	d8, [sp]
   2e18c:	str	r2, [sp, #16]
   2e190:	mov	r0, r4
   2e194:	bl	111cc <__sprintf_chk@plt>
   2e198:	mov	r0, r4
   2e19c:	bl	111a8 <strlen@plt>
   2e1a0:	mov	r9, r0
   2e1a4:	mov	r2, r0
   2e1a8:	ldr	r1, [sp, #12]
   2e1ac:	ldr	r3, [sp, #32]
   2e1b0:	sub	r8, r3, r0
   2e1b4:	mov	r0, r8
   2e1b8:	add	r9, r8, r9
   2e1bc:	bl	11028 <memmove@plt>
   2e1c0:	tst	r6, #4
   2e1c4:	bne	2e5bc <__assert_fail@plt+0x1d2d0>
   2e1c8:	tst	r6, #128	; 0x80
   2e1cc:	beq	2e1ec <__assert_fail@plt+0x1cf00>
   2e1d0:	ldr	r3, [sp, #16]
   2e1d4:	cmn	r3, #1
   2e1d8:	beq	2e65c <__assert_fail@plt+0x1d370>
   2e1dc:	ldr	r2, [sp, #16]
   2e1e0:	and	r3, r6, #256	; 0x100
   2e1e4:	orrs	r2, r3, r2
   2e1e8:	bne	2e960 <__assert_fail@plt+0x1d674>
   2e1ec:	ldr	r2, [sp, #32]
   2e1f0:	mov	r3, #0
   2e1f4:	mov	r0, r8
   2e1f8:	strb	r3, [r2]
   2e1fc:	add	sp, sp, #108	; 0x6c
   2e200:	vpop	{d8-d9}
   2e204:	ldrd	r4, [sp]
   2e208:	ldrd	r6, [sp, #8]
   2e20c:	ldrd	r8, [sp, #16]
   2e210:	ldrd	sl, [sp, #24]
   2e214:	add	sp, sp, #32
   2e218:	pop	{pc}		; (ldr pc, [sp], #4)
   2e21c:	nop	{0}
   2e220:	andeq	r0, r0, r0
   2e224:	mvnsmi	r0, #0
   2e228:	andeq	r0, r0, r0
   2e22c:	eormi	r0, r4, r0
   2e230:	mov	r2, r0
   2e234:	mov	r3, r1
   2e238:	orrs	r3, r2, r3
   2e23c:	beq	2df58 <__assert_fail@plt+0x1cc6c>
   2e240:	ldrd	r2, [sp, #160]	; 0xa0
   2e244:	ldrd	r0, [sp, #168]	; 0xa8
   2e248:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e24c:	orrs	r3, r2, r3
   2e250:	mov	r4, r0
   2e254:	mov	r5, r1
   2e258:	bne	2df58 <__assert_fail@plt+0x1cc6c>
   2e25c:	mov	r0, r8
   2e260:	mov	r1, r9
   2e264:	mov	r2, r4
   2e268:	mov	r3, r5
   2e26c:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e270:	mov	lr, r2
   2e274:	mov	r8, r1
   2e278:	lsl	r1, r3, #2
   2e27c:	mov	r9, r0
   2e280:	lsl	r0, lr, #2
   2e284:	mov	ip, r3
   2e288:	orr	r1, r1, lr, lsr #30
   2e28c:	mov	r2, r4
   2e290:	mov	r3, r5
   2e294:	adds	r0, r0, lr
   2e298:	strd	r4, [sp, #16]
   2e29c:	mov	r4, r9
   2e2a0:	adc	r1, r1, ip
   2e2a4:	adds	r0, r0, r0
   2e2a8:	adc	r1, r1, r1
   2e2ac:	mov	r5, r8
   2e2b0:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e2b4:	adds	r1, r2, r2
   2e2b8:	adc	r3, r3, r3
   2e2bc:	str	r1, [sp, #48]	; 0x30
   2e2c0:	str	r3, [sp, #52]	; 0x34
   2e2c4:	ldrd	r2, [sp, #16]
   2e2c8:	ldrd	r8, [sp, #48]	; 0x30
   2e2cc:	str	r0, [sp, #48]	; 0x30
   2e2d0:	cmp	r3, r9
   2e2d4:	cmpeq	r2, r8
   2e2d8:	bls	2e954 <__assert_fail@plt+0x1d668>
   2e2dc:	mov	r3, r8
   2e2e0:	orrs	r3, r3, r9
   2e2e4:	movne	r8, #1
   2e2e8:	moveq	r8, #0
   2e2ec:	ands	r3, r6, #16
   2e2f0:	str	r3, [sp, #16]
   2e2f4:	beq	2e844 <__assert_fail@plt+0x1d558>
   2e2f8:	ldrd	r2, [sp, #24]
   2e2fc:	cmp	r5, r3
   2e300:	cmpeq	r4, r2
   2e304:	bcc	2e9ac <__assert_fail@plt+0x1d6c0>
   2e308:	mov	r0, r4
   2e30c:	mov	r1, r5
   2e310:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e314:	ldr	ip, [sp, #48]	; 0x30
   2e318:	add	r2, r2, r2, lsl #2
   2e31c:	mov	r4, r0
   2e320:	asr	r3, r8, #1
   2e324:	mov	r5, r1
   2e328:	add	r2, ip, r2, lsl #1
   2e32c:	ldr	ip, [sp, #36]	; 0x24
   2e330:	udiv	r9, r2, ip
   2e334:	mls	r2, ip, r9, r2
   2e338:	str	r9, [sp, #48]	; 0x30
   2e33c:	add	r2, r3, r2, lsl #1
   2e340:	cmp	ip, r2
   2e344:	add	r2, r8, r2
   2e348:	bhi	2e9e4 <__assert_fail@plt+0x1d6f8>
   2e34c:	cmp	ip, r2
   2e350:	mov	ip, #1
   2e354:	movcc	r8, #3
   2e358:	movcs	r8, #2
   2e35c:	ldrd	r2, [sp, #24]
   2e360:	cmp	r1, r3
   2e364:	cmpeq	r0, r2
   2e368:	bcc	2ec30 <__assert_fail@plt+0x1d944>
   2e36c:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e370:	add	r2, r2, r2, lsl #2
   2e374:	ldr	ip, [sp, #36]	; 0x24
   2e378:	mov	r4, r0
   2e37c:	asr	r3, r8, #1
   2e380:	mov	r5, r1
   2e384:	add	r2, r9, r2, lsl #1
   2e388:	udiv	r9, r2, ip
   2e38c:	mls	r2, ip, r9, r2
   2e390:	str	r9, [sp, #48]	; 0x30
   2e394:	add	r3, r3, r2, lsl #1
   2e398:	cmp	ip, r3
   2e39c:	add	r3, r8, r3
   2e3a0:	bhi	2ea24 <__assert_fail@plt+0x1d738>
   2e3a4:	cmp	ip, r3
   2e3a8:	mov	ip, #1
   2e3ac:	movcc	r8, #3
   2e3b0:	movcs	r8, #2
   2e3b4:	ldrd	r2, [sp, #24]
   2e3b8:	cmp	r1, r3
   2e3bc:	cmpeq	r0, r2
   2e3c0:	bcc	2ec48 <__assert_fail@plt+0x1d95c>
   2e3c4:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e3c8:	add	r2, r2, r2, lsl #2
   2e3cc:	mov	r4, r0
   2e3d0:	mov	r5, r1
   2e3d4:	asr	r3, r8, #1
   2e3d8:	add	r9, r9, r2, lsl #1
   2e3dc:	ldr	r2, [sp, #36]	; 0x24
   2e3e0:	udiv	ip, r9, r2
   2e3e4:	mls	r9, r2, ip, r9
   2e3e8:	str	ip, [sp, #16]
   2e3ec:	str	ip, [sp, #48]	; 0x30
   2e3f0:	add	r3, r3, r9, lsl #1
   2e3f4:	cmp	r2, r3
   2e3f8:	add	r3, r8, r3
   2e3fc:	bhi	2ea34 <__assert_fail@plt+0x1d748>
   2e400:	cmp	r2, r3
   2e404:	mov	ip, #1
   2e408:	movcc	r8, #3
   2e40c:	movcs	r8, #2
   2e410:	ldrd	r2, [sp, #24]
   2e414:	cmp	r1, r3
   2e418:	cmpeq	r0, r2
   2e41c:	bcc	2ec3c <__assert_fail@plt+0x1d950>
   2e420:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e424:	ldr	ip, [sp, #16]
   2e428:	add	r2, r2, r2, lsl #2
   2e42c:	mov	r4, r0
   2e430:	asr	r3, r8, #1
   2e434:	mov	r5, r1
   2e438:	add	r2, ip, r2, lsl #1
   2e43c:	ldr	ip, [sp, #36]	; 0x24
   2e440:	udiv	r9, r2, ip
   2e444:	mls	r2, ip, r9, r2
   2e448:	str	r9, [sp, #48]	; 0x30
   2e44c:	add	r3, r3, r2, lsl #1
   2e450:	cmp	ip, r3
   2e454:	add	r3, r8, r3
   2e458:	bhi	2ea5c <__assert_fail@plt+0x1d770>
   2e45c:	cmp	r3, ip
   2e460:	mov	ip, #1
   2e464:	movhi	r8, #3
   2e468:	movls	r8, #2
   2e46c:	ldrd	r2, [sp, #24]
   2e470:	cmp	r1, r3
   2e474:	cmpeq	r0, r2
   2e478:	bcc	2ec54 <__assert_fail@plt+0x1d968>
   2e47c:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e480:	add	r2, r2, r2, lsl #2
   2e484:	mov	r4, r0
   2e488:	mov	r5, r1
   2e48c:	asr	r3, r8, #1
   2e490:	add	r9, r9, r2, lsl #1
   2e494:	ldr	r2, [sp, #36]	; 0x24
   2e498:	udiv	ip, r9, r2
   2e49c:	mls	r9, r2, ip, r9
   2e4a0:	str	ip, [sp, #16]
   2e4a4:	str	ip, [sp, #48]	; 0x30
   2e4a8:	add	r3, r3, r9, lsl #1
   2e4ac:	cmp	r2, r3
   2e4b0:	add	r3, r8, r3
   2e4b4:	bhi	2ea6c <__assert_fail@plt+0x1d780>
   2e4b8:	cmp	r2, r3
   2e4bc:	mov	ip, #1
   2e4c0:	movcc	r8, #3
   2e4c4:	movcs	r8, #2
   2e4c8:	ldrd	r2, [sp, #24]
   2e4cc:	cmp	r1, r3
   2e4d0:	cmpeq	r0, r2
   2e4d4:	bcc	2ec6c <__assert_fail@plt+0x1d980>
   2e4d8:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e4dc:	mov	r5, r1
   2e4e0:	ldr	r1, [sp, #16]
   2e4e4:	add	r2, r2, r2, lsl #2
   2e4e8:	mov	r4, r0
   2e4ec:	asr	r3, r8, #1
   2e4f0:	ldr	r0, [sp, #36]	; 0x24
   2e4f4:	add	r1, r1, r2, lsl #1
   2e4f8:	udiv	r2, r1, r0
   2e4fc:	mls	r1, r0, r2, r1
   2e500:	str	r2, [sp, #48]	; 0x30
   2e504:	add	r3, r3, r1, lsl #1
   2e508:	cmp	r0, r3
   2e50c:	add	r3, r8, r3
   2e510:	bhi	2ea7c <__assert_fail@plt+0x1d790>
   2e514:	cmp	r0, r3
   2e518:	mov	ip, #1
   2e51c:	movcs	r8, #2
   2e520:	movcc	r8, #3
   2e524:	mov	r3, #6
   2e528:	str	r3, [sp, #16]
   2e52c:	cmp	r5, #0
   2e530:	cmpeq	r4, #9
   2e534:	bhi	2e84c <__assert_fail@plt+0x1d560>
   2e538:	and	r3, r6, #3
   2e53c:	cmp	r3, #1
   2e540:	beq	2eafc <__assert_fail@plt+0x1d810>
   2e544:	and	r3, r6, #3
   2e548:	cmp	r3, #0
   2e54c:	moveq	r3, ip
   2e550:	movne	r3, #0
   2e554:	cmp	r3, #0
   2e558:	ldr	r3, [sp, #48]	; 0x30
   2e55c:	bne	2eab8 <__assert_fail@plt+0x1d7cc>
   2e560:	cmp	r3, #0
   2e564:	addne	r3, r3, #48	; 0x30
   2e568:	uxtbne	r3, r3
   2e56c:	bne	2e57c <__assert_fail@plt+0x1d290>
   2e570:	tst	r6, #8
   2e574:	bne	2ec04 <__assert_fail@plt+0x1d918>
   2e578:	mov	r3, #48	; 0x30
   2e57c:	ldr	r1, [sp, #12]
   2e580:	mov	r2, fp
   2e584:	mov	r8, #0
   2e588:	add	r9, r1, #644	; 0x284
   2e58c:	strb	r3, [r1, #646]	; 0x286
   2e590:	add	r9, r9, #2
   2e594:	ldr	r1, [sp, #44]	; 0x2c
   2e598:	sub	r9, r9, fp
   2e59c:	mov	r0, r9
   2e5a0:	bl	11058 <memcpy@plt>
   2e5a4:	and	r3, r6, #3
   2e5a8:	cmp	r3, #1
   2e5ac:	beq	2e89c <__assert_fail@plt+0x1d5b0>
   2e5b0:	mov	r3, #0
   2e5b4:	str	r3, [sp, #48]	; 0x30
   2e5b8:	b	2e85c <__assert_fail@plt+0x1d570>
   2e5bc:	mov	r0, r7
   2e5c0:	sub	r4, r9, r8
   2e5c4:	bl	111a8 <strlen@plt>
   2e5c8:	mov	fp, r0
   2e5cc:	mov	r1, r8
   2e5d0:	mov	r2, r4
   2e5d4:	add	r0, sp, #60	; 0x3c
   2e5d8:	mov	r3, #41	; 0x29
   2e5dc:	mvn	r5, #0
   2e5e0:	bl	110d0 <__memcpy_chk@plt>
   2e5e4:	ldrb	r3, [sl]
   2e5e8:	cmp	r3, #0
   2e5ec:	beq	2e600 <__assert_fail@plt+0x1d314>
   2e5f0:	cmp	r3, #255	; 0xff
   2e5f4:	add	sl, sl, #1
   2e5f8:	movne	r5, r3
   2e5fc:	moveq	r5, r4
   2e600:	sub	r8, r9, r5
   2e604:	cmp	r5, r4
   2e608:	mov	r2, r5
   2e60c:	mov	r0, r8
   2e610:	bls	2e62c <__assert_fail@plt+0x1d340>
   2e614:	sub	r8, r9, r4
   2e618:	mov	r2, r4
   2e61c:	add	r1, sp, #60	; 0x3c
   2e620:	mov	r0, r8
   2e624:	bl	11058 <memcpy@plt>
   2e628:	b	2e1c8 <__assert_fail@plt+0x1cedc>
   2e62c:	sub	r4, r4, r5
   2e630:	add	r3, sp, #60	; 0x3c
   2e634:	add	r1, r3, r4
   2e638:	sub	r9, r8, fp
   2e63c:	bl	11058 <memcpy@plt>
   2e640:	cmp	r4, #0
   2e644:	mov	r2, fp
   2e648:	mov	r1, r7
   2e64c:	mov	r0, r9
   2e650:	beq	2e1c8 <__assert_fail@plt+0x1cedc>
   2e654:	bl	11058 <memcpy@plt>
   2e658:	b	2e5e4 <__assert_fail@plt+0x1d2f8>
   2e65c:	ldrd	r2, [sp, #168]	; 0xa8
   2e660:	cmp	r3, #0
   2e664:	cmpeq	r2, #1
   2e668:	bls	2ea18 <__assert_fail@plt+0x1d72c>
   2e66c:	mov	r0, r2
   2e670:	mov	r1, r3
   2e674:	ldrd	r2, [sp, #24]
   2e678:	cmp	r1, r3
   2e67c:	cmpeq	r0, r2
   2e680:	bls	2ecac <__assert_fail@plt+0x1d9c0>
   2e684:	mul	r1, r2, r3
   2e688:	mov	r4, r2
   2e68c:	mov	r5, r3
   2e690:	umull	sl, fp, r2, r2
   2e694:	add	fp, fp, r1, lsl #1
   2e698:	ldrd	r0, [sp, #168]	; 0xa8
   2e69c:	cmp	r1, fp
   2e6a0:	cmpeq	r0, sl
   2e6a4:	bls	2eb18 <__assert_fail@plt+0x1d82c>
   2e6a8:	mul	r3, r2, fp
   2e6ac:	umull	r0, r1, r4, sl
   2e6b0:	mla	r2, sl, r5, r3
   2e6b4:	strd	r0, [sp, #16]
   2e6b8:	add	r3, r2, r1
   2e6bc:	str	r3, [sp, #20]
   2e6c0:	ldrd	sl, [sp, #16]
   2e6c4:	ldrd	r2, [sp, #168]	; 0xa8
   2e6c8:	cmp	r3, fp
   2e6cc:	cmpeq	r2, sl
   2e6d0:	bls	2eb4c <__assert_fail@plt+0x1d860>
   2e6d4:	ldr	r2, [sp, #16]
   2e6d8:	mul	r1, r4, fp
   2e6dc:	umull	sl, fp, r4, sl
   2e6e0:	mla	r0, r2, r5, r1
   2e6e4:	ldrd	r2, [sp, #168]	; 0xa8
   2e6e8:	add	fp, r0, fp
   2e6ec:	cmp	r3, fp
   2e6f0:	cmpeq	r2, sl
   2e6f4:	bls	2ec78 <__assert_fail@plt+0x1d98c>
   2e6f8:	mul	r3, r4, fp
   2e6fc:	umull	r0, r1, r4, sl
   2e700:	mla	r2, sl, r5, r3
   2e704:	add	r1, r2, r1
   2e708:	ldrd	r2, [sp, #168]	; 0xa8
   2e70c:	cmp	r3, r1
   2e710:	cmpeq	r2, r0
   2e714:	bls	2eb80 <__assert_fail@plt+0x1d894>
   2e718:	mul	ip, r0, r5
   2e71c:	mov	lr, r4
   2e720:	umull	r2, r3, r0, r4
   2e724:	mla	r1, r4, r1, ip
   2e728:	add	r3, r1, r3
   2e72c:	ldrd	r0, [sp, #168]	; 0xa8
   2e730:	cmp	r1, r3
   2e734:	cmpeq	r0, r2
   2e738:	bls	2ebb4 <__assert_fail@plt+0x1d8c8>
   2e73c:	mul	ip, r2, r5
   2e740:	umull	r0, r1, r2, r4
   2e744:	mla	r3, r4, r3, ip
   2e748:	add	r1, r3, r1
   2e74c:	ldrd	r2, [sp, #168]	; 0xa8
   2e750:	cmp	r3, r1
   2e754:	cmpeq	r2, r0
   2e758:	bls	2ecf8 <__assert_fail@plt+0x1da0c>
   2e75c:	tst	r6, #64	; 0x40
   2e760:	and	r3, r6, #256	; 0x100
   2e764:	beq	2e77c <__assert_fail@plt+0x1d490>
   2e768:	ldr	r1, [sp, #12]
   2e76c:	mov	r2, #32
   2e770:	add	r0, r1, #648	; 0x288
   2e774:	strb	r2, [r1, #647]	; 0x287
   2e778:	str	r0, [sp, #32]
   2e77c:	mov	r2, #8
   2e780:	str	r2, [sp, #16]
   2e784:	ldr	r2, [sp, #40]	; 0x28
   2e788:	adds	r1, r2, #0
   2e78c:	movne	r1, #1
   2e790:	ldr	r0, [sp, #16]
   2e794:	movw	r2, #34652	; 0x875c
   2e798:	movt	r2, #3
   2e79c:	cmp	r3, #0
   2e7a0:	ldrb	r0, [r2, r0]
   2e7a4:	ldr	r2, [sp, #32]
   2e7a8:	strb	r0, [r2], #1
   2e7ac:	beq	2e9a4 <__assert_fail@plt+0x1d6b8>
   2e7b0:	cmp	r1, #0
   2e7b4:	bne	2e9b8 <__assert_fail@plt+0x1d6cc>
   2e7b8:	mov	r3, #66	; 0x42
   2e7bc:	strb	r3, [r2], #1
   2e7c0:	str	r2, [sp, #32]
   2e7c4:	b	2e1ec <__assert_fail@plt+0x1cf00>
   2e7c8:	tst	r6, #8
   2e7cc:	beq	2e7e4 <__assert_fail@plt+0x1d4f8>
   2e7d0:	ldr	r3, [sp, #12]
   2e7d4:	add	r3, r3, r0
   2e7d8:	ldrb	r3, [r3, #-1]
   2e7dc:	cmp	r3, #48	; 0x30
   2e7e0:	beq	2ea44 <__assert_fail@plt+0x1d758>
   2e7e4:	sub	r9, r0, fp
   2e7e8:	b	2e1a4 <__assert_fail@plt+0x1ceb8>
   2e7ec:	vmov	r0, r1, d8
   2e7f0:	bl	35168 <__assert_fail@plt+0x23e7c>
   2e7f4:	mov	r4, r0
   2e7f8:	mov	r5, r1
   2e7fc:	bl	350a4 <__assert_fail@plt+0x23db8>
   2e800:	cmp	r8, #0
   2e804:	vmov	d7, r0, r1
   2e808:	bne	2e828 <__assert_fail@plt+0x1d53c>
   2e80c:	vcmp.f64	d8, d7
   2e810:	vmrs	APSR_nzcv, fpscr
   2e814:	beq	2e828 <__assert_fail@plt+0x1d53c>
   2e818:	adds	r0, r4, #1
   2e81c:	adc	r1, r5, #0
   2e820:	bl	350a4 <__assert_fail@plt+0x23db8>
   2e824:	vmov	d7, r0, r1
   2e828:	vmov.f64	d8, d7
   2e82c:	b	2e174 <__assert_fail@plt+0x1ce88>
   2e830:	mov	r8, #0
   2e834:	ands	r3, r6, #16
   2e838:	str	r3, [sp, #16]
   2e83c:	str	r8, [sp, #48]	; 0x30
   2e840:	bne	2e2f8 <__assert_fail@plt+0x1d00c>
   2e844:	mvn	r3, #0
   2e848:	str	r3, [sp, #16]
   2e84c:	and	r3, r6, #3
   2e850:	cmp	r3, #1
   2e854:	beq	2e924 <__assert_fail@plt+0x1d638>
   2e858:	ldr	r9, [sp, #32]
   2e85c:	and	r3, r6, #3
   2e860:	cmp	r3, #0
   2e864:	bne	2e89c <__assert_fail@plt+0x1d5b0>
   2e868:	ldr	r3, [sp, #48]	; 0x30
   2e86c:	add	r3, r8, r3
   2e870:	cmp	r3, #0
   2e874:	ble	2e89c <__assert_fail@plt+0x1d5b0>
   2e878:	adds	r4, r4, #1
   2e87c:	adc	r5, r5, #0
   2e880:	ands	r3, r6, #16
   2e884:	cmp	r3, #0
   2e888:	beq	2e89c <__assert_fail@plt+0x1d5b0>
   2e88c:	ldrd	r2, [sp, #24]
   2e890:	cmp	r5, r3
   2e894:	cmpeq	r4, r2
   2e898:	beq	2e9f4 <__assert_fail@plt+0x1d708>
   2e89c:	mov	r8, r9
   2e8a0:	mov	r0, r4
   2e8a4:	mov	r1, r5
   2e8a8:	mov	r2, #10
   2e8ac:	mov	r3, #0
   2e8b0:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e8b4:	add	r2, r2, #48	; 0x30
   2e8b8:	mov	r0, r4
   2e8bc:	mov	r1, r5
   2e8c0:	mov	r3, #0
   2e8c4:	strb	r2, [r8, #-1]!
   2e8c8:	mov	r2, #10
   2e8cc:	bl	35118 <__assert_fail@plt+0x23e2c>
   2e8d0:	cmp	r5, #0
   2e8d4:	mov	r5, r1
   2e8d8:	cmpeq	r4, #9
   2e8dc:	mov	r4, r0
   2e8e0:	bhi	2e8a0 <__assert_fail@plt+0x1d5b4>
   2e8e4:	b	2e1c0 <__assert_fail@plt+0x1ced4>
   2e8e8:	ldr	r5, [sp, #12]
   2e8ec:	mvn	r2, #0
   2e8f0:	and	r1, r6, #3
   2e8f4:	movw	r3, #34696	; 0x8788
   2e8f8:	movt	r3, #3
   2e8fc:	vstr	d9, [sp]
   2e900:	mov	r0, r5
   2e904:	bl	111cc <__sprintf_chk@plt>
   2e908:	mov	r0, r5
   2e90c:	bl	111a8 <strlen@plt>
   2e910:	cmp	r0, r4
   2e914:	bls	2e7c8 <__assert_fail@plt+0x1d4dc>
   2e918:	vldr	d7, [pc, #976]	; 2ecf0 <__assert_fail@plt+0x1da04>
   2e91c:	vmul.f64	d9, d9, d7
   2e920:	b	2e120 <__assert_fail@plt+0x1ce34>
   2e924:	and	r0, r4, #1
   2e928:	mov	r1, #0
   2e92c:	ldr	r9, [sp, #32]
   2e930:	adds	r2, r0, r8
   2e934:	adc	r3, r1, r8, asr #31
   2e938:	orr	r2, r2, r3
   2e93c:	ldr	r3, [sp, #48]	; 0x30
   2e940:	cmp	r2, r1
   2e944:	addne	r3, r3, #1
   2e948:	cmp	r3, #5
   2e94c:	bgt	2e878 <__assert_fail@plt+0x1d58c>
   2e950:	b	2e89c <__assert_fail@plt+0x1d5b0>
   2e954:	movcs	r8, #2
   2e958:	movcc	r8, #3
   2e95c:	b	2e2ec <__assert_fail@plt+0x1d000>
   2e960:	tst	r6, #64	; 0x40
   2e964:	bne	2e9cc <__assert_fail@plt+0x1d6e0>
   2e968:	ldr	r2, [sp, #16]
   2e96c:	cmp	r2, #0
   2e970:	beq	2ece0 <__assert_fail@plt+0x1d9f4>
   2e974:	ldr	r0, [sp, #16]
   2e978:	ldr	r2, [sp, #40]	; 0x28
   2e97c:	adds	r1, r2, #0
   2e980:	movne	r1, #1
   2e984:	cmp	r2, #0
   2e988:	cmpeq	r0, #1
   2e98c:	bne	2e790 <__assert_fail@plt+0x1d4a4>
   2e990:	ldr	r2, [sp, #32]
   2e994:	mov	r1, #107	; 0x6b
   2e998:	cmp	r3, #0
   2e99c:	strb	r1, [r2], #1
   2e9a0:	bne	2e7b8 <__assert_fail@plt+0x1d4cc>
   2e9a4:	str	r2, [sp, #32]
   2e9a8:	b	2e1ec <__assert_fail@plt+0x1cf00>
   2e9ac:	mov	r3, #0
   2e9b0:	str	r3, [sp, #16]
   2e9b4:	b	2e84c <__assert_fail@plt+0x1d560>
   2e9b8:	ldr	r1, [sp, #32]
   2e9bc:	mov	r3, #105	; 0x69
   2e9c0:	add	r2, r1, #2
   2e9c4:	strb	r3, [r1, #1]
   2e9c8:	b	2e7b8 <__assert_fail@plt+0x1d4cc>
   2e9cc:	ldr	r1, [sp, #12]
   2e9d0:	mov	r2, #32
   2e9d4:	add	r0, r1, #648	; 0x288
   2e9d8:	strb	r2, [r1, #647]	; 0x287
   2e9dc:	str	r0, [sp, #32]
   2e9e0:	b	2e968 <__assert_fail@plt+0x1d67c>
   2e9e4:	adds	r8, r2, #0
   2e9e8:	movne	r8, #1
   2e9ec:	mov	ip, r8
   2e9f0:	b	2e35c <__assert_fail@plt+0x1d070>
   2e9f4:	ldr	r3, [sp, #16]
   2e9f8:	tst	r6, #8
   2e9fc:	add	r3, r3, #1
   2ea00:	str	r3, [sp, #16]
   2ea04:	beq	2ec0c <__assert_fail@plt+0x1d920>
   2ea08:	mov	r3, #49	; 0x31
   2ea0c:	sub	r8, r9, #1
   2ea10:	strb	r3, [r9, #-1]
   2ea14:	b	2e1c0 <__assert_fail@plt+0x1ced4>
   2ea18:	mov	r3, #0
   2ea1c:	str	r3, [sp, #16]
   2ea20:	b	2e1dc <__assert_fail@plt+0x1cef0>
   2ea24:	adds	ip, r3, #0
   2ea28:	movne	ip, #1
   2ea2c:	mov	r8, ip
   2ea30:	b	2e3b4 <__assert_fail@plt+0x1d0c8>
   2ea34:	adds	ip, r3, #0
   2ea38:	movne	ip, #1
   2ea3c:	mov	r8, ip
   2ea40:	b	2e410 <__assert_fail@plt+0x1d124>
   2ea44:	vldr	d7, [pc, #676]	; 2ecf0 <__assert_fail@plt+0x1da04>
   2ea48:	and	r3, r6, #3
   2ea4c:	cmp	r3, #1
   2ea50:	vmul.f64	d9, d9, d7
   2ea54:	bne	2e0cc <__assert_fail@plt+0x1cde0>
   2ea58:	b	2e120 <__assert_fail@plt+0x1ce34>
   2ea5c:	adds	ip, r3, #0
   2ea60:	movne	ip, #1
   2ea64:	mov	r8, ip
   2ea68:	b	2e46c <__assert_fail@plt+0x1d180>
   2ea6c:	adds	ip, r3, #0
   2ea70:	movne	ip, #1
   2ea74:	mov	r8, ip
   2ea78:	b	2e4c8 <__assert_fail@plt+0x1d1dc>
   2ea7c:	adds	ip, r3, #0
   2ea80:	movne	ip, #1
   2ea84:	mov	r8, ip
   2ea88:	b	2e524 <__assert_fail@plt+0x1d238>
   2ea8c:	mov	r3, #1
   2ea90:	str	r3, [sp, #16]
   2ea94:	b	2e01c <__assert_fail@plt+0x1cd30>
   2ea98:	mov	r3, #2
   2ea9c:	vmov.f64	d7, d6
   2eaa0:	str	r3, [sp, #16]
   2eaa4:	b	2e01c <__assert_fail@plt+0x1cd30>
   2eaa8:	mov	r3, #3
   2eaac:	vmov.f64	d7, d5
   2eab0:	str	r3, [sp, #16]
   2eab4:	b	2e01c <__assert_fail@plt+0x1cd30>
   2eab8:	cmp	r3, #9
   2eabc:	beq	2ebe8 <__assert_fail@plt+0x1d8fc>
   2eac0:	add	r3, r3, #49	; 0x31
   2eac4:	uxtb	r3, r3
   2eac8:	b	2e57c <__assert_fail@plt+0x1d290>
   2eacc:	mov	r3, #4
   2ead0:	vmov.f64	d7, d6
   2ead4:	str	r3, [sp, #16]
   2ead8:	b	2e01c <__assert_fail@plt+0x1cd30>
   2eadc:	mov	r3, #5
   2eae0:	vmov.f64	d7, d5
   2eae4:	str	r3, [sp, #16]
   2eae8:	b	2e01c <__assert_fail@plt+0x1cd30>
   2eaec:	mov	r3, #6
   2eaf0:	vmov.f64	d7, d6
   2eaf4:	str	r3, [sp, #16]
   2eaf8:	b	2e01c <__assert_fail@plt+0x1cd30>
   2eafc:	ldr	r3, [sp, #48]	; 0x30
   2eb00:	and	r3, r3, #1
   2eb04:	add	r3, r3, r8
   2eb08:	cmp	r3, #2
   2eb0c:	movle	r3, #0
   2eb10:	movgt	r3, #1
   2eb14:	b	2e554 <__assert_fail@plt+0x1d268>
   2eb18:	tst	r6, #64	; 0x40
   2eb1c:	and	r3, r6, #256	; 0x100
   2eb20:	moveq	r2, #2
   2eb24:	streq	r2, [sp, #16]
   2eb28:	beq	2e784 <__assert_fail@plt+0x1d498>
   2eb2c:	ldr	r1, [sp, #12]
   2eb30:	mov	r2, #32
   2eb34:	add	r0, r1, #648	; 0x288
   2eb38:	strb	r2, [r1, #647]	; 0x287
   2eb3c:	mov	r2, #2
   2eb40:	str	r2, [sp, #16]
   2eb44:	str	r0, [sp, #32]
   2eb48:	b	2e784 <__assert_fail@plt+0x1d498>
   2eb4c:	tst	r6, #64	; 0x40
   2eb50:	and	r3, r6, #256	; 0x100
   2eb54:	moveq	r2, #3
   2eb58:	streq	r2, [sp, #16]
   2eb5c:	beq	2e784 <__assert_fail@plt+0x1d498>
   2eb60:	ldr	r1, [sp, #12]
   2eb64:	mov	r2, #32
   2eb68:	add	r0, r1, #648	; 0x288
   2eb6c:	strb	r2, [r1, #647]	; 0x287
   2eb70:	mov	r2, #3
   2eb74:	str	r2, [sp, #16]
   2eb78:	str	r0, [sp, #32]
   2eb7c:	b	2e784 <__assert_fail@plt+0x1d498>
   2eb80:	tst	r6, #64	; 0x40
   2eb84:	and	r3, r6, #256	; 0x100
   2eb88:	moveq	r2, #5
   2eb8c:	streq	r2, [sp, #16]
   2eb90:	beq	2e784 <__assert_fail@plt+0x1d498>
   2eb94:	ldr	r1, [sp, #12]
   2eb98:	mov	r2, #32
   2eb9c:	add	r0, r1, #648	; 0x288
   2eba0:	strb	r2, [r1, #647]	; 0x287
   2eba4:	mov	r2, #5
   2eba8:	str	r2, [sp, #16]
   2ebac:	str	r0, [sp, #32]
   2ebb0:	b	2e784 <__assert_fail@plt+0x1d498>
   2ebb4:	tst	r6, #64	; 0x40
   2ebb8:	and	r3, r6, #256	; 0x100
   2ebbc:	moveq	r2, #6
   2ebc0:	streq	r2, [sp, #16]
   2ebc4:	beq	2e784 <__assert_fail@plt+0x1d498>
   2ebc8:	ldr	r1, [sp, #12]
   2ebcc:	mov	r2, #32
   2ebd0:	add	r0, r1, #648	; 0x288
   2ebd4:	strb	r2, [r1, #647]	; 0x287
   2ebd8:	mov	r2, #6
   2ebdc:	str	r2, [sp, #16]
   2ebe0:	str	r0, [sp, #32]
   2ebe4:	b	2e784 <__assert_fail@plt+0x1d498>
   2ebe8:	adds	r4, r4, #1
   2ebec:	adc	r5, r5, #0
   2ebf0:	cmp	r5, #0
   2ebf4:	cmpeq	r4, #10
   2ebf8:	beq	2ec60 <__assert_fail@plt+0x1d974>
   2ebfc:	mov	r8, #0
   2ec00:	b	2e570 <__assert_fail@plt+0x1d284>
   2ec04:	ldr	r9, [sp, #32]
   2ec08:	b	2e5a4 <__assert_fail@plt+0x1d2b8>
   2ec0c:	mov	r0, #48	; 0x30
   2ec10:	mvn	r3, fp
   2ec14:	ldr	r1, [sp, #44]	; 0x2c
   2ec18:	mov	r2, fp
   2ec1c:	strb	r0, [r9, #-1]
   2ec20:	add	r9, r9, r3
   2ec24:	mov	r0, r9
   2ec28:	bl	11058 <memcpy@plt>
   2ec2c:	b	2ea08 <__assert_fail@plt+0x1d71c>
   2ec30:	mov	r3, #1
   2ec34:	str	r3, [sp, #16]
   2ec38:	b	2e52c <__assert_fail@plt+0x1d240>
   2ec3c:	mov	r3, #3
   2ec40:	str	r3, [sp, #16]
   2ec44:	b	2e52c <__assert_fail@plt+0x1d240>
   2ec48:	mov	r3, #2
   2ec4c:	str	r3, [sp, #16]
   2ec50:	b	2e52c <__assert_fail@plt+0x1d240>
   2ec54:	mov	r3, #4
   2ec58:	str	r3, [sp, #16]
   2ec5c:	b	2e52c <__assert_fail@plt+0x1d240>
   2ec60:	mov	r8, #0
   2ec64:	ldr	r9, [sp, #32]
   2ec68:	b	2e5a4 <__assert_fail@plt+0x1d2b8>
   2ec6c:	mov	r3, #5
   2ec70:	str	r3, [sp, #16]
   2ec74:	b	2e52c <__assert_fail@plt+0x1d240>
   2ec78:	tst	r6, #64	; 0x40
   2ec7c:	and	r3, r6, #256	; 0x100
   2ec80:	moveq	r2, #4
   2ec84:	streq	r2, [sp, #16]
   2ec88:	beq	2e784 <__assert_fail@plt+0x1d498>
   2ec8c:	ldr	r1, [sp, #12]
   2ec90:	mov	r2, #32
   2ec94:	add	r0, r1, #648	; 0x288
   2ec98:	strb	r2, [r1, #647]	; 0x287
   2ec9c:	mov	r2, #4
   2eca0:	str	r2, [sp, #16]
   2eca4:	str	r0, [sp, #32]
   2eca8:	b	2e784 <__assert_fail@plt+0x1d498>
   2ecac:	tst	r6, #64	; 0x40
   2ecb0:	and	r3, r6, #256	; 0x100
   2ecb4:	moveq	r2, #1
   2ecb8:	streq	r2, [sp, #16]
   2ecbc:	beq	2e974 <__assert_fail@plt+0x1d688>
   2ecc0:	ldr	r1, [sp, #12]
   2ecc4:	mov	r2, #32
   2ecc8:	add	r0, r1, #648	; 0x288
   2eccc:	strb	r2, [r1, #647]	; 0x287
   2ecd0:	mov	r2, #1
   2ecd4:	str	r2, [sp, #16]
   2ecd8:	str	r0, [sp, #32]
   2ecdc:	b	2e974 <__assert_fail@plt+0x1d688>
   2ece0:	cmp	r3, #0
   2ece4:	ldrne	r2, [sp, #32]
   2ece8:	bne	2e7b8 <__assert_fail@plt+0x1d4cc>
   2ecec:	b	2e1ec <__assert_fail@plt+0x1cf00>
   2ecf0:	andeq	r0, r0, r0
   2ecf4:	eormi	r0, r4, r0
   2ecf8:	tst	r6, #64	; 0x40
   2ecfc:	and	r3, r6, #256	; 0x100
   2ed00:	moveq	r2, #7
   2ed04:	streq	r2, [sp, #16]
   2ed08:	beq	2e784 <__assert_fail@plt+0x1d498>
   2ed0c:	ldr	r1, [sp, #12]
   2ed10:	mov	r2, #32
   2ed14:	add	r0, r1, #648	; 0x288
   2ed18:	strb	r2, [r1, #647]	; 0x287
   2ed1c:	mov	r2, #7
   2ed20:	str	r2, [sp, #16]
   2ed24:	str	r0, [sp, #32]
   2ed28:	b	2e784 <__assert_fail@plt+0x1d498>
   2ed2c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2ed30:	subs	r4, r0, #0
   2ed34:	strd	r6, [sp, #8]
   2ed38:	mov	r7, r1
   2ed3c:	mov	r6, r2
   2ed40:	strd	r8, [sp, #16]
   2ed44:	strd	sl, [sp, #24]
   2ed48:	str	lr, [sp, #32]
   2ed4c:	sub	sp, sp, #20
   2ed50:	beq	2ee90 <__assert_fail@plt+0x1dba4>
   2ed54:	ldrb	r3, [r4]
   2ed58:	cmp	r3, #39	; 0x27
   2ed5c:	beq	2edd0 <__assert_fail@plt+0x1dae4>
   2ed60:	mov	r9, #160	; 0xa0
   2ed64:	mov	fp, #416	; 0x1a0
   2ed68:	mov	sl, #384	; 0x180
   2ed6c:	mov	r8, #0
   2ed70:	movw	r5, #34652	; 0x875c
   2ed74:	movt	r5, #3
   2ed78:	add	r2, r5, #12
   2ed7c:	add	r1, r5, #20
   2ed80:	mov	r3, #4
   2ed84:	mov	r0, r4
   2ed88:	bl	197bc <__assert_fail@plt+0x84d0>
   2ed8c:	cmp	r0, #0
   2ed90:	blt	2ede8 <__assert_fail@plt+0x1dafc>
   2ed94:	add	r5, r5, r0, lsl #2
   2ed98:	mov	r2, #1
   2ed9c:	mov	r3, #0
   2eda0:	mov	r0, #0
   2eda4:	ldr	r1, [r5, #12]
   2eda8:	strd	r2, [r6]
   2edac:	orr	r8, r8, r1
   2edb0:	str	r8, [r7]
   2edb4:	add	sp, sp, #20
   2edb8:	ldrd	r4, [sp]
   2edbc:	ldrd	r6, [sp, #8]
   2edc0:	ldrd	r8, [sp, #16]
   2edc4:	ldrd	sl, [sp, #24]
   2edc8:	add	sp, sp, #32
   2edcc:	pop	{pc}		; (ldr pc, [sp], #4)
   2edd0:	add	r4, r4, #1
   2edd4:	mov	r9, #164	; 0xa4
   2edd8:	mov	fp, #420	; 0x1a4
   2eddc:	mov	sl, #388	; 0x184
   2ede0:	mov	r8, #4
   2ede4:	b	2ed70 <__assert_fail@plt+0x1da84>
   2ede8:	movw	r0, #34744	; 0x87b8
   2edec:	movt	r0, #3
   2edf0:	mov	r3, r6
   2edf4:	mov	r2, #0
   2edf8:	add	r1, sp, #12
   2edfc:	str	r0, [sp]
   2ee00:	mov	r0, r4
   2ee04:	bl	33a74 <__assert_fail@plt+0x22788>
   2ee08:	cmp	r0, #0
   2ee0c:	bne	2ee54 <__assert_fail@plt+0x1db68>
   2ee10:	ldrb	r3, [r4]
   2ee14:	sub	r3, r3, #48	; 0x30
   2ee18:	cmp	r3, #9
   2ee1c:	bls	2ee48 <__assert_fail@plt+0x1db5c>
   2ee20:	ldr	r2, [sp, #12]
   2ee24:	cmp	r4, r2
   2ee28:	bne	2ee38 <__assert_fail@plt+0x1db4c>
   2ee2c:	b	2eee4 <__assert_fail@plt+0x1dbf8>
   2ee30:	cmp	r2, r4
   2ee34:	beq	2eee4 <__assert_fail@plt+0x1dbf8>
   2ee38:	ldrb	r3, [r4, #1]!
   2ee3c:	sub	r3, r3, #48	; 0x30
   2ee40:	cmp	r3, #9
   2ee44:	bhi	2ee30 <__assert_fail@plt+0x1db44>
   2ee48:	ldrd	r2, [r6]
   2ee4c:	str	r8, [r7]
   2ee50:	b	2ee60 <__assert_fail@plt+0x1db74>
   2ee54:	mov	r1, #0
   2ee58:	ldrd	r2, [r6]
   2ee5c:	str	r1, [r7]
   2ee60:	orrs	r3, r2, r3
   2ee64:	bne	2edb4 <__assert_fail@plt+0x1dac8>
   2ee68:	movw	r0, #34728	; 0x87a8
   2ee6c:	movt	r0, #3
   2ee70:	bl	11130 <getenv@plt>
   2ee74:	cmp	r0, #0
   2ee78:	mov	r3, #0
   2ee7c:	moveq	r2, #1024	; 0x400
   2ee80:	movne	r2, #512	; 0x200
   2ee84:	mov	r0, #4
   2ee88:	strd	r2, [r6]
   2ee8c:	b	2edb4 <__assert_fail@plt+0x1dac8>
   2ee90:	movw	r0, #34704	; 0x8790
   2ee94:	movt	r0, #3
   2ee98:	bl	11130 <getenv@plt>
   2ee9c:	subs	r4, r0, #0
   2eea0:	bne	2ed54 <__assert_fail@plt+0x1da68>
   2eea4:	movw	r0, #34716	; 0x879c
   2eea8:	movt	r0, #3
   2eeac:	bl	11130 <getenv@plt>
   2eeb0:	subs	r4, r0, #0
   2eeb4:	bne	2ed54 <__assert_fail@plt+0x1da68>
   2eeb8:	movw	r0, #34728	; 0x87a8
   2eebc:	movt	r0, #3
   2eec0:	bl	11130 <getenv@plt>
   2eec4:	subs	r3, r0, #0
   2eec8:	beq	2ef10 <__assert_fail@plt+0x1dc24>
   2eecc:	mov	r2, #512	; 0x200
   2eed0:	mov	r3, #0
   2eed4:	mov	r0, r4
   2eed8:	strd	r2, [r6]
   2eedc:	str	r4, [r7]
   2eee0:	b	2edb4 <__assert_fail@plt+0x1dac8>
   2eee4:	ldrb	r3, [r2, #-1]
   2eee8:	cmp	r3, #66	; 0x42
   2eeec:	beq	2eef8 <__assert_fail@plt+0x1dc0c>
   2eef0:	mov	r8, r9
   2eef4:	b	2ee48 <__assert_fail@plt+0x1db5c>
   2eef8:	ldrb	r3, [r2, #-2]
   2eefc:	cmp	r3, #105	; 0x69
   2ef00:	movne	r8, sl
   2ef04:	bne	2ee48 <__assert_fail@plt+0x1db5c>
   2ef08:	mov	r9, fp
   2ef0c:	b	2eef0 <__assert_fail@plt+0x1dc04>
   2ef10:	mov	r4, #1024	; 0x400
   2ef14:	mov	r5, #0
   2ef18:	mov	r0, r3
   2ef1c:	strd	r4, [r6]
   2ef20:	str	r3, [r7]
   2ef24:	b	2edb4 <__assert_fail@plt+0x1dac8>
   2ef28:	mov	r3, #0
   2ef2c:	strd	r4, [sp, #-16]!
   2ef30:	mov	r4, r0
   2ef34:	mov	r5, r1
   2ef38:	str	r6, [sp, #8]
   2ef3c:	add	r6, r2, #20
   2ef40:	str	lr, [sp, #12]
   2ef44:	strb	r3, [r2, #20]
   2ef48:	mov	r0, r4
   2ef4c:	mov	r1, r5
   2ef50:	mov	r2, #10
   2ef54:	mov	r3, #0
   2ef58:	bl	35118 <__assert_fail@plt+0x23e2c>
   2ef5c:	add	ip, r2, #48	; 0x30
   2ef60:	mov	r0, r4
   2ef64:	mov	r1, r5
   2ef68:	mov	r2, #10
   2ef6c:	mov	r3, #0
   2ef70:	strb	ip, [r6, #-1]!
   2ef74:	bl	35118 <__assert_fail@plt+0x23e2c>
   2ef78:	cmp	r5, #0
   2ef7c:	mov	r5, r1
   2ef80:	cmpeq	r4, #9
   2ef84:	mov	r4, r0
   2ef88:	bhi	2ef48 <__assert_fail@plt+0x1dc5c>
   2ef8c:	mov	r0, r6
   2ef90:	ldrd	r4, [sp]
   2ef94:	ldr	r6, [sp, #8]
   2ef98:	add	sp, sp, #12
   2ef9c:	pop	{pc}		; (ldr pc, [sp], #4)
   2efa0:	strd	r4, [sp, #-16]!
   2efa4:	subs	r4, r0, #0
   2efa8:	str	r6, [sp, #8]
   2efac:	str	lr, [sp, #12]
   2efb0:	beq	2f048 <__assert_fail@plt+0x1dd5c>
   2efb4:	mov	r1, #47	; 0x2f
   2efb8:	bl	1125c <strrchr@plt>
   2efbc:	subs	r5, r0, #0
   2efc0:	beq	2f020 <__assert_fail@plt+0x1dd34>
   2efc4:	add	r6, r5, #1
   2efc8:	sub	r3, r6, r4
   2efcc:	cmp	r3, #6
   2efd0:	ble	2f020 <__assert_fail@plt+0x1dd34>
   2efd4:	movw	r1, #34840	; 0x8818
   2efd8:	movt	r1, #3
   2efdc:	mov	r2, #7
   2efe0:	sub	r0, r5, #6
   2efe4:	bl	112bc <strncmp@plt>
   2efe8:	cmp	r0, #0
   2efec:	bne	2f020 <__assert_fail@plt+0x1dd34>
   2eff0:	movw	r1, #34848	; 0x8820
   2eff4:	movt	r1, #3
   2eff8:	mov	r2, #3
   2effc:	mov	r0, r6
   2f000:	bl	112bc <strncmp@plt>
   2f004:	cmp	r0, #0
   2f008:	movne	r4, r6
   2f00c:	bne	2f020 <__assert_fail@plt+0x1dd34>
   2f010:	add	r4, r5, #4
   2f014:	movw	r3, #37256	; 0x9188
   2f018:	movt	r3, #4
   2f01c:	str	r4, [r3]
   2f020:	movw	r2, #37336	; 0x91d8
   2f024:	movt	r2, #4
   2f028:	ldr	r6, [sp, #8]
   2f02c:	movw	r3, #37260	; 0x918c
   2f030:	movt	r3, #4
   2f034:	str	r4, [r2]
   2f038:	str	r4, [r3]
   2f03c:	ldrd	r4, [sp]
   2f040:	add	sp, sp, #12
   2f044:	pop	{pc}		; (ldr pc, [sp], #4)
   2f048:	movw	r3, #37272	; 0x9198
   2f04c:	movt	r3, #4
   2f050:	movw	r0, #34784	; 0x87e0
   2f054:	movt	r0, #3
   2f058:	ldr	r3, [r3]
   2f05c:	mov	r2, #55	; 0x37
   2f060:	mov	r1, #1
   2f064:	bl	110dc <fwrite@plt>
   2f068:	bl	112c8 <abort@plt>
   2f06c:	mov	r2, #5
   2f070:	strd	r4, [sp, #-16]!
   2f074:	mov	r5, r0
   2f078:	str	r6, [sp, #8]
   2f07c:	mov	r6, r1
   2f080:	mov	r1, r0
   2f084:	mov	r0, #0
   2f088:	str	lr, [sp, #12]
   2f08c:	bl	110a0 <dcgettext@plt>
   2f090:	cmp	r5, r0
   2f094:	mov	r4, r0
   2f098:	beq	2f0b0 <__assert_fail@plt+0x1ddc4>
   2f09c:	mov	r0, r4
   2f0a0:	ldrd	r4, [sp]
   2f0a4:	ldr	r6, [sp, #8]
   2f0a8:	add	sp, sp, #12
   2f0ac:	pop	{pc}		; (ldr pc, [sp], #4)
   2f0b0:	bl	34b48 <__assert_fail@plt+0x2385c>
   2f0b4:	ldrb	r3, [r0]
   2f0b8:	bic	r3, r3, #32
   2f0bc:	cmp	r3, #85	; 0x55
   2f0c0:	bne	2f128 <__assert_fail@plt+0x1de3c>
   2f0c4:	ldrb	r3, [r0, #1]
   2f0c8:	bic	r3, r3, #32
   2f0cc:	cmp	r3, #84	; 0x54
   2f0d0:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f0d4:	ldrb	r3, [r0, #2]
   2f0d8:	bic	r3, r3, #32
   2f0dc:	cmp	r3, #70	; 0x46
   2f0e0:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f0e4:	ldrb	r3, [r0, #3]
   2f0e8:	cmp	r3, #45	; 0x2d
   2f0ec:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f0f0:	ldrb	r3, [r0, #4]
   2f0f4:	cmp	r3, #56	; 0x38
   2f0f8:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f0fc:	ldrb	r3, [r0, #5]
   2f100:	cmp	r3, #0
   2f104:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f108:	ldrb	r2, [r4]
   2f10c:	movw	r3, #34940	; 0x887c
   2f110:	movt	r3, #3
   2f114:	movw	r4, #34952	; 0x8888
   2f118:	movt	r4, #3
   2f11c:	cmp	r2, #96	; 0x60
   2f120:	movne	r4, r3
   2f124:	b	2f09c <__assert_fail@plt+0x1ddb0>
   2f128:	cmp	r3, #71	; 0x47
   2f12c:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f130:	ldrb	r3, [r0, #1]
   2f134:	bic	r3, r3, #32
   2f138:	cmp	r3, #66	; 0x42
   2f13c:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f140:	ldrb	r3, [r0, #2]
   2f144:	cmp	r3, #49	; 0x31
   2f148:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f14c:	ldrb	r3, [r0, #3]
   2f150:	cmp	r3, #56	; 0x38
   2f154:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f158:	ldrb	r3, [r0, #4]
   2f15c:	cmp	r3, #48	; 0x30
   2f160:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f164:	ldrb	r3, [r0, #5]
   2f168:	cmp	r3, #51	; 0x33
   2f16c:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f170:	ldrb	r3, [r0, #6]
   2f174:	cmp	r3, #48	; 0x30
   2f178:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f17c:	ldrb	r3, [r0, #7]
   2f180:	cmp	r3, #0
   2f184:	bne	2f1a8 <__assert_fail@plt+0x1debc>
   2f188:	ldrb	r2, [r4]
   2f18c:	movw	r3, #34944	; 0x8880
   2f190:	movt	r3, #3
   2f194:	movw	r4, #34948	; 0x8884
   2f198:	movt	r4, #3
   2f19c:	cmp	r2, #96	; 0x60
   2f1a0:	movne	r4, r3
   2f1a4:	b	2f09c <__assert_fail@plt+0x1ddb0>
   2f1a8:	movw	r3, #34956	; 0x888c
   2f1ac:	movt	r3, #3
   2f1b0:	cmp	r6, #9
   2f1b4:	movw	r4, #34936	; 0x8878
   2f1b8:	movt	r4, #3
   2f1bc:	movne	r4, r3
   2f1c0:	b	2f09c <__assert_fail@plt+0x1ddb0>
   2f1c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2f1c8:	strd	r6, [sp, #8]
   2f1cc:	strd	r8, [sp, #16]
   2f1d0:	mov	r8, r3
   2f1d4:	strd	sl, [sp, #24]
   2f1d8:	mov	fp, r0
   2f1dc:	mov	sl, r1
   2f1e0:	str	lr, [sp, #32]
   2f1e4:	sub	sp, sp, #140	; 0x8c
   2f1e8:	ldr	r3, [sp, #180]	; 0xb4
   2f1ec:	str	r2, [sp, #28]
   2f1f0:	and	r4, r3, #2
   2f1f4:	ubfx	r3, r3, #1, #1
   2f1f8:	str	r3, [sp, #44]	; 0x2c
   2f1fc:	bl	110f4 <__ctype_get_mb_cur_max@plt>
   2f200:	ldr	r3, [sp, #176]	; 0xb0
   2f204:	str	r0, [sp, #76]	; 0x4c
   2f208:	cmp	r3, #10
   2f20c:	ldrls	pc, [pc, r3, lsl #2]
   2f210:	b	30bac <__assert_fail@plt+0x1f8c0>
   2f214:	muleq	r2, r4, r6
   2f218:			; <UNDEFINED> instruction: 0x0002f7b0
   2f21c:	andeq	pc, r2, ip, lsr #26
   2f220:	andeq	pc, r2, ip, lsl r8	; <UNPREDICTABLE>
   2f224:	muleq	r2, ip, r5
   2f228:	andeq	pc, r2, r8, lsl r6	; <UNPREDICTABLE>
   2f22c:	strdeq	pc, [r2], -r0
   2f230:	andeq	pc, r2, r8, asr r7	; <UNPREDICTABLE>
   2f234:	andeq	pc, r2, r0, asr #4
   2f238:	andeq	pc, r2, r0, asr #4
   2f23c:	andeq	pc, r2, r0, asr #4
   2f240:	ldr	r3, [sp, #176]	; 0xb0
   2f244:	cmp	r3, #10
   2f248:	beq	2f274 <__assert_fail@plt+0x1df88>
   2f24c:	mov	r1, r3
   2f250:	movw	r0, #34960	; 0x8890
   2f254:	movt	r0, #3
   2f258:	bl	2f06c <__assert_fail@plt+0x1dd80>
   2f25c:	str	r0, [sp, #188]	; 0xbc
   2f260:	movw	r0, #34956	; 0x888c
   2f264:	movt	r0, #3
   2f268:	ldr	r1, [sp, #176]	; 0xb0
   2f26c:	bl	2f06c <__assert_fail@plt+0x1dd80>
   2f270:	str	r0, [sp, #192]	; 0xc0
   2f274:	cmp	r4, #0
   2f278:	movne	r4, #0
   2f27c:	beq	30938 <__assert_fail@plt+0x1f64c>
   2f280:	mov	r5, #0
   2f284:	ldr	r0, [sp, #192]	; 0xc0
   2f288:	mov	r9, r5
   2f28c:	str	r5, [sp, #64]	; 0x40
   2f290:	bl	111a8 <strlen@plt>
   2f294:	mov	r3, #1
   2f298:	ldr	r2, [sp, #44]	; 0x2c
   2f29c:	cmp	r0, r5
   2f2a0:	moveq	r2, r5
   2f2a4:	str	r3, [sp, #32]
   2f2a8:	str	r3, [sp, #48]	; 0x30
   2f2ac:	str	r5, [sp, #52]	; 0x34
   2f2b0:	str	r3, [sp, #60]	; 0x3c
   2f2b4:	ldr	r3, [sp, #180]	; 0xb4
   2f2b8:	str	r0, [sp, #56]	; 0x38
   2f2bc:	str	r5, [sp, #68]	; 0x44
   2f2c0:	str	r5, [sp, #80]	; 0x50
   2f2c4:	str	r5, [sp, #84]	; 0x54
   2f2c8:	and	r3, r3, #1
   2f2cc:	str	r2, [sp, #88]	; 0x58
   2f2d0:	str	r3, [sp, #92]	; 0x5c
   2f2d4:	ldr	r3, [sp, #180]	; 0xb4
   2f2d8:	and	r3, r3, #4
   2f2dc:	str	r3, [sp, #96]	; 0x60
   2f2e0:	ldr	r3, [sp, #192]	; 0xc0
   2f2e4:	str	r3, [sp, #72]	; 0x48
   2f2e8:	mov	r3, fp
   2f2ec:	mov	r7, #0
   2f2f0:	mov	fp, r9
   2f2f4:	mov	r9, r3
   2f2f8:	cmn	r8, #1
   2f2fc:	beq	2f900 <__assert_fail@plt+0x1e614>
   2f300:	subs	r6, r8, r7
   2f304:	movne	r6, #1
   2f308:	cmp	r6, #0
   2f30c:	beq	2f918 <__assert_fail@plt+0x1e62c>
   2f310:	ldr	r0, [sp, #28]
   2f314:	ldr	r3, [sp, #48]	; 0x30
   2f318:	cmp	r3, #0
   2f31c:	add	r3, r0, r7
   2f320:	str	r3, [sp, #36]	; 0x24
   2f324:	beq	2fda4 <__assert_fail@plt+0x1eab8>
   2f328:	ldr	r2, [sp, #56]	; 0x38
   2f32c:	cmp	r2, #0
   2f330:	beq	302a4 <__assert_fail@plt+0x1efb8>
   2f334:	cmp	r2, #1
   2f338:	mov	r3, r2
   2f33c:	movls	r3, #0
   2f340:	movhi	r3, #1
   2f344:	cmn	r8, #1
   2f348:	add	r5, r7, r2
   2f34c:	movne	r3, #0
   2f350:	cmp	r3, #0
   2f354:	beq	2f360 <__assert_fail@plt+0x1e074>
   2f358:	bl	111a8 <strlen@plt>
   2f35c:	mov	r8, r0
   2f360:	cmp	r5, r8
   2f364:	bhi	302a4 <__assert_fail@plt+0x1efb8>
   2f368:	ldr	r0, [sp, #36]	; 0x24
   2f36c:	ldr	r2, [sp, #56]	; 0x38
   2f370:	ldr	r1, [sp, #72]	; 0x48
   2f374:	bl	11088 <memcmp@plt>
   2f378:	cmp	r0, #0
   2f37c:	bne	302a4 <__assert_fail@plt+0x1efb8>
   2f380:	ldr	r3, [sp, #44]	; 0x2c
   2f384:	cmp	r3, #0
   2f388:	bne	30a50 <__assert_fail@plt+0x1f764>
   2f38c:	ldr	r3, [sp, #36]	; 0x24
   2f390:	ldrb	r5, [r3]
   2f394:	cmp	r5, #126	; 0x7e
   2f398:	ldrls	pc, [pc, r5, lsl #2]
   2f39c:	b	30838 <__assert_fail@plt+0x1f54c>
   2f3a0:	andeq	pc, r2, r4, ror sl	; <UNPREDICTABLE>
   2f3a4:	andeq	r0, r3, r8, lsr r8
   2f3a8:	andeq	r0, r3, r8, lsr r8
   2f3ac:	andeq	r0, r3, r8, lsr r8
   2f3b0:	andeq	r0, r3, r8, lsr r8
   2f3b4:	andeq	r0, r3, r8, lsr r8
   2f3b8:	andeq	r0, r3, r8, lsr r8
   2f3bc:	andeq	pc, r2, ip, asr #19
   2f3c0:	andeq	pc, r2, r4, asr #19
   2f3c4:	ldrdeq	pc, [r2], -r4
   2f3c8:	andeq	pc, r2, r8, asr fp	; <UNPREDICTABLE>
   2f3cc:	andeq	pc, r2, r8, asr #22
   2f3d0:	andeq	pc, r2, r0, ror r8	; <UNPREDICTABLE>
   2f3d4:	andeq	pc, r2, r4, lsr #22
   2f3d8:	andeq	r0, r3, r8, lsr r8
   2f3dc:	andeq	r0, r3, r8, lsr r8
   2f3e0:	andeq	r0, r3, r8, lsr r8
   2f3e4:	andeq	r0, r3, r8, lsr r8
   2f3e8:	andeq	r0, r3, r8, lsr r8
   2f3ec:	andeq	r0, r3, r8, lsr r8
   2f3f0:	andeq	r0, r3, r8, lsr r8
   2f3f4:	andeq	r0, r3, r8, lsr r8
   2f3f8:	andeq	r0, r3, r8, lsr r8
   2f3fc:	andeq	r0, r3, r8, lsr r8
   2f400:	andeq	r0, r3, r8, lsr r8
   2f404:	andeq	r0, r3, r8, lsr r8
   2f408:	andeq	r0, r3, r8, lsr r8
   2f40c:	andeq	r0, r3, r8, lsr r8
   2f410:	andeq	r0, r3, r8, lsr r8
   2f414:	andeq	r0, r3, r8, lsr r8
   2f418:	andeq	r0, r3, r8, lsr r8
   2f41c:	andeq	r0, r3, r8, lsr r8
   2f420:	ldrdeq	pc, [r2], -r0
   2f424:	andeq	pc, r2, r4, asr #23
   2f428:	andeq	pc, r2, r4, asr #23
   2f42c:			; <UNDEFINED> instruction: 0x0002fbb8
   2f430:	andeq	pc, r2, r4, asr #23
   2f434:	muleq	r2, ip, ip
   2f438:	andeq	pc, r2, r4, asr #23
   2f43c:	andeq	pc, r2, ip, lsl #26
   2f440:	andeq	pc, r2, r4, asr #23
   2f444:	andeq	pc, r2, r4, asr #23
   2f448:	andeq	pc, r2, r4, asr #23
   2f44c:	muleq	r2, ip, ip
   2f450:	muleq	r2, ip, ip
   2f454:	muleq	r2, ip, ip
   2f458:	muleq	r2, ip, ip
   2f45c:	muleq	r2, ip, ip
   2f460:	muleq	r2, ip, ip
   2f464:	muleq	r2, ip, ip
   2f468:	muleq	r2, ip, ip
   2f46c:	muleq	r2, ip, ip
   2f470:	muleq	r2, ip, ip
   2f474:	muleq	r2, ip, ip
   2f478:	muleq	r2, ip, ip
   2f47c:	muleq	r2, ip, ip
   2f480:	muleq	r2, ip, ip
   2f484:	muleq	r2, ip, ip
   2f488:	muleq	r2, ip, ip
   2f48c:	andeq	pc, r2, r4, asr #23
   2f490:	andeq	pc, r2, r4, asr #23
   2f494:	andeq	pc, r2, r4, asr #23
   2f498:	andeq	pc, r2, r4, asr #23
   2f49c:			; <UNDEFINED> instruction: 0x0002fcbc
   2f4a0:	andeq	r0, r3, r8, lsr r8
   2f4a4:	muleq	r2, ip, ip
   2f4a8:	muleq	r2, ip, ip
   2f4ac:	muleq	r2, ip, ip
   2f4b0:	muleq	r2, ip, ip
   2f4b4:	muleq	r2, ip, ip
   2f4b8:	muleq	r2, ip, ip
   2f4bc:	muleq	r2, ip, ip
   2f4c0:	muleq	r2, ip, ip
   2f4c4:	muleq	r2, ip, ip
   2f4c8:	muleq	r2, ip, ip
   2f4cc:	muleq	r2, ip, ip
   2f4d0:	muleq	r2, ip, ip
   2f4d4:	muleq	r2, ip, ip
   2f4d8:	muleq	r2, ip, ip
   2f4dc:	muleq	r2, ip, ip
   2f4e0:	muleq	r2, ip, ip
   2f4e4:	muleq	r2, ip, ip
   2f4e8:	muleq	r2, ip, ip
   2f4ec:	muleq	r2, ip, ip
   2f4f0:	muleq	r2, ip, ip
   2f4f4:	muleq	r2, ip, ip
   2f4f8:	muleq	r2, ip, ip
   2f4fc:	muleq	r2, ip, ip
   2f500:	muleq	r2, ip, ip
   2f504:	muleq	r2, ip, ip
   2f508:	muleq	r2, ip, ip
   2f50c:	andeq	pc, r2, r4, asr #23
   2f510:	andeq	pc, r2, r0, ror #24
   2f514:	muleq	r2, ip, ip
   2f518:	andeq	pc, r2, r4, asr #23
   2f51c:	muleq	r2, ip, ip
   2f520:	andeq	pc, r2, r4, asr #23
   2f524:	muleq	r2, ip, ip
   2f528:	muleq	r2, ip, ip
   2f52c:	muleq	r2, ip, ip
   2f530:	muleq	r2, ip, ip
   2f534:	muleq	r2, ip, ip
   2f538:	muleq	r2, ip, ip
   2f53c:	muleq	r2, ip, ip
   2f540:	muleq	r2, ip, ip
   2f544:	muleq	r2, ip, ip
   2f548:	muleq	r2, ip, ip
   2f54c:	muleq	r2, ip, ip
   2f550:	muleq	r2, ip, ip
   2f554:	muleq	r2, ip, ip
   2f558:	muleq	r2, ip, ip
   2f55c:	muleq	r2, ip, ip
   2f560:	muleq	r2, ip, ip
   2f564:	muleq	r2, ip, ip
   2f568:	muleq	r2, ip, ip
   2f56c:	muleq	r2, ip, ip
   2f570:	muleq	r2, ip, ip
   2f574:	muleq	r2, ip, ip
   2f578:	muleq	r2, ip, ip
   2f57c:	muleq	r2, ip, ip
   2f580:	muleq	r2, ip, ip
   2f584:	muleq	r2, ip, ip
   2f588:	muleq	r2, ip, ip
   2f58c:	andeq	pc, r2, ip, ror #22
   2f590:	andeq	pc, r2, r4, asr #23
   2f594:	andeq	pc, r2, ip, ror #22
   2f598:			; <UNDEFINED> instruction: 0x0002fbb8
   2f59c:	ldr	r3, [sp, #180]	; 0xb4
   2f5a0:	cmp	r4, #0
   2f5a4:	and	r3, r3, #1
   2f5a8:	str	r3, [sp, #92]	; 0x5c
   2f5ac:	ldr	r3, [sp, #180]	; 0xb4
   2f5b0:	and	r3, r3, #4
   2f5b4:	str	r3, [sp, #96]	; 0x60
   2f5b8:	moveq	r3, #1
   2f5bc:	streq	r3, [sp, #60]	; 0x3c
   2f5c0:	beq	2fd50 <__assert_fail@plt+0x1ea64>
   2f5c4:	mov	r3, #0
   2f5c8:	mov	r2, #1
   2f5cc:	mov	r4, r3
   2f5d0:	mov	r9, r3
   2f5d4:	str	r2, [sp, #32]
   2f5d8:	str	r2, [sp, #44]	; 0x2c
   2f5dc:	str	r3, [sp, #48]	; 0x30
   2f5e0:	str	r2, [sp, #52]	; 0x34
   2f5e4:	str	r2, [sp, #56]	; 0x38
   2f5e8:	str	r3, [sp, #60]	; 0x3c
   2f5ec:	str	r2, [sp, #64]	; 0x40
   2f5f0:	str	r2, [sp, #68]	; 0x44
   2f5f4:	str	r3, [sp, #80]	; 0x50
   2f5f8:	str	r3, [sp, #84]	; 0x54
   2f5fc:	str	r3, [sp, #88]	; 0x58
   2f600:	movw	r3, #34956	; 0x888c
   2f604:	movt	r3, #3
   2f608:	str	r3, [sp, #72]	; 0x48
   2f60c:	mov	r3, #2
   2f610:	str	r3, [sp, #176]	; 0xb0
   2f614:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   2f618:	ldr	r3, [sp, #180]	; 0xb4
   2f61c:	cmp	r4, #0
   2f620:	and	r3, r3, #1
   2f624:	str	r3, [sp, #92]	; 0x5c
   2f628:	ldr	r3, [sp, #180]	; 0xb4
   2f62c:	and	r3, r3, #4
   2f630:	str	r3, [sp, #96]	; 0x60
   2f634:	bne	30a08 <__assert_fail@plt+0x1f71c>
   2f638:	cmp	sl, #0
   2f63c:	beq	307b4 <__assert_fail@plt+0x1f4c8>
   2f640:	mov	r3, #34	; 0x22
   2f644:	mov	r2, r4
   2f648:	mov	r1, #1
   2f64c:	mov	r9, r2
   2f650:	strb	r3, [fp]
   2f654:	movw	r3, #34936	; 0x8878
   2f658:	movt	r3, #3
   2f65c:	mov	r4, r1
   2f660:	str	r1, [sp, #32]
   2f664:	str	r2, [sp, #44]	; 0x2c
   2f668:	str	r1, [sp, #48]	; 0x30
   2f66c:	str	r2, [sp, #52]	; 0x34
   2f670:	str	r1, [sp, #56]	; 0x38
   2f674:	str	r1, [sp, #60]	; 0x3c
   2f678:	str	r2, [sp, #64]	; 0x40
   2f67c:	str	r2, [sp, #68]	; 0x44
   2f680:	str	r3, [sp, #72]	; 0x48
   2f684:	str	r2, [sp, #80]	; 0x50
   2f688:	str	r2, [sp, #84]	; 0x54
   2f68c:	str	r2, [sp, #88]	; 0x58
   2f690:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   2f694:	mov	r3, #0
   2f698:	mov	r2, #1
   2f69c:	mov	r9, r3
   2f6a0:	str	r2, [sp, #32]
   2f6a4:	str	r3, [sp, #44]	; 0x2c
   2f6a8:	str	r3, [sp, #48]	; 0x30
   2f6ac:	str	r3, [sp, #52]	; 0x34
   2f6b0:	str	r3, [sp, #60]	; 0x3c
   2f6b4:	strd	r2, [sp, #64]	; 0x40
   2f6b8:	str	r3, [sp, #72]	; 0x48
   2f6bc:	str	r3, [sp, #80]	; 0x50
   2f6c0:	str	r3, [sp, #88]	; 0x58
   2f6c4:	ldr	r3, [sp, #180]	; 0xb4
   2f6c8:	and	r3, r3, r2
   2f6cc:	str	r3, [sp, #92]	; 0x5c
   2f6d0:	ldr	r3, [sp, #180]	; 0xb4
   2f6d4:	and	r3, r3, #4
   2f6d8:	str	r3, [sp, #96]	; 0x60
   2f6dc:	ldr	r3, [sp, #176]	; 0xb0
   2f6e0:	mov	r4, r3
   2f6e4:	str	r3, [sp, #56]	; 0x38
   2f6e8:	str	r3, [sp, #84]	; 0x54
   2f6ec:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   2f6f0:	mov	r3, #1
   2f6f4:	mov	r4, #0
   2f6f8:	mov	r9, r4
   2f6fc:	str	r3, [sp, #32]
   2f700:	str	r3, [sp, #44]	; 0x2c
   2f704:	str	r3, [sp, #48]	; 0x30
   2f708:	str	r4, [sp, #52]	; 0x34
   2f70c:	str	r3, [sp, #56]	; 0x38
   2f710:	str	r3, [sp, #60]	; 0x3c
   2f714:	str	r3, [sp, #88]	; 0x58
   2f718:	movw	r3, #34936	; 0x8878
   2f71c:	movt	r3, #3
   2f720:	str	r4, [sp, #64]	; 0x40
   2f724:	str	r4, [sp, #68]	; 0x44
   2f728:	str	r3, [sp, #72]	; 0x48
   2f72c:	ldr	r3, [sp, #180]	; 0xb4
   2f730:	str	r4, [sp, #80]	; 0x50
   2f734:	str	r4, [sp, #84]	; 0x54
   2f738:	and	r3, r3, #1
   2f73c:	str	r3, [sp, #92]	; 0x5c
   2f740:	ldr	r3, [sp, #180]	; 0xb4
   2f744:	and	r3, r3, #4
   2f748:	str	r3, [sp, #96]	; 0x60
   2f74c:	mov	r3, #5
   2f750:	str	r3, [sp, #176]	; 0xb0
   2f754:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   2f758:	mov	r3, #1
   2f75c:	mov	r4, #0
   2f760:	mov	r9, r4
   2f764:	str	r3, [sp, #32]
   2f768:	str	r4, [sp, #44]	; 0x2c
   2f76c:	str	r3, [sp, #48]	; 0x30
   2f770:	str	r3, [sp, #60]	; 0x3c
   2f774:	ldr	r3, [sp, #180]	; 0xb4
   2f778:	str	r4, [sp, #52]	; 0x34
   2f77c:	str	r4, [sp, #56]	; 0x38
   2f780:	str	r4, [sp, #64]	; 0x40
   2f784:	str	r4, [sp, #68]	; 0x44
   2f788:	and	r3, r3, #1
   2f78c:	str	r4, [sp, #72]	; 0x48
   2f790:	str	r4, [sp, #80]	; 0x50
   2f794:	str	r4, [sp, #84]	; 0x54
   2f798:	str	r3, [sp, #92]	; 0x5c
   2f79c:	ldr	r3, [sp, #180]	; 0xb4
   2f7a0:	str	r4, [sp, #88]	; 0x58
   2f7a4:	and	r3, r3, #4
   2f7a8:	str	r3, [sp, #96]	; 0x60
   2f7ac:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   2f7b0:	mov	r3, #0
   2f7b4:	mov	r2, #1
   2f7b8:	ldr	r1, [sp, #176]	; 0xb0
   2f7bc:	mov	r4, r3
   2f7c0:	mov	r9, r3
   2f7c4:	movw	r3, #34956	; 0x888c
   2f7c8:	movt	r3, #3
   2f7cc:	str	r2, [sp, #32]
   2f7d0:	str	r2, [sp, #44]	; 0x2c
   2f7d4:	str	r4, [sp, #48]	; 0x30
   2f7d8:	strd	r2, [sp, #68]	; 0x44
   2f7dc:	ldr	r3, [sp, #180]	; 0xb4
   2f7e0:	str	r2, [sp, #52]	; 0x34
   2f7e4:	str	r1, [sp, #56]	; 0x38
   2f7e8:	str	r4, [sp, #60]	; 0x3c
   2f7ec:	str	r2, [sp, #64]	; 0x40
   2f7f0:	and	r3, r3, r2
   2f7f4:	str	r4, [sp, #80]	; 0x50
   2f7f8:	str	r4, [sp, #84]	; 0x54
   2f7fc:	str	r4, [sp, #88]	; 0x58
   2f800:	str	r3, [sp, #92]	; 0x5c
   2f804:	ldr	r3, [sp, #180]	; 0xb4
   2f808:	and	r3, r3, #4
   2f80c:	str	r3, [sp, #96]	; 0x60
   2f810:	mov	r3, #2
   2f814:	str	r3, [sp, #176]	; 0xb0
   2f818:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   2f81c:	mov	r3, #1
   2f820:	mov	r2, #0
   2f824:	mov	r4, r2
   2f828:	mov	r9, r2
   2f82c:	str	r3, [sp, #32]
   2f830:	str	r3, [sp, #44]	; 0x2c
   2f834:	str	r2, [sp, #48]	; 0x30
   2f838:	str	r3, [sp, #52]	; 0x34
   2f83c:	str	r3, [sp, #56]	; 0x38
   2f840:	str	r3, [sp, #60]	; 0x3c
   2f844:	str	r3, [sp, #64]	; 0x40
   2f848:	str	r3, [sp, #68]	; 0x44
   2f84c:	str	r3, [sp, #88]	; 0x58
   2f850:	movw	r3, #34956	; 0x888c
   2f854:	movt	r3, #3
   2f858:	str	r3, [sp, #72]	; 0x48
   2f85c:	ldr	r3, [sp, #180]	; 0xb4
   2f860:	str	r2, [sp, #80]	; 0x50
   2f864:	str	r2, [sp, #84]	; 0x54
   2f868:	and	r3, r3, #1
   2f86c:	b	2f800 <__assert_fail@plt+0x1e514>
   2f870:	mov	r5, #102	; 0x66
   2f874:	mov	r6, #0
   2f878:	ldr	r3, [sp, #44]	; 0x2c
   2f87c:	cmp	r3, #0
   2f880:	bne	30730 <__assert_fail@plt+0x1f444>
   2f884:	ldr	r2, [sp, #52]	; 0x34
   2f888:	eor	r3, fp, #1
   2f88c:	ands	r3, r2, r3
   2f890:	beq	2f8c8 <__assert_fail@plt+0x1e5dc>
   2f894:	cmp	sl, r4
   2f898:	mov	fp, r3
   2f89c:	movhi	r2, #39	; 0x27
   2f8a0:	strbhi	r2, [r9, r4]
   2f8a4:	add	r2, r4, #1
   2f8a8:	cmp	sl, r2
   2f8ac:	movhi	r1, #36	; 0x24
   2f8b0:	strbhi	r1, [r9, r2]
   2f8b4:	add	r2, r4, #2
   2f8b8:	add	r4, r4, #3
   2f8bc:	cmp	sl, r2
   2f8c0:	movhi	r1, #39	; 0x27
   2f8c4:	strbhi	r1, [r9, r2]
   2f8c8:	cmp	sl, r4
   2f8cc:	add	r7, r7, #1
   2f8d0:	movhi	r3, #92	; 0x5c
   2f8d4:	strbhi	r3, [r9, r4]
   2f8d8:	add	r4, r4, #1
   2f8dc:	cmp	r4, sl
   2f8e0:	ldr	r3, [sp, #32]
   2f8e4:	strbcc	r5, [r9, r4]
   2f8e8:	cmp	r6, #0
   2f8ec:	add	r4, r4, #1
   2f8f0:	moveq	r3, #0
   2f8f4:	cmn	r8, #1
   2f8f8:	str	r3, [sp, #32]
   2f8fc:	bne	2f300 <__assert_fail@plt+0x1e014>
   2f900:	ldr	r3, [sp, #28]
   2f904:	ldrb	r6, [r3, r7]
   2f908:	adds	r6, r6, #0
   2f90c:	movne	r6, #1
   2f910:	cmp	r6, #0
   2f914:	bne	2f310 <__assert_fail@plt+0x1e024>
   2f918:	mov	r3, r9
   2f91c:	mov	r9, fp
   2f920:	mov	fp, r3
   2f924:	ldr	r3, [sp, #68]	; 0x44
   2f928:	cmp	r4, #0
   2f92c:	movne	r3, #0
   2f930:	cmp	r3, #0
   2f934:	bne	30b28 <__assert_fail@plt+0x1f83c>
   2f938:	ldr	r3, [sp, #44]	; 0x2c
   2f93c:	ldr	r2, [sp, #52]	; 0x34
   2f940:	eor	r3, r3, #1
   2f944:	ands	r2, r3, r2
   2f948:	beq	30a60 <__assert_fail@plt+0x1f774>
   2f94c:	ldr	r3, [sp, #80]	; 0x50
   2f950:	cmp	r3, #0
   2f954:	beq	30a64 <__assert_fail@plt+0x1f778>
   2f958:	ldr	r3, [sp, #32]
   2f95c:	cmp	r3, #0
   2f960:	bne	30ad8 <__assert_fail@plt+0x1f7ec>
   2f964:	ldr	r3, [sp, #84]	; 0x54
   2f968:	adds	r3, r3, #0
   2f96c:	movne	r3, #1
   2f970:	cmp	sl, #0
   2f974:	movne	r3, #0
   2f978:	cmp	r3, #0
   2f97c:	ldreq	r2, [sp, #80]	; 0x50
   2f980:	beq	30a64 <__assert_fail@plt+0x1f778>
   2f984:	ldr	r2, [sp, #84]	; 0x54
   2f988:	mov	sl, r2
   2f98c:	mov	r0, #0
   2f990:	mov	r4, #1
   2f994:	mov	r1, #39	; 0x27
   2f998:	str	r0, [sp, #44]	; 0x2c
   2f99c:	strb	r1, [fp]
   2f9a0:	str	r0, [sp, #48]	; 0x30
   2f9a4:	str	r4, [sp, #52]	; 0x34
   2f9a8:	str	r4, [sp, #56]	; 0x38
   2f9ac:	str	r4, [sp, #64]	; 0x40
   2f9b0:	str	r0, [sp, #68]	; 0x44
   2f9b4:	str	r3, [sp, #80]	; 0x50
   2f9b8:	str	r2, [sp, #84]	; 0x54
   2f9bc:	str	r0, [sp, #88]	; 0x58
   2f9c0:	b	2f600 <__assert_fail@plt+0x1e314>
   2f9c4:	mov	r5, #98	; 0x62
   2f9c8:	b	2f874 <__assert_fail@plt+0x1e588>
   2f9cc:	mov	r5, #97	; 0x61
   2f9d0:	b	2f874 <__assert_fail@plt+0x1e588>
   2f9d4:	ldr	r3, [sp, #48]	; 0x30
   2f9d8:	str	r3, [sp, #40]	; 0x28
   2f9dc:	mov	r3, #116	; 0x74
   2f9e0:	ldr	r2, [sp, #68]	; 0x44
   2f9e4:	cmp	r2, #0
   2f9e8:	bne	2fbe4 <__assert_fail@plt+0x1e8f8>
   2f9ec:	ldr	r2, [sp, #60]	; 0x3c
   2f9f0:	cmp	r2, #0
   2f9f4:	bne	2fb40 <__assert_fail@plt+0x1e854>
   2f9f8:	ldr	r3, [sp, #44]	; 0x2c
   2f9fc:	mov	r6, #0
   2fa00:	cmp	r3, #0
   2fa04:	beq	2fbb0 <__assert_fail@plt+0x1e8c4>
   2fa08:	mov	r3, fp
   2fa0c:	ldr	r2, [sp, #184]	; 0xb8
   2fa10:	cmp	r2, #0
   2fa14:	beq	2fa34 <__assert_fail@plt+0x1e748>
   2fa18:	ubfx	r1, r5, #5, #8
   2fa1c:	mov	r0, r2
   2fa20:	and	r2, r5, #31
   2fa24:	ldr	r1, [r0, r1, lsl #2]
   2fa28:	lsr	r2, r1, r2
   2fa2c:	tst	r2, #1
   2fa30:	bne	2f878 <__assert_fail@plt+0x1e58c>
   2fa34:	ldr	r2, [sp, #40]	; 0x28
   2fa38:	cmp	r2, #0
   2fa3c:	addeq	r7, r7, #1
   2fa40:	bne	2f878 <__assert_fail@plt+0x1e58c>
   2fa44:	cmp	r3, #0
   2fa48:	beq	2f8dc <__assert_fail@plt+0x1e5f0>
   2fa4c:	cmp	sl, r4
   2fa50:	mov	fp, #0
   2fa54:	movhi	r3, #39	; 0x27
   2fa58:	strbhi	r3, [r9, r4]
   2fa5c:	add	r3, r4, #1
   2fa60:	add	r4, r4, #2
   2fa64:	cmp	sl, r3
   2fa68:	movhi	r2, #39	; 0x27
   2fa6c:	strbhi	r2, [r9, r3]
   2fa70:	b	2f8dc <__assert_fail@plt+0x1e5f0>
   2fa74:	ldr	r3, [sp, #48]	; 0x30
   2fa78:	str	r3, [sp, #40]	; 0x28
   2fa7c:	eor	r3, fp, #1
   2fa80:	ldr	r2, [sp, #52]	; 0x34
   2fa84:	ands	r2, r2, r3
   2fa88:	beq	30748 <__assert_fail@plt+0x1f45c>
   2fa8c:	cmp	sl, r4
   2fa90:	movhi	r3, #39	; 0x27
   2fa94:	strbhi	r3, [r9, r4]
   2fa98:	add	r3, r4, #1
   2fa9c:	cmp	sl, r3
   2faa0:	movhi	r1, #36	; 0x24
   2faa4:	strbhi	r1, [r9, r3]
   2faa8:	add	r3, r4, #2
   2faac:	cmp	sl, r3
   2fab0:	movhi	r1, #39	; 0x27
   2fab4:	strbhi	r1, [r9, r3]
   2fab8:	add	r3, r4, #3
   2fabc:	cmp	sl, r3
   2fac0:	bls	30794 <__assert_fail@plt+0x1f4a8>
   2fac4:	mov	r4, r3
   2fac8:	mov	r3, #92	; 0x5c
   2facc:	mov	fp, r2
   2fad0:	mov	r2, r4
   2fad4:	strb	r3, [r9, r4]
   2fad8:	ldr	r3, [sp, #176]	; 0xb0
   2fadc:	add	r4, r4, #1
   2fae0:	cmp	r3, #2
   2fae4:	beq	307fc <__assert_fail@plt+0x1f510>
   2fae8:	add	r3, r7, #1
   2faec:	cmp	r3, r8
   2faf0:	bcs	2fb08 <__assert_fail@plt+0x1e81c>
   2faf4:	ldr	r1, [sp, #28]
   2faf8:	ldrb	r3, [r1, r3]
   2fafc:	sub	r3, r3, #48	; 0x30
   2fb00:	cmp	r3, #9
   2fb04:	bls	3080c <__assert_fail@plt+0x1f520>
   2fb08:	mov	r3, #0
   2fb0c:	mov	r5, #48	; 0x30
   2fb10:	ldr	r6, [sp, #64]	; 0x40
   2fb14:	cmp	r6, #0
   2fb18:	beq	2fa0c <__assert_fail@plt+0x1e720>
   2fb1c:	mov	r6, #0
   2fb20:	b	2fa34 <__assert_fail@plt+0x1e748>
   2fb24:	ldr	r3, [sp, #48]	; 0x30
   2fb28:	str	r3, [sp, #40]	; 0x28
   2fb2c:	ldr	r2, [sp, #60]	; 0x3c
   2fb30:	mov	r5, #13
   2fb34:	mov	r3, #114	; 0x72
   2fb38:	cmp	r2, #0
   2fb3c:	beq	2f9f8 <__assert_fail@plt+0x1e70c>
   2fb40:	mov	r5, r3
   2fb44:	b	2f874 <__assert_fail@plt+0x1e588>
   2fb48:	ldr	r3, [sp, #48]	; 0x30
   2fb4c:	str	r3, [sp, #40]	; 0x28
   2fb50:	mov	r3, #118	; 0x76
   2fb54:	b	2f9ec <__assert_fail@plt+0x1e700>
   2fb58:	ldr	r3, [sp, #48]	; 0x30
   2fb5c:	str	r3, [sp, #40]	; 0x28
   2fb60:	mov	r5, #10
   2fb64:	mov	r3, #110	; 0x6e
   2fb68:	b	2f9ec <__assert_fail@plt+0x1e700>
   2fb6c:	ldr	r3, [sp, #48]	; 0x30
   2fb70:	cmn	r8, #1
   2fb74:	str	r3, [sp, #40]	; 0x28
   2fb78:	beq	2ffc0 <__assert_fail@plt+0x1ecd4>
   2fb7c:	subs	r3, r8, #1
   2fb80:	movne	r3, #1
   2fb84:	cmp	r3, #0
   2fb88:	bne	2fb94 <__assert_fail@plt+0x1e8a8>
   2fb8c:	cmp	r7, #0
   2fb90:	beq	2fbd8 <__assert_fail@plt+0x1e8ec>
   2fb94:	mov	r6, #0
   2fb98:	ldr	r3, [sp, #64]	; 0x40
   2fb9c:	cmp	r3, #0
   2fba0:	beq	2fa08 <__assert_fail@plt+0x1e71c>
   2fba4:	ldr	r3, [sp, #44]	; 0x2c
   2fba8:	cmp	r3, #0
   2fbac:	bne	2fa08 <__assert_fail@plt+0x1e71c>
   2fbb0:	mov	r3, fp
   2fbb4:	b	2fa34 <__assert_fail@plt+0x1e748>
   2fbb8:	ldr	r3, [sp, #48]	; 0x30
   2fbbc:	str	r3, [sp, #40]	; 0x28
   2fbc0:	b	2fb8c <__assert_fail@plt+0x1e8a0>
   2fbc4:	ldr	r3, [sp, #48]	; 0x30
   2fbc8:	str	r3, [sp, #40]	; 0x28
   2fbcc:	b	2fb94 <__assert_fail@plt+0x1e8a8>
   2fbd0:	ldr	r6, [sp, #48]	; 0x30
   2fbd4:	str	r6, [sp, #40]	; 0x28
   2fbd8:	ldr	r3, [sp, #68]	; 0x44
   2fbdc:	cmp	r3, #0
   2fbe0:	beq	2fb98 <__assert_fail@plt+0x1e8ac>
   2fbe4:	mov	r3, #2
   2fbe8:	mov	fp, r9
   2fbec:	str	r3, [sp, #176]	; 0xb0
   2fbf0:	ldr	r3, [sp, #60]	; 0x3c
   2fbf4:	cmp	r3, #0
   2fbf8:	ldr	r3, [sp, #176]	; 0xb0
   2fbfc:	movne	r3, #4
   2fc00:	str	r3, [sp, #176]	; 0xb0
   2fc04:	mov	lr, #0
   2fc08:	mov	r0, fp
   2fc0c:	ldr	r2, [sp, #28]
   2fc10:	ldr	r3, [sp, #180]	; 0xb4
   2fc14:	ldr	r1, [sp, #188]	; 0xbc
   2fc18:	bic	ip, r3, #2
   2fc1c:	ldr	r3, [sp, #176]	; 0xb0
   2fc20:	stm	sp, {r3, ip, lr}
   2fc24:	mov	r3, r8
   2fc28:	ldr	ip, [sp, #192]	; 0xc0
   2fc2c:	str	r1, [sp, #12]
   2fc30:	mov	r1, sl
   2fc34:	str	ip, [sp, #16]
   2fc38:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   2fc3c:	mov	r4, r0
   2fc40:	mov	r0, r4
   2fc44:	add	sp, sp, #140	; 0x8c
   2fc48:	ldrd	r4, [sp]
   2fc4c:	ldrd	r6, [sp, #8]
   2fc50:	ldrd	r8, [sp, #16]
   2fc54:	ldrd	sl, [sp, #24]
   2fc58:	add	sp, sp, #32
   2fc5c:	pop	{pc}		; (ldr pc, [sp], #4)
   2fc60:	ldr	r3, [sp, #48]	; 0x30
   2fc64:	str	r3, [sp, #40]	; 0x28
   2fc68:	ldr	r3, [sp, #176]	; 0xb0
   2fc6c:	cmp	r3, #2
   2fc70:	beq	2ffe8 <__assert_fail@plt+0x1ecfc>
   2fc74:	ldr	r3, [sp, #88]	; 0x58
   2fc78:	cmp	r3, #0
   2fc7c:	moveq	r5, #92	; 0x5c
   2fc80:	moveq	r3, r5
   2fc84:	beq	2f9ec <__assert_fail@plt+0x1e700>
   2fc88:	add	r7, r7, #1
   2fc8c:	mov	r3, fp
   2fc90:	mov	r6, #0
   2fc94:	mov	r5, #92	; 0x5c
   2fc98:	b	2fa44 <__assert_fail@plt+0x1e758>
   2fc9c:	ldr	r3, [sp, #64]	; 0x40
   2fca0:	cmp	r3, #0
   2fca4:	bne	30b1c <__assert_fail@plt+0x1f830>
   2fca8:	ldr	r2, [sp, #48]	; 0x30
   2fcac:	mov	r3, fp
   2fcb0:	mov	r6, r2
   2fcb4:	str	r2, [sp, #40]	; 0x28
   2fcb8:	b	2fa0c <__assert_fail@plt+0x1e720>
   2fcbc:	ldr	r3, [sp, #176]	; 0xb0
   2fcc0:	cmp	r3, #2
   2fcc4:	beq	30a58 <__assert_fail@plt+0x1f76c>
   2fcc8:	cmp	r3, #5
   2fccc:	ldr	r3, [sp, #48]	; 0x30
   2fcd0:	str	r3, [sp, #40]	; 0x28
   2fcd4:	bne	2fd00 <__assert_fail@plt+0x1ea14>
   2fcd8:	ldr	r3, [sp, #96]	; 0x60
   2fcdc:	cmp	r3, #0
   2fce0:	beq	3075c <__assert_fail@plt+0x1f470>
   2fce4:	add	r3, r7, #2
   2fce8:	cmp	r3, r8
   2fcec:	bcs	2fd00 <__assert_fail@plt+0x1ea14>
   2fcf0:	ldr	r2, [sp, #36]	; 0x24
   2fcf4:	ldrb	r5, [r2, #1]
   2fcf8:	cmp	r5, #63	; 0x3f
   2fcfc:	beq	30844 <__assert_fail@plt+0x1f558>
   2fd00:	mov	r6, #0
   2fd04:	mov	r5, #63	; 0x3f
   2fd08:	b	2fb98 <__assert_fail@plt+0x1e8ac>
   2fd0c:	ldr	r3, [sp, #176]	; 0xb0
   2fd10:	cmp	r3, #2
   2fd14:	ldr	r3, [sp, #48]	; 0x30
   2fd18:	beq	30500 <__assert_fail@plt+0x1f214>
   2fd1c:	mov	r5, #39	; 0x27
   2fd20:	str	r3, [sp, #40]	; 0x28
   2fd24:	str	r6, [sp, #80]	; 0x50
   2fd28:	b	2fb98 <__assert_fail@plt+0x1e8ac>
   2fd2c:	ldr	r3, [sp, #180]	; 0xb4
   2fd30:	cmp	r4, #0
   2fd34:	and	r3, r3, #1
   2fd38:	str	r3, [sp, #92]	; 0x5c
   2fd3c:	ldr	r3, [sp, #180]	; 0xb4
   2fd40:	and	r3, r3, #4
   2fd44:	str	r3, [sp, #96]	; 0x60
   2fd48:	bne	30b68 <__assert_fail@plt+0x1f87c>
   2fd4c:	str	r4, [sp, #60]	; 0x3c
   2fd50:	cmp	sl, #0
   2fd54:	bne	30b4c <__assert_fail@plt+0x1f860>
   2fd58:	mov	r3, #1
   2fd5c:	movw	r2, #34956	; 0x888c
   2fd60:	movt	r2, #3
   2fd64:	mov	r4, r3
   2fd68:	mov	r3, #2
   2fd6c:	mov	r9, sl
   2fd70:	str	r4, [sp, #32]
   2fd74:	str	sl, [sp, #44]	; 0x2c
   2fd78:	str	sl, [sp, #48]	; 0x30
   2fd7c:	str	r4, [sp, #52]	; 0x34
   2fd80:	str	r4, [sp, #56]	; 0x38
   2fd84:	str	r4, [sp, #64]	; 0x40
   2fd88:	str	sl, [sp, #68]	; 0x44
   2fd8c:	str	r2, [sp, #72]	; 0x48
   2fd90:	str	sl, [sp, #80]	; 0x50
   2fd94:	str	sl, [sp, #84]	; 0x54
   2fd98:	str	sl, [sp, #88]	; 0x58
   2fd9c:	str	r3, [sp, #176]	; 0xb0
   2fda0:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   2fda4:	ldrb	r5, [r0, r7]
   2fda8:	cmp	r5, #126	; 0x7e
   2fdac:	ldrls	pc, [pc, r5, lsl #2]
   2fdb0:	b	30114 <__assert_fail@plt+0x1ee28>
   2fdb4:	andeq	r0, r3, r0, ror #1
   2fdb8:	andeq	r0, r3, r4, lsl r1
   2fdbc:	andeq	r0, r3, r4, lsl r1
   2fdc0:	andeq	r0, r3, r4, lsl r1
   2fdc4:	andeq	r0, r3, r4, lsl r1
   2fdc8:	andeq	r0, r3, r4, lsl r1
   2fdcc:	andeq	r0, r3, r4, lsl r1
   2fdd0:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   2fdd4:	andeq	r0, r3, r0, asr #1
   2fdd8:	andeq	r0, r3, r4, asr #32
   2fddc:	strheq	r0, [r3], -r0	; <UNPREDICTABLE>
   2fde0:	andeq	r0, r3, r4, lsr #32
   2fde4:	andeq	r0, r3, r4, lsl #2
   2fde8:	muleq	r3, r0, r0
   2fdec:	andeq	r0, r3, r4, lsl r1
   2fdf0:	andeq	r0, r3, r4, lsl r1
   2fdf4:	andeq	r0, r3, r4, lsl r1
   2fdf8:	andeq	r0, r3, r4, lsl r1
   2fdfc:	andeq	r0, r3, r4, lsl r1
   2fe00:	andeq	r0, r3, r4, lsl r1
   2fe04:	andeq	r0, r3, r4, lsl r1
   2fe08:	andeq	r0, r3, r4, lsl r1
   2fe0c:	andeq	r0, r3, r4, lsl r1
   2fe10:	andeq	r0, r3, r4, lsl r1
   2fe14:	andeq	r0, r3, r4, lsl r1
   2fe18:	andeq	r0, r3, r4, lsl r1
   2fe1c:	andeq	r0, r3, r4, lsl r1
   2fe20:	andeq	r0, r3, r4, lsl r1
   2fe24:	andeq	r0, r3, r4, lsl r1
   2fe28:	andeq	r0, r3, r4, lsl r1
   2fe2c:	andeq	r0, r3, r4, lsl r1
   2fe30:	andeq	r0, r3, r4, lsl r1
   2fe34:	andeq	r0, r3, r8, lsr r0
   2fe38:	andeq	r0, r3, r0, lsr #1
   2fe3c:	andeq	r0, r3, r0, lsr #1
   2fe40:	andeq	r0, r3, r8, lsl r0
   2fe44:	andeq	r0, r3, r0, lsr #1
   2fe48:	andeq	r0, r3, ip
   2fe4c:	andeq	r0, r3, r0, lsr #1
   2fe50:	andeq	r0, r3, ip, ror r0
   2fe54:	andeq	r0, r3, r0, lsr #1
   2fe58:	andeq	r0, r3, r0, lsr #1
   2fe5c:	andeq	r0, r3, r0, lsr #1
   2fe60:	andeq	r0, r3, ip
   2fe64:	andeq	r0, r3, ip
   2fe68:	andeq	r0, r3, ip
   2fe6c:	andeq	r0, r3, ip
   2fe70:	andeq	r0, r3, ip
   2fe74:	andeq	r0, r3, ip
   2fe78:	andeq	r0, r3, ip
   2fe7c:	andeq	r0, r3, ip
   2fe80:	andeq	r0, r3, ip
   2fe84:	andeq	r0, r3, ip
   2fe88:	andeq	r0, r3, ip
   2fe8c:	andeq	r0, r3, ip
   2fe90:	andeq	r0, r3, ip
   2fe94:	andeq	r0, r3, ip
   2fe98:	andeq	r0, r3, ip
   2fe9c:	andeq	r0, r3, ip
   2fea0:	andeq	r0, r3, r0, lsr #1
   2fea4:	andeq	r0, r3, r0, lsr #1
   2fea8:	andeq	r0, r3, r0, lsr #1
   2feac:	andeq	r0, r3, r0, lsr #1
   2feb0:	andeq	r0, r3, r4, asr r0
   2feb4:	andeq	r0, r3, r4, lsl r1
   2feb8:	andeq	r0, r3, ip
   2febc:	andeq	r0, r3, ip
   2fec0:	andeq	r0, r3, ip
   2fec4:	andeq	r0, r3, ip
   2fec8:	andeq	r0, r3, ip
   2fecc:	andeq	r0, r3, ip
   2fed0:	andeq	r0, r3, ip
   2fed4:	andeq	r0, r3, ip
   2fed8:	andeq	r0, r3, ip
   2fedc:	andeq	r0, r3, ip
   2fee0:	andeq	r0, r3, ip
   2fee4:	andeq	r0, r3, ip
   2fee8:	andeq	r0, r3, ip
   2feec:	andeq	r0, r3, ip
   2fef0:	andeq	r0, r3, ip
   2fef4:	andeq	r0, r3, ip
   2fef8:	andeq	r0, r3, ip
   2fefc:	andeq	r0, r3, ip
   2ff00:	andeq	r0, r3, ip
   2ff04:	andeq	r0, r3, ip
   2ff08:	andeq	r0, r3, ip
   2ff0c:	andeq	r0, r3, ip
   2ff10:	andeq	r0, r3, ip
   2ff14:	andeq	r0, r3, ip
   2ff18:	andeq	r0, r3, ip
   2ff1c:	andeq	r0, r3, ip
   2ff20:	andeq	r0, r3, r0, lsr #1
   2ff24:	ldrdeq	pc, [r2], -r4
   2ff28:	andeq	r0, r3, ip
   2ff2c:	andeq	r0, r3, r0, lsr #1
   2ff30:	andeq	r0, r3, ip
   2ff34:	andeq	r0, r3, r0, lsr #1
   2ff38:	andeq	r0, r3, ip
   2ff3c:	andeq	r0, r3, ip
   2ff40:	andeq	r0, r3, ip
   2ff44:	andeq	r0, r3, ip
   2ff48:	andeq	r0, r3, ip
   2ff4c:	andeq	r0, r3, ip
   2ff50:	andeq	r0, r3, ip
   2ff54:	andeq	r0, r3, ip
   2ff58:	andeq	r0, r3, ip
   2ff5c:	andeq	r0, r3, ip
   2ff60:	andeq	r0, r3, ip
   2ff64:	andeq	r0, r3, ip
   2ff68:	andeq	r0, r3, ip
   2ff6c:	andeq	r0, r3, ip
   2ff70:	andeq	r0, r3, ip
   2ff74:	andeq	r0, r3, ip
   2ff78:	andeq	r0, r3, ip
   2ff7c:	andeq	r0, r3, ip
   2ff80:	andeq	r0, r3, ip
   2ff84:	andeq	r0, r3, ip
   2ff88:	andeq	r0, r3, ip
   2ff8c:	andeq	r0, r3, ip
   2ff90:	andeq	r0, r3, ip
   2ff94:	andeq	r0, r3, ip
   2ff98:	andeq	r0, r3, ip
   2ff9c:	andeq	r0, r3, ip
   2ffa0:			; <UNDEFINED> instruction: 0x0002ffb0
   2ffa4:	andeq	r0, r3, r0, lsr #1
   2ffa8:			; <UNDEFINED> instruction: 0x0002ffb0
   2ffac:	andeq	r0, r3, r8, lsl r0
   2ffb0:	mov	r3, #0
   2ffb4:	cmn	r8, #1
   2ffb8:	str	r3, [sp, #40]	; 0x28
   2ffbc:	bne	2fb7c <__assert_fail@plt+0x1e890>
   2ffc0:	ldr	r3, [sp, #28]
   2ffc4:	ldrb	r3, [r3, #1]
   2ffc8:	adds	r3, r3, #0
   2ffcc:	movne	r3, #1
   2ffd0:	b	2fb84 <__assert_fail@plt+0x1e898>
   2ffd4:	mov	r3, #0
   2ffd8:	str	r3, [sp, #40]	; 0x28
   2ffdc:	ldr	r3, [sp, #176]	; 0xb0
   2ffe0:	cmp	r3, #2
   2ffe4:	bne	2fc74 <__assert_fail@plt+0x1e988>
   2ffe8:	ldr	r3, [sp, #44]	; 0x2c
   2ffec:	cmp	r3, #0
   2fff0:	bne	30930 <__assert_fail@plt+0x1f644>
   2fff4:	mov	r6, r3
   2fff8:	add	r7, r7, #1
   2fffc:	mov	r3, fp
   30000:	mov	r5, #92	; 0x5c
   30004:	b	2fa44 <__assert_fail@plt+0x1e758>
   30008:	ldr	r6, [sp, #48]	; 0x30
   3000c:	mov	r3, #0
   30010:	str	r3, [sp, #40]	; 0x28
   30014:	b	2fb98 <__assert_fail@plt+0x1e8ac>
   30018:	mov	r3, #0
   3001c:	str	r3, [sp, #40]	; 0x28
   30020:	b	2fb8c <__assert_fail@plt+0x1e8a0>
   30024:	mov	r3, #0
   30028:	str	r3, [sp, #40]	; 0x28
   3002c:	mov	r3, #118	; 0x76
   30030:	b	2f9ec <__assert_fail@plt+0x1e700>
   30034:	ldr	r6, [sp, #48]	; 0x30
   30038:	mov	r3, #0
   3003c:	str	r3, [sp, #40]	; 0x28
   30040:	b	2fbd8 <__assert_fail@plt+0x1e8ec>
   30044:	mov	r3, #0
   30048:	str	r3, [sp, #40]	; 0x28
   3004c:	mov	r3, #116	; 0x74
   30050:	b	2f9e0 <__assert_fail@plt+0x1e6f4>
   30054:	ldr	r3, [sp, #176]	; 0xb0
   30058:	cmp	r3, #2
   3005c:	beq	3056c <__assert_fail@plt+0x1f280>
   30060:	cmp	r3, #5
   30064:	mov	r3, #0
   30068:	str	r3, [sp, #40]	; 0x28
   3006c:	beq	2fcd8 <__assert_fail@plt+0x1e9ec>
   30070:	mov	r6, #0
   30074:	mov	r5, #63	; 0x3f
   30078:	b	2fb98 <__assert_fail@plt+0x1e8ac>
   3007c:	ldr	r3, [sp, #176]	; 0xb0
   30080:	cmp	r3, #2
   30084:	beq	304f4 <__assert_fail@plt+0x1f208>
   30088:	mov	r3, #0
   3008c:	b	2fd1c <__assert_fail@plt+0x1ea30>
   30090:	mov	r3, #0
   30094:	str	r3, [sp, #40]	; 0x28
   30098:	mov	r3, #114	; 0x72
   3009c:	b	2f9e0 <__assert_fail@plt+0x1e6f4>
   300a0:	mov	r3, #0
   300a4:	mov	r6, r3
   300a8:	str	r3, [sp, #40]	; 0x28
   300ac:	b	2fbd8 <__assert_fail@plt+0x1e8ec>
   300b0:	mov	r3, #0
   300b4:	str	r3, [sp, #40]	; 0x28
   300b8:	mov	r3, #110	; 0x6e
   300bc:	b	2f9e0 <__assert_fail@plt+0x1e6f4>
   300c0:	mov	r3, #0
   300c4:	str	r3, [sp, #40]	; 0x28
   300c8:	mov	r3, #98	; 0x62
   300cc:	b	2f9ec <__assert_fail@plt+0x1e700>
   300d0:	mov	r3, #0
   300d4:	str	r3, [sp, #40]	; 0x28
   300d8:	mov	r3, #97	; 0x61
   300dc:	b	2f9ec <__assert_fail@plt+0x1e700>
   300e0:	ldr	r3, [sp, #60]	; 0x3c
   300e4:	cmp	r3, #0
   300e8:	bne	304d8 <__assert_fail@plt+0x1f1ec>
   300ec:	ldr	r3, [sp, #92]	; 0x5c
   300f0:	cmp	r3, #0
   300f4:	addne	r7, r7, #1
   300f8:	bne	2f2f8 <__assert_fail@plt+0x1e00c>
   300fc:	str	r3, [sp, #40]	; 0x28
   30100:	b	2f9f8 <__assert_fail@plt+0x1e70c>
   30104:	mov	r3, #0
   30108:	str	r3, [sp, #40]	; 0x28
   3010c:	mov	r3, #102	; 0x66
   30110:	b	2f9ec <__assert_fail@plt+0x1e700>
   30114:	mov	r3, #0
   30118:	str	r3, [sp, #40]	; 0x28
   3011c:	ldr	r3, [sp, #76]	; 0x4c
   30120:	cmp	r3, #1
   30124:	bne	3058c <__assert_fail@plt+0x1f2a0>
   30128:	bl	11184 <__ctype_b_loc@plt>
   3012c:	ldr	r2, [r0]
   30130:	sxth	r3, r5
   30134:	lsl	r3, r3, #1
   30138:	ldr	r1, [sp, #76]	; 0x4c
   3013c:	ldrh	r3, [r2, r3]
   30140:	mov	r0, r1
   30144:	and	r3, r3, #16384	; 0x4000
   30148:	cmp	r3, #0
   3014c:	ldr	r3, [sp, #60]	; 0x3c
   30150:	movne	r6, #1
   30154:	moveq	r6, #0
   30158:	movne	r2, #0
   3015c:	andeq	r2, r3, #1
   30160:	cmp	r2, #0
   30164:	beq	2fb98 <__assert_fail@plt+0x1e8ac>
   30168:	ldr	r2, [sp, #60]	; 0x3c
   3016c:	mov	r6, #0
   30170:	add	r1, r0, r7
   30174:	mov	ip, #39	; 0x27
   30178:	str	r6, [sp, #100]	; 0x64
   3017c:	mov	r0, #0
   30180:	ldr	lr, [sp, #36]	; 0x24
   30184:	str	r8, [sp, #36]	; 0x24
   30188:	ldr	r6, [sp, #40]	; 0x28
   3018c:	ldr	r8, [sp, #44]	; 0x2c
   30190:	b	30240 <__assert_fail@plt+0x1ef54>
   30194:	cmp	r8, #0
   30198:	bne	30774 <__assert_fail@plt+0x1f488>
   3019c:	ldr	r0, [sp, #52]	; 0x34
   301a0:	eor	r3, fp, #1
   301a4:	ands	r3, r0, r3
   301a8:	beq	301d8 <__assert_fail@plt+0x1eeec>
   301ac:	cmp	sl, r4
   301b0:	add	r0, r4, #1
   301b4:	strbhi	ip, [r9, r4]
   301b8:	cmp	sl, r0
   301bc:	movhi	fp, #36	; 0x24
   301c0:	strbhi	fp, [r9, r0]
   301c4:	add	r0, r4, #2
   301c8:	mov	fp, r3
   301cc:	cmp	sl, r0
   301d0:	add	r4, r4, #3
   301d4:	strbhi	ip, [r9, r0]
   301d8:	cmp	sl, r4
   301dc:	movhi	r3, #92	; 0x5c
   301e0:	strbhi	r3, [r9, r4]
   301e4:	add	r3, r4, #1
   301e8:	cmp	sl, r3
   301ec:	bls	301fc <__assert_fail@plt+0x1ef10>
   301f0:	lsr	r0, r5, #6
   301f4:	add	r0, r0, #48	; 0x30
   301f8:	strb	r0, [r9, r3]
   301fc:	add	r3, r4, #2
   30200:	cmp	sl, r3
   30204:	bls	30214 <__assert_fail@plt+0x1ef28>
   30208:	ubfx	r0, r5, #3, #3
   3020c:	add	r0, r0, #48	; 0x30
   30210:	strb	r0, [r9, r3]
   30214:	add	r7, r7, #1
   30218:	and	r5, r5, #7
   3021c:	cmp	r1, r7
   30220:	add	r5, r5, #48	; 0x30
   30224:	add	r4, r4, #3
   30228:	bls	30788 <__assert_fail@plt+0x1f49c>
   3022c:	mov	r0, r2
   30230:	cmp	sl, r4
   30234:	strbhi	r5, [r9, r4]
   30238:	add	r4, r4, #1
   3023c:	ldrb	r5, [lr, #1]!
   30240:	cmp	r2, #0
   30244:	bne	30194 <__assert_fail@plt+0x1eea8>
   30248:	eor	r3, r0, #1
   3024c:	cmp	r6, #0
   30250:	and	r3, r3, fp
   30254:	uxtb	r3, r3
   30258:	beq	3026c <__assert_fail@plt+0x1ef80>
   3025c:	cmp	sl, r4
   30260:	movhi	r6, #92	; 0x5c
   30264:	strbhi	r6, [r9, r4]
   30268:	add	r4, r4, #1
   3026c:	add	r7, r7, #1
   30270:	cmp	r7, r1
   30274:	bcs	30768 <__assert_fail@plt+0x1f47c>
   30278:	cmp	r3, #0
   3027c:	beq	307ac <__assert_fail@plt+0x1f4c0>
   30280:	cmp	sl, r4
   30284:	add	r3, r4, #1
   30288:	mov	r6, #0
   3028c:	strbhi	ip, [r9, r4]
   30290:	cmp	sl, r3
   30294:	add	r4, r4, #2
   30298:	mov	fp, r6
   3029c:	strbhi	ip, [r9, r3]
   302a0:	b	30230 <__assert_fail@plt+0x1ef44>
   302a4:	ldr	r3, [sp, #36]	; 0x24
   302a8:	ldrb	r5, [r3]
   302ac:	cmp	r5, #126	; 0x7e
   302b0:	ldrls	pc, [pc, r5, lsl #2]
   302b4:	b	30114 <__assert_fail@plt+0x1ee28>
   302b8:	ldrdeq	r0, [r3], -r8
   302bc:	andeq	r0, r3, r4, lsl r1
   302c0:	andeq	r0, r3, r4, lsl r1
   302c4:	andeq	r0, r3, r4, lsl r1
   302c8:	andeq	r0, r3, r4, lsl r1
   302cc:	andeq	r0, r3, r4, lsl r1
   302d0:	andeq	r0, r3, r4, lsl r1
   302d4:	andeq	pc, r2, ip, asr #19
   302d8:	andeq	pc, r2, r4, asr #19
   302dc:	andeq	r0, r3, r4, asr #32
   302e0:	andeq	r0, r3, ip, asr #9
   302e4:	andeq	r0, r3, r4, lsr #32
   302e8:	andeq	pc, r2, r0, ror r8	; <UNPREDICTABLE>
   302ec:	andeq	r0, r3, r0, asr #9
   302f0:	andeq	r0, r3, r4, lsl r1
   302f4:	andeq	r0, r3, r4, lsl r1
   302f8:	andeq	r0, r3, r4, lsl r1
   302fc:	andeq	r0, r3, r4, lsl r1
   30300:	andeq	r0, r3, r4, lsl r1
   30304:	andeq	r0, r3, r4, lsl r1
   30308:	andeq	r0, r3, r4, lsl r1
   3030c:	andeq	r0, r3, r4, lsl r1
   30310:	andeq	r0, r3, r4, lsl r1
   30314:	andeq	r0, r3, r4, lsl r1
   30318:	andeq	r0, r3, r4, lsl r1
   3031c:	andeq	r0, r3, r4, lsl r1
   30320:	andeq	r0, r3, r4, lsl r1
   30324:	andeq	r0, r3, r4, lsl r1
   30328:	andeq	r0, r3, r4, lsl r1
   3032c:	andeq	r0, r3, r4, lsl r1
   30330:	andeq	r0, r3, r4, lsl r1
   30334:	andeq	r0, r3, r4, lsl r1
   30338:	andeq	r0, r3, r4, lsr r0
   3033c:			; <UNDEFINED> instruction: 0x000304b4
   30340:			; <UNDEFINED> instruction: 0x000304b4
   30344:	andeq	r0, r3, r8, lsl r0
   30348:			; <UNDEFINED> instruction: 0x000304b4
   3034c:	andeq	r0, r3, r8
   30350:			; <UNDEFINED> instruction: 0x000304b4
   30354:	andeq	r0, r3, ip, ror r0
   30358:			; <UNDEFINED> instruction: 0x000304b4
   3035c:			; <UNDEFINED> instruction: 0x000304b4
   30360:			; <UNDEFINED> instruction: 0x000304b4
   30364:	andeq	r0, r3, r8
   30368:	andeq	r0, r3, r8
   3036c:	andeq	r0, r3, r8
   30370:	andeq	r0, r3, r8
   30374:	andeq	r0, r3, r8
   30378:	andeq	r0, r3, r8
   3037c:	andeq	r0, r3, r8
   30380:	andeq	r0, r3, r8
   30384:	andeq	r0, r3, r8
   30388:	andeq	r0, r3, r8
   3038c:	andeq	r0, r3, r8
   30390:	andeq	r0, r3, r8
   30394:	andeq	r0, r3, r8
   30398:	andeq	r0, r3, r8
   3039c:	andeq	r0, r3, r8
   303a0:	andeq	r0, r3, r8
   303a4:			; <UNDEFINED> instruction: 0x000304b4
   303a8:			; <UNDEFINED> instruction: 0x000304b4
   303ac:			; <UNDEFINED> instruction: 0x000304b4
   303b0:			; <UNDEFINED> instruction: 0x000304b4
   303b4:	andeq	r0, r3, r4, asr r0
   303b8:	andeq	r0, r3, r4, lsl r1
   303bc:	andeq	r0, r3, r8
   303c0:	andeq	r0, r3, r8
   303c4:	andeq	r0, r3, r8
   303c8:	andeq	r0, r3, r8
   303cc:	andeq	r0, r3, r8
   303d0:	andeq	r0, r3, r8
   303d4:	andeq	r0, r3, r8
   303d8:	andeq	r0, r3, r8
   303dc:	andeq	r0, r3, r8
   303e0:	andeq	r0, r3, r8
   303e4:	andeq	r0, r3, r8
   303e8:	andeq	r0, r3, r8
   303ec:	andeq	r0, r3, r8
   303f0:	andeq	r0, r3, r8
   303f4:	andeq	r0, r3, r8
   303f8:	andeq	r0, r3, r8
   303fc:	andeq	r0, r3, r8
   30400:	andeq	r0, r3, r8
   30404:	andeq	r0, r3, r8
   30408:	andeq	r0, r3, r8
   3040c:	andeq	r0, r3, r8
   30410:	andeq	r0, r3, r8
   30414:	andeq	r0, r3, r8
   30418:	andeq	r0, r3, r8
   3041c:	andeq	r0, r3, r8
   30420:	andeq	r0, r3, r8
   30424:			; <UNDEFINED> instruction: 0x000304b4
   30428:	ldrdeq	pc, [r2], -r4
   3042c:	andeq	r0, r3, r8
   30430:			; <UNDEFINED> instruction: 0x000304b4
   30434:	andeq	r0, r3, r8
   30438:			; <UNDEFINED> instruction: 0x000304b4
   3043c:	andeq	r0, r3, r8
   30440:	andeq	r0, r3, r8
   30444:	andeq	r0, r3, r8
   30448:	andeq	r0, r3, r8
   3044c:	andeq	r0, r3, r8
   30450:	andeq	r0, r3, r8
   30454:	andeq	r0, r3, r8
   30458:	andeq	r0, r3, r8
   3045c:	andeq	r0, r3, r8
   30460:	andeq	r0, r3, r8
   30464:	andeq	r0, r3, r8
   30468:	andeq	r0, r3, r8
   3046c:	andeq	r0, r3, r8
   30470:	andeq	r0, r3, r8
   30474:	andeq	r0, r3, r8
   30478:	andeq	r0, r3, r8
   3047c:	andeq	r0, r3, r8
   30480:	andeq	r0, r3, r8
   30484:	andeq	r0, r3, r8
   30488:	andeq	r0, r3, r8
   3048c:	andeq	r0, r3, r8
   30490:	andeq	r0, r3, r8
   30494:	andeq	r0, r3, r8
   30498:	andeq	r0, r3, r8
   3049c:	andeq	r0, r3, r8
   304a0:	andeq	r0, r3, r8
   304a4:			; <UNDEFINED> instruction: 0x0002ffb0
   304a8:			; <UNDEFINED> instruction: 0x000304b4
   304ac:			; <UNDEFINED> instruction: 0x0002ffb0
   304b0:	andeq	r0, r3, r8, lsl r0
   304b4:	mov	r3, #0
   304b8:	str	r3, [sp, #40]	; 0x28
   304bc:	b	2fb94 <__assert_fail@plt+0x1e8a8>
   304c0:	mov	r3, #0
   304c4:	str	r3, [sp, #40]	; 0x28
   304c8:	b	2fb2c <__assert_fail@plt+0x1e840>
   304cc:	mov	r3, #0
   304d0:	str	r3, [sp, #40]	; 0x28
   304d4:	b	2fb60 <__assert_fail@plt+0x1e874>
   304d8:	ldr	r3, [sp, #44]	; 0x2c
   304dc:	cmp	r3, #0
   304e0:	beq	2fa78 <__assert_fail@plt+0x1e78c>
   304e4:	ldr	r3, [sp, #52]	; 0x34
   304e8:	mov	fp, r9
   304ec:	str	r3, [sp, #60]	; 0x3c
   304f0:	b	2fbf0 <__assert_fail@plt+0x1e904>
   304f4:	ldr	r3, [sp, #44]	; 0x2c
   304f8:	cmp	r3, #0
   304fc:	bne	30930 <__assert_fail@plt+0x1f644>
   30500:	str	r3, [sp, #40]	; 0x28
   30504:	cmp	sl, #0
   30508:	ldr	r3, [sp, #84]	; 0x54
   3050c:	clz	r3, r3
   30510:	lsr	r3, r3, #5
   30514:	moveq	r3, #0
   30518:	cmp	r3, #0
   3051c:	strne	sl, [sp, #84]	; 0x54
   30520:	movne	sl, #0
   30524:	bne	30554 <__assert_fail@plt+0x1f268>
   30528:	cmp	sl, r4
   3052c:	movhi	r3, #39	; 0x27
   30530:	strbhi	r3, [r9, r4]
   30534:	add	r3, r4, #1
   30538:	cmp	sl, r3
   3053c:	movhi	r2, #92	; 0x5c
   30540:	strbhi	r2, [r9, r3]
   30544:	add	r3, r4, #2
   30548:	cmp	sl, r3
   3054c:	movhi	r2, #39	; 0x27
   30550:	strbhi	r2, [r9, r3]
   30554:	mov	r3, #0
   30558:	add	r4, r4, #3
   3055c:	str	r6, [sp, #80]	; 0x50
   30560:	mov	fp, r3
   30564:	mov	r5, #39	; 0x27
   30568:	b	2fa34 <__assert_fail@plt+0x1e748>
   3056c:	ldr	r3, [sp, #44]	; 0x2c
   30570:	cmp	r3, #0
   30574:	bne	30930 <__assert_fail@plt+0x1f644>
   30578:	mov	r6, #0
   3057c:	mov	r5, #63	; 0x3f
   30580:	str	r3, [sp, #40]	; 0x28
   30584:	mov	r3, fp
   30588:	b	2fa34 <__assert_fail@plt+0x1e748>
   3058c:	mov	r2, #0
   30590:	mov	r3, #0
   30594:	cmn	r8, #1
   30598:	strd	r2, [sp, #128]	; 0x80
   3059c:	bne	305ac <__assert_fail@plt+0x1f2c0>
   305a0:	ldr	r0, [sp, #28]
   305a4:	bl	111a8 <strlen@plt>
   305a8:	mov	r8, r0
   305ac:	str	r9, [sp, #100]	; 0x64
   305b0:	mov	r3, #0
   305b4:	strd	sl, [sp, #104]	; 0x68
   305b8:	ldr	sl, [sp, #28]
   305bc:	str	r5, [sp, #112]	; 0x70
   305c0:	mov	r5, r3
   305c4:	ldr	r9, [sp, #68]	; 0x44
   305c8:	str	r4, [sp, #116]	; 0x74
   305cc:	add	r4, r7, r5
   305d0:	add	r3, sp, #128	; 0x80
   305d4:	add	fp, sl, r4
   305d8:	sub	r2, r8, r4
   305dc:	mov	r1, fp
   305e0:	add	r0, sp, #124	; 0x7c
   305e4:	bl	34b94 <__assert_fail@plt+0x238a8>
   305e8:	subs	r1, r0, #0
   305ec:	beq	3062c <__assert_fail@plt+0x1f340>
   305f0:	cmn	r1, #1
   305f4:	beq	30984 <__assert_fail@plt+0x1f698>
   305f8:	cmn	r1, #2
   305fc:	beq	309a4 <__assert_fail@plt+0x1f6b8>
   30600:	cmp	r9, #0
   30604:	bne	3065c <__assert_fail@plt+0x1f370>
   30608:	ldr	r0, [sp, #124]	; 0x7c
   3060c:	add	r5, r5, r1
   30610:	bl	110c4 <iswprint@plt>
   30614:	cmp	r0, #0
   30618:	add	r0, sp, #128	; 0x80
   3061c:	moveq	r6, #0
   30620:	bl	11070 <mbsinit@plt>
   30624:	cmp	r0, #0
   30628:	beq	305cc <__assert_fail@plt+0x1f2e0>
   3062c:	ldr	r3, [sp, #60]	; 0x3c
   30630:	add	r9, sp, #100	; 0x64
   30634:	mov	r0, r5
   30638:	ldm	r9, {r9, sl, fp}
   3063c:	eor	r2, r6, #1
   30640:	ldr	r5, [sp, #112]	; 0x70
   30644:	and	r2, r2, r3
   30648:	uxtb	r2, r2
   3064c:	ldr	r4, [sp, #116]	; 0x74
   30650:	cmp	r0, #1
   30654:	bhi	30170 <__assert_fail@plt+0x1ee84>
   30658:	b	30160 <__assert_fail@plt+0x1ee74>
   3065c:	cmp	r1, #1
   30660:	beq	30608 <__assert_fail@plt+0x1f31c>
   30664:	add	r2, r4, #1
   30668:	add	r3, sl, r1
   3066c:	add	r2, sl, r2
   30670:	add	r4, r3, r4
   30674:	ldrb	r3, [r2], #1
   30678:	sub	r3, r3, #91	; 0x5b
   3067c:	cmp	r3, #33	; 0x21
   30680:	ldrls	pc, [pc, r3, lsl #2]
   30684:	b	30710 <__assert_fail@plt+0x1f424>
   30688:	andeq	r0, r3, ip, lsl r7
   3068c:	andeq	r0, r3, ip, lsl r7
   30690:	andeq	r0, r3, r0, lsl r7
   30694:	andeq	r0, r3, ip, lsl r7
   30698:	andeq	r0, r3, r0, lsl r7
   3069c:	andeq	r0, r3, ip, lsl r7
   306a0:	andeq	r0, r3, r0, lsl r7
   306a4:	andeq	r0, r3, r0, lsl r7
   306a8:	andeq	r0, r3, r0, lsl r7
   306ac:	andeq	r0, r3, r0, lsl r7
   306b0:	andeq	r0, r3, r0, lsl r7
   306b4:	andeq	r0, r3, r0, lsl r7
   306b8:	andeq	r0, r3, r0, lsl r7
   306bc:	andeq	r0, r3, r0, lsl r7
   306c0:	andeq	r0, r3, r0, lsl r7
   306c4:	andeq	r0, r3, r0, lsl r7
   306c8:	andeq	r0, r3, r0, lsl r7
   306cc:	andeq	r0, r3, r0, lsl r7
   306d0:	andeq	r0, r3, r0, lsl r7
   306d4:	andeq	r0, r3, r0, lsl r7
   306d8:	andeq	r0, r3, r0, lsl r7
   306dc:	andeq	r0, r3, r0, lsl r7
   306e0:	andeq	r0, r3, r0, lsl r7
   306e4:	andeq	r0, r3, r0, lsl r7
   306e8:	andeq	r0, r3, r0, lsl r7
   306ec:	andeq	r0, r3, r0, lsl r7
   306f0:	andeq	r0, r3, r0, lsl r7
   306f4:	andeq	r0, r3, r0, lsl r7
   306f8:	andeq	r0, r3, r0, lsl r7
   306fc:	andeq	r0, r3, r0, lsl r7
   30700:	andeq	r0, r3, r0, lsl r7
   30704:	andeq	r0, r3, r0, lsl r7
   30708:	andeq	r0, r3, r0, lsl r7
   3070c:	andeq	r0, r3, ip, lsl r7
   30710:	cmp	r4, r2
   30714:	bne	30674 <__assert_fail@plt+0x1f388>
   30718:	b	30608 <__assert_fail@plt+0x1f31c>
   3071c:	mov	r3, #2
   30720:	ldr	fp, [sp, #100]	; 0x64
   30724:	str	r3, [sp, #176]	; 0xb0
   30728:	ldr	sl, [sp, #104]	; 0x68
   3072c:	b	2fbf0 <__assert_fail@plt+0x1e904>
   30730:	ldr	r2, [sp, #52]	; 0x34
   30734:	mov	fp, r9
   30738:	ldr	r3, [sp, #60]	; 0x3c
   3073c:	and	r3, r3, r2
   30740:	str	r3, [sp, #60]	; 0x3c
   30744:	b	2fbf0 <__assert_fail@plt+0x1e904>
   30748:	cmp	sl, r4
   3074c:	movhi	r2, fp
   30750:	bhi	2fac8 <__assert_fail@plt+0x1e7dc>
   30754:	mov	r2, r4
   30758:	b	2fad8 <__assert_fail@plt+0x1e7ec>
   3075c:	mov	r6, r3
   30760:	mov	r5, #63	; 0x3f
   30764:	b	2fb98 <__assert_fail@plt+0x1e8ac>
   30768:	ldr	r8, [sp, #36]	; 0x24
   3076c:	ldr	r6, [sp, #100]	; 0x64
   30770:	b	2fa44 <__assert_fail@plt+0x1e758>
   30774:	mov	fp, r9
   30778:	ldr	r8, [sp, #36]	; 0x24
   3077c:	ldr	r3, [sp, #52]	; 0x34
   30780:	str	r3, [sp, #60]	; 0x3c
   30784:	b	2fbf0 <__assert_fail@plt+0x1e904>
   30788:	ldr	r8, [sp, #36]	; 0x24
   3078c:	ldr	r6, [sp, #100]	; 0x64
   30790:	b	2f8dc <__assert_fail@plt+0x1e5f0>
   30794:	mov	r3, #0
   30798:	add	r4, r4, #4
   3079c:	mov	fp, r2
   307a0:	mov	r6, r3
   307a4:	mov	r5, #48	; 0x30
   307a8:	b	2fa34 <__assert_fail@plt+0x1e748>
   307ac:	mov	r6, r3
   307b0:	b	30230 <__assert_fail@plt+0x1ef44>
   307b4:	mov	r3, #1
   307b8:	movw	r2, #34936	; 0x8878
   307bc:	movt	r2, #3
   307c0:	mov	r4, r3
   307c4:	mov	r9, sl
   307c8:	str	r3, [sp, #32]
   307cc:	str	sl, [sp, #44]	; 0x2c
   307d0:	str	r3, [sp, #48]	; 0x30
   307d4:	str	sl, [sp, #52]	; 0x34
   307d8:	str	r3, [sp, #56]	; 0x38
   307dc:	str	r3, [sp, #60]	; 0x3c
   307e0:	str	sl, [sp, #64]	; 0x40
   307e4:	str	sl, [sp, #68]	; 0x44
   307e8:	str	r2, [sp, #72]	; 0x48
   307ec:	str	sl, [sp, #80]	; 0x50
   307f0:	str	sl, [sp, #84]	; 0x54
   307f4:	str	sl, [sp, #88]	; 0x58
   307f8:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   307fc:	mov	r3, #0
   30800:	mov	r5, #48	; 0x30
   30804:	mov	r6, r3
   30808:	b	2fa34 <__assert_fail@plt+0x1e748>
   3080c:	cmp	sl, r4
   30810:	mov	r5, #48	; 0x30
   30814:	movhi	r3, #48	; 0x30
   30818:	strbhi	r3, [r9, r4]
   3081c:	add	r3, r2, #2
   30820:	add	r4, r2, #3
   30824:	cmp	sl, r3
   30828:	movhi	r1, #48	; 0x30
   3082c:	strbhi	r1, [r9, r3]
   30830:	mov	r3, #0
   30834:	b	2fb10 <__assert_fail@plt+0x1e824>
   30838:	ldr	r3, [sp, #48]	; 0x30
   3083c:	str	r3, [sp, #40]	; 0x28
   30840:	b	3011c <__assert_fail@plt+0x1ee30>
   30844:	ldr	r2, [sp, #28]
   30848:	ldrb	r2, [r2, r3]
   3084c:	sub	r1, r2, #33	; 0x21
   30850:	cmp	r1, #29
   30854:	ldrls	pc, [pc, r1, lsl #2]
   30858:	b	2fb94 <__assert_fail@plt+0x1e8a8>
   3085c:	ldrdeq	r0, [r3], -r4
   30860:	muleq	r2, r4, fp
   30864:	muleq	r2, r4, fp
   30868:	muleq	r2, r4, fp
   3086c:	muleq	r2, r4, fp
   30870:	muleq	r2, r4, fp
   30874:	ldrdeq	r0, [r3], -r4
   30878:	ldrdeq	r0, [r3], -r4
   3087c:	ldrdeq	r0, [r3], -r4
   30880:	muleq	r2, r4, fp
   30884:	muleq	r2, r4, fp
   30888:	muleq	r2, r4, fp
   3088c:	ldrdeq	r0, [r3], -r4
   30890:	muleq	r2, r4, fp
   30894:	ldrdeq	r0, [r3], -r4
   30898:	muleq	r2, r4, fp
   3089c:	muleq	r2, r4, fp
   308a0:	muleq	r2, r4, fp
   308a4:	muleq	r2, r4, fp
   308a8:	muleq	r2, r4, fp
   308ac:	muleq	r2, r4, fp
   308b0:	muleq	r2, r4, fp
   308b4:	muleq	r2, r4, fp
   308b8:	muleq	r2, r4, fp
   308bc:	muleq	r2, r4, fp
   308c0:	muleq	r2, r4, fp
   308c4:	muleq	r2, r4, fp
   308c8:	ldrdeq	r0, [r3], -r4
   308cc:	ldrdeq	r0, [r3], -r4
   308d0:	ldrdeq	r0, [r3], -r4
   308d4:	ldr	r1, [sp, #44]	; 0x2c
   308d8:	cmp	r1, #0
   308dc:	bne	30b3c <__assert_fail@plt+0x1f850>
   308e0:	cmp	sl, r4
   308e4:	mov	r7, r3
   308e8:	movhi	r1, #63	; 0x3f
   308ec:	mov	r5, r2
   308f0:	mov	r3, fp
   308f4:	strbhi	r1, [r9, r4]
   308f8:	add	r1, r4, #1
   308fc:	cmp	sl, r1
   30900:	movhi	r0, #34	; 0x22
   30904:	strbhi	r0, [r9, r1]
   30908:	add	r1, r4, #2
   3090c:	cmp	sl, r1
   30910:	movhi	r0, #34	; 0x22
   30914:	strbhi	r0, [r9, r1]
   30918:	add	r1, r4, #3
   3091c:	add	r4, r4, #4
   30920:	cmp	sl, r1
   30924:	movhi	r0, #63	; 0x3f
   30928:	strbhi	r0, [r9, r1]
   3092c:	b	2fb10 <__assert_fail@plt+0x1e824>
   30930:	mov	fp, r9
   30934:	b	2fbf0 <__assert_fail@plt+0x1e904>
   30938:	ldr	r3, [sp, #188]	; 0xbc
   3093c:	ldrb	r3, [r3]
   30940:	cmp	r3, #0
   30944:	beq	2f280 <__assert_fail@plt+0x1df94>
   30948:	ldr	r2, [sp, #188]	; 0xbc
   3094c:	cmp	sl, r4
   30950:	bls	30970 <__assert_fail@plt+0x1f684>
   30954:	strb	r3, [fp, r4]
   30958:	add	r4, r4, #1
   3095c:	ldrb	r3, [r2, #1]!
   30960:	cmp	r3, #0
   30964:	beq	2f280 <__assert_fail@plt+0x1df94>
   30968:	cmp	sl, r4
   3096c:	bhi	30954 <__assert_fail@plt+0x1f668>
   30970:	ldrb	r3, [r2, #1]!
   30974:	add	r4, r4, #1
   30978:	cmp	r3, #0
   3097c:	bne	3094c <__assert_fail@plt+0x1f660>
   30980:	b	2f280 <__assert_fail@plt+0x1df94>
   30984:	add	r9, sp, #100	; 0x64
   30988:	mov	r0, r5
   3098c:	ldr	r2, [sp, #60]	; 0x3c
   30990:	mov	r6, #0
   30994:	ldm	r9, {r9, sl, fp}
   30998:	ldr	r5, [sp, #112]	; 0x70
   3099c:	ldr	r4, [sp, #116]	; 0x74
   309a0:	b	30650 <__assert_fail@plt+0x1f364>
   309a4:	cmp	r4, r8
   309a8:	add	r9, sp, #100	; 0x64
   309ac:	mov	r1, r4
   309b0:	mov	r2, fp
   309b4:	ldm	r9, {r9, sl, fp}
   309b8:	mov	r3, r5
   309bc:	mov	r0, r5
   309c0:	ldr	r5, [sp, #112]	; 0x70
   309c4:	ldr	r4, [sp, #116]	; 0x74
   309c8:	bcs	309fc <__assert_fail@plt+0x1f710>
   309cc:	ldrb	r6, [r2]
   309d0:	cmp	r6, #0
   309d4:	bne	309e8 <__assert_fail@plt+0x1f6fc>
   309d8:	b	30b34 <__assert_fail@plt+0x1f848>
   309dc:	ldrb	r6, [r2, #1]!
   309e0:	cmp	r6, #0
   309e4:	beq	30acc <__assert_fail@plt+0x1f7e0>
   309e8:	add	r3, r3, #1
   309ec:	add	r1, r7, r3
   309f0:	cmp	r8, r1
   309f4:	bhi	309dc <__assert_fail@plt+0x1f6f0>
   309f8:	mov	r0, r3
   309fc:	mov	r6, #0
   30a00:	ldr	r2, [sp, #60]	; 0x3c
   30a04:	b	30650 <__assert_fail@plt+0x1f364>
   30a08:	mov	r3, #1
   30a0c:	mov	r4, #0
   30a10:	mov	r9, r4
   30a14:	str	r3, [sp, #32]
   30a18:	str	r3, [sp, #44]	; 0x2c
   30a1c:	str	r3, [sp, #48]	; 0x30
   30a20:	str	r4, [sp, #52]	; 0x34
   30a24:	str	r3, [sp, #56]	; 0x38
   30a28:	str	r3, [sp, #60]	; 0x3c
   30a2c:	str	r3, [sp, #88]	; 0x58
   30a30:	movw	r3, #34936	; 0x8878
   30a34:	movt	r3, #3
   30a38:	str	r4, [sp, #64]	; 0x40
   30a3c:	str	r4, [sp, #68]	; 0x44
   30a40:	str	r3, [sp, #72]	; 0x48
   30a44:	str	r4, [sp, #80]	; 0x50
   30a48:	str	r4, [sp, #84]	; 0x54
   30a4c:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   30a50:	mov	fp, r9
   30a54:	b	2fc04 <__assert_fail@plt+0x1e918>
   30a58:	ldr	r3, [sp, #48]	; 0x30
   30a5c:	b	30578 <__assert_fail@plt+0x1f28c>
   30a60:	mov	r2, r3
   30a64:	ldr	r3, [sp, #72]	; 0x48
   30a68:	cmp	r3, #0
   30a6c:	moveq	r2, #0
   30a70:	andne	r2, r2, #1
   30a74:	cmp	r2, #0
   30a78:	beq	30aa8 <__assert_fail@plt+0x1f7bc>
   30a7c:	mov	r2, r3
   30a80:	ldrb	r3, [r3]
   30a84:	cmp	r3, #0
   30a88:	beq	30aa8 <__assert_fail@plt+0x1f7bc>
   30a8c:	cmp	sl, r4
   30a90:	bls	30ab8 <__assert_fail@plt+0x1f7cc>
   30a94:	strb	r3, [fp, r4]
   30a98:	add	r4, r4, #1
   30a9c:	ldrb	r3, [r2, #1]!
   30aa0:	cmp	r3, #0
   30aa4:	bne	30a8c <__assert_fail@plt+0x1f7a0>
   30aa8:	cmp	sl, r4
   30aac:	movhi	r3, #0
   30ab0:	strbhi	r3, [fp, r4]
   30ab4:	b	2fc40 <__assert_fail@plt+0x1e954>
   30ab8:	ldrb	r3, [r2, #1]!
   30abc:	add	r4, r4, #1
   30ac0:	cmp	r3, #0
   30ac4:	bne	30a8c <__assert_fail@plt+0x1f7a0>
   30ac8:	b	30aa8 <__assert_fail@plt+0x1f7bc>
   30acc:	mov	r0, r3
   30ad0:	ldr	r2, [sp, #60]	; 0x3c
   30ad4:	b	30650 <__assert_fail@plt+0x1f364>
   30ad8:	mov	ip, #5
   30adc:	mov	r3, r8
   30ae0:	ldr	r1, [sp, #84]	; 0x54
   30ae4:	str	ip, [sp]
   30ae8:	ldr	r2, [sp, #180]	; 0xb4
   30aec:	ldr	ip, [sp, #188]	; 0xbc
   30af0:	ldr	r0, [sp, #184]	; 0xb8
   30af4:	str	r2, [sp, #4]
   30af8:	ldr	r2, [sp, #28]
   30afc:	str	ip, [sp, #12]
   30b00:	ldr	ip, [sp, #192]	; 0xc0
   30b04:	str	r0, [sp, #8]
   30b08:	mov	r0, fp
   30b0c:	str	ip, [sp, #16]
   30b10:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   30b14:	mov	r4, r0
   30b18:	b	2fc40 <__assert_fail@plt+0x1e954>
   30b1c:	mov	r6, r3
   30b20:	str	r3, [sp, #40]	; 0x28
   30b24:	b	2fbb0 <__assert_fail@plt+0x1e8c4>
   30b28:	mov	r3, #2
   30b2c:	str	r3, [sp, #176]	; 0xb0
   30b30:	b	2fbf0 <__assert_fail@plt+0x1e904>
   30b34:	ldr	r2, [sp, #60]	; 0x3c
   30b38:	b	30650 <__assert_fail@plt+0x1f364>
   30b3c:	mov	r3, #5
   30b40:	mov	fp, r9
   30b44:	str	r3, [sp, #176]	; 0xb0
   30b48:	b	2fc04 <__assert_fail@plt+0x1e918>
   30b4c:	mov	r1, #1
   30b50:	mov	r9, #0
   30b54:	mov	r3, r9
   30b58:	mov	r2, r9
   30b5c:	str	r1, [sp, #32]
   30b60:	str	sl, [sp, #84]	; 0x54
   30b64:	b	2f98c <__assert_fail@plt+0x1e6a0>
   30b68:	mov	r3, #0
   30b6c:	mov	r2, #1
   30b70:	mov	r9, r3
   30b74:	mov	r4, r3
   30b78:	str	r2, [sp, #32]
   30b7c:	strd	r2, [sp, #44]	; 0x2c
   30b80:	strd	r2, [sp, #56]	; 0x38
   30b84:	str	r3, [sp, #80]	; 0x50
   30b88:	str	r3, [sp, #84]	; 0x54
   30b8c:	str	r3, [sp, #88]	; 0x58
   30b90:	movw	r3, #34956	; 0x888c
   30b94:	movt	r3, #3
   30b98:	str	r2, [sp, #52]	; 0x34
   30b9c:	str	r2, [sp, #64]	; 0x40
   30ba0:	str	r2, [sp, #68]	; 0x44
   30ba4:	str	r3, [sp, #72]	; 0x48
   30ba8:	b	2f2e8 <__assert_fail@plt+0x1dffc>
   30bac:	bl	112c8 <abort@plt>
   30bb0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   30bb4:	mov	r4, r0
   30bb8:	mov	r5, r3
   30bbc:	strd	r6, [sp, #8]
   30bc0:	movw	r7, #37188	; 0x9144
   30bc4:	movt	r7, #4
   30bc8:	strd	r8, [sp, #16]
   30bcc:	strd	sl, [sp, #24]
   30bd0:	mov	sl, r1
   30bd4:	mov	fp, r2
   30bd8:	str	lr, [sp, #32]
   30bdc:	sub	sp, sp, #60	; 0x3c
   30be0:	bl	111c0 <__errno_location@plt>
   30be4:	mov	r8, r0
   30be8:	cmn	r4, #-2147483647	; 0x80000001
   30bec:	ldr	r6, [r7]
   30bf0:	movne	r0, #0
   30bf4:	moveq	r0, #1
   30bf8:	ldr	r3, [r8]
   30bfc:	orrs	r0, r0, r4, lsr #31
   30c00:	str	r3, [sp, #28]
   30c04:	bne	30d94 <__assert_fail@plt+0x1faa8>
   30c08:	ldr	r3, [r7, #4]
   30c0c:	cmp	r3, r4
   30c10:	bgt	30c70 <__assert_fail@plt+0x1f984>
   30c14:	add	r1, r7, #8
   30c18:	sub	r2, r4, r3
   30c1c:	str	r3, [sp, #52]	; 0x34
   30c20:	cmp	r6, r1
   30c24:	add	r2, r2, #1
   30c28:	beq	30d6c <__assert_fail@plt+0x1fa80>
   30c2c:	mov	r1, #8
   30c30:	mov	r0, r6
   30c34:	mvn	r3, #-2147483648	; 0x80000000
   30c38:	str	r1, [sp]
   30c3c:	add	r1, sp, #52	; 0x34
   30c40:	bl	334dc <__assert_fail@plt+0x221f0>
   30c44:	mov	r6, r0
   30c48:	str	r0, [r7]
   30c4c:	ldr	r0, [r7, #4]
   30c50:	mov	r1, #0
   30c54:	ldr	r2, [sp, #52]	; 0x34
   30c58:	sub	r2, r2, r0
   30c5c:	add	r0, r6, r0, lsl #3
   30c60:	lsl	r2, r2, #3
   30c64:	bl	111f0 <memset@plt>
   30c68:	ldr	r3, [sp, #52]	; 0x34
   30c6c:	str	r3, [r7, #4]
   30c70:	ldr	r1, [r5, #4]
   30c74:	add	r0, r6, r4, lsl #3
   30c78:	add	ip, r5, #8
   30c7c:	mov	r3, fp
   30c80:	mov	r2, sl
   30c84:	ldr	r7, [r0, #4]
   30c88:	str	r0, [sp, #36]	; 0x24
   30c8c:	str	ip, [sp, #40]	; 0x28
   30c90:	orr	r0, r1, #1
   30c94:	ldr	r9, [r6, r4, lsl #3]
   30c98:	str	ip, [sp, #8]
   30c9c:	ldr	lr, [r5, #44]	; 0x2c
   30ca0:	str	r0, [sp, #4]
   30ca4:	ldr	ip, [r5]
   30ca8:	mov	r1, r9
   30cac:	str	ip, [sp, #32]
   30cb0:	ldr	ip, [r5, #40]	; 0x28
   30cb4:	str	ip, [sp, #12]
   30cb8:	ldr	ip, [sp, #32]
   30cbc:	str	lr, [sp, #16]
   30cc0:	str	r0, [sp, #44]	; 0x2c
   30cc4:	mov	r0, r7
   30cc8:	str	ip, [sp]
   30ccc:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   30cd0:	cmp	r9, r0
   30cd4:	bhi	30d44 <__assert_fail@plt+0x1fa58>
   30cd8:	add	r9, r0, #1
   30cdc:	movw	r3, #37340	; 0x91dc
   30ce0:	movt	r3, #4
   30ce4:	cmp	r7, r3
   30ce8:	str	r9, [r6, r4, lsl #3]
   30cec:	beq	30cf8 <__assert_fail@plt+0x1fa0c>
   30cf0:	mov	r0, r7
   30cf4:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   30cf8:	mov	r0, r9
   30cfc:	bl	33238 <__assert_fail@plt+0x21f4c>
   30d00:	ldr	ip, [r5]
   30d04:	mov	r3, fp
   30d08:	mov	r2, sl
   30d0c:	mov	r1, r9
   30d10:	mov	r7, r0
   30d14:	ldr	lr, [sp, #36]	; 0x24
   30d18:	ldr	r4, [r5, #40]	; 0x28
   30d1c:	str	r0, [lr, #4]
   30d20:	ldr	lr, [r5, #44]	; 0x2c
   30d24:	str	ip, [sp]
   30d28:	ldr	ip, [sp, #44]	; 0x2c
   30d2c:	str	ip, [sp, #4]
   30d30:	ldr	ip, [sp, #40]	; 0x28
   30d34:	str	r4, [sp, #12]
   30d38:	str	lr, [sp, #16]
   30d3c:	str	ip, [sp, #8]
   30d40:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   30d44:	ldr	r3, [sp, #28]
   30d48:	mov	r0, r7
   30d4c:	str	r3, [r8]
   30d50:	add	sp, sp, #60	; 0x3c
   30d54:	ldrd	r4, [sp]
   30d58:	ldrd	r6, [sp, #8]
   30d5c:	ldrd	r8, [sp, #16]
   30d60:	ldrd	sl, [sp, #24]
   30d64:	add	sp, sp, #32
   30d68:	pop	{pc}		; (ldr pc, [sp], #4)
   30d6c:	mov	r1, #8
   30d70:	mvn	r3, #-2147483648	; 0x80000000
   30d74:	str	r1, [sp]
   30d78:	add	r1, sp, #52	; 0x34
   30d7c:	bl	334dc <__assert_fail@plt+0x221f0>
   30d80:	ldrd	r2, [r7, #8]
   30d84:	mov	r6, r0
   30d88:	str	r0, [r7]
   30d8c:	strd	r2, [r0]
   30d90:	b	30c4c <__assert_fail@plt+0x1f960>
   30d94:	bl	112c8 <abort@plt>
   30d98:	strd	r4, [sp, #-16]!
   30d9c:	mov	r5, r0
   30da0:	str	r6, [sp, #8]
   30da4:	str	lr, [sp, #12]
   30da8:	bl	111c0 <__errno_location@plt>
   30dac:	mov	r4, r0
   30db0:	cmp	r5, #0
   30db4:	ldr	r0, [pc, #32]	; 30ddc <__assert_fail@plt+0x1faf0>
   30db8:	mov	r1, #48	; 0x30
   30dbc:	movne	r0, r5
   30dc0:	ldr	r6, [r4]
   30dc4:	bl	3367c <__assert_fail@plt+0x22390>
   30dc8:	str	r6, [r4]
   30dcc:	ldrd	r4, [sp]
   30dd0:	ldr	r6, [sp, #8]
   30dd4:	add	sp, sp, #12
   30dd8:	pop	{pc}		; (ldr pc, [sp], #4)
   30ddc:	ldrdeq	r9, [r4], -ip
   30de0:	ldr	r3, [pc, #12]	; 30df4 <__assert_fail@plt+0x1fb08>
   30de4:	cmp	r0, #0
   30de8:	moveq	r0, r3
   30dec:	ldr	r0, [r0]
   30df0:	bx	lr
   30df4:	ldrdeq	r9, [r4], -ip
   30df8:	ldr	r3, [pc, #12]	; 30e0c <__assert_fail@plt+0x1fb20>
   30dfc:	cmp	r0, #0
   30e00:	moveq	r0, r3
   30e04:	str	r1, [r0]
   30e08:	bx	lr
   30e0c:	ldrdeq	r9, [r4], -ip
   30e10:	ldr	r3, [pc, #52]	; 30e4c <__assert_fail@plt+0x1fb60>
   30e14:	cmp	r0, #0
   30e18:	push	{lr}		; (str lr, [sp, #-4]!)
   30e1c:	lsr	lr, r1, #5
   30e20:	and	r1, r1, #31
   30e24:	moveq	r0, r3
   30e28:	add	r3, r0, #8
   30e2c:	ldr	ip, [r3, lr, lsl #2]
   30e30:	lsr	r0, ip, r1
   30e34:	eor	r2, r2, r0
   30e38:	and	r0, r0, #1
   30e3c:	and	r2, r2, #1
   30e40:	eor	r1, ip, r2, lsl r1
   30e44:	str	r1, [r3, lr, lsl #2]
   30e48:	pop	{pc}		; (ldr pc, [sp], #4)
   30e4c:	ldrdeq	r9, [r4], -ip
   30e50:	ldr	r3, [pc, #16]	; 30e68 <__assert_fail@plt+0x1fb7c>
   30e54:	cmp	r0, #0
   30e58:	movne	r3, r0
   30e5c:	ldr	r0, [r3, #4]
   30e60:	str	r1, [r3, #4]
   30e64:	bx	lr
   30e68:	ldrdeq	r9, [r4], -ip
   30e6c:	ldr	r3, [pc, #48]	; 30ea4 <__assert_fail@plt+0x1fbb8>
   30e70:	cmp	r0, #0
   30e74:	mov	ip, #10
   30e78:	moveq	r0, r3
   30e7c:	cmp	r2, #0
   30e80:	cmpne	r1, #0
   30e84:	str	ip, [r0]
   30e88:	beq	30e98 <__assert_fail@plt+0x1fbac>
   30e8c:	str	r1, [r0, #40]	; 0x28
   30e90:	str	r2, [r0, #44]	; 0x2c
   30e94:	bx	lr
   30e98:	str	r4, [sp, #-8]!
   30e9c:	str	lr, [sp, #4]
   30ea0:	bl	112c8 <abort@plt>
   30ea4:	ldrdeq	r9, [r4], -ip
   30ea8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   30eac:	strd	r6, [sp, #8]
   30eb0:	mov	r7, r0
   30eb4:	mov	r6, r1
   30eb8:	strd	r8, [sp, #16]
   30ebc:	mov	r8, r2
   30ec0:	mov	r9, r3
   30ec4:	str	lr, [sp, #24]
   30ec8:	sub	sp, sp, #28
   30ecc:	ldr	r4, [sp, #56]	; 0x38
   30ed0:	ldr	ip, [pc, #104]	; 30f40 <__assert_fail@plt+0x1fc54>
   30ed4:	cmp	r4, #0
   30ed8:	moveq	r4, ip
   30edc:	bl	111c0 <__errno_location@plt>
   30ee0:	ldr	ip, [r4, #44]	; 0x2c
   30ee4:	mov	r5, r0
   30ee8:	mov	r1, r6
   30eec:	add	lr, r4, #8
   30ef0:	mov	r3, r9
   30ef4:	ldr	r6, [r5]
   30ef8:	mov	r2, r8
   30efc:	mov	r0, r7
   30f00:	str	ip, [sp, #16]
   30f04:	ldr	ip, [r4, #40]	; 0x28
   30f08:	str	lr, [sp, #8]
   30f0c:	str	ip, [sp, #12]
   30f10:	ldr	ip, [r4, #4]
   30f14:	str	ip, [sp, #4]
   30f18:	ldr	ip, [r4]
   30f1c:	str	ip, [sp]
   30f20:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   30f24:	str	r6, [r5]
   30f28:	add	sp, sp, #28
   30f2c:	ldrd	r4, [sp]
   30f30:	ldrd	r6, [sp, #8]
   30f34:	ldrd	r8, [sp, #16]
   30f38:	add	sp, sp, #24
   30f3c:	pop	{pc}		; (ldr pc, [sp], #4)
   30f40:	ldrdeq	r9, [r4], -ip
   30f44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   30f48:	cmp	r2, #0
   30f4c:	ldr	r4, [pc, #192]	; 31014 <__assert_fail@plt+0x1fd28>
   30f50:	movne	r4, r2
   30f54:	strd	r6, [sp, #8]
   30f58:	strd	r8, [sp, #16]
   30f5c:	mov	r9, r1
   30f60:	mov	r8, r0
   30f64:	strd	sl, [sp, #24]
   30f68:	str	lr, [sp, #32]
   30f6c:	sub	sp, sp, #36	; 0x24
   30f70:	bl	111c0 <__errno_location@plt>
   30f74:	ldr	r5, [r4, #4]
   30f78:	mov	r6, r0
   30f7c:	add	r7, r4, #8
   30f80:	mov	r1, #0
   30f84:	mov	r3, r9
   30f88:	ldr	ip, [r4, #44]	; 0x2c
   30f8c:	mov	r2, r8
   30f90:	mov	r0, r1
   30f94:	ldr	sl, [r6]
   30f98:	orr	r5, r5, #1
   30f9c:	str	ip, [sp, #16]
   30fa0:	ldr	ip, [r4, #40]	; 0x28
   30fa4:	stmib	sp, {r5, r7, ip}
   30fa8:	ldr	ip, [r4]
   30fac:	str	ip, [sp]
   30fb0:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   30fb4:	add	r1, r0, #1
   30fb8:	mov	r0, r1
   30fbc:	str	r1, [sp, #28]
   30fc0:	bl	33238 <__assert_fail@plt+0x21f4c>
   30fc4:	ldr	ip, [r4, #44]	; 0x2c
   30fc8:	mov	fp, r0
   30fcc:	mov	r3, r9
   30fd0:	mov	r2, r8
   30fd4:	ldr	r1, [sp, #28]
   30fd8:	str	ip, [sp, #16]
   30fdc:	ldr	ip, [r4, #40]	; 0x28
   30fe0:	stmib	sp, {r5, r7, ip}
   30fe4:	ldr	ip, [r4]
   30fe8:	str	ip, [sp]
   30fec:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   30ff0:	mov	r0, fp
   30ff4:	str	sl, [r6]
   30ff8:	add	sp, sp, #36	; 0x24
   30ffc:	ldrd	r4, [sp]
   31000:	ldrd	r6, [sp, #8]
   31004:	ldrd	r8, [sp, #16]
   31008:	ldrd	sl, [sp, #24]
   3100c:	add	sp, sp, #32
   31010:	pop	{pc}		; (ldr pc, [sp], #4)
   31014:	ldrdeq	r9, [r4], -ip
   31018:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3101c:	cmp	r3, #0
   31020:	ldr	r4, [pc, #220]	; 31104 <__assert_fail@plt+0x1fe18>
   31024:	movne	r4, r3
   31028:	strd	r6, [sp, #8]
   3102c:	mov	r6, r2
   31030:	strd	r8, [sp, #16]
   31034:	mov	r9, r0
   31038:	strd	sl, [sp, #24]
   3103c:	mov	sl, r1
   31040:	str	lr, [sp, #32]
   31044:	sub	sp, sp, #44	; 0x2c
   31048:	bl	111c0 <__errno_location@plt>
   3104c:	ldr	r5, [r4, #4]
   31050:	mov	r7, r0
   31054:	mov	r1, #0
   31058:	add	r8, r4, #8
   3105c:	mov	r3, sl
   31060:	ldr	ip, [r4, #44]	; 0x2c
   31064:	mov	r2, r9
   31068:	mov	r0, r1
   3106c:	ldr	lr, [r7]
   31070:	cmp	r6, r1
   31074:	orreq	r5, r5, #1
   31078:	str	ip, [sp, #16]
   3107c:	ldr	ip, [r4, #40]	; 0x28
   31080:	stmib	sp, {r5, r8, ip}
   31084:	ldr	ip, [r4]
   31088:	str	lr, [sp, #28]
   3108c:	str	ip, [sp]
   31090:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31094:	add	r1, r0, #1
   31098:	mov	fp, r0
   3109c:	mov	r0, r1
   310a0:	str	r1, [sp, #36]	; 0x24
   310a4:	bl	33238 <__assert_fail@plt+0x21f4c>
   310a8:	ldr	ip, [r4, #44]	; 0x2c
   310ac:	mov	r3, sl
   310b0:	mov	r2, r9
   310b4:	ldr	r1, [sp, #36]	; 0x24
   310b8:	str	ip, [sp, #16]
   310bc:	ldr	ip, [r4, #40]	; 0x28
   310c0:	str	r0, [sp, #32]
   310c4:	stmib	sp, {r5, r8, ip}
   310c8:	ldr	ip, [r4]
   310cc:	str	ip, [sp]
   310d0:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   310d4:	ldr	lr, [sp, #28]
   310d8:	cmp	r6, #0
   310dc:	ldr	r0, [sp, #32]
   310e0:	str	lr, [r7]
   310e4:	strne	fp, [r6]
   310e8:	add	sp, sp, #44	; 0x2c
   310ec:	ldrd	r4, [sp]
   310f0:	ldrd	r6, [sp, #8]
   310f4:	ldrd	r8, [sp, #16]
   310f8:	ldrd	sl, [sp, #24]
   310fc:	add	sp, sp, #32
   31100:	pop	{pc}		; (ldr pc, [sp], #4)
   31104:	ldrdeq	r9, [r4], -ip
   31108:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3110c:	movw	r5, #37188	; 0x9144
   31110:	movt	r5, #4
   31114:	ldr	r3, [r5, #4]
   31118:	strd	r6, [sp, #8]
   3111c:	str	r8, [sp, #16]
   31120:	str	lr, [sp, #20]
   31124:	ldr	r7, [r5]
   31128:	cmp	r3, #1
   3112c:	ble	31150 <__assert_fail@plt+0x1fe64>
   31130:	mov	r4, #1
   31134:	add	r6, r7, #4
   31138:	ldr	r0, [r6, r4, lsl #3]
   3113c:	add	r4, r4, #1
   31140:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   31144:	ldr	r3, [r5, #4]
   31148:	cmp	r3, r4
   3114c:	bgt	31138 <__assert_fail@plt+0x1fe4c>
   31150:	ldr	r0, [r7, #4]
   31154:	movw	r4, #37340	; 0x91dc
   31158:	movt	r4, #4
   3115c:	cmp	r0, r4
   31160:	beq	31174 <__assert_fail@plt+0x1fe88>
   31164:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   31168:	mov	r3, #256	; 0x100
   3116c:	str	r3, [r5, #8]
   31170:	str	r4, [r5, #12]
   31174:	ldr	r4, [pc, #44]	; 311a8 <__assert_fail@plt+0x1febc>
   31178:	cmp	r7, r4
   3117c:	beq	3118c <__assert_fail@plt+0x1fea0>
   31180:	mov	r0, r7
   31184:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   31188:	str	r4, [r5]
   3118c:	mov	r3, #1
   31190:	ldrd	r6, [sp, #8]
   31194:	str	r3, [r5, #4]
   31198:	ldrd	r4, [sp]
   3119c:	ldr	r8, [sp, #16]
   311a0:	add	sp, sp, #20
   311a4:	pop	{pc}		; (ldr pc, [sp], #4)
   311a8:	andeq	r9, r4, ip, asr #2
   311ac:	ldr	r3, [pc, #4]	; 311b8 <__assert_fail@plt+0x1fecc>
   311b0:	mvn	r2, #0
   311b4:	b	30bb0 <__assert_fail@plt+0x1f8c4>
   311b8:	ldrdeq	r9, [r4], -ip
   311bc:	ldr	r3, [pc]	; 311c4 <__assert_fail@plt+0x1fed8>
   311c0:	b	30bb0 <__assert_fail@plt+0x1f8c4>
   311c4:	ldrdeq	r9, [r4], -ip
   311c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   311cc:	movw	r4, #37188	; 0x9144
   311d0:	movt	r4, #4
   311d4:	strd	r6, [sp, #8]
   311d8:	strd	r8, [sp, #16]
   311dc:	strd	sl, [sp, #24]
   311e0:	mov	sl, r0
   311e4:	str	lr, [sp, #32]
   311e8:	sub	sp, sp, #44	; 0x2c
   311ec:	bl	111c0 <__errno_location@plt>
   311f0:	ldr	r3, [r0]
   311f4:	mov	r8, r0
   311f8:	ldr	r2, [r4, #4]
   311fc:	ldr	r5, [r4]
   31200:	str	r3, [sp, #28]
   31204:	cmp	r2, #0
   31208:	bgt	31264 <__assert_fail@plt+0x1ff78>
   3120c:	add	r3, r4, #8
   31210:	str	r2, [sp, #36]	; 0x24
   31214:	rsb	r2, r2, #1
   31218:	cmp	r5, r3
   3121c:	beq	31330 <__assert_fail@plt+0x20044>
   31220:	mov	r1, #8
   31224:	mov	r0, r5
   31228:	mvn	r3, #-2147483648	; 0x80000000
   3122c:	str	r1, [sp]
   31230:	add	r1, sp, #36	; 0x24
   31234:	bl	334dc <__assert_fail@plt+0x221f0>
   31238:	mov	r5, r0
   3123c:	str	r0, [r4]
   31240:	ldr	r0, [r4, #4]
   31244:	mov	r1, #0
   31248:	ldr	r2, [sp, #36]	; 0x24
   3124c:	sub	r2, r2, r0
   31250:	add	r0, r5, r0, lsl #3
   31254:	lsl	r2, r2, #3
   31258:	bl	111f0 <memset@plt>
   3125c:	ldr	r3, [sp, #36]	; 0x24
   31260:	str	r3, [r4, #4]
   31264:	movw	r4, #37340	; 0x91dc
   31268:	movt	r4, #4
   3126c:	ldr	r9, [r5]
   31270:	add	fp, r4, #264	; 0x108
   31274:	mvn	r3, #0
   31278:	ldr	r7, [r4, #260]	; 0x104
   3127c:	mov	r2, sl
   31280:	ldr	r6, [r5, #4]
   31284:	str	fp, [sp, #8]
   31288:	mov	r1, r9
   3128c:	ldr	ip, [r4, #256]	; 0x100
   31290:	orr	r7, r7, #1
   31294:	ldr	lr, [r4, #300]	; 0x12c
   31298:	mov	r0, r6
   3129c:	str	ip, [sp]
   312a0:	str	r7, [sp, #4]
   312a4:	str	lr, [sp, #16]
   312a8:	ldr	ip, [r4, #296]	; 0x128
   312ac:	str	ip, [sp, #12]
   312b0:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   312b4:	cmp	r9, r0
   312b8:	bhi	31308 <__assert_fail@plt+0x2001c>
   312bc:	add	r9, r0, #1
   312c0:	cmp	r6, r4
   312c4:	str	r9, [r5]
   312c8:	beq	312d4 <__assert_fail@plt+0x1ffe8>
   312cc:	mov	r0, r6
   312d0:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   312d4:	mov	r0, r9
   312d8:	bl	33238 <__assert_fail@plt+0x21f4c>
   312dc:	ldr	r3, [r4, #256]	; 0x100
   312e0:	mov	r2, sl
   312e4:	mov	r1, r9
   312e8:	mov	r6, r0
   312ec:	ldr	lr, [r4, #296]	; 0x128
   312f0:	ldr	ip, [r4, #300]	; 0x12c
   312f4:	str	r0, [r5, #4]
   312f8:	stm	sp, {r3, r7, fp, lr}
   312fc:	mvn	r3, #0
   31300:	str	ip, [sp, #16]
   31304:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31308:	ldr	r3, [sp, #28]
   3130c:	mov	r0, r6
   31310:	str	r3, [r8]
   31314:	add	sp, sp, #44	; 0x2c
   31318:	ldrd	r4, [sp]
   3131c:	ldrd	r6, [sp, #8]
   31320:	ldrd	r8, [sp, #16]
   31324:	ldrd	sl, [sp, #24]
   31328:	add	sp, sp, #32
   3132c:	pop	{pc}		; (ldr pc, [sp], #4)
   31330:	mov	r0, #8
   31334:	mvn	r3, #-2147483648	; 0x80000000
   31338:	add	r1, sp, #36	; 0x24
   3133c:	str	r0, [sp]
   31340:	mov	r0, #0
   31344:	bl	334dc <__assert_fail@plt+0x221f0>
   31348:	ldrd	r2, [r4, #8]
   3134c:	mov	r5, r0
   31350:	str	r0, [r4]
   31354:	strd	r2, [r0]
   31358:	b	31240 <__assert_fail@plt+0x1ff54>
   3135c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   31360:	movw	r4, #37188	; 0x9144
   31364:	movt	r4, #4
   31368:	strd	r6, [sp, #8]
   3136c:	strd	r8, [sp, #16]
   31370:	strd	sl, [sp, #24]
   31374:	mov	sl, r0
   31378:	mov	fp, r1
   3137c:	str	lr, [sp, #32]
   31380:	sub	sp, sp, #44	; 0x2c
   31384:	bl	111c0 <__errno_location@plt>
   31388:	ldr	r3, [r0]
   3138c:	mov	r8, r0
   31390:	ldr	r2, [r4, #4]
   31394:	ldr	r5, [r4]
   31398:	str	r3, [sp, #28]
   3139c:	cmp	r2, #0
   313a0:	bgt	313fc <__assert_fail@plt+0x20110>
   313a4:	add	r3, r4, #8
   313a8:	str	r2, [sp, #36]	; 0x24
   313ac:	rsb	r2, r2, #1
   313b0:	cmp	r5, r3
   313b4:	beq	314d8 <__assert_fail@plt+0x201ec>
   313b8:	mov	r1, #8
   313bc:	mov	r0, r5
   313c0:	mvn	r3, #-2147483648	; 0x80000000
   313c4:	str	r1, [sp]
   313c8:	add	r1, sp, #36	; 0x24
   313cc:	bl	334dc <__assert_fail@plt+0x221f0>
   313d0:	mov	r5, r0
   313d4:	str	r0, [r4]
   313d8:	ldr	r0, [r4, #4]
   313dc:	mov	r1, #0
   313e0:	ldr	r2, [sp, #36]	; 0x24
   313e4:	sub	r2, r2, r0
   313e8:	add	r0, r5, r0, lsl #3
   313ec:	lsl	r2, r2, #3
   313f0:	bl	111f0 <memset@plt>
   313f4:	ldr	r3, [sp, #36]	; 0x24
   313f8:	str	r3, [r4, #4]
   313fc:	movw	r4, #37340	; 0x91dc
   31400:	movt	r4, #4
   31404:	ldr	r9, [r5]
   31408:	add	r0, r4, #264	; 0x108
   3140c:	mov	r3, fp
   31410:	ldr	r7, [r4, #260]	; 0x104
   31414:	mov	r2, sl
   31418:	ldr	r6, [r5, #4]
   3141c:	str	r0, [sp, #8]
   31420:	mov	r1, r9
   31424:	ldr	ip, [r4, #256]	; 0x100
   31428:	orr	r7, r7, #1
   3142c:	ldr	lr, [r4, #300]	; 0x12c
   31430:	mov	r0, r6
   31434:	str	ip, [sp]
   31438:	str	r7, [sp, #4]
   3143c:	str	lr, [sp, #16]
   31440:	ldr	ip, [r4, #296]	; 0x128
   31444:	str	ip, [sp, #12]
   31448:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   3144c:	cmp	r9, r0
   31450:	bhi	314b0 <__assert_fail@plt+0x201c4>
   31454:	add	r9, r0, #1
   31458:	cmp	r6, r4
   3145c:	str	r9, [r5]
   31460:	beq	3146c <__assert_fail@plt+0x20180>
   31464:	mov	r0, r6
   31468:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   3146c:	mov	r0, r9
   31470:	bl	33238 <__assert_fail@plt+0x21f4c>
   31474:	ldr	ip, [r4, #256]	; 0x100
   31478:	mov	r1, r9
   3147c:	mov	r3, fp
   31480:	mov	r2, sl
   31484:	mov	r6, r0
   31488:	ldr	r9, [r4, #296]	; 0x128
   3148c:	ldr	lr, [r4, #300]	; 0x12c
   31490:	str	r0, [r5, #4]
   31494:	str	ip, [sp]
   31498:	ldr	ip, [pc, #100]	; 31504 <__assert_fail@plt+0x20218>
   3149c:	str	r7, [sp, #4]
   314a0:	str	ip, [sp, #8]
   314a4:	str	r9, [sp, #12]
   314a8:	str	lr, [sp, #16]
   314ac:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   314b0:	ldr	r3, [sp, #28]
   314b4:	mov	r0, r6
   314b8:	str	r3, [r8]
   314bc:	add	sp, sp, #44	; 0x2c
   314c0:	ldrd	r4, [sp]
   314c4:	ldrd	r6, [sp, #8]
   314c8:	ldrd	r8, [sp, #16]
   314cc:	ldrd	sl, [sp, #24]
   314d0:	add	sp, sp, #32
   314d4:	pop	{pc}		; (ldr pc, [sp], #4)
   314d8:	mov	r0, #8
   314dc:	mvn	r3, #-2147483648	; 0x80000000
   314e0:	add	r1, sp, #36	; 0x24
   314e4:	str	r0, [sp]
   314e8:	mov	r0, #0
   314ec:	bl	334dc <__assert_fail@plt+0x221f0>
   314f0:	ldrd	r2, [r4, #8]
   314f4:	mov	r5, r0
   314f8:	str	r0, [r4]
   314fc:	strd	r2, [r0]
   31500:	b	313d8 <__assert_fail@plt+0x200ec>
   31504:	andeq	r9, r4, r4, ror #5
   31508:	strd	r4, [sp, #-20]!	; 0xffffffec
   3150c:	mov	r4, #0
   31510:	mov	r5, #0
   31514:	strd	r6, [sp, #8]
   31518:	cmp	r1, #10
   3151c:	str	lr, [sp, #16]
   31520:	sub	sp, sp, #100	; 0x64
   31524:	strd	r4, [sp, #48]	; 0x30
   31528:	beq	31570 <__assert_fail@plt+0x20284>
   3152c:	mov	r3, sp
   31530:	strd	r4, [sp, #8]
   31534:	str	r1, [sp, #48]	; 0x30
   31538:	mov	r1, r2
   3153c:	mvn	r2, #0
   31540:	ldrd	r6, [sp, #48]	; 0x30
   31544:	strd	r6, [sp]
   31548:	strd	r4, [sp, #16]
   3154c:	strd	r4, [sp, #24]
   31550:	strd	r4, [sp, #32]
   31554:	strd	r4, [sp, #40]	; 0x28
   31558:	bl	30bb0 <__assert_fail@plt+0x1f8c4>
   3155c:	add	sp, sp, #100	; 0x64
   31560:	ldrd	r4, [sp]
   31564:	ldrd	r6, [sp, #8]
   31568:	add	sp, sp, #16
   3156c:	pop	{pc}		; (ldr pc, [sp], #4)
   31570:	bl	112c8 <abort@plt>
   31574:	strd	r4, [sp, #-20]!	; 0xffffffec
   31578:	mov	r4, #0
   3157c:	mov	r5, #0
   31580:	strd	r6, [sp, #8]
   31584:	cmp	r1, #10
   31588:	str	lr, [sp, #16]
   3158c:	sub	sp, sp, #100	; 0x64
   31590:	strd	r4, [sp, #48]	; 0x30
   31594:	beq	315e0 <__assert_fail@plt+0x202f4>
   31598:	mov	ip, r2
   3159c:	mov	r2, r3
   315a0:	strd	r4, [sp, #8]
   315a4:	str	r1, [sp, #48]	; 0x30
   315a8:	mov	r3, sp
   315ac:	mov	r1, ip
   315b0:	ldrd	r6, [sp, #48]	; 0x30
   315b4:	strd	r6, [sp]
   315b8:	strd	r4, [sp, #16]
   315bc:	strd	r4, [sp, #24]
   315c0:	strd	r4, [sp, #32]
   315c4:	strd	r4, [sp, #40]	; 0x28
   315c8:	bl	30bb0 <__assert_fail@plt+0x1f8c4>
   315cc:	add	sp, sp, #100	; 0x64
   315d0:	ldrd	r4, [sp]
   315d4:	ldrd	r6, [sp, #8]
   315d8:	add	sp, sp, #16
   315dc:	pop	{pc}		; (ldr pc, [sp], #4)
   315e0:	bl	112c8 <abort@plt>
   315e4:	mov	r2, #0
   315e8:	mov	r3, #0
   315ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   315f0:	strd	r6, [sp, #8]
   315f4:	cmp	r0, #10
   315f8:	strd	r8, [sp, #16]
   315fc:	strd	sl, [sp, #24]
   31600:	str	lr, [sp, #32]
   31604:	sub	sp, sp, #124	; 0x7c
   31608:	strd	r2, [sp, #72]	; 0x48
   3160c:	strd	r2, [sp, #80]	; 0x50
   31610:	strd	r2, [sp, #88]	; 0x58
   31614:	strd	r2, [sp, #96]	; 0x60
   31618:	strd	r2, [sp, #104]	; 0x68
   3161c:	strd	r2, [sp, #112]	; 0x70
   31620:	beq	317c4 <__assert_fail@plt+0x204d8>
   31624:	mov	r6, r1
   31628:	movw	r4, #37188	; 0x9144
   3162c:	movt	r4, #4
   31630:	str	r0, [sp, #72]	; 0x48
   31634:	ldrd	r0, [sp, #72]	; 0x48
   31638:	strd	r0, [sp, #24]
   3163c:	strd	r2, [sp, #32]
   31640:	strd	r2, [sp, #40]	; 0x28
   31644:	strd	r2, [sp, #48]	; 0x30
   31648:	strd	r2, [sp, #56]	; 0x38
   3164c:	strd	r2, [sp, #64]	; 0x40
   31650:	bl	111c0 <__errno_location@plt>
   31654:	mov	r8, r0
   31658:	ldr	r5, [r4]
   3165c:	ldr	r2, [r4, #4]
   31660:	ldr	r9, [r0]
   31664:	cmp	r2, #0
   31668:	bgt	316c4 <__assert_fail@plt+0x203d8>
   3166c:	add	r3, r4, #8
   31670:	str	r2, [sp, #72]	; 0x48
   31674:	rsb	r2, r2, #1
   31678:	cmp	r5, r3
   3167c:	beq	31798 <__assert_fail@plt+0x204ac>
   31680:	mov	r3, #8
   31684:	mov	r0, r5
   31688:	add	r1, sp, #72	; 0x48
   3168c:	str	r3, [sp]
   31690:	mvn	r3, #-2147483648	; 0x80000000
   31694:	bl	334dc <__assert_fail@plt+0x221f0>
   31698:	mov	r5, r0
   3169c:	str	r0, [r4]
   316a0:	ldr	r0, [r4, #4]
   316a4:	mov	r1, #0
   316a8:	ldr	r2, [sp, #72]	; 0x48
   316ac:	sub	r2, r2, r0
   316b0:	add	r0, r5, r0, lsl #3
   316b4:	lsl	r2, r2, #3
   316b8:	bl	111f0 <memset@plt>
   316bc:	ldr	r3, [sp, #72]	; 0x48
   316c0:	str	r3, [r4, #4]
   316c4:	ldr	sl, [r5]
   316c8:	add	r0, sp, #32
   316cc:	mvn	r3, #0
   316d0:	mov	r2, r6
   316d4:	ldr	r7, [sp, #28]
   316d8:	ldr	r4, [r5, #4]
   316dc:	mov	r1, sl
   316e0:	str	r0, [sp, #8]
   316e4:	ldr	lr, [sp, #24]
   316e8:	orr	r7, r7, #1
   316ec:	ldr	ip, [sp, #64]	; 0x40
   316f0:	mov	r0, r4
   316f4:	ldr	fp, [sp, #68]	; 0x44
   316f8:	str	lr, [sp]
   316fc:	str	r7, [sp, #4]
   31700:	str	ip, [sp, #12]
   31704:	str	fp, [sp, #16]
   31708:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   3170c:	cmp	sl, r0
   31710:	bhi	31774 <__assert_fail@plt+0x20488>
   31714:	add	sl, r0, #1
   31718:	movw	r3, #37340	; 0x91dc
   3171c:	movt	r3, #4
   31720:	cmp	r4, r3
   31724:	str	sl, [r5]
   31728:	beq	31734 <__assert_fail@plt+0x20448>
   3172c:	mov	r0, r4
   31730:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   31734:	mov	r0, sl
   31738:	bl	33238 <__assert_fail@plt+0x21f4c>
   3173c:	ldr	r3, [sp, #24]
   31740:	mov	r2, r6
   31744:	mov	r1, sl
   31748:	mov	r4, r0
   3174c:	ldr	lr, [sp, #64]	; 0x40
   31750:	ldr	ip, [sp, #68]	; 0x44
   31754:	str	r0, [r5, #4]
   31758:	add	r5, sp, #32
   3175c:	stm	sp, {r3, r7}
   31760:	mvn	r3, #0
   31764:	str	r5, [sp, #8]
   31768:	str	lr, [sp, #12]
   3176c:	str	ip, [sp, #16]
   31770:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31774:	mov	r0, r4
   31778:	str	r9, [r8]
   3177c:	add	sp, sp, #124	; 0x7c
   31780:	ldrd	r4, [sp]
   31784:	ldrd	r6, [sp, #8]
   31788:	ldrd	r8, [sp, #16]
   3178c:	ldrd	sl, [sp, #24]
   31790:	add	sp, sp, #32
   31794:	pop	{pc}		; (ldr pc, [sp], #4)
   31798:	mov	r0, #8
   3179c:	mvn	r3, #-2147483648	; 0x80000000
   317a0:	add	r1, sp, #72	; 0x48
   317a4:	str	r0, [sp]
   317a8:	mov	r0, #0
   317ac:	bl	334dc <__assert_fail@plt+0x221f0>
   317b0:	ldrd	r2, [r4, #8]
   317b4:	mov	r5, r0
   317b8:	str	r0, [r4]
   317bc:	strd	r2, [r0]
   317c0:	b	316a0 <__assert_fail@plt+0x203b4>
   317c4:	bl	112c8 <abort@plt>
   317c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   317cc:	cmp	r0, #10
   317d0:	strd	r6, [sp, #8]
   317d4:	mov	r6, #0
   317d8:	mov	r7, #0
   317dc:	strd	r8, [sp, #16]
   317e0:	strd	sl, [sp, #24]
   317e4:	str	lr, [sp, #32]
   317e8:	sub	sp, sp, #124	; 0x7c
   317ec:	strd	r6, [sp, #72]	; 0x48
   317f0:	strd	r6, [sp, #80]	; 0x50
   317f4:	strd	r6, [sp, #88]	; 0x58
   317f8:	strd	r6, [sp, #96]	; 0x60
   317fc:	strd	r6, [sp, #104]	; 0x68
   31800:	strd	r6, [sp, #112]	; 0x70
   31804:	beq	319b0 <__assert_fail@plt+0x206c4>
   31808:	mov	sl, r2
   3180c:	movw	r5, #37188	; 0x9144
   31810:	movt	r5, #4
   31814:	str	r0, [sp, #72]	; 0x48
   31818:	mov	r9, r1
   3181c:	ldrd	r2, [sp, #72]	; 0x48
   31820:	strd	r2, [sp, #24]
   31824:	strd	r6, [sp, #32]
   31828:	strd	r6, [sp, #40]	; 0x28
   3182c:	strd	r6, [sp, #48]	; 0x30
   31830:	strd	r6, [sp, #56]	; 0x38
   31834:	strd	r6, [sp, #64]	; 0x40
   31838:	bl	111c0 <__errno_location@plt>
   3183c:	mov	r7, r0
   31840:	ldr	r4, [r5]
   31844:	ldr	r2, [r5, #4]
   31848:	ldr	fp, [r0]
   3184c:	cmp	r2, #0
   31850:	bgt	318ac <__assert_fail@plt+0x205c0>
   31854:	add	r3, r5, #8
   31858:	str	r2, [sp, #72]	; 0x48
   3185c:	rsb	r2, r2, #1
   31860:	cmp	r4, r3
   31864:	beq	31984 <__assert_fail@plt+0x20698>
   31868:	mov	r3, #8
   3186c:	mov	r0, r4
   31870:	add	r1, sp, #72	; 0x48
   31874:	str	r3, [sp]
   31878:	mvn	r3, #-2147483648	; 0x80000000
   3187c:	bl	334dc <__assert_fail@plt+0x221f0>
   31880:	mov	r4, r0
   31884:	str	r0, [r5]
   31888:	ldr	r0, [r5, #4]
   3188c:	mov	r1, #0
   31890:	ldr	r2, [sp, #72]	; 0x48
   31894:	sub	r2, r2, r0
   31898:	add	r0, r4, r0, lsl #3
   3189c:	lsl	r2, r2, #3
   318a0:	bl	111f0 <memset@plt>
   318a4:	ldr	r3, [sp, #72]	; 0x48
   318a8:	str	r3, [r5, #4]
   318ac:	ldr	ip, [sp, #24]
   318b0:	add	r0, sp, #32
   318b4:	mov	r3, sl
   318b8:	mov	r2, r9
   318bc:	ldr	r6, [sp, #28]
   318c0:	ldr	r8, [r4]
   318c4:	ldr	r5, [r4, #4]
   318c8:	str	ip, [sp]
   318cc:	orr	r6, r6, #1
   318d0:	ldr	ip, [sp, #64]	; 0x40
   318d4:	mov	r1, r8
   318d8:	str	r6, [sp, #4]
   318dc:	ldr	lr, [sp, #68]	; 0x44
   318e0:	str	r0, [sp, #8]
   318e4:	mov	r0, r5
   318e8:	str	ip, [sp, #12]
   318ec:	str	lr, [sp, #16]
   318f0:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   318f4:	cmp	r8, r0
   318f8:	bhi	31960 <__assert_fail@plt+0x20674>
   318fc:	add	r8, r0, #1
   31900:	movw	r3, #37340	; 0x91dc
   31904:	movt	r3, #4
   31908:	cmp	r5, r3
   3190c:	str	r8, [r4]
   31910:	beq	3191c <__assert_fail@plt+0x20630>
   31914:	mov	r0, r5
   31918:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   3191c:	mov	r0, r8
   31920:	bl	33238 <__assert_fail@plt+0x21f4c>
   31924:	ldr	lr, [sp, #24]
   31928:	mov	r1, r8
   3192c:	mov	r3, sl
   31930:	mov	r2, r9
   31934:	mov	r5, r0
   31938:	ldr	r8, [sp, #64]	; 0x40
   3193c:	ldr	ip, [sp, #68]	; 0x44
   31940:	str	r0, [r4, #4]
   31944:	str	lr, [sp]
   31948:	add	lr, sp, #32
   3194c:	str	r6, [sp, #4]
   31950:	str	lr, [sp, #8]
   31954:	str	r8, [sp, #12]
   31958:	str	ip, [sp, #16]
   3195c:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31960:	mov	r0, r5
   31964:	str	fp, [r7]
   31968:	add	sp, sp, #124	; 0x7c
   3196c:	ldrd	r4, [sp]
   31970:	ldrd	r6, [sp, #8]
   31974:	ldrd	r8, [sp, #16]
   31978:	ldrd	sl, [sp, #24]
   3197c:	add	sp, sp, #32
   31980:	pop	{pc}		; (ldr pc, [sp], #4)
   31984:	mov	r0, #8
   31988:	mvn	r3, #-2147483648	; 0x80000000
   3198c:	add	r1, sp, #72	; 0x48
   31990:	str	r0, [sp]
   31994:	mov	r0, #0
   31998:	bl	334dc <__assert_fail@plt+0x221f0>
   3199c:	ldrd	r2, [r5, #8]
   319a0:	mov	r4, r0
   319a4:	str	r0, [r5]
   319a8:	strd	r2, [r0]
   319ac:	b	31888 <__assert_fail@plt+0x2059c>
   319b0:	bl	112c8 <abort@plt>
   319b4:	ldr	r3, [pc, #492]	; 31ba8 <__assert_fail@plt+0x208bc>
   319b8:	lsr	ip, r2, #5
   319bc:	and	r2, r2, #31
   319c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   319c4:	movw	r5, #37188	; 0x9144
   319c8:	movt	r5, #4
   319cc:	strd	r6, [sp, #8]
   319d0:	strd	r8, [sp, #16]
   319d4:	strd	sl, [sp, #24]
   319d8:	mov	sl, r0
   319dc:	mov	fp, r1
   319e0:	ldrd	r0, [r3]
   319e4:	str	lr, [sp, #32]
   319e8:	sub	sp, sp, #92	; 0x5c
   319ec:	ldrd	r8, [r3, #8]
   319f0:	add	r6, sp, #48	; 0x30
   319f4:	strd	r0, [sp, #40]	; 0x28
   319f8:	ldrd	r0, [r3, #16]
   319fc:	strd	r8, [sp, #48]	; 0x30
   31a00:	ldrd	r8, [r3, #24]
   31a04:	strd	r0, [sp, #56]	; 0x38
   31a08:	ldrd	r0, [r3, #32]
   31a0c:	strd	r8, [sp, #64]	; 0x40
   31a10:	ldrd	r8, [r3, #40]	; 0x28
   31a14:	strd	r0, [sp, #72]	; 0x48
   31a18:	strd	r8, [sp, #80]	; 0x50
   31a1c:	ldr	r3, [r6, ip, lsl #2]
   31a20:	mvn	r1, r3, lsr r2
   31a24:	and	r1, r1, #1
   31a28:	eor	r2, r3, r1, lsl r2
   31a2c:	str	r2, [r6, ip, lsl #2]
   31a30:	bl	111c0 <__errno_location@plt>
   31a34:	ldr	r3, [r0]
   31a38:	mov	r8, r0
   31a3c:	ldr	r2, [r5, #4]
   31a40:	ldr	r4, [r5]
   31a44:	str	r3, [sp, #28]
   31a48:	cmp	r2, #0
   31a4c:	bgt	31aa8 <__assert_fail@plt+0x207bc>
   31a50:	add	r3, r5, #8
   31a54:	str	r2, [sp, #36]	; 0x24
   31a58:	rsb	r2, r2, #1
   31a5c:	cmp	r4, r3
   31a60:	beq	31b7c <__assert_fail@plt+0x20890>
   31a64:	mov	r1, #8
   31a68:	mov	r0, r4
   31a6c:	mvn	r3, #-2147483648	; 0x80000000
   31a70:	str	r1, [sp]
   31a74:	add	r1, sp, #36	; 0x24
   31a78:	bl	334dc <__assert_fail@plt+0x221f0>
   31a7c:	mov	r4, r0
   31a80:	str	r0, [r5]
   31a84:	ldr	r0, [r5, #4]
   31a88:	mov	r1, #0
   31a8c:	ldr	r2, [sp, #36]	; 0x24
   31a90:	sub	r2, r2, r0
   31a94:	add	r0, r4, r0, lsl #3
   31a98:	lsl	r2, r2, #3
   31a9c:	bl	111f0 <memset@plt>
   31aa0:	ldr	r3, [sp, #36]	; 0x24
   31aa4:	str	r3, [r5, #4]
   31aa8:	ldr	ip, [sp, #40]	; 0x28
   31aac:	mov	r3, fp
   31ab0:	mov	r2, sl
   31ab4:	ldr	r7, [sp, #44]	; 0x2c
   31ab8:	ldr	r9, [r4]
   31abc:	ldr	r5, [r4, #4]
   31ac0:	str	ip, [sp]
   31ac4:	orr	r7, r7, #1
   31ac8:	ldr	ip, [sp, #80]	; 0x50
   31acc:	mov	r1, r9
   31ad0:	str	r7, [sp, #4]
   31ad4:	ldr	lr, [sp, #84]	; 0x54
   31ad8:	mov	r0, r5
   31adc:	str	r6, [sp, #8]
   31ae0:	str	ip, [sp, #12]
   31ae4:	str	lr, [sp, #16]
   31ae8:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31aec:	cmp	r9, r0
   31af0:	bhi	31b54 <__assert_fail@plt+0x20868>
   31af4:	add	r9, r0, #1
   31af8:	movw	r3, #37340	; 0x91dc
   31afc:	movt	r3, #4
   31b00:	cmp	r5, r3
   31b04:	str	r9, [r4]
   31b08:	beq	31b14 <__assert_fail@plt+0x20828>
   31b0c:	mov	r0, r5
   31b10:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   31b14:	mov	r0, r9
   31b18:	bl	33238 <__assert_fail@plt+0x21f4c>
   31b1c:	mov	r1, r9
   31b20:	ldr	ip, [sp, #40]	; 0x28
   31b24:	mov	r3, fp
   31b28:	mov	r2, sl
   31b2c:	mov	r5, r0
   31b30:	ldr	r9, [sp, #80]	; 0x50
   31b34:	ldr	lr, [sp, #84]	; 0x54
   31b38:	str	r0, [r4, #4]
   31b3c:	str	ip, [sp]
   31b40:	str	r7, [sp, #4]
   31b44:	str	r6, [sp, #8]
   31b48:	str	r9, [sp, #12]
   31b4c:	str	lr, [sp, #16]
   31b50:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31b54:	ldr	r3, [sp, #28]
   31b58:	mov	r0, r5
   31b5c:	str	r3, [r8]
   31b60:	add	sp, sp, #92	; 0x5c
   31b64:	ldrd	r4, [sp]
   31b68:	ldrd	r6, [sp, #8]
   31b6c:	ldrd	r8, [sp, #16]
   31b70:	ldrd	sl, [sp, #24]
   31b74:	add	sp, sp, #32
   31b78:	pop	{pc}		; (ldr pc, [sp], #4)
   31b7c:	mov	r0, #8
   31b80:	mvn	r3, #-2147483648	; 0x80000000
   31b84:	add	r1, sp, #36	; 0x24
   31b88:	str	r0, [sp]
   31b8c:	mov	r0, #0
   31b90:	bl	334dc <__assert_fail@plt+0x221f0>
   31b94:	ldrd	r2, [r5, #8]
   31b98:	mov	r4, r0
   31b9c:	str	r0, [r5]
   31ba0:	strd	r2, [r0]
   31ba4:	b	31a84 <__assert_fail@plt+0x20798>
   31ba8:	ldrdeq	r9, [r4], -ip
   31bac:	ldr	ip, [pc, #476]	; 31d90 <__assert_fail@plt+0x20aa4>
   31bb0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   31bb4:	movw	r4, #37188	; 0x9144
   31bb8:	movt	r4, #4
   31bbc:	ldrd	r2, [ip, #8]
   31bc0:	strd	r6, [sp, #8]
   31bc4:	lsr	r7, r1, #5
   31bc8:	mov	r6, r0
   31bcc:	strd	r8, [sp, #16]
   31bd0:	str	lr, [sp, #32]
   31bd4:	and	lr, r1, #31
   31bd8:	ldrd	r0, [ip]
   31bdc:	strd	sl, [sp, #24]
   31be0:	sub	sp, sp, #84	; 0x54
   31be4:	add	r5, sp, #40	; 0x28
   31be8:	strd	r0, [sp, #32]
   31bec:	strd	r2, [sp, #40]	; 0x28
   31bf0:	ldrd	r0, [ip, #16]
   31bf4:	ldrd	r2, [ip, #24]
   31bf8:	strd	r0, [sp, #48]	; 0x30
   31bfc:	ldrd	r0, [ip, #32]
   31c00:	strd	r2, [sp, #56]	; 0x38
   31c04:	ldrd	r2, [ip, #40]	; 0x28
   31c08:	strd	r0, [sp, #64]	; 0x40
   31c0c:	strd	r2, [sp, #72]	; 0x48
   31c10:	ldr	r1, [r5, r7, lsl #2]
   31c14:	mvn	r3, r1, lsr lr
   31c18:	and	r3, r3, #1
   31c1c:	eor	r1, r1, r3, lsl lr
   31c20:	str	r1, [r5, r7, lsl #2]
   31c24:	bl	111c0 <__errno_location@plt>
   31c28:	mov	r9, r0
   31c2c:	ldr	sl, [r0]
   31c30:	ldr	r2, [r4, #4]
   31c34:	ldr	r7, [r4]
   31c38:	cmp	r2, #0
   31c3c:	bgt	31c98 <__assert_fail@plt+0x209ac>
   31c40:	add	r3, r4, #8
   31c44:	str	r2, [sp, #28]
   31c48:	rsb	r2, r2, #1
   31c4c:	cmp	r7, r3
   31c50:	beq	31d64 <__assert_fail@plt+0x20a78>
   31c54:	mov	r1, #8
   31c58:	mov	r0, r7
   31c5c:	mvn	r3, #-2147483648	; 0x80000000
   31c60:	str	r1, [sp]
   31c64:	add	r1, sp, #28
   31c68:	bl	334dc <__assert_fail@plt+0x221f0>
   31c6c:	mov	r7, r0
   31c70:	str	r0, [r4]
   31c74:	ldr	r0, [r4, #4]
   31c78:	mov	r1, #0
   31c7c:	ldr	r2, [sp, #28]
   31c80:	sub	r2, r2, r0
   31c84:	add	r0, r7, r0, lsl #3
   31c88:	lsl	r2, r2, #3
   31c8c:	bl	111f0 <memset@plt>
   31c90:	ldr	r3, [sp, #28]
   31c94:	str	r3, [r4, #4]
   31c98:	ldr	ip, [sp, #32]
   31c9c:	mvn	r3, #0
   31ca0:	mov	r2, r6
   31ca4:	ldr	r8, [sp, #36]	; 0x24
   31ca8:	ldr	fp, [r7]
   31cac:	ldr	r4, [r7, #4]
   31cb0:	str	ip, [sp]
   31cb4:	orr	r8, r8, #1
   31cb8:	ldr	ip, [sp, #72]	; 0x48
   31cbc:	mov	r1, fp
   31cc0:	str	r8, [sp, #4]
   31cc4:	ldr	lr, [sp, #76]	; 0x4c
   31cc8:	mov	r0, r4
   31ccc:	str	r5, [sp, #8]
   31cd0:	str	ip, [sp, #12]
   31cd4:	str	lr, [sp, #16]
   31cd8:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31cdc:	cmp	fp, r0
   31ce0:	bhi	31d40 <__assert_fail@plt+0x20a54>
   31ce4:	add	fp, r0, #1
   31ce8:	movw	r3, #37340	; 0x91dc
   31cec:	movt	r3, #4
   31cf0:	cmp	r4, r3
   31cf4:	str	fp, [r7]
   31cf8:	beq	31d04 <__assert_fail@plt+0x20a18>
   31cfc:	mov	r0, r4
   31d00:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   31d04:	mov	r0, fp
   31d08:	bl	33238 <__assert_fail@plt+0x21f4c>
   31d0c:	ldr	r3, [sp, #32]
   31d10:	mov	r2, r6
   31d14:	mov	r1, fp
   31d18:	mov	r4, r0
   31d1c:	ldr	lr, [sp, #72]	; 0x48
   31d20:	ldr	ip, [sp, #76]	; 0x4c
   31d24:	str	r0, [r7, #4]
   31d28:	stm	sp, {r3, r8}
   31d2c:	mvn	r3, #0
   31d30:	str	r5, [sp, #8]
   31d34:	str	lr, [sp, #12]
   31d38:	str	ip, [sp, #16]
   31d3c:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31d40:	mov	r0, r4
   31d44:	str	sl, [r9]
   31d48:	add	sp, sp, #84	; 0x54
   31d4c:	ldrd	r4, [sp]
   31d50:	ldrd	r6, [sp, #8]
   31d54:	ldrd	r8, [sp, #16]
   31d58:	ldrd	sl, [sp, #24]
   31d5c:	add	sp, sp, #32
   31d60:	pop	{pc}		; (ldr pc, [sp], #4)
   31d64:	mov	r0, #8
   31d68:	mvn	r3, #-2147483648	; 0x80000000
   31d6c:	add	r1, sp, #28
   31d70:	str	r0, [sp]
   31d74:	mov	r0, #0
   31d78:	bl	334dc <__assert_fail@plt+0x221f0>
   31d7c:	ldrd	r2, [r4, #8]
   31d80:	mov	r7, r0
   31d84:	str	r0, [r4]
   31d88:	strd	r2, [r0]
   31d8c:	b	31c74 <__assert_fail@plt+0x20988>
   31d90:	ldrdeq	r9, [r4], -ip
   31d94:	ldr	ip, [pc, #472]	; 31f74 <__assert_fail@plt+0x20c88>
   31d98:	strd	r4, [sp, #-36]!	; 0xffffffdc
   31d9c:	mov	r5, r0
   31da0:	movw	r4, #37188	; 0x9144
   31da4:	movt	r4, #4
   31da8:	ldrd	r2, [ip]
   31dac:	ldrd	r0, [ip, #8]
   31db0:	strd	r6, [sp, #8]
   31db4:	strd	r8, [sp, #16]
   31db8:	strd	sl, [sp, #24]
   31dbc:	str	lr, [sp, #32]
   31dc0:	sub	sp, sp, #84	; 0x54
   31dc4:	strd	r2, [sp, #32]
   31dc8:	strd	r0, [sp, #40]	; 0x28
   31dcc:	ldr	r6, [sp, #44]	; 0x2c
   31dd0:	ldrd	r2, [ip, #16]
   31dd4:	ldrd	r0, [ip, #24]
   31dd8:	mvn	lr, r6
   31ddc:	and	lr, lr, #67108864	; 0x4000000
   31de0:	eor	lr, lr, r6
   31de4:	ldrd	r6, [ip, #40]	; 0x28
   31de8:	strd	r2, [sp, #48]	; 0x30
   31dec:	ldrd	r2, [ip, #32]
   31df0:	str	lr, [sp, #44]	; 0x2c
   31df4:	strd	r0, [sp, #56]	; 0x38
   31df8:	strd	r2, [sp, #64]	; 0x40
   31dfc:	strd	r6, [sp, #72]	; 0x48
   31e00:	bl	111c0 <__errno_location@plt>
   31e04:	mov	r8, r0
   31e08:	ldr	r9, [r0]
   31e0c:	ldr	r2, [r4, #4]
   31e10:	ldr	r6, [r4]
   31e14:	cmp	r2, #0
   31e18:	bgt	31e74 <__assert_fail@plt+0x20b88>
   31e1c:	add	r3, r4, #8
   31e20:	str	r2, [sp, #28]
   31e24:	rsb	r2, r2, #1
   31e28:	cmp	r6, r3
   31e2c:	beq	31f48 <__assert_fail@plt+0x20c5c>
   31e30:	mov	r1, #8
   31e34:	mov	r0, r6
   31e38:	mvn	r3, #-2147483648	; 0x80000000
   31e3c:	str	r1, [sp]
   31e40:	add	r1, sp, #28
   31e44:	bl	334dc <__assert_fail@plt+0x221f0>
   31e48:	mov	r6, r0
   31e4c:	str	r0, [r4]
   31e50:	ldr	r0, [r4, #4]
   31e54:	mov	r1, #0
   31e58:	ldr	r2, [sp, #28]
   31e5c:	sub	r2, r2, r0
   31e60:	add	r0, r6, r0, lsl #3
   31e64:	lsl	r2, r2, #3
   31e68:	bl	111f0 <memset@plt>
   31e6c:	ldr	r3, [sp, #28]
   31e70:	str	r3, [r4, #4]
   31e74:	ldr	sl, [r6]
   31e78:	add	r0, sp, #40	; 0x28
   31e7c:	mvn	r3, #0
   31e80:	mov	r2, r5
   31e84:	ldr	r7, [sp, #36]	; 0x24
   31e88:	ldr	r4, [r6, #4]
   31e8c:	mov	r1, sl
   31e90:	str	r0, [sp, #8]
   31e94:	ldr	lr, [sp, #32]
   31e98:	orr	r7, r7, #1
   31e9c:	ldr	ip, [sp, #72]	; 0x48
   31ea0:	mov	r0, r4
   31ea4:	ldr	fp, [sp, #76]	; 0x4c
   31ea8:	str	lr, [sp]
   31eac:	str	r7, [sp, #4]
   31eb0:	str	ip, [sp, #12]
   31eb4:	str	fp, [sp, #16]
   31eb8:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31ebc:	cmp	sl, r0
   31ec0:	bhi	31f24 <__assert_fail@plt+0x20c38>
   31ec4:	add	sl, r0, #1
   31ec8:	movw	r3, #37340	; 0x91dc
   31ecc:	movt	r3, #4
   31ed0:	cmp	r4, r3
   31ed4:	str	sl, [r6]
   31ed8:	beq	31ee4 <__assert_fail@plt+0x20bf8>
   31edc:	mov	r0, r4
   31ee0:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   31ee4:	mov	r0, sl
   31ee8:	bl	33238 <__assert_fail@plt+0x21f4c>
   31eec:	ldr	r3, [sp, #32]
   31ef0:	mov	r2, r5
   31ef4:	add	r5, sp, #40	; 0x28
   31ef8:	mov	r1, sl
   31efc:	mov	r4, r0
   31f00:	ldr	lr, [sp, #72]	; 0x48
   31f04:	ldr	ip, [sp, #76]	; 0x4c
   31f08:	str	r0, [r6, #4]
   31f0c:	stm	sp, {r3, r7}
   31f10:	mvn	r3, #0
   31f14:	str	r5, [sp, #8]
   31f18:	str	lr, [sp, #12]
   31f1c:	str	ip, [sp, #16]
   31f20:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   31f24:	mov	r0, r4
   31f28:	str	r9, [r8]
   31f2c:	add	sp, sp, #84	; 0x54
   31f30:	ldrd	r4, [sp]
   31f34:	ldrd	r6, [sp, #8]
   31f38:	ldrd	r8, [sp, #16]
   31f3c:	ldrd	sl, [sp, #24]
   31f40:	add	sp, sp, #32
   31f44:	pop	{pc}		; (ldr pc, [sp], #4)
   31f48:	mov	r0, #8
   31f4c:	mvn	r3, #-2147483648	; 0x80000000
   31f50:	add	r1, sp, #28
   31f54:	str	r0, [sp]
   31f58:	mov	r0, #0
   31f5c:	bl	334dc <__assert_fail@plt+0x221f0>
   31f60:	ldrd	r2, [r4, #8]
   31f64:	mov	r6, r0
   31f68:	str	r0, [r4]
   31f6c:	strd	r2, [r0]
   31f70:	b	31e50 <__assert_fail@plt+0x20b64>
   31f74:	ldrdeq	r9, [r4], -ip
   31f78:	ldr	ip, [pc, #480]	; 32160 <__assert_fail@plt+0x20e74>
   31f7c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   31f80:	mov	r5, r0
   31f84:	movw	r4, #37188	; 0x9144
   31f88:	movt	r4, #4
   31f8c:	ldrd	r2, [ip]
   31f90:	strd	r6, [sp, #8]
   31f94:	mov	r6, r1
   31f98:	ldrd	r0, [ip, #8]
   31f9c:	strd	r8, [sp, #16]
   31fa0:	strd	sl, [sp, #24]
   31fa4:	str	lr, [sp, #32]
   31fa8:	sub	sp, sp, #84	; 0x54
   31fac:	ldrd	r8, [ip, #40]	; 0x28
   31fb0:	strd	r2, [sp, #32]
   31fb4:	strd	r0, [sp, #40]	; 0x28
   31fb8:	ldrd	r2, [ip, #16]
   31fbc:	ldr	r7, [sp, #44]	; 0x2c
   31fc0:	ldrd	r0, [ip, #24]
   31fc4:	strd	r2, [sp, #48]	; 0x30
   31fc8:	ldrd	r2, [ip, #32]
   31fcc:	mvn	lr, r7
   31fd0:	and	lr, lr, #67108864	; 0x4000000
   31fd4:	eor	lr, lr, r7
   31fd8:	str	lr, [sp, #44]	; 0x2c
   31fdc:	strd	r0, [sp, #56]	; 0x38
   31fe0:	strd	r2, [sp, #64]	; 0x40
   31fe4:	strd	r8, [sp, #72]	; 0x48
   31fe8:	bl	111c0 <__errno_location@plt>
   31fec:	mov	r9, r0
   31ff0:	ldr	sl, [r0]
   31ff4:	ldr	r2, [r4, #4]
   31ff8:	ldr	r7, [r4]
   31ffc:	cmp	r2, #0
   32000:	bgt	3205c <__assert_fail@plt+0x20d70>
   32004:	add	r3, r4, #8
   32008:	str	r2, [sp, #28]
   3200c:	rsb	r2, r2, #1
   32010:	cmp	r7, r3
   32014:	beq	32134 <__assert_fail@plt+0x20e48>
   32018:	mov	r1, #8
   3201c:	mov	r0, r7
   32020:	mvn	r3, #-2147483648	; 0x80000000
   32024:	str	r1, [sp]
   32028:	add	r1, sp, #28
   3202c:	bl	334dc <__assert_fail@plt+0x221f0>
   32030:	mov	r7, r0
   32034:	str	r0, [r4]
   32038:	ldr	r0, [r4, #4]
   3203c:	mov	r1, #0
   32040:	ldr	r2, [sp, #28]
   32044:	sub	r2, r2, r0
   32048:	add	r0, r7, r0, lsl #3
   3204c:	lsl	r2, r2, #3
   32050:	bl	111f0 <memset@plt>
   32054:	ldr	r3, [sp, #28]
   32058:	str	r3, [r4, #4]
   3205c:	ldr	ip, [sp, #32]
   32060:	add	r0, sp, #40	; 0x28
   32064:	mov	r3, r6
   32068:	mov	r2, r5
   3206c:	ldr	r8, [sp, #36]	; 0x24
   32070:	ldr	fp, [r7]
   32074:	ldr	r4, [r7, #4]
   32078:	str	ip, [sp]
   3207c:	orr	r8, r8, #1
   32080:	ldr	ip, [sp, #72]	; 0x48
   32084:	mov	r1, fp
   32088:	str	r8, [sp, #4]
   3208c:	ldr	lr, [sp, #76]	; 0x4c
   32090:	str	r0, [sp, #8]
   32094:	mov	r0, r4
   32098:	str	ip, [sp, #12]
   3209c:	str	lr, [sp, #16]
   320a0:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   320a4:	cmp	fp, r0
   320a8:	bhi	32110 <__assert_fail@plt+0x20e24>
   320ac:	add	fp, r0, #1
   320b0:	movw	r3, #37340	; 0x91dc
   320b4:	movt	r3, #4
   320b8:	cmp	r4, r3
   320bc:	str	fp, [r7]
   320c0:	beq	320cc <__assert_fail@plt+0x20de0>
   320c4:	mov	r0, r4
   320c8:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   320cc:	mov	r0, fp
   320d0:	bl	33238 <__assert_fail@plt+0x21f4c>
   320d4:	ldr	lr, [sp, #32]
   320d8:	mov	r2, r5
   320dc:	mov	r3, r6
   320e0:	mov	r1, fp
   320e4:	mov	r4, r0
   320e8:	ldr	r5, [sp, #72]	; 0x48
   320ec:	ldr	ip, [sp, #76]	; 0x4c
   320f0:	str	r0, [r7, #4]
   320f4:	str	lr, [sp]
   320f8:	add	lr, sp, #40	; 0x28
   320fc:	str	r8, [sp, #4]
   32100:	str	lr, [sp, #8]
   32104:	str	r5, [sp, #12]
   32108:	str	ip, [sp, #16]
   3210c:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   32110:	mov	r0, r4
   32114:	str	sl, [r9]
   32118:	add	sp, sp, #84	; 0x54
   3211c:	ldrd	r4, [sp]
   32120:	ldrd	r6, [sp, #8]
   32124:	ldrd	r8, [sp, #16]
   32128:	ldrd	sl, [sp, #24]
   3212c:	add	sp, sp, #32
   32130:	pop	{pc}		; (ldr pc, [sp], #4)
   32134:	mov	r0, #8
   32138:	mvn	r3, #-2147483648	; 0x80000000
   3213c:	add	r1, sp, #28
   32140:	str	r0, [sp]
   32144:	mov	r0, #0
   32148:	bl	334dc <__assert_fail@plt+0x221f0>
   3214c:	ldrd	r2, [r4, #8]
   32150:	mov	r7, r0
   32154:	str	r0, [r4]
   32158:	strd	r2, [r0]
   3215c:	b	32038 <__assert_fail@plt+0x20d4c>
   32160:	ldrdeq	r9, [r4], -ip
   32164:	strd	r4, [sp, #-12]!
   32168:	mov	r4, #0
   3216c:	mov	r5, #0
   32170:	str	lr, [sp, #8]
   32174:	sub	sp, sp, #100	; 0x64
   32178:	cmp	r1, #10
   3217c:	strd	r4, [sp]
   32180:	strd	r4, [sp, #8]
   32184:	strd	r4, [sp, #16]
   32188:	strd	r4, [sp, #24]
   3218c:	strd	r4, [sp, #32]
   32190:	strd	r4, [sp, #40]	; 0x28
   32194:	beq	321c4 <__assert_fail@plt+0x20ed8>
   32198:	mov	ip, #67108864	; 0x4000000
   3219c:	mov	r3, sp
   321a0:	str	r1, [sp]
   321a4:	mov	r1, r2
   321a8:	mvn	r2, #0
   321ac:	str	ip, [sp, #12]
   321b0:	bl	30bb0 <__assert_fail@plt+0x1f8c4>
   321b4:	add	sp, sp, #100	; 0x64
   321b8:	ldrd	r4, [sp]
   321bc:	add	sp, sp, #8
   321c0:	pop	{pc}		; (ldr pc, [sp], #4)
   321c4:	bl	112c8 <abort@plt>
   321c8:	ldr	ip, [pc, #156]	; 3226c <__assert_fail@plt+0x20f80>
   321cc:	cmp	r2, #0
   321d0:	cmpne	r1, #0
   321d4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   321d8:	strd	r6, [sp, #8]
   321dc:	mov	r6, r2
   321e0:	str	r8, [sp, #16]
   321e4:	mov	r8, r3
   321e8:	strd	sl, [sp, #20]
   321ec:	ldrd	r4, [ip]
   321f0:	str	lr, [sp, #28]
   321f4:	sub	sp, sp, #48	; 0x30
   321f8:	mov	lr, #10
   321fc:	ldrd	r2, [ip, #8]
   32200:	ldrd	sl, [ip, #16]
   32204:	strd	r4, [sp]
   32208:	ldrd	r4, [ip, #32]
   3220c:	str	lr, [sp]
   32210:	strd	r2, [sp, #8]
   32214:	strd	sl, [sp, #16]
   32218:	ldrd	r2, [ip, #24]
   3221c:	ldrd	sl, [ip, #40]	; 0x28
   32220:	strd	r2, [sp, #24]
   32224:	strd	r4, [sp, #32]
   32228:	strd	sl, [sp, #40]	; 0x28
   3222c:	beq	32268 <__assert_fail@plt+0x20f7c>
   32230:	mov	r7, r1
   32234:	mov	r3, sp
   32238:	mov	r1, r8
   3223c:	mvn	r2, #0
   32240:	str	r7, [sp, #40]	; 0x28
   32244:	str	r6, [sp, #44]	; 0x2c
   32248:	bl	30bb0 <__assert_fail@plt+0x1f8c4>
   3224c:	add	sp, sp, #48	; 0x30
   32250:	ldrd	r4, [sp]
   32254:	ldrd	r6, [sp, #8]
   32258:	ldr	r8, [sp, #16]
   3225c:	ldrd	sl, [sp, #20]
   32260:	add	sp, sp, #28
   32264:	pop	{pc}		; (ldr pc, [sp], #4)
   32268:	bl	112c8 <abort@plt>
   3226c:	ldrdeq	r9, [r4], -ip
   32270:	ldr	ip, [pc, #156]	; 32314 <__assert_fail@plt+0x21028>
   32274:	cmp	r2, #0
   32278:	cmpne	r1, #0
   3227c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   32280:	strd	r6, [sp, #8]
   32284:	mov	r6, r2
   32288:	str	r8, [sp, #16]
   3228c:	mov	r8, r3
   32290:	strd	sl, [sp, #20]
   32294:	ldrd	r4, [ip]
   32298:	str	lr, [sp, #28]
   3229c:	sub	sp, sp, #48	; 0x30
   322a0:	mov	lr, #10
   322a4:	ldrd	r2, [ip, #8]
   322a8:	ldrd	sl, [ip, #16]
   322ac:	strd	r4, [sp]
   322b0:	ldrd	r4, [ip, #32]
   322b4:	str	lr, [sp]
   322b8:	strd	r2, [sp, #8]
   322bc:	strd	sl, [sp, #16]
   322c0:	ldrd	r2, [ip, #24]
   322c4:	ldrd	sl, [ip, #40]	; 0x28
   322c8:	strd	r2, [sp, #24]
   322cc:	strd	r4, [sp, #32]
   322d0:	strd	sl, [sp, #40]	; 0x28
   322d4:	beq	32310 <__assert_fail@plt+0x21024>
   322d8:	ldr	r2, [sp, #80]	; 0x50
   322dc:	mov	r7, r1
   322e0:	mov	r3, sp
   322e4:	mov	r1, r8
   322e8:	str	r7, [sp, #40]	; 0x28
   322ec:	str	r6, [sp, #44]	; 0x2c
   322f0:	bl	30bb0 <__assert_fail@plt+0x1f8c4>
   322f4:	add	sp, sp, #48	; 0x30
   322f8:	ldrd	r4, [sp]
   322fc:	ldrd	r6, [sp, #8]
   32300:	ldr	r8, [sp, #16]
   32304:	ldrd	sl, [sp, #20]
   32308:	add	sp, sp, #28
   3230c:	pop	{pc}		; (ldr pc, [sp], #4)
   32310:	bl	112c8 <abort@plt>
   32314:	ldrdeq	r9, [r4], -ip
   32318:	ldr	ip, [pc, #512]	; 32520 <__assert_fail@plt+0x21234>
   3231c:	cmp	r0, #0
   32320:	strd	r4, [sp, #-36]!	; 0xffffffdc
   32324:	ldrd	r4, [ip, #16]
   32328:	strd	r6, [sp, #8]
   3232c:	clz	r6, r1
   32330:	mov	r7, r1
   32334:	strd	r8, [sp, #16]
   32338:	mov	r8, r0
   3233c:	lsr	r6, r6, #5
   32340:	strd	sl, [sp, #24]
   32344:	mov	fp, r2
   32348:	mov	sl, #10
   3234c:	ldrd	r2, [ip]
   32350:	moveq	r6, #1
   32354:	str	lr, [sp, #32]
   32358:	sub	sp, sp, #92	; 0x5c
   3235c:	cmp	r6, #0
   32360:	ldrd	r0, [ip, #8]
   32364:	strd	r2, [sp, #40]	; 0x28
   32368:	strd	r4, [sp, #56]	; 0x38
   3236c:	ldrd	r2, [ip, #24]
   32370:	strd	r0, [sp, #48]	; 0x30
   32374:	ldrd	r0, [ip, #32]
   32378:	str	sl, [sp, #40]	; 0x28
   3237c:	ldrd	r4, [ip, #40]	; 0x28
   32380:	strd	r2, [sp, #64]	; 0x40
   32384:	strd	r0, [sp, #72]	; 0x48
   32388:	strd	r4, [sp, #80]	; 0x50
   3238c:	bne	3251c <__assert_fail@plt+0x21230>
   32390:	movw	r5, #37188	; 0x9144
   32394:	movt	r5, #4
   32398:	str	r8, [sp, #80]	; 0x50
   3239c:	str	r7, [sp, #84]	; 0x54
   323a0:	bl	111c0 <__errno_location@plt>
   323a4:	ldr	r3, [r0]
   323a8:	mov	r9, r0
   323ac:	ldr	r2, [r5, #4]
   323b0:	ldr	r4, [r5]
   323b4:	str	r3, [sp, #28]
   323b8:	cmp	r2, #0
   323bc:	movgt	r1, sl
   323c0:	bgt	32428 <__assert_fail@plt+0x2113c>
   323c4:	add	r3, r5, #8
   323c8:	str	r2, [sp, #36]	; 0x24
   323cc:	rsb	r2, r2, #1
   323d0:	cmp	r4, r3
   323d4:	beq	324f0 <__assert_fail@plt+0x21204>
   323d8:	mov	r1, #8
   323dc:	mov	r0, r4
   323e0:	mvn	r3, #-2147483648	; 0x80000000
   323e4:	str	r1, [sp]
   323e8:	add	r1, sp, #36	; 0x24
   323ec:	bl	334dc <__assert_fail@plt+0x221f0>
   323f0:	mov	r4, r0
   323f4:	str	r0, [r5]
   323f8:	ldr	r0, [r5, #4]
   323fc:	mov	r1, #0
   32400:	ldr	r2, [sp, #36]	; 0x24
   32404:	sub	r2, r2, r0
   32408:	add	r0, r4, r0, lsl #3
   3240c:	lsl	r2, r2, #3
   32410:	bl	111f0 <memset@plt>
   32414:	ldr	r3, [sp, #36]	; 0x24
   32418:	ldr	r1, [sp, #40]	; 0x28
   3241c:	ldr	r8, [sp, #80]	; 0x50
   32420:	str	r3, [r5, #4]
   32424:	ldr	r7, [sp, #84]	; 0x54
   32428:	mvn	r3, #0
   3242c:	mov	r2, fp
   32430:	ldr	r6, [sp, #44]	; 0x2c
   32434:	ldr	sl, [r4]
   32438:	ldr	r5, [r4, #4]
   3243c:	orr	r6, r6, #1
   32440:	stm	sp, {r1, r6}
   32444:	add	r1, sp, #48	; 0x30
   32448:	str	r8, [sp, #12]
   3244c:	mov	r0, r5
   32450:	str	r1, [sp, #8]
   32454:	mov	r1, sl
   32458:	str	r7, [sp, #16]
   3245c:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   32460:	cmp	sl, r0
   32464:	bhi	324c8 <__assert_fail@plt+0x211dc>
   32468:	add	r7, r0, #1
   3246c:	movw	r3, #37340	; 0x91dc
   32470:	movt	r3, #4
   32474:	cmp	r5, r3
   32478:	str	r7, [r4]
   3247c:	beq	32488 <__assert_fail@plt+0x2119c>
   32480:	mov	r0, r5
   32484:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   32488:	mov	r0, r7
   3248c:	bl	33238 <__assert_fail@plt+0x21f4c>
   32490:	ldr	r3, [sp, #40]	; 0x28
   32494:	mov	r2, fp
   32498:	mov	r1, r7
   3249c:	mov	r5, r0
   324a0:	ldr	lr, [sp, #80]	; 0x50
   324a4:	ldr	ip, [sp, #84]	; 0x54
   324a8:	str	r0, [r4, #4]
   324ac:	add	r4, sp, #48	; 0x30
   324b0:	stm	sp, {r3, r6}
   324b4:	mvn	r3, #0
   324b8:	str	r4, [sp, #8]
   324bc:	str	lr, [sp, #12]
   324c0:	str	ip, [sp, #16]
   324c4:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   324c8:	ldr	r3, [sp, #28]
   324cc:	mov	r0, r5
   324d0:	str	r3, [r9]
   324d4:	add	sp, sp, #92	; 0x5c
   324d8:	ldrd	r4, [sp]
   324dc:	ldrd	r6, [sp, #8]
   324e0:	ldrd	r8, [sp, #16]
   324e4:	ldrd	sl, [sp, #24]
   324e8:	add	sp, sp, #32
   324ec:	pop	{pc}		; (ldr pc, [sp], #4)
   324f0:	mov	r1, #8
   324f4:	mvn	r3, #-2147483648	; 0x80000000
   324f8:	mov	r0, r6
   324fc:	str	r1, [sp]
   32500:	add	r1, sp, #36	; 0x24
   32504:	bl	334dc <__assert_fail@plt+0x221f0>
   32508:	ldrd	r2, [r5, #8]
   3250c:	mov	r4, r0
   32510:	str	r0, [r5]
   32514:	strd	r2, [r0]
   32518:	b	323f8 <__assert_fail@plt+0x2110c>
   3251c:	bl	112c8 <abort@plt>
   32520:	ldrdeq	r9, [r4], -ip
   32524:	ldr	ip, [pc, #536]	; 32744 <__assert_fail@plt+0x21458>
   32528:	cmp	r0, #0
   3252c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   32530:	ldrd	r4, [ip, #16]
   32534:	strd	r6, [sp, #8]
   32538:	mov	r6, r1
   3253c:	mov	r7, r0
   32540:	strd	r8, [sp, #16]
   32544:	mov	r9, #10
   32548:	strd	sl, [sp, #24]
   3254c:	mov	sl, r2
   32550:	mov	fp, r3
   32554:	str	lr, [sp, #32]
   32558:	clz	lr, r1
   3255c:	sub	sp, sp, #92	; 0x5c
   32560:	ldrd	r2, [ip]
   32564:	lsr	lr, lr, #5
   32568:	moveq	lr, #1
   3256c:	ldrd	r0, [ip, #8]
   32570:	cmp	lr, #0
   32574:	strd	r4, [sp, #56]	; 0x38
   32578:	ldrd	r4, [ip, #40]	; 0x28
   3257c:	str	lr, [sp, #28]
   32580:	strd	r2, [sp, #40]	; 0x28
   32584:	ldrd	r2, [ip, #24]
   32588:	strd	r0, [sp, #48]	; 0x30
   3258c:	ldrd	r0, [ip, #32]
   32590:	str	r9, [sp, #40]	; 0x28
   32594:	strd	r2, [sp, #64]	; 0x40
   32598:	strd	r4, [sp, #80]	; 0x50
   3259c:	strd	r0, [sp, #72]	; 0x48
   325a0:	bne	32740 <__assert_fail@plt+0x21454>
   325a4:	movw	r5, #37188	; 0x9144
   325a8:	movt	r5, #4
   325ac:	str	r7, [sp, #80]	; 0x50
   325b0:	str	r6, [sp, #84]	; 0x54
   325b4:	bl	111c0 <__errno_location@plt>
   325b8:	ldr	r3, [r0]
   325bc:	mov	r8, r0
   325c0:	ldr	r2, [r5, #4]
   325c4:	ldr	r4, [r5]
   325c8:	str	r3, [sp, #24]
   325cc:	cmp	r2, #0
   325d0:	movgt	r1, r9
   325d4:	bgt	3263c <__assert_fail@plt+0x21350>
   325d8:	add	r3, r5, #8
   325dc:	str	r2, [sp, #36]	; 0x24
   325e0:	rsb	r2, r2, #1
   325e4:	cmp	r4, r3
   325e8:	beq	32714 <__assert_fail@plt+0x21428>
   325ec:	mov	r1, #8
   325f0:	mov	r0, r4
   325f4:	mvn	r3, #-2147483648	; 0x80000000
   325f8:	str	r1, [sp]
   325fc:	add	r1, sp, #36	; 0x24
   32600:	bl	334dc <__assert_fail@plt+0x221f0>
   32604:	mov	r4, r0
   32608:	str	r0, [r5]
   3260c:	ldr	r0, [r5, #4]
   32610:	mov	r1, #0
   32614:	ldr	r2, [sp, #36]	; 0x24
   32618:	sub	r2, r2, r0
   3261c:	add	r0, r4, r0, lsl #3
   32620:	lsl	r2, r2, #3
   32624:	bl	111f0 <memset@plt>
   32628:	ldr	r3, [sp, #36]	; 0x24
   3262c:	ldr	r1, [sp, #40]	; 0x28
   32630:	ldr	r7, [sp, #80]	; 0x50
   32634:	str	r3, [r5, #4]
   32638:	ldr	r6, [sp, #84]	; 0x54
   3263c:	mov	r3, fp
   32640:	mov	r2, sl
   32644:	ldr	r0, [sp, #44]	; 0x2c
   32648:	ldr	r9, [r4]
   3264c:	ldr	r5, [r4, #4]
   32650:	orr	r0, r0, #1
   32654:	str	r1, [sp]
   32658:	add	r1, sp, #48	; 0x30
   3265c:	str	r0, [sp, #4]
   32660:	str	r1, [sp, #8]
   32664:	mov	r1, r9
   32668:	str	r7, [sp, #12]
   3266c:	str	r6, [sp, #16]
   32670:	str	r0, [sp, #28]
   32674:	mov	r0, r5
   32678:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   3267c:	cmp	r9, r0
   32680:	bhi	326ec <__assert_fail@plt+0x21400>
   32684:	add	r6, r0, #1
   32688:	movw	r3, #37340	; 0x91dc
   3268c:	movt	r3, #4
   32690:	cmp	r5, r3
   32694:	str	r6, [r4]
   32698:	beq	326a4 <__assert_fail@plt+0x213b8>
   3269c:	mov	r0, r5
   326a0:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   326a4:	mov	r0, r6
   326a8:	bl	33238 <__assert_fail@plt+0x21f4c>
   326ac:	ldr	lr, [sp, #40]	; 0x28
   326b0:	mov	r1, r6
   326b4:	mov	r3, fp
   326b8:	mov	r2, sl
   326bc:	mov	r5, r0
   326c0:	ldr	r6, [sp, #80]	; 0x50
   326c4:	ldr	ip, [sp, #84]	; 0x54
   326c8:	str	r0, [r4, #4]
   326cc:	str	lr, [sp]
   326d0:	ldr	lr, [sp, #28]
   326d4:	str	lr, [sp, #4]
   326d8:	add	lr, sp, #48	; 0x30
   326dc:	str	r6, [sp, #12]
   326e0:	str	lr, [sp, #8]
   326e4:	str	ip, [sp, #16]
   326e8:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   326ec:	ldr	r3, [sp, #24]
   326f0:	mov	r0, r5
   326f4:	str	r3, [r8]
   326f8:	add	sp, sp, #92	; 0x5c
   326fc:	ldrd	r4, [sp]
   32700:	ldrd	r6, [sp, #8]
   32704:	ldrd	r8, [sp, #16]
   32708:	ldrd	sl, [sp, #24]
   3270c:	add	sp, sp, #32
   32710:	pop	{pc}		; (ldr pc, [sp], #4)
   32714:	mov	r1, #8
   32718:	mvn	r3, #-2147483648	; 0x80000000
   3271c:	ldr	r0, [sp, #28]
   32720:	str	r1, [sp]
   32724:	add	r1, sp, #36	; 0x24
   32728:	bl	334dc <__assert_fail@plt+0x221f0>
   3272c:	ldrd	r2, [r5, #8]
   32730:	mov	r4, r0
   32734:	str	r0, [r5]
   32738:	strd	r2, [r0]
   3273c:	b	3260c <__assert_fail@plt+0x21320>
   32740:	bl	112c8 <abort@plt>
   32744:	ldrdeq	r9, [r4], -ip
   32748:	ldr	r3, [pc]	; 32750 <__assert_fail@plt+0x21464>
   3274c:	b	30bb0 <__assert_fail@plt+0x1f8c4>
   32750:	andeq	r9, r4, r4, asr r1
   32754:	strd	r4, [sp, #-36]!	; 0xffffffdc
   32758:	movw	r4, #37188	; 0x9144
   3275c:	movt	r4, #4
   32760:	strd	r6, [sp, #8]
   32764:	strd	r8, [sp, #16]
   32768:	strd	sl, [sp, #24]
   3276c:	mov	sl, r0
   32770:	mov	fp, r1
   32774:	str	lr, [sp, #32]
   32778:	sub	sp, sp, #44	; 0x2c
   3277c:	bl	111c0 <__errno_location@plt>
   32780:	ldr	r3, [r0]
   32784:	mov	r8, r0
   32788:	ldr	r2, [r4, #4]
   3278c:	ldr	r5, [r4]
   32790:	str	r3, [sp, #28]
   32794:	cmp	r2, #0
   32798:	bgt	327f4 <__assert_fail@plt+0x21508>
   3279c:	add	r3, r4, #8
   327a0:	str	r2, [sp, #36]	; 0x24
   327a4:	rsb	r2, r2, #1
   327a8:	cmp	r5, r3
   327ac:	beq	328d0 <__assert_fail@plt+0x215e4>
   327b0:	mov	r1, #8
   327b4:	mov	r0, r5
   327b8:	mvn	r3, #-2147483648	; 0x80000000
   327bc:	str	r1, [sp]
   327c0:	add	r1, sp, #36	; 0x24
   327c4:	bl	334dc <__assert_fail@plt+0x221f0>
   327c8:	mov	r5, r0
   327cc:	str	r0, [r4]
   327d0:	ldr	r0, [r4, #4]
   327d4:	mov	r1, #0
   327d8:	ldr	r2, [sp, #36]	; 0x24
   327dc:	sub	r2, r2, r0
   327e0:	add	r0, r5, r0, lsl #3
   327e4:	lsl	r2, r2, #3
   327e8:	bl	111f0 <memset@plt>
   327ec:	ldr	r3, [sp, #36]	; 0x24
   327f0:	str	r3, [r4, #4]
   327f4:	ldr	ip, [r4, #16]
   327f8:	mov	r3, fp
   327fc:	mov	r2, sl
   32800:	ldr	r7, [r4, #20]
   32804:	ldr	r0, [pc, #240]	; 328fc <__assert_fail@plt+0x21610>
   32808:	ldr	r9, [r5]
   3280c:	orr	r7, r7, #1
   32810:	ldr	r6, [r5, #4]
   32814:	str	ip, [sp]
   32818:	ldr	ip, [r4, #56]	; 0x38
   3281c:	mov	r1, r9
   32820:	str	r7, [sp, #4]
   32824:	ldr	lr, [r4, #60]	; 0x3c
   32828:	str	r0, [sp, #8]
   3282c:	mov	r0, r6
   32830:	str	ip, [sp, #12]
   32834:	str	lr, [sp, #16]
   32838:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   3283c:	cmp	r9, r0
   32840:	bhi	328a8 <__assert_fail@plt+0x215bc>
   32844:	add	r9, r0, #1
   32848:	movw	r3, #37340	; 0x91dc
   3284c:	movt	r3, #4
   32850:	cmp	r6, r3
   32854:	str	r9, [r5]
   32858:	beq	32864 <__assert_fail@plt+0x21578>
   3285c:	mov	r0, r6
   32860:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   32864:	mov	r0, r9
   32868:	bl	33238 <__assert_fail@plt+0x21f4c>
   3286c:	ldr	ip, [r4, #16]
   32870:	mov	r1, r9
   32874:	mov	r3, fp
   32878:	mov	r2, sl
   3287c:	mov	r6, r0
   32880:	ldr	r9, [r4, #56]	; 0x38
   32884:	ldr	lr, [r4, #60]	; 0x3c
   32888:	str	r0, [r5, #4]
   3288c:	str	ip, [sp]
   32890:	ldr	ip, [pc, #100]	; 328fc <__assert_fail@plt+0x21610>
   32894:	str	r7, [sp, #4]
   32898:	str	ip, [sp, #8]
   3289c:	str	r9, [sp, #12]
   328a0:	str	lr, [sp, #16]
   328a4:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   328a8:	ldr	r3, [sp, #28]
   328ac:	mov	r0, r6
   328b0:	str	r3, [r8]
   328b4:	add	sp, sp, #44	; 0x2c
   328b8:	ldrd	r4, [sp]
   328bc:	ldrd	r6, [sp, #8]
   328c0:	ldrd	r8, [sp, #16]
   328c4:	ldrd	sl, [sp, #24]
   328c8:	add	sp, sp, #32
   328cc:	pop	{pc}		; (ldr pc, [sp], #4)
   328d0:	mov	r0, #8
   328d4:	mvn	r3, #-2147483648	; 0x80000000
   328d8:	add	r1, sp, #36	; 0x24
   328dc:	str	r0, [sp]
   328e0:	mov	r0, #0
   328e4:	bl	334dc <__assert_fail@plt+0x221f0>
   328e8:	ldrd	r2, [r4, #8]
   328ec:	mov	r5, r0
   328f0:	str	r0, [r4]
   328f4:	strd	r2, [r0]
   328f8:	b	327d0 <__assert_fail@plt+0x214e4>
   328fc:	andeq	r9, r4, ip, asr r1
   32900:	ldr	r3, [pc, #4]	; 3290c <__assert_fail@plt+0x21620>
   32904:	mvn	r2, #0
   32908:	b	30bb0 <__assert_fail@plt+0x1f8c4>
   3290c:	andeq	r9, r4, r4, asr r1
   32910:	strd	r4, [sp, #-36]!	; 0xffffffdc
   32914:	movw	r4, #37188	; 0x9144
   32918:	movt	r4, #4
   3291c:	strd	r6, [sp, #8]
   32920:	strd	r8, [sp, #16]
   32924:	strd	sl, [sp, #24]
   32928:	mov	sl, r0
   3292c:	str	lr, [sp, #32]
   32930:	sub	sp, sp, #44	; 0x2c
   32934:	bl	111c0 <__errno_location@plt>
   32938:	ldr	r3, [r0]
   3293c:	mov	r8, r0
   32940:	ldr	r2, [r4, #4]
   32944:	ldr	r5, [r4]
   32948:	str	r3, [sp, #28]
   3294c:	cmp	r2, #0
   32950:	bgt	329ac <__assert_fail@plt+0x216c0>
   32954:	add	r3, r4, #8
   32958:	str	r2, [sp, #36]	; 0x24
   3295c:	rsb	r2, r2, #1
   32960:	cmp	r5, r3
   32964:	beq	32a74 <__assert_fail@plt+0x21788>
   32968:	mov	r1, #8
   3296c:	mov	r0, r5
   32970:	mvn	r3, #-2147483648	; 0x80000000
   32974:	str	r1, [sp]
   32978:	add	r1, sp, #36	; 0x24
   3297c:	bl	334dc <__assert_fail@plt+0x221f0>
   32980:	mov	r5, r0
   32984:	str	r0, [r4]
   32988:	ldr	r0, [r4, #4]
   3298c:	mov	r1, #0
   32990:	ldr	r2, [sp, #36]	; 0x24
   32994:	sub	r2, r2, r0
   32998:	add	r0, r5, r0, lsl #3
   3299c:	lsl	r2, r2, #3
   329a0:	bl	111f0 <memset@plt>
   329a4:	ldr	r3, [sp, #36]	; 0x24
   329a8:	str	r3, [r4, #4]
   329ac:	ldr	ip, [r4, #16]
   329b0:	mvn	r3, #0
   329b4:	mov	r2, sl
   329b8:	ldr	r7, [r4, #20]
   329bc:	ldr	fp, [pc, #220]	; 32aa0 <__assert_fail@plt+0x217b4>
   329c0:	ldr	r9, [r5]
   329c4:	orr	r7, r7, #1
   329c8:	ldr	r6, [r5, #4]
   329cc:	str	ip, [sp]
   329d0:	ldr	ip, [r4, #56]	; 0x38
   329d4:	mov	r1, r9
   329d8:	stmib	sp, {r7, fp}
   329dc:	ldr	lr, [r4, #60]	; 0x3c
   329e0:	mov	r0, r6
   329e4:	str	ip, [sp, #12]
   329e8:	str	lr, [sp, #16]
   329ec:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   329f0:	cmp	r9, r0
   329f4:	bhi	32a4c <__assert_fail@plt+0x21760>
   329f8:	add	r9, r0, #1
   329fc:	movw	r3, #37340	; 0x91dc
   32a00:	movt	r3, #4
   32a04:	cmp	r6, r3
   32a08:	str	r9, [r5]
   32a0c:	beq	32a18 <__assert_fail@plt+0x2172c>
   32a10:	mov	r0, r6
   32a14:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   32a18:	mov	r0, r9
   32a1c:	bl	33238 <__assert_fail@plt+0x21f4c>
   32a20:	ldr	r3, [r4, #16]
   32a24:	mov	r2, sl
   32a28:	mov	r1, r9
   32a2c:	mov	r6, r0
   32a30:	ldr	lr, [r4, #56]	; 0x38
   32a34:	ldr	ip, [r4, #60]	; 0x3c
   32a38:	str	r0, [r5, #4]
   32a3c:	stm	sp, {r3, r7, fp, lr}
   32a40:	mvn	r3, #0
   32a44:	str	ip, [sp, #16]
   32a48:	bl	2f1c4 <__assert_fail@plt+0x1ded8>
   32a4c:	ldr	r3, [sp, #28]
   32a50:	mov	r0, r6
   32a54:	str	r3, [r8]
   32a58:	add	sp, sp, #44	; 0x2c
   32a5c:	ldrd	r4, [sp]
   32a60:	ldrd	r6, [sp, #8]
   32a64:	ldrd	r8, [sp, #16]
   32a68:	ldrd	sl, [sp, #24]
   32a6c:	add	sp, sp, #32
   32a70:	pop	{pc}		; (ldr pc, [sp], #4)
   32a74:	mov	r0, #8
   32a78:	mvn	r3, #-2147483648	; 0x80000000
   32a7c:	add	r1, sp, #36	; 0x24
   32a80:	str	r0, [sp]
   32a84:	mov	r0, #0
   32a88:	bl	334dc <__assert_fail@plt+0x221f0>
   32a8c:	ldrd	r2, [r4, #8]
   32a90:	mov	r5, r0
   32a94:	str	r0, [r4]
   32a98:	strd	r2, [r0]
   32a9c:	b	32988 <__assert_fail@plt+0x2169c>
   32aa0:	andeq	r9, r4, ip, asr r1
   32aa4:	mov	r2, #3
   32aa8:	mov	r1, #0
   32aac:	b	34960 <__assert_fail@plt+0x23674>
   32ab0:	cmp	r1, #0
   32ab4:	strd	r4, [sp, #-16]!
   32ab8:	mov	ip, r3
   32abc:	str	r6, [sp, #8]
   32ac0:	mov	r4, r0
   32ac4:	str	lr, [sp, #12]
   32ac8:	sub	sp, sp, #32
   32acc:	ldr	r5, [sp, #48]	; 0x30
   32ad0:	ldr	r6, [sp, #52]	; 0x34
   32ad4:	beq	32c18 <__assert_fail@plt+0x2192c>
   32ad8:	mov	r3, r1
   32adc:	mov	r1, #1
   32ae0:	stm	sp, {r2, ip}
   32ae4:	movw	r2, #35064	; 0x88f8
   32ae8:	movt	r2, #3
   32aec:	bl	11214 <__fprintf_chk@plt>
   32af0:	mov	r2, #5
   32af4:	movw	r1, #35084	; 0x890c
   32af8:	movt	r1, #3
   32afc:	mov	r0, #0
   32b00:	bl	110a0 <dcgettext@plt>
   32b04:	movw	ip, #2022	; 0x7e6
   32b08:	mov	r3, r0
   32b0c:	mov	r1, #1
   32b10:	movw	r2, #35812	; 0x8be4
   32b14:	movt	r2, #3
   32b18:	mov	r0, r4
   32b1c:	str	ip, [sp]
   32b20:	bl	11214 <__fprintf_chk@plt>
   32b24:	mov	r1, r4
   32b28:	mov	r0, #10
   32b2c:	bl	11094 <fputc_unlocked@plt>
   32b30:	mov	r2, #5
   32b34:	movw	r1, #35088	; 0x8910
   32b38:	movt	r1, #3
   32b3c:	mov	r0, #0
   32b40:	bl	110a0 <dcgettext@plt>
   32b44:	mov	r2, r0
   32b48:	mov	r1, #1
   32b4c:	movw	r3, #35260	; 0x89bc
   32b50:	movt	r3, #3
   32b54:	mov	r0, r4
   32b58:	bl	11214 <__fprintf_chk@plt>
   32b5c:	mov	r1, r4
   32b60:	mov	r0, #10
   32b64:	bl	11094 <fputc_unlocked@plt>
   32b68:	cmp	r6, #9
   32b6c:	ldrls	pc, [pc, r6, lsl #2]
   32b70:	b	32e84 <__assert_fail@plt+0x21b98>
   32b74:	andeq	r2, r3, r4, lsl #24
   32b78:	andeq	r2, r3, r4, lsr ip
   32b7c:	andeq	r2, r3, r0, ror ip
   32b80:			; <UNDEFINED> instruction: 0x00032cb0
   32b84:	strdeq	r2, [r3], -r8
   32b88:	andeq	r2, r3, r0, lsr sp
   32b8c:	andeq	r2, r3, r8, ror sp
   32b90:	andeq	r2, r3, ip, asr #27
   32b94:	andeq	r2, r3, r4, lsr #28
   32b98:	muleq	r3, ip, fp
   32b9c:	movw	r1, #35564	; 0x8aec
   32ba0:	movt	r1, #3
   32ba4:	mov	r2, #5
   32ba8:	mov	r0, #0
   32bac:	bl	110a0 <dcgettext@plt>
   32bb0:	ldr	lr, [r5, #4]
   32bb4:	mov	r2, r0
   32bb8:	mov	r1, #1
   32bbc:	mov	r0, r4
   32bc0:	ldr	r3, [r5, #8]
   32bc4:	ldr	ip, [r5, #32]
   32bc8:	str	lr, [sp]
   32bcc:	ldr	lr, [r5, #12]
   32bd0:	str	ip, [sp, #28]
   32bd4:	ldr	ip, [r5, #28]
   32bd8:	str	r3, [sp, #4]
   32bdc:	ldr	r3, [r5, #16]
   32be0:	str	lr, [sp, #8]
   32be4:	ldr	lr, [r5, #20]
   32be8:	str	ip, [sp, #24]
   32bec:	ldr	ip, [r5, #24]
   32bf0:	str	r3, [sp, #12]
   32bf4:	ldr	r3, [r5]
   32bf8:	str	lr, [sp, #16]
   32bfc:	str	ip, [sp, #20]
   32c00:	bl	11214 <__fprintf_chk@plt>
   32c04:	add	sp, sp, #32
   32c08:	ldrd	r4, [sp]
   32c0c:	ldr	r6, [sp, #8]
   32c10:	add	sp, sp, #12
   32c14:	pop	{pc}		; (ldr pc, [sp], #4)
   32c18:	mov	r3, r2
   32c1c:	mov	r1, #1
   32c20:	str	ip, [sp]
   32c24:	movw	r2, #35076	; 0x8904
   32c28:	movt	r2, #3
   32c2c:	bl	11214 <__fprintf_chk@plt>
   32c30:	b	32af0 <__assert_fail@plt+0x21804>
   32c34:	mov	r2, #5
   32c38:	movw	r1, #35296	; 0x89e0
   32c3c:	movt	r1, #3
   32c40:	mov	r0, #0
   32c44:	bl	110a0 <dcgettext@plt>
   32c48:	ldr	r3, [r5]
   32c4c:	mov	r2, r0
   32c50:	mov	r1, #1
   32c54:	mov	r0, r4
   32c58:	add	sp, sp, #32
   32c5c:	ldrd	r4, [sp]
   32c60:	ldr	r6, [sp, #8]
   32c64:	ldr	lr, [sp, #12]
   32c68:	add	sp, sp, #16
   32c6c:	b	11214 <__fprintf_chk@plt>
   32c70:	mov	r2, #5
   32c74:	movw	r1, #35312	; 0x89f0
   32c78:	movt	r1, #3
   32c7c:	mov	r0, #0
   32c80:	bl	110a0 <dcgettext@plt>
   32c84:	ldm	r5, {r3, ip}
   32c88:	mov	r2, r0
   32c8c:	mov	r1, #1
   32c90:	mov	r0, r4
   32c94:	str	ip, [sp, #48]	; 0x30
   32c98:	add	sp, sp, #32
   32c9c:	ldrd	r4, [sp]
   32ca0:	ldr	r6, [sp, #8]
   32ca4:	ldr	lr, [sp, #12]
   32ca8:	add	sp, sp, #16
   32cac:	b	11214 <__fprintf_chk@plt>
   32cb0:	mov	r2, #5
   32cb4:	movw	r1, #35336	; 0x8a08
   32cb8:	movt	r1, #3
   32cbc:	mov	r0, #0
   32cc0:	bl	110a0 <dcgettext@plt>
   32cc4:	ldm	r5, {r3, lr}
   32cc8:	mov	r2, r0
   32ccc:	mov	r1, #1
   32cd0:	mov	r0, r4
   32cd4:	ldr	ip, [r5, #8]
   32cd8:	str	lr, [sp, #48]	; 0x30
   32cdc:	str	ip, [sp, #52]	; 0x34
   32ce0:	add	sp, sp, #32
   32ce4:	ldrd	r4, [sp]
   32ce8:	ldr	r6, [sp, #8]
   32cec:	ldr	lr, [sp, #12]
   32cf0:	add	sp, sp, #16
   32cf4:	b	11214 <__fprintf_chk@plt>
   32cf8:	mov	r2, #5
   32cfc:	movw	r1, #35364	; 0x8a24
   32d00:	movt	r1, #3
   32d04:	mov	r0, #0
   32d08:	bl	110a0 <dcgettext@plt>
   32d0c:	ldmib	r5, {r3, ip, lr}
   32d10:	mov	r2, r0
   32d14:	mov	r1, #1
   32d18:	mov	r0, r4
   32d1c:	str	r3, [sp]
   32d20:	ldr	r3, [r5]
   32d24:	stmib	sp, {ip, lr}
   32d28:	bl	11214 <__fprintf_chk@plt>
   32d2c:	b	32c04 <__assert_fail@plt+0x21918>
   32d30:	mov	r2, #5
   32d34:	movw	r1, #35396	; 0x8a44
   32d38:	movt	r1, #3
   32d3c:	mov	r0, #0
   32d40:	bl	110a0 <dcgettext@plt>
   32d44:	ldmib	r5, {ip, lr}
   32d48:	mov	r2, r0
   32d4c:	mov	r1, #1
   32d50:	mov	r0, r4
   32d54:	ldr	r3, [r5, #16]
   32d58:	str	ip, [sp]
   32d5c:	ldr	ip, [r5, #12]
   32d60:	str	r3, [sp, #12]
   32d64:	ldr	r3, [r5]
   32d68:	str	lr, [sp, #4]
   32d6c:	str	ip, [sp, #8]
   32d70:	bl	11214 <__fprintf_chk@plt>
   32d74:	b	32c04 <__assert_fail@plt+0x21918>
   32d78:	mov	r2, #5
   32d7c:	movw	r1, #35432	; 0x8a68
   32d80:	movt	r1, #3
   32d84:	mov	r0, #0
   32d88:	bl	110a0 <dcgettext@plt>
   32d8c:	ldr	lr, [r5, #4]
   32d90:	mov	r2, r0
   32d94:	mov	r1, #1
   32d98:	mov	r0, r4
   32d9c:	ldr	r3, [r5, #8]
   32da0:	ldr	ip, [r5, #20]
   32da4:	str	lr, [sp]
   32da8:	ldr	lr, [r5, #12]
   32dac:	str	ip, [sp, #16]
   32db0:	ldr	ip, [r5, #16]
   32db4:	str	r3, [sp, #4]
   32db8:	ldr	r3, [r5]
   32dbc:	str	lr, [sp, #8]
   32dc0:	str	ip, [sp, #12]
   32dc4:	bl	11214 <__fprintf_chk@plt>
   32dc8:	b	32c04 <__assert_fail@plt+0x21918>
   32dcc:	mov	r2, #5
   32dd0:	movw	r1, #35472	; 0x8a90
   32dd4:	movt	r1, #3
   32dd8:	mov	r0, #0
   32ddc:	bl	110a0 <dcgettext@plt>
   32de0:	ldmib	r5, {r3, ip}
   32de4:	mov	r2, r0
   32de8:	mov	r1, #1
   32dec:	mov	r0, r4
   32df0:	ldr	lr, [r5, #24]
   32df4:	str	r3, [sp]
   32df8:	ldr	r3, [r5, #12]
   32dfc:	str	lr, [sp, #20]
   32e00:	ldr	lr, [r5, #20]
   32e04:	str	ip, [sp, #4]
   32e08:	ldr	ip, [r5, #16]
   32e0c:	str	r3, [sp, #8]
   32e10:	ldr	r3, [r5]
   32e14:	str	ip, [sp, #12]
   32e18:	str	lr, [sp, #16]
   32e1c:	bl	11214 <__fprintf_chk@plt>
   32e20:	b	32c04 <__assert_fail@plt+0x21918>
   32e24:	mov	r2, #5
   32e28:	movw	r1, #35516	; 0x8abc
   32e2c:	movt	r1, #3
   32e30:	mov	r0, #0
   32e34:	bl	110a0 <dcgettext@plt>
   32e38:	ldmib	r5, {ip, lr}
   32e3c:	mov	r2, r0
   32e40:	mov	r1, #1
   32e44:	mov	r0, r4
   32e48:	ldr	r3, [r5, #28]
   32e4c:	str	ip, [sp]
   32e50:	ldr	ip, [r5, #12]
   32e54:	str	r3, [sp, #24]
   32e58:	ldr	r3, [r5, #24]
   32e5c:	str	lr, [sp, #4]
   32e60:	ldr	lr, [r5, #16]
   32e64:	str	ip, [sp, #8]
   32e68:	ldr	ip, [r5, #20]
   32e6c:	str	r3, [sp, #20]
   32e70:	ldr	r3, [r5]
   32e74:	str	lr, [sp, #12]
   32e78:	str	ip, [sp, #16]
   32e7c:	bl	11214 <__fprintf_chk@plt>
   32e80:	b	32c04 <__assert_fail@plt+0x21918>
   32e84:	movw	r1, #35616	; 0x8b20
   32e88:	movt	r1, #3
   32e8c:	b	32ba4 <__assert_fail@plt+0x218b8>
   32e90:	strd	r4, [sp, #-12]!
   32e94:	str	lr, [sp, #8]
   32e98:	sub	sp, sp, #12
   32e9c:	ldr	r5, [sp, #24]
   32ea0:	ldr	ip, [r5]
   32ea4:	cmp	ip, #0
   32ea8:	beq	32ec4 <__assert_fail@plt+0x21bd8>
   32eac:	mov	lr, r5
   32eb0:	mov	ip, #0
   32eb4:	ldr	r4, [lr, #4]!
   32eb8:	add	ip, ip, #1
   32ebc:	cmp	r4, #0
   32ec0:	bne	32eb4 <__assert_fail@plt+0x21bc8>
   32ec4:	stm	sp, {r5, ip}
   32ec8:	bl	32ab0 <__assert_fail@plt+0x217c4>
   32ecc:	add	sp, sp, #12
   32ed0:	ldrd	r4, [sp]
   32ed4:	add	sp, sp, #8
   32ed8:	pop	{pc}		; (ldr pc, [sp], #4)
   32edc:	push	{lr}		; (str lr, [sp, #-4]!)
   32ee0:	sub	sp, sp, #52	; 0x34
   32ee4:	ldr	ip, [sp, #56]	; 0x38
   32ee8:	ldr	lr, [ip]
   32eec:	cmp	lr, #0
   32ef0:	str	lr, [sp, #8]
   32ef4:	beq	32f8c <__assert_fail@plt+0x21ca0>
   32ef8:	ldr	lr, [ip, #4]
   32efc:	cmp	lr, #0
   32f00:	str	lr, [sp, #12]
   32f04:	beq	32fa0 <__assert_fail@plt+0x21cb4>
   32f08:	ldr	lr, [ip, #8]
   32f0c:	cmp	lr, #0
   32f10:	str	lr, [sp, #16]
   32f14:	beq	32fa8 <__assert_fail@plt+0x21cbc>
   32f18:	ldr	lr, [ip, #12]
   32f1c:	cmp	lr, #0
   32f20:	str	lr, [sp, #20]
   32f24:	beq	32fb0 <__assert_fail@plt+0x21cc4>
   32f28:	ldr	lr, [ip, #16]
   32f2c:	cmp	lr, #0
   32f30:	str	lr, [sp, #24]
   32f34:	beq	32fb8 <__assert_fail@plt+0x21ccc>
   32f38:	ldr	lr, [ip, #20]
   32f3c:	cmp	lr, #0
   32f40:	str	lr, [sp, #28]
   32f44:	beq	32fc0 <__assert_fail@plt+0x21cd4>
   32f48:	ldr	lr, [ip, #24]
   32f4c:	cmp	lr, #0
   32f50:	str	lr, [sp, #32]
   32f54:	beq	32fc8 <__assert_fail@plt+0x21cdc>
   32f58:	ldr	lr, [ip, #28]
   32f5c:	cmp	lr, #0
   32f60:	str	lr, [sp, #36]	; 0x24
   32f64:	beq	32fd0 <__assert_fail@plt+0x21ce4>
   32f68:	ldr	lr, [ip, #32]
   32f6c:	cmp	lr, #0
   32f70:	str	lr, [sp, #40]	; 0x28
   32f74:	beq	32fd8 <__assert_fail@plt+0x21cec>
   32f78:	ldr	ip, [ip, #36]	; 0x24
   32f7c:	cmp	ip, #0
   32f80:	str	ip, [sp, #44]	; 0x2c
   32f84:	movne	lr, #10
   32f88:	moveq	lr, #9
   32f8c:	add	ip, sp, #8
   32f90:	stm	sp, {ip, lr}
   32f94:	bl	32ab0 <__assert_fail@plt+0x217c4>
   32f98:	add	sp, sp, #52	; 0x34
   32f9c:	pop	{pc}		; (ldr pc, [sp], #4)
   32fa0:	mov	lr, #1
   32fa4:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fa8:	mov	lr, #2
   32fac:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fb0:	mov	lr, #3
   32fb4:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fb8:	mov	lr, #4
   32fbc:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fc0:	mov	lr, #5
   32fc4:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fc8:	mov	lr, #6
   32fcc:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fd0:	mov	lr, #7
   32fd4:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fd8:	mov	lr, #8
   32fdc:	b	32f8c <__assert_fail@plt+0x21ca0>
   32fe0:	push	{r3}		; (str r3, [sp, #-4]!)
   32fe4:	push	{lr}		; (str lr, [sp, #-4]!)
   32fe8:	sub	sp, sp, #56	; 0x38
   32fec:	ldr	ip, [sp, #64]	; 0x40
   32ff0:	add	r3, sp, #64	; 0x40
   32ff4:	str	r3, [sp, #12]
   32ff8:	cmp	ip, #0
   32ffc:	str	ip, [sp, #16]
   33000:	beq	33098 <__assert_fail@plt+0x21dac>
   33004:	ldr	ip, [sp, #68]	; 0x44
   33008:	cmp	ip, #0
   3300c:	str	ip, [sp, #20]
   33010:	beq	330bc <__assert_fail@plt+0x21dd0>
   33014:	ldr	ip, [sp, #72]	; 0x48
   33018:	cmp	ip, #0
   3301c:	str	ip, [sp, #24]
   33020:	beq	330c4 <__assert_fail@plt+0x21dd8>
   33024:	ldr	ip, [sp, #76]	; 0x4c
   33028:	cmp	ip, #0
   3302c:	str	ip, [sp, #28]
   33030:	beq	330cc <__assert_fail@plt+0x21de0>
   33034:	ldr	ip, [sp, #80]	; 0x50
   33038:	cmp	ip, #0
   3303c:	str	ip, [sp, #32]
   33040:	beq	330d4 <__assert_fail@plt+0x21de8>
   33044:	ldr	ip, [sp, #84]	; 0x54
   33048:	cmp	ip, #0
   3304c:	str	ip, [sp, #36]	; 0x24
   33050:	beq	330dc <__assert_fail@plt+0x21df0>
   33054:	ldr	ip, [sp, #88]	; 0x58
   33058:	cmp	ip, #0
   3305c:	str	ip, [sp, #40]	; 0x28
   33060:	beq	330e4 <__assert_fail@plt+0x21df8>
   33064:	ldr	ip, [sp, #92]	; 0x5c
   33068:	cmp	ip, #0
   3306c:	str	ip, [sp, #44]	; 0x2c
   33070:	beq	330ec <__assert_fail@plt+0x21e00>
   33074:	ldr	ip, [sp, #96]	; 0x60
   33078:	cmp	ip, #0
   3307c:	str	ip, [sp, #48]	; 0x30
   33080:	beq	330f4 <__assert_fail@plt+0x21e08>
   33084:	ldr	r3, [sp, #100]	; 0x64
   33088:	cmp	r3, #0
   3308c:	str	r3, [sp, #52]	; 0x34
   33090:	movne	ip, #10
   33094:	moveq	ip, #9
   33098:	ldr	r3, [sp, #60]	; 0x3c
   3309c:	add	lr, sp, #16
   330a0:	str	lr, [sp]
   330a4:	str	ip, [sp, #4]
   330a8:	bl	32ab0 <__assert_fail@plt+0x217c4>
   330ac:	add	sp, sp, #56	; 0x38
   330b0:	pop	{lr}		; (ldr lr, [sp], #4)
   330b4:	add	sp, sp, #4
   330b8:	bx	lr
   330bc:	mov	ip, #1
   330c0:	b	33098 <__assert_fail@plt+0x21dac>
   330c4:	mov	ip, #2
   330c8:	b	33098 <__assert_fail@plt+0x21dac>
   330cc:	mov	ip, #3
   330d0:	b	33098 <__assert_fail@plt+0x21dac>
   330d4:	mov	ip, #4
   330d8:	b	33098 <__assert_fail@plt+0x21dac>
   330dc:	mov	ip, #5
   330e0:	b	33098 <__assert_fail@plt+0x21dac>
   330e4:	mov	ip, #6
   330e8:	b	33098 <__assert_fail@plt+0x21dac>
   330ec:	mov	ip, #7
   330f0:	b	33098 <__assert_fail@plt+0x21dac>
   330f4:	mov	ip, #8
   330f8:	b	33098 <__assert_fail@plt+0x21dac>
   330fc:	movw	r3, #37284	; 0x91a4
   33100:	movt	r3, #4
   33104:	str	r4, [sp, #-8]!
   33108:	mov	r0, #10
   3310c:	ldr	r1, [r3]
   33110:	str	lr, [sp, #4]
   33114:	bl	11094 <fputc_unlocked@plt>
   33118:	mov	r2, #5
   3311c:	movw	r1, #35676	; 0x8b5c
   33120:	movt	r1, #3
   33124:	mov	r0, #0
   33128:	bl	110a0 <dcgettext@plt>
   3312c:	mov	r1, r0
   33130:	movw	r2, #35696	; 0x8b70
   33134:	movt	r2, #3
   33138:	mov	r0, #1
   3313c:	bl	111fc <__printf_chk@plt>
   33140:	mov	r2, #5
   33144:	movw	r1, #35720	; 0x8b88
   33148:	movt	r1, #3
   3314c:	mov	r0, #0
   33150:	bl	110a0 <dcgettext@plt>
   33154:	mov	r1, r0
   33158:	movw	r3, #24048	; 0x5df0
   3315c:	movt	r3, #3
   33160:	movw	r2, #24088	; 0x5e18
   33164:	movt	r2, #3
   33168:	mov	r0, #1
   3316c:	bl	111fc <__printf_chk@plt>
   33170:	mov	r2, #5
   33174:	movw	r1, #35740	; 0x8b9c
   33178:	movt	r1, #3
   3317c:	mov	r0, #0
   33180:	bl	110a0 <dcgettext@plt>
   33184:	mov	r1, r0
   33188:	movw	r2, #35780	; 0x8bc4
   3318c:	movt	r2, #3
   33190:	mov	r0, #1
   33194:	ldr	r4, [sp]
   33198:	ldr	lr, [sp, #4]
   3319c:	add	sp, sp, #8
   331a0:	b	111fc <__printf_chk@plt>
   331a4:	strd	r4, [sp, #-16]!
   331a8:	mov	r4, r0
   331ac:	mov	r5, r2
   331b0:	str	r6, [sp, #8]
   331b4:	mov	r6, r1
   331b8:	str	lr, [sp, #12]
   331bc:	bl	34c04 <__assert_fail@plt+0x23918>
   331c0:	cmp	r0, #0
   331c4:	beq	331d8 <__assert_fail@plt+0x21eec>
   331c8:	ldrd	r4, [sp]
   331cc:	ldr	r6, [sp, #8]
   331d0:	add	sp, sp, #12
   331d4:	pop	{pc}		; (ldr pc, [sp], #4)
   331d8:	cmp	r4, #0
   331dc:	beq	331ec <__assert_fail@plt+0x21f00>
   331e0:	cmp	r6, #0
   331e4:	cmpne	r5, #0
   331e8:	beq	331c8 <__assert_fail@plt+0x21edc>
   331ec:	bl	337a8 <__assert_fail@plt+0x224bc>
   331f0:	str	r4, [sp, #-8]!
   331f4:	str	lr, [sp, #4]
   331f8:	bl	34844 <__assert_fail@plt+0x23558>
   331fc:	cmp	r0, #0
   33200:	beq	33210 <__assert_fail@plt+0x21f24>
   33204:	ldr	r4, [sp]
   33208:	add	sp, sp, #4
   3320c:	pop	{pc}		; (ldr pc, [sp], #4)
   33210:	bl	337a8 <__assert_fail@plt+0x224bc>
   33214:	str	r4, [sp, #-8]!
   33218:	str	lr, [sp, #4]
   3321c:	bl	34844 <__assert_fail@plt+0x23558>
   33220:	cmp	r0, #0
   33224:	beq	33234 <__assert_fail@plt+0x21f48>
   33228:	ldr	r4, [sp]
   3322c:	add	sp, sp, #4
   33230:	pop	{pc}		; (ldr pc, [sp], #4)
   33234:	bl	337a8 <__assert_fail@plt+0x224bc>
   33238:	str	r4, [sp, #-8]!
   3323c:	str	lr, [sp, #4]
   33240:	bl	34844 <__assert_fail@plt+0x23558>
   33244:	cmp	r0, #0
   33248:	beq	33258 <__assert_fail@plt+0x21f6c>
   3324c:	ldr	r4, [sp]
   33250:	add	sp, sp, #4
   33254:	pop	{pc}		; (ldr pc, [sp], #4)
   33258:	bl	337a8 <__assert_fail@plt+0x224bc>
   3325c:	strd	r4, [sp, #-16]!
   33260:	mov	r5, r0
   33264:	mov	r4, r1
   33268:	str	r6, [sp, #8]
   3326c:	str	lr, [sp, #12]
   33270:	bl	34880 <__assert_fail@plt+0x23594>
   33274:	cmp	r0, #0
   33278:	beq	3328c <__assert_fail@plt+0x21fa0>
   3327c:	ldrd	r4, [sp]
   33280:	ldr	r6, [sp, #8]
   33284:	add	sp, sp, #12
   33288:	pop	{pc}		; (ldr pc, [sp], #4)
   3328c:	adds	r4, r4, #0
   33290:	movne	r4, #1
   33294:	cmp	r5, #0
   33298:	moveq	r4, #1
   3329c:	cmp	r4, #0
   332a0:	beq	3327c <__assert_fail@plt+0x21f90>
   332a4:	bl	337a8 <__assert_fail@plt+0x224bc>
   332a8:	cmp	r1, #0
   332ac:	orreq	r1, r1, #1
   332b0:	str	r4, [sp, #-8]!
   332b4:	str	lr, [sp, #4]
   332b8:	bl	34880 <__assert_fail@plt+0x23594>
   332bc:	cmp	r0, #0
   332c0:	beq	332d0 <__assert_fail@plt+0x21fe4>
   332c4:	ldr	r4, [sp]
   332c8:	add	sp, sp, #4
   332cc:	pop	{pc}		; (ldr pc, [sp], #4)
   332d0:	bl	337a8 <__assert_fail@plt+0x224bc>
   332d4:	strd	r4, [sp, #-16]!
   332d8:	mov	r4, r0
   332dc:	mov	r5, r2
   332e0:	str	r6, [sp, #8]
   332e4:	mov	r6, r1
   332e8:	str	lr, [sp, #12]
   332ec:	bl	34c04 <__assert_fail@plt+0x23918>
   332f0:	cmp	r0, #0
   332f4:	beq	33308 <__assert_fail@plt+0x2201c>
   332f8:	ldrd	r4, [sp]
   332fc:	ldr	r6, [sp, #8]
   33300:	add	sp, sp, #12
   33304:	pop	{pc}		; (ldr pc, [sp], #4)
   33308:	cmp	r4, #0
   3330c:	beq	3331c <__assert_fail@plt+0x22030>
   33310:	cmp	r6, #0
   33314:	cmpne	r5, #0
   33318:	beq	332f8 <__assert_fail@plt+0x2200c>
   3331c:	bl	337a8 <__assert_fail@plt+0x224bc>
   33320:	cmp	r2, #0
   33324:	cmpne	r1, #0
   33328:	str	r4, [sp, #-8]!
   3332c:	moveq	r2, #1
   33330:	str	lr, [sp, #4]
   33334:	moveq	r1, r2
   33338:	bl	34c04 <__assert_fail@plt+0x23918>
   3333c:	cmp	r0, #0
   33340:	beq	33350 <__assert_fail@plt+0x22064>
   33344:	ldr	r4, [sp]
   33348:	add	sp, sp, #4
   3334c:	pop	{pc}		; (ldr pc, [sp], #4)
   33350:	bl	337a8 <__assert_fail@plt+0x224bc>
   33354:	mov	r2, r1
   33358:	mov	r1, r0
   3335c:	str	r4, [sp, #-8]!
   33360:	mov	r0, #0
   33364:	str	lr, [sp, #4]
   33368:	bl	34c04 <__assert_fail@plt+0x23918>
   3336c:	cmp	r0, #0
   33370:	beq	33380 <__assert_fail@plt+0x22094>
   33374:	ldr	r4, [sp]
   33378:	add	sp, sp, #4
   3337c:	pop	{pc}		; (ldr pc, [sp], #4)
   33380:	bl	337a8 <__assert_fail@plt+0x224bc>
   33384:	cmp	r1, #0
   33388:	cmpne	r0, #0
   3338c:	str	r4, [sp, #-8]!
   33390:	moveq	r2, #1
   33394:	movne	r2, r1
   33398:	str	lr, [sp, #4]
   3339c:	movne	r1, r0
   333a0:	moveq	r1, r2
   333a4:	mov	r0, #0
   333a8:	bl	34c04 <__assert_fail@plt+0x23918>
   333ac:	cmp	r0, #0
   333b0:	beq	333c0 <__assert_fail@plt+0x220d4>
   333b4:	ldr	r4, [sp]
   333b8:	add	sp, sp, #4
   333bc:	pop	{pc}		; (ldr pc, [sp], #4)
   333c0:	bl	337a8 <__assert_fail@plt+0x224bc>
   333c4:	cmp	r0, #0
   333c8:	strd	r4, [sp, #-16]!
   333cc:	mov	r5, r1
   333d0:	ldr	r4, [r1]
   333d4:	str	r6, [sp, #8]
   333d8:	str	lr, [sp, #12]
   333dc:	beq	33424 <__assert_fail@plt+0x22138>
   333e0:	lsr	r3, r4, #1
   333e4:	add	r3, r3, #1
   333e8:	adds	r4, r4, r3
   333ec:	bcs	33420 <__assert_fail@plt+0x22134>
   333f0:	mov	r2, #1
   333f4:	mov	r1, r4
   333f8:	bl	34c04 <__assert_fail@plt+0x23918>
   333fc:	cmp	r0, #0
   33400:	beq	33418 <__assert_fail@plt+0x2212c>
   33404:	ldr	r6, [sp, #8]
   33408:	str	r4, [r5]
   3340c:	ldrd	r4, [sp]
   33410:	add	sp, sp, #12
   33414:	pop	{pc}		; (ldr pc, [sp], #4)
   33418:	cmp	r4, #0
   3341c:	beq	33404 <__assert_fail@plt+0x22118>
   33420:	bl	337a8 <__assert_fail@plt+0x224bc>
   33424:	cmp	r4, #0
   33428:	mov	r2, #1
   3342c:	moveq	r4, #64	; 0x40
   33430:	mov	r1, r4
   33434:	bl	34c04 <__assert_fail@plt+0x23918>
   33438:	cmp	r0, #0
   3343c:	bne	33404 <__assert_fail@plt+0x22118>
   33440:	b	33420 <__assert_fail@plt+0x22134>
   33444:	cmp	r0, #0
   33448:	strd	r4, [sp, #-16]!
   3344c:	mov	r5, r1
   33450:	ldr	r4, [r1]
   33454:	str	r6, [sp, #8]
   33458:	mov	r6, r2
   3345c:	str	lr, [sp, #12]
   33460:	beq	334a8 <__assert_fail@plt+0x221bc>
   33464:	lsr	r3, r4, #1
   33468:	add	r3, r3, #1
   3346c:	adds	r4, r4, r3
   33470:	bcs	334a4 <__assert_fail@plt+0x221b8>
   33474:	mov	r1, r4
   33478:	bl	34c04 <__assert_fail@plt+0x23918>
   3347c:	cmp	r0, #0
   33480:	beq	33498 <__assert_fail@plt+0x221ac>
   33484:	ldr	r6, [sp, #8]
   33488:	str	r4, [r5]
   3348c:	ldrd	r4, [sp]
   33490:	add	sp, sp, #12
   33494:	pop	{pc}		; (ldr pc, [sp], #4)
   33498:	cmp	r4, #0
   3349c:	cmpne	r6, #0
   334a0:	beq	33484 <__assert_fail@plt+0x22198>
   334a4:	bl	337a8 <__assert_fail@plt+0x224bc>
   334a8:	cmp	r4, #0
   334ac:	bne	334c0 <__assert_fail@plt+0x221d4>
   334b0:	mov	r4, #64	; 0x40
   334b4:	udiv	r4, r4, r2
   334b8:	cmp	r2, #64	; 0x40
   334bc:	addhi	r4, r4, #1
   334c0:	mov	r2, r6
   334c4:	mov	r1, r4
   334c8:	mov	r0, #0
   334cc:	bl	34c04 <__assert_fail@plt+0x23918>
   334d0:	cmp	r0, #0
   334d4:	bne	33484 <__assert_fail@plt+0x22198>
   334d8:	b	334a4 <__assert_fail@plt+0x221b8>
   334dc:	ldr	ip, [r1]
   334e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   334e4:	strd	r6, [sp, #8]
   334e8:	mov	r7, r1
   334ec:	mov	r6, r0
   334f0:	str	r8, [sp, #16]
   334f4:	mvn	r8, r3
   334f8:	lsr	r8, r8, #31
   334fc:	str	lr, [sp, #20]
   33500:	asr	r1, ip, #1
   33504:	ldr	lr, [sp, #24]
   33508:	adds	r4, ip, r1
   3350c:	mvnvs	r4, #-2147483648	; 0x80000000
   33510:	cmp	r3, r4
   33514:	movge	r1, #0
   33518:	andlt	r1, r8, #1
   3351c:	cmp	r1, #0
   33520:	movne	r4, r3
   33524:	smull	r0, r1, r4, lr
   33528:	cmp	r1, r0, asr #31
   3352c:	bne	335dc <__assert_fail@plt+0x222f0>
   33530:	cmp	r0, #63	; 0x3f
   33534:	mov	r5, r0
   33538:	ble	335a8 <__assert_fail@plt+0x222bc>
   3353c:	cmp	r6, #0
   33540:	sub	r1, r4, ip
   33544:	streq	r6, [r7]
   33548:	cmp	r1, r2
   3354c:	bge	3357c <__assert_fail@plt+0x22290>
   33550:	adds	r4, ip, r2
   33554:	bvs	335d8 <__assert_fail@plt+0x222ec>
   33558:	cmp	r4, r3
   3355c:	movle	r3, #0
   33560:	andgt	r3, r8, #1
   33564:	cmp	r3, #0
   33568:	bne	335d8 <__assert_fail@plt+0x222ec>
   3356c:	smull	r0, r1, r4, lr
   33570:	cmp	r1, r0, asr #31
   33574:	mov	r5, r0
   33578:	bne	335d8 <__assert_fail@plt+0x222ec>
   3357c:	mov	r1, r5
   33580:	mov	r0, r6
   33584:	bl	34880 <__assert_fail@plt+0x23594>
   33588:	cmp	r0, #0
   3358c:	beq	335bc <__assert_fail@plt+0x222d0>
   33590:	ldr	r8, [sp, #16]
   33594:	str	r4, [r7]
   33598:	ldrd	r4, [sp]
   3359c:	ldrd	r6, [sp, #8]
   335a0:	add	sp, sp, #20
   335a4:	pop	{pc}		; (ldr pc, [sp], #4)
   335a8:	mov	r0, #64	; 0x40
   335ac:	sdiv	r4, r0, lr
   335b0:	mls	r5, lr, r4, r0
   335b4:	sub	r5, r0, r5
   335b8:	b	3353c <__assert_fail@plt+0x22250>
   335bc:	adds	r5, r5, #0
   335c0:	movne	r5, #1
   335c4:	cmp	r6, #0
   335c8:	movne	r6, r5
   335cc:	moveq	r6, #1
   335d0:	cmp	r6, #0
   335d4:	beq	33590 <__assert_fail@plt+0x222a4>
   335d8:	bl	337a8 <__assert_fail@plt+0x224bc>
   335dc:	mvn	r0, #-2147483648	; 0x80000000
   335e0:	b	335ac <__assert_fail@plt+0x222c0>
   335e4:	mov	r1, #1
   335e8:	str	r4, [sp, #-8]!
   335ec:	str	lr, [sp, #4]
   335f0:	bl	347d0 <__assert_fail@plt+0x234e4>
   335f4:	cmp	r0, #0
   335f8:	beq	33608 <__assert_fail@plt+0x2231c>
   335fc:	ldr	r4, [sp]
   33600:	add	sp, sp, #4
   33604:	pop	{pc}		; (ldr pc, [sp], #4)
   33608:	bl	337a8 <__assert_fail@plt+0x224bc>
   3360c:	mov	r1, #1
   33610:	str	r4, [sp, #-8]!
   33614:	str	lr, [sp, #4]
   33618:	bl	347d0 <__assert_fail@plt+0x234e4>
   3361c:	cmp	r0, #0
   33620:	beq	33630 <__assert_fail@plt+0x22344>
   33624:	ldr	r4, [sp]
   33628:	add	sp, sp, #4
   3362c:	pop	{pc}		; (ldr pc, [sp], #4)
   33630:	bl	337a8 <__assert_fail@plt+0x224bc>
   33634:	str	r4, [sp, #-8]!
   33638:	str	lr, [sp, #4]
   3363c:	bl	347d0 <__assert_fail@plt+0x234e4>
   33640:	cmp	r0, #0
   33644:	beq	33654 <__assert_fail@plt+0x22368>
   33648:	ldr	r4, [sp]
   3364c:	add	sp, sp, #4
   33650:	pop	{pc}		; (ldr pc, [sp], #4)
   33654:	bl	337a8 <__assert_fail@plt+0x224bc>
   33658:	str	r4, [sp, #-8]!
   3365c:	str	lr, [sp, #4]
   33660:	bl	347d0 <__assert_fail@plt+0x234e4>
   33664:	cmp	r0, #0
   33668:	beq	33678 <__assert_fail@plt+0x2238c>
   3366c:	ldr	r4, [sp]
   33670:	add	sp, sp, #4
   33674:	pop	{pc}		; (ldr pc, [sp], #4)
   33678:	bl	337a8 <__assert_fail@plt+0x224bc>
   3367c:	strd	r4, [sp, #-16]!
   33680:	mov	r4, r1
   33684:	str	r6, [sp, #8]
   33688:	mov	r6, r0
   3368c:	mov	r0, r1
   33690:	str	lr, [sp, #12]
   33694:	bl	34844 <__assert_fail@plt+0x23558>
   33698:	subs	r5, r0, #0
   3369c:	beq	336c0 <__assert_fail@plt+0x223d4>
   336a0:	mov	r2, r4
   336a4:	mov	r1, r6
   336a8:	bl	11058 <memcpy@plt>
   336ac:	mov	r0, r5
   336b0:	ldrd	r4, [sp]
   336b4:	ldr	r6, [sp, #8]
   336b8:	add	sp, sp, #12
   336bc:	pop	{pc}		; (ldr pc, [sp], #4)
   336c0:	bl	337a8 <__assert_fail@plt+0x224bc>
   336c4:	strd	r4, [sp, #-16]!
   336c8:	mov	r4, r1
   336cc:	str	r6, [sp, #8]
   336d0:	mov	r6, r0
   336d4:	mov	r0, r1
   336d8:	str	lr, [sp, #12]
   336dc:	bl	34844 <__assert_fail@plt+0x23558>
   336e0:	subs	r5, r0, #0
   336e4:	beq	33708 <__assert_fail@plt+0x2241c>
   336e8:	mov	r2, r4
   336ec:	mov	r1, r6
   336f0:	bl	11058 <memcpy@plt>
   336f4:	mov	r0, r5
   336f8:	ldrd	r4, [sp]
   336fc:	ldr	r6, [sp, #8]
   33700:	add	sp, sp, #12
   33704:	pop	{pc}		; (ldr pc, [sp], #4)
   33708:	bl	337a8 <__assert_fail@plt+0x224bc>
   3370c:	strd	r4, [sp, #-16]!
   33710:	mov	r4, r1
   33714:	str	r6, [sp, #8]
   33718:	mov	r6, r0
   3371c:	add	r0, r1, #1
   33720:	str	lr, [sp, #12]
   33724:	bl	34844 <__assert_fail@plt+0x23558>
   33728:	subs	r5, r0, #0
   3372c:	beq	33758 <__assert_fail@plt+0x2246c>
   33730:	mov	r3, #0
   33734:	mov	r1, r6
   33738:	mov	r2, r4
   3373c:	strb	r3, [r5, r4]
   33740:	bl	11058 <memcpy@plt>
   33744:	mov	r0, r5
   33748:	ldrd	r4, [sp]
   3374c:	ldr	r6, [sp, #8]
   33750:	add	sp, sp, #12
   33754:	pop	{pc}		; (ldr pc, [sp], #4)
   33758:	bl	337a8 <__assert_fail@plt+0x224bc>
   3375c:	strd	r4, [sp, #-16]!
   33760:	str	r6, [sp, #8]
   33764:	mov	r6, r0
   33768:	str	lr, [sp, #12]
   3376c:	bl	111a8 <strlen@plt>
   33770:	add	r4, r0, #1
   33774:	mov	r0, r4
   33778:	bl	34844 <__assert_fail@plt+0x23558>
   3377c:	subs	r5, r0, #0
   33780:	beq	337a4 <__assert_fail@plt+0x224b8>
   33784:	mov	r2, r4
   33788:	mov	r1, r6
   3378c:	bl	11058 <memcpy@plt>
   33790:	mov	r0, r5
   33794:	ldrd	r4, [sp]
   33798:	ldr	r6, [sp, #8]
   3379c:	add	sp, sp, #12
   337a0:	pop	{pc}		; (ldr pc, [sp], #4)
   337a4:	bl	337a8 <__assert_fail@plt+0x224bc>
   337a8:	movw	r3, #37184	; 0x9140
   337ac:	movt	r3, #4
   337b0:	str	r4, [sp, #-8]!
   337b4:	ldr	r4, [r3]
   337b8:	mov	r2, #5
   337bc:	movw	r1, #35860	; 0x8c14
   337c0:	movt	r1, #3
   337c4:	mov	r0, #0
   337c8:	str	lr, [sp, #4]
   337cc:	bl	110a0 <dcgettext@plt>
   337d0:	mov	r3, r0
   337d4:	movw	r2, #24332	; 0x5f0c
   337d8:	movt	r2, #3
   337dc:	mov	r1, #0
   337e0:	mov	r0, r4
   337e4:	bl	11124 <error@plt>
   337e8:	bl	112c8 <abort@plt>
   337ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   337f0:	strd	r6, [sp, #8]
   337f4:	mov	r6, r2
   337f8:	mov	r7, r3
   337fc:	str	r8, [sp, #16]
   33800:	mov	r2, r1
   33804:	mov	r1, #0
   33808:	str	lr, [sp, #20]
   3380c:	sub	sp, sp, #16
   33810:	mov	r8, r0
   33814:	ldr	ip, [sp, #48]	; 0x30
   33818:	add	r3, sp, #8
   3381c:	str	ip, [sp]
   33820:	bl	33a74 <__assert_fail@plt+0x22788>
   33824:	subs	r4, r0, #0
   33828:	bne	33878 <__assert_fail@plt+0x2258c>
   3382c:	ldrd	r4, [sp, #8]
   33830:	ldrd	r0, [sp, #40]	; 0x28
   33834:	cmp	r5, r7
   33838:	cmpeq	r4, r6
   3383c:	movcc	r3, #1
   33840:	movcs	r3, #0
   33844:	cmp	r5, r1
   33848:	cmpeq	r4, r0
   3384c:	orrhi	r3, r3, #1
   33850:	cmp	r3, #0
   33854:	bne	338f8 <__assert_fail@plt+0x2260c>
   33858:	mov	r0, r4
   3385c:	mov	r1, r5
   33860:	add	sp, sp, #16
   33864:	ldrd	r4, [sp]
   33868:	ldrd	r6, [sp, #8]
   3386c:	ldr	r8, [sp, #16]
   33870:	add	sp, sp, #20
   33874:	pop	{pc}		; (ldr pc, [sp], #4)
   33878:	bl	111c0 <__errno_location@plt>
   3387c:	cmp	r4, #1
   33880:	moveq	r3, #75	; 0x4b
   33884:	moveq	r4, r3
   33888:	streq	r3, [r0]
   3388c:	beq	338e0 <__assert_fail@plt+0x225f4>
   33890:	cmp	r4, #3
   33894:	beq	338d4 <__assert_fail@plt+0x225e8>
   33898:	ldr	r3, [sp, #56]	; 0x38
   3389c:	ldr	r4, [r0]
   338a0:	cmp	r3, #0
   338a4:	beq	338ec <__assert_fail@plt+0x22600>
   338a8:	cmp	r4, #22
   338ac:	moveq	r4, #0
   338b0:	mov	r0, r8
   338b4:	bl	32910 <__assert_fail@plt+0x21624>
   338b8:	movw	r2, #34260	; 0x85d4
   338bc:	movt	r2, #3
   338c0:	str	r0, [sp]
   338c4:	mov	r1, r4
   338c8:	ldr	r3, [sp, #52]	; 0x34
   338cc:	ldr	r0, [sp, #56]	; 0x38
   338d0:	bl	11124 <error@plt>
   338d4:	mov	r3, #0
   338d8:	mov	r4, r3
   338dc:	str	r3, [r0]
   338e0:	ldr	r3, [sp, #56]	; 0x38
   338e4:	cmp	r3, #0
   338e8:	bne	338b0 <__assert_fail@plt+0x225c4>
   338ec:	mov	r3, #1
   338f0:	str	r3, [sp, #56]	; 0x38
   338f4:	b	338a8 <__assert_fail@plt+0x225bc>
   338f8:	bl	111c0 <__errno_location@plt>
   338fc:	mov	r3, #0
   33900:	mvn	r2, #-1073741824	; 0xc0000000
   33904:	cmp	r5, r3
   33908:	cmpeq	r4, r2
   3390c:	movhi	r3, #75	; 0x4b
   33910:	movls	r3, #34	; 0x22
   33914:	mov	r4, r3
   33918:	str	r3, [r0]
   3391c:	ldr	r3, [sp, #56]	; 0x38
   33920:	cmp	r3, #0
   33924:	moveq	r3, #1
   33928:	str	r3, [sp, #56]	; 0x38
   3392c:	b	338b0 <__assert_fail@plt+0x225c4>
   33930:	strd	r4, [sp, #-24]!	; 0xffffffe8
   33934:	mov	r1, #0
   33938:	strd	r6, [sp, #8]
   3393c:	mov	r6, r2
   33940:	mov	r7, r3
   33944:	str	r8, [sp, #16]
   33948:	mov	r2, #10
   3394c:	mov	r8, r0
   33950:	str	lr, [sp, #20]
   33954:	sub	sp, sp, #16
   33958:	ldr	ip, [sp, #48]	; 0x30
   3395c:	add	r3, sp, #8
   33960:	str	ip, [sp]
   33964:	bl	33a74 <__assert_fail@plt+0x22788>
   33968:	subs	r4, r0, #0
   3396c:	bne	339bc <__assert_fail@plt+0x226d0>
   33970:	ldrd	r4, [sp, #8]
   33974:	ldrd	r0, [sp, #40]	; 0x28
   33978:	cmp	r7, r5
   3397c:	cmpeq	r6, r4
   33980:	movhi	r3, #1
   33984:	movls	r3, #0
   33988:	cmp	r1, r5
   3398c:	cmpeq	r0, r4
   33990:	orrcc	r3, r3, #1
   33994:	cmp	r3, #0
   33998:	bne	33a3c <__assert_fail@plt+0x22750>
   3399c:	mov	r0, r4
   339a0:	mov	r1, r5
   339a4:	add	sp, sp, #16
   339a8:	ldrd	r4, [sp]
   339ac:	ldrd	r6, [sp, #8]
   339b0:	ldr	r8, [sp, #16]
   339b4:	add	sp, sp, #20
   339b8:	pop	{pc}		; (ldr pc, [sp], #4)
   339bc:	bl	111c0 <__errno_location@plt>
   339c0:	cmp	r4, #1
   339c4:	moveq	r3, #75	; 0x4b
   339c8:	moveq	r4, r3
   339cc:	streq	r3, [r0]
   339d0:	beq	33a2c <__assert_fail@plt+0x22740>
   339d4:	cmp	r4, #3
   339d8:	beq	33a20 <__assert_fail@plt+0x22734>
   339dc:	ldr	r3, [sp, #56]	; 0x38
   339e0:	ldr	r4, [r0]
   339e4:	cmp	r3, #0
   339e8:	bne	339f4 <__assert_fail@plt+0x22708>
   339ec:	mov	r3, #1
   339f0:	str	r3, [sp, #56]	; 0x38
   339f4:	cmp	r4, #22
   339f8:	moveq	r4, #0
   339fc:	mov	r0, r8
   33a00:	bl	32910 <__assert_fail@plt+0x21624>
   33a04:	movw	r2, #34260	; 0x85d4
   33a08:	movt	r2, #3
   33a0c:	str	r0, [sp]
   33a10:	mov	r1, r4
   33a14:	ldr	r3, [sp, #52]	; 0x34
   33a18:	ldr	r0, [sp, #56]	; 0x38
   33a1c:	bl	11124 <error@plt>
   33a20:	mov	r3, #0
   33a24:	mov	r4, r3
   33a28:	str	r3, [r0]
   33a2c:	ldr	r3, [sp, #56]	; 0x38
   33a30:	cmp	r3, #0
   33a34:	bne	339fc <__assert_fail@plt+0x22710>
   33a38:	b	339ec <__assert_fail@plt+0x22700>
   33a3c:	bl	111c0 <__errno_location@plt>
   33a40:	mov	r3, #0
   33a44:	mvn	r2, #-1073741824	; 0xc0000000
   33a48:	cmp	r5, r3
   33a4c:	cmpeq	r4, r2
   33a50:	movhi	r3, #75	; 0x4b
   33a54:	movls	r3, #34	; 0x22
   33a58:	mov	r4, r3
   33a5c:	str	r3, [r0]
   33a60:	ldr	r3, [sp, #56]	; 0x38
   33a64:	cmp	r3, #0
   33a68:	moveq	r3, #1
   33a6c:	str	r3, [sp, #56]	; 0x38
   33a70:	b	339fc <__assert_fail@plt+0x22710>
   33a74:	cmp	r2, #36	; 0x24
   33a78:	strd	r4, [sp, #-36]!	; 0xffffffdc
   33a7c:	strd	r6, [sp, #8]
   33a80:	strd	r8, [sp, #16]
   33a84:	strd	sl, [sp, #24]
   33a88:	str	lr, [sp, #32]
   33a8c:	sub	sp, sp, #36	; 0x24
   33a90:	bhi	34708 <__assert_fail@plt+0x2341c>
   33a94:	cmp	r1, #0
   33a98:	mov	r6, r2
   33a9c:	mov	r5, r1
   33aa0:	mov	sl, r0
   33aa4:	addeq	r5, sp, #28
   33aa8:	mov	r9, r3
   33aac:	bl	111c0 <__errno_location@plt>
   33ab0:	mov	r3, #0
   33ab4:	mov	fp, r0
   33ab8:	str	r3, [r0]
   33abc:	ldrb	r4, [sl]
   33ac0:	bl	11184 <__ctype_b_loc@plt>
   33ac4:	ldr	r2, [r0]
   33ac8:	lsl	r3, r4, #1
   33acc:	ldrh	r3, [r2, r3]
   33ad0:	tst	r3, #8192	; 0x2000
   33ad4:	beq	33af0 <__assert_fail@plt+0x22804>
   33ad8:	mov	r3, sl
   33adc:	ldrb	r4, [r3, #1]!
   33ae0:	lsl	r1, r4, #1
   33ae4:	ldrh	r1, [r2, r1]
   33ae8:	tst	r1, #8192	; 0x2000
   33aec:	bne	33adc <__assert_fail@plt+0x227f0>
   33af0:	cmp	r4, #45	; 0x2d
   33af4:	beq	33b90 <__assert_fail@plt+0x228a4>
   33af8:	mov	r2, r6
   33afc:	mov	r3, #0
   33b00:	mov	r1, r5
   33b04:	mov	r0, sl
   33b08:	bl	11064 <__strtoull_internal@plt>
   33b0c:	ldr	r8, [r5]
   33b10:	mov	r6, r0
   33b14:	mov	r7, r1
   33b18:	cmp	r8, sl
   33b1c:	beq	33b78 <__assert_fail@plt+0x2288c>
   33b20:	ldr	r4, [fp]
   33b24:	cmp	r4, #0
   33b28:	bne	33b68 <__assert_fail@plt+0x2287c>
   33b2c:	ldr	r3, [sp, #72]	; 0x48
   33b30:	cmp	r3, #0
   33b34:	beq	33b44 <__assert_fail@plt+0x22858>
   33b38:	ldrb	sl, [r8]
   33b3c:	cmp	sl, #0
   33b40:	bne	33efc <__assert_fail@plt+0x22c10>
   33b44:	strd	r6, [r9]
   33b48:	mov	r0, r4
   33b4c:	add	sp, sp, #36	; 0x24
   33b50:	ldrd	r4, [sp]
   33b54:	ldrd	r6, [sp, #8]
   33b58:	ldrd	r8, [sp, #16]
   33b5c:	ldrd	sl, [sp, #24]
   33b60:	add	sp, sp, #32
   33b64:	pop	{pc}		; (ldr pc, [sp], #4)
   33b68:	cmp	r4, #34	; 0x22
   33b6c:	bne	33b90 <__assert_fail@plt+0x228a4>
   33b70:	mov	r4, #1
   33b74:	b	33b2c <__assert_fail@plt+0x22840>
   33b78:	ldr	r3, [sp, #72]	; 0x48
   33b7c:	cmp	r3, #0
   33b80:	beq	33b90 <__assert_fail@plt+0x228a4>
   33b84:	ldrb	sl, [sl]
   33b88:	cmp	sl, #0
   33b8c:	bne	33b98 <__assert_fail@plt+0x228ac>
   33b90:	mov	r4, #4
   33b94:	b	33b48 <__assert_fail@plt+0x2285c>
   33b98:	mov	r1, sl
   33b9c:	mov	r0, r3
   33ba0:	bl	111b4 <strchr@plt>
   33ba4:	cmp	r0, #0
   33ba8:	movne	r4, #0
   33bac:	movne	r6, #1
   33bb0:	movne	r7, r4
   33bb4:	beq	33b90 <__assert_fail@plt+0x228a4>
   33bb8:	sub	r3, sl, #69	; 0x45
   33bbc:	cmp	r3, #47	; 0x2f
   33bc0:	ldrls	pc, [pc, r3, lsl #2]
   33bc4:	b	33ccc <__assert_fail@plt+0x229e0>
   33bc8:	andeq	r3, r3, r8, lsl #25
   33bcc:	andeq	r3, r3, ip, asr #25
   33bd0:	andeq	r3, r3, r8, lsl #25
   33bd4:	andeq	r3, r3, ip, asr #25
   33bd8:	andeq	r3, r3, ip, asr #25
   33bdc:	andeq	r3, r3, ip, asr #25
   33be0:	andeq	r3, r3, r8, lsl #25
   33be4:	andeq	r3, r3, ip, asr #25
   33be8:	andeq	r3, r3, r8, lsl #25
   33bec:	andeq	r3, r3, ip, asr #25
   33bf0:	andeq	r3, r3, ip, asr #25
   33bf4:	andeq	r3, r3, r8, lsl #25
   33bf8:	andeq	r3, r3, ip, asr #25
   33bfc:	andeq	r3, r3, ip, asr #25
   33c00:	andeq	r3, r3, ip, asr #25
   33c04:	andeq	r3, r3, r8, lsl #25
   33c08:	andeq	r3, r3, ip, asr #25
   33c0c:	andeq	r3, r3, ip, asr #25
   33c10:	andeq	r3, r3, ip, asr #25
   33c14:	andeq	r3, r3, ip, asr #25
   33c18:	andeq	r3, r3, r8, lsl #25
   33c1c:	andeq	r3, r3, r8, lsl #25
   33c20:	andeq	r3, r3, ip, asr #25
   33c24:	andeq	r3, r3, ip, asr #25
   33c28:	andeq	r3, r3, ip, asr #25
   33c2c:	andeq	r3, r3, ip, asr #25
   33c30:	andeq	r3, r3, ip, asr #25
   33c34:	andeq	r3, r3, ip, asr #25
   33c38:	andeq	r3, r3, ip, asr #25
   33c3c:	andeq	r3, r3, ip, asr #25
   33c40:	andeq	r3, r3, ip, asr #25
   33c44:	andeq	r3, r3, ip, asr #25
   33c48:	andeq	r3, r3, ip, asr #25
   33c4c:	andeq	r3, r3, ip, asr #25
   33c50:	andeq	r3, r3, r8, lsl #25
   33c54:	andeq	r3, r3, ip, asr #25
   33c58:	andeq	r3, r3, ip, asr #25
   33c5c:	andeq	r3, r3, ip, asr #25
   33c60:	andeq	r3, r3, r8, lsl #25
   33c64:	andeq	r3, r3, ip, asr #25
   33c68:	andeq	r3, r3, r8, lsl #25
   33c6c:	andeq	r3, r3, ip, asr #25
   33c70:	andeq	r3, r3, ip, asr #25
   33c74:	andeq	r3, r3, ip, asr #25
   33c78:	andeq	r3, r3, ip, asr #25
   33c7c:	andeq	r3, r3, ip, asr #25
   33c80:	andeq	r3, r3, ip, asr #25
   33c84:	andeq	r3, r3, r8, lsl #25
   33c88:	mov	r1, #48	; 0x30
   33c8c:	ldr	r0, [sp, #72]	; 0x48
   33c90:	bl	111b4 <strchr@plt>
   33c94:	cmp	r0, #0
   33c98:	beq	33ccc <__assert_fail@plt+0x229e0>
   33c9c:	ldrb	r3, [r8, #1]
   33ca0:	cmp	r3, #68	; 0x44
   33ca4:	beq	3425c <__assert_fail@plt+0x22f70>
   33ca8:	cmp	r3, #105	; 0x69
   33cac:	beq	33f14 <__assert_fail@plt+0x22c28>
   33cb0:	cmp	r3, #66	; 0x42
   33cb4:	moveq	r3, #2
   33cb8:	movne	r3, #1
   33cbc:	moveq	ip, #1000	; 0x3e8
   33cc0:	movne	ip, #1024	; 0x400
   33cc4:	str	r3, [sp, #12]
   33cc8:	b	33cd8 <__assert_fail@plt+0x229ec>
   33ccc:	mov	r3, #1
   33cd0:	mov	ip, #1024	; 0x400
   33cd4:	str	r3, [sp, #12]
   33cd8:	sub	sl, sl, #66	; 0x42
   33cdc:	cmp	sl, #53	; 0x35
   33ce0:	ldrls	pc, [pc, sl, lsl #2]
   33ce4:	b	33ec0 <__assert_fail@plt+0x22bd4>
   33ce8:	andeq	r4, r3, r8, lsr #3
   33cec:	andeq	r3, r3, r0, asr #29
   33cf0:	andeq	r3, r3, r0, asr #29
   33cf4:	andeq	r4, r3, r8, asr #2
   33cf8:	andeq	r3, r3, r0, asr #29
   33cfc:	andeq	r4, r3, r4, asr #3
   33d00:	andeq	r3, r3, r0, asr #29
   33d04:	andeq	r3, r3, r0, asr #29
   33d08:	andeq	r3, r3, r0, asr #29
   33d0c:	andeq	r3, r3, r8, asr #29
   33d10:	andeq	r3, r3, r0, asr #29
   33d14:	strdeq	r4, [r3], -r0
   33d18:	andeq	r3, r3, r0, asr #29
   33d1c:	andeq	r3, r3, r0, asr #29
   33d20:	muleq	r3, r4, r0
   33d24:	andeq	r3, r3, r0, asr #29
   33d28:	andeq	r3, r3, r0, asr #29
   33d2c:	andeq	r3, r3, r0, asr #29
   33d30:	andeq	r4, r3, r4, lsr r0
   33d34:	andeq	r3, r3, r0, asr #29
   33d38:	andeq	r3, r3, r0, asr #29
   33d3c:	andeq	r3, r3, r0, asr #29
   33d40:	andeq	r3, r3, r0, asr #29
   33d44:	andeq	r3, r3, r8, ror #30
   33d48:	andeq	r3, r3, r0, asr #27
   33d4c:	andeq	r3, r3, r0, asr #29
   33d50:	andeq	r3, r3, r0, asr #29
   33d54:	andeq	r3, r3, r0, asr #29
   33d58:	andeq	r3, r3, r0, asr #29
   33d5c:	andeq	r3, r3, r0, asr #29
   33d60:	andeq	r3, r3, r0, asr #29
   33d64:	andeq	r3, r3, r0, asr #29
   33d68:	andeq	r3, r3, r8, asr #30
   33d6c:	andeq	r3, r3, r8, lsr #29
   33d70:	andeq	r3, r3, r0, asr #29
   33d74:	andeq	r3, r3, r0, asr #29
   33d78:	andeq	r3, r3, r0, asr #29
   33d7c:	andeq	r4, r3, r4, asr #3
   33d80:	andeq	r3, r3, r0, asr #29
   33d84:	andeq	r3, r3, r0, asr #29
   33d88:	andeq	r3, r3, r0, asr #29
   33d8c:	andeq	r3, r3, r8, asr #29
   33d90:	andeq	r3, r3, r0, asr #29
   33d94:	strdeq	r4, [r3], -r0
   33d98:	andeq	r3, r3, r0, asr #29
   33d9c:	andeq	r3, r3, r0, asr #29
   33da0:	andeq	r3, r3, r0, asr #29
   33da4:	andeq	r3, r3, r0, asr #29
   33da8:	andeq	r3, r3, r0, asr #29
   33dac:	andeq	r3, r3, r0, asr #29
   33db0:	andeq	r4, r3, r4, lsr r0
   33db4:	andeq	r3, r3, r0, asr #29
   33db8:	andeq	r3, r3, r0, asr #29
   33dbc:	andeq	r3, r3, r0, lsr pc
   33dc0:	asr	r3, ip, #31
   33dc4:	mov	r2, ip
   33dc8:	cmp	r7, #0
   33dcc:	mov	r1, #0
   33dd0:	strd	r2, [sp]
   33dd4:	bne	34314 <__assert_fail@plt+0x23028>
   33dd8:	umull	r6, r7, r6, ip
   33ddc:	mov	r2, r6
   33de0:	mov	r3, r7
   33de4:	cmp	r1, #0
   33de8:	bne	34228 <__assert_fail@plt+0x22f3c>
   33dec:	cmp	r3, #0
   33df0:	mov	lr, r1
   33df4:	bne	34440 <__assert_fail@plt+0x23154>
   33df8:	umull	r2, r3, r2, ip
   33dfc:	mov	r0, r2
   33e00:	mov	r1, r3
   33e04:	cmp	lr, #0
   33e08:	bne	34228 <__assert_fail@plt+0x22f3c>
   33e0c:	cmp	r1, #0
   33e10:	bne	3441c <__assert_fail@plt+0x23130>
   33e14:	umull	r0, r1, r0, ip
   33e18:	mov	r2, r0
   33e1c:	mov	r3, r1
   33e20:	cmp	lr, #0
   33e24:	bne	34228 <__assert_fail@plt+0x22f3c>
   33e28:	cmp	r3, #0
   33e2c:	bne	340cc <__assert_fail@plt+0x22de0>
   33e30:	umull	r2, r3, r2, ip
   33e34:	mov	r0, r2
   33e38:	mov	r1, r3
   33e3c:	cmp	lr, #0
   33e40:	bne	34228 <__assert_fail@plt+0x22f3c>
   33e44:	cmp	r1, #0
   33e48:	bne	342cc <__assert_fail@plt+0x22fe0>
   33e4c:	umull	r0, r1, r0, ip
   33e50:	mov	r2, r0
   33e54:	mov	r3, r1
   33e58:	cmp	lr, #0
   33e5c:	bne	34228 <__assert_fail@plt+0x22f3c>
   33e60:	cmp	r3, #0
   33e64:	mov	r7, lr
   33e68:	bne	342a8 <__assert_fail@plt+0x22fbc>
   33e6c:	umull	r2, r3, r2, ip
   33e70:	mov	r6, r2
   33e74:	mov	lr, r3
   33e78:	cmp	r7, #0
   33e7c:	bne	34228 <__assert_fail@plt+0x22f3c>
   33e80:	cmp	lr, #0
   33e84:	bne	3426c <__assert_fail@plt+0x22f80>
   33e88:	umull	r2, r3, r6, ip
   33e8c:	mov	r0, r2
   33e90:	mov	r2, r3
   33e94:	subs	r3, r7, #0
   33e98:	bne	34228 <__assert_fail@plt+0x22f3c>
   33e9c:	mov	r6, r0
   33ea0:	mov	r7, r2
   33ea4:	orr	r4, r4, r3
   33ea8:	ldr	r2, [sp, #12]
   33eac:	add	r3, r8, r2
   33eb0:	str	r3, [r5]
   33eb4:	ldrb	r3, [r8, r2]
   33eb8:	cmp	r3, #0
   33ebc:	beq	33b44 <__assert_fail@plt+0x22858>
   33ec0:	orr	r4, r4, #2
   33ec4:	b	33b44 <__assert_fail@plt+0x22858>
   33ec8:	cmp	r7, #0
   33ecc:	asr	r1, ip, #31
   33ed0:	mov	lr, #0
   33ed4:	bne	34238 <__assert_fail@plt+0x22f4c>
   33ed8:	umull	r2, r3, r6, ip
   33edc:	mov	r6, r2
   33ee0:	mov	r7, r3
   33ee4:	cmp	lr, #0
   33ee8:	beq	33ea8 <__assert_fail@plt+0x22bbc>
   33eec:	mvn	r6, #0
   33ef0:	mov	r4, #1
   33ef4:	mov	r7, r6
   33ef8:	b	33ea8 <__assert_fail@plt+0x22bbc>
   33efc:	mov	r0, r3
   33f00:	mov	r1, sl
   33f04:	bl	111b4 <strchr@plt>
   33f08:	cmp	r0, #0
   33f0c:	bne	33bb8 <__assert_fail@plt+0x228cc>
   33f10:	b	33ec0 <__assert_fail@plt+0x22bd4>
   33f14:	ldrb	r3, [r8, #2]
   33f18:	mov	ip, #1024	; 0x400
   33f1c:	cmp	r3, #66	; 0x42
   33f20:	movne	r3, #1
   33f24:	moveq	r3, #3
   33f28:	str	r3, [sp, #12]
   33f2c:	b	33cd8 <__assert_fail@plt+0x229ec>
   33f30:	lsr	r3, r7, #31
   33f34:	adds	r6, r6, r6
   33f38:	adc	r7, r7, r7
   33f3c:	cmp	r3, #0
   33f40:	beq	33ea8 <__assert_fail@plt+0x22bbc>
   33f44:	b	33eec <__assert_fail@plt+0x22c00>
   33f48:	lsr	r3, r7, #23
   33f4c:	lsl	r7, r7, #9
   33f50:	cmp	r3, #0
   33f54:	lsl	r3, r6, #9
   33f58:	orr	r7, r7, r6, lsr #23
   33f5c:	bne	33eec <__assert_fail@plt+0x22c00>
   33f60:	mov	r6, r3
   33f64:	b	33ea8 <__assert_fail@plt+0x22bbc>
   33f68:	asr	r3, ip, #31
   33f6c:	mov	r2, ip
   33f70:	cmp	r7, #0
   33f74:	mov	r1, #0
   33f78:	strd	r2, [sp]
   33f7c:	bne	34388 <__assert_fail@plt+0x2309c>
   33f80:	umull	r6, r7, r6, ip
   33f84:	mov	r0, r6
   33f88:	mov	fp, r7
   33f8c:	cmp	r1, #0
   33f90:	bne	34228 <__assert_fail@plt+0x22f3c>
   33f94:	cmp	fp, #0
   33f98:	mov	lr, r1
   33f9c:	bne	34518 <__assert_fail@plt+0x2322c>
   33fa0:	umull	r0, r1, r0, ip
   33fa4:	mov	r2, r0
   33fa8:	mov	r3, r1
   33fac:	cmp	lr, #0
   33fb0:	bne	34228 <__assert_fail@plt+0x22f3c>
   33fb4:	cmp	r3, #0
   33fb8:	bne	34540 <__assert_fail@plt+0x23254>
   33fbc:	umull	r2, r3, r2, ip
   33fc0:	mov	r0, r2
   33fc4:	mov	r1, r3
   33fc8:	cmp	lr, #0
   33fcc:	bne	34228 <__assert_fail@plt+0x22f3c>
   33fd0:	cmp	r1, #0
   33fd4:	bne	344c0 <__assert_fail@plt+0x231d4>
   33fd8:	umull	r0, r1, r0, ip
   33fdc:	mov	r2, r0
   33fe0:	mov	r3, r1
   33fe4:	cmp	lr, #0
   33fe8:	bne	34228 <__assert_fail@plt+0x22f3c>
   33fec:	cmp	r3, #0
   33ff0:	bne	342f0 <__assert_fail@plt+0x23004>
   33ff4:	umull	r2, r3, r2, ip
   33ff8:	mov	r0, r2
   33ffc:	mov	r1, r3
   34000:	cmp	lr, #0
   34004:	bne	34228 <__assert_fail@plt+0x22f3c>
   34008:	cmp	r1, #0
   3400c:	beq	33e4c <__assert_fail@plt+0x22b60>
   34010:	umull	r6, r7, r0, ip
   34014:	mov	fp, lr
   34018:	mov	sl, r7
   3401c:	umlal	sl, fp, r1, ip
   34020:	cmp	fp, #0
   34024:	bne	34728 <__assert_fail@plt+0x2343c>
   34028:	mov	r2, r6
   3402c:	mov	r3, sl
   34030:	b	33e58 <__assert_fail@plt+0x22b6c>
   34034:	asr	r3, ip, #31
   34038:	mov	r2, ip
   3403c:	cmp	r7, #0
   34040:	mov	r1, #0
   34044:	strd	r2, [sp]
   34048:	bne	343ac <__assert_fail@plt+0x230c0>
   3404c:	umull	r6, r7, r6, ip
   34050:	mov	r0, r6
   34054:	mov	fp, r7
   34058:	cmp	r1, #0
   3405c:	bne	34228 <__assert_fail@plt+0x22f3c>
   34060:	cmp	fp, #0
   34064:	mov	lr, r1
   34068:	beq	33e4c <__assert_fail@plt+0x22b60>
   3406c:	umull	r6, r7, r0, ip
   34070:	mov	r3, r1
   34074:	mov	r2, r7
   34078:	umlal	r2, r3, fp, ip
   3407c:	cmp	r3, #0
   34080:	strd	r2, [sp, #16]
   34084:	bne	3460c <__assert_fail@plt+0x23320>
   34088:	mov	r2, r6
   3408c:	ldr	r3, [sp, #16]
   34090:	b	33e58 <__assert_fail@plt+0x22b6c>
   34094:	asr	r3, ip, #31
   34098:	mov	r2, ip
   3409c:	cmp	r7, #0
   340a0:	mov	r1, #0
   340a4:	strd	r2, [sp]
   340a8:	bne	343f4 <__assert_fail@plt+0x23108>
   340ac:	umull	r6, r7, r6, ip
   340b0:	mov	r2, r6
   340b4:	mov	r3, r7
   340b8:	cmp	r1, #0
   340bc:	bne	34228 <__assert_fail@plt+0x22f3c>
   340c0:	cmp	r3, #0
   340c4:	mov	lr, r1
   340c8:	beq	33e30 <__assert_fail@plt+0x22b44>
   340cc:	umull	r6, r7, r2, ip
   340d0:	mov	fp, lr
   340d4:	mov	sl, r7
   340d8:	umlal	sl, fp, r3, ip
   340dc:	cmp	fp, #0
   340e0:	bne	346ec <__assert_fail@plt+0x23400>
   340e4:	mov	r0, r6
   340e8:	mov	r1, sl
   340ec:	b	33e3c <__assert_fail@plt+0x22b50>
   340f0:	asr	r3, ip, #31
   340f4:	mov	r2, ip
   340f8:	cmp	r7, #0
   340fc:	mov	r1, #0
   34100:	strd	r2, [sp]
   34104:	bne	343d0 <__assert_fail@plt+0x230e4>
   34108:	umull	r6, r7, r6, ip
   3410c:	mov	sl, r6
   34110:	mov	lr, r7
   34114:	cmp	r1, #0
   34118:	bne	33eec <__assert_fail@plt+0x22c00>
   3411c:	cmp	lr, #0
   34120:	mov	r7, r1
   34124:	bne	344e4 <__assert_fail@plt+0x231f8>
   34128:	umull	sl, fp, sl, ip
   3412c:	mov	r0, sl
   34130:	mov	r2, fp
   34134:	cmp	r7, #0
   34138:	mov	r6, r0
   3413c:	mov	r7, r2
   34140:	beq	33ea8 <__assert_fail@plt+0x22bbc>
   34144:	b	33eec <__assert_fail@plt+0x22c00>
   34148:	asr	r3, ip, #31
   3414c:	mov	r2, ip
   34150:	cmp	r7, #0
   34154:	mov	r1, #0
   34158:	strd	r2, [sp]
   3415c:	bne	34364 <__assert_fail@plt+0x23078>
   34160:	umull	r6, r7, r6, ip
   34164:	mov	r0, r6
   34168:	mov	fp, r7
   3416c:	cmp	r1, #0
   34170:	bne	34228 <__assert_fail@plt+0x22f3c>
   34174:	cmp	fp, #0
   34178:	mov	lr, r1
   3417c:	beq	33fd8 <__assert_fail@plt+0x22cec>
   34180:	umull	r6, r7, r0, ip
   34184:	mov	r3, r1
   34188:	mov	r2, r7
   3418c:	umlal	r2, r3, fp, ip
   34190:	cmp	r3, #0
   34194:	strd	r2, [sp, #16]
   34198:	bne	3467c <__assert_fail@plt+0x23390>
   3419c:	mov	r2, r6
   341a0:	ldr	r3, [sp, #16]
   341a4:	b	33fe4 <__assert_fail@plt+0x22cf8>
   341a8:	lsr	r3, r7, #22
   341ac:	lsl	r7, r7, #10
   341b0:	cmp	r3, #0
   341b4:	lsl	r3, r6, #10
   341b8:	orr	r7, r7, r6, lsr #22
   341bc:	beq	33f60 <__assert_fail@plt+0x22c74>
   341c0:	b	33eec <__assert_fail@plt+0x22c00>
   341c4:	asr	r3, ip, #31
   341c8:	mov	r2, ip
   341cc:	cmp	r7, #0
   341d0:	mov	r1, #0
   341d4:	strd	r2, [sp]
   341d8:	bne	3433c <__assert_fail@plt+0x23050>
   341dc:	umull	r6, r7, r6, ip
   341e0:	mov	r2, r6
   341e4:	mov	r3, r7
   341e8:	cmp	r1, #0
   341ec:	bne	33eec <__assert_fail@plt+0x22c00>
   341f0:	cmp	r3, #0
   341f4:	mov	r7, r1
   341f8:	bne	344a0 <__assert_fail@plt+0x231b4>
   341fc:	umull	r2, r3, r2, ip
   34200:	mov	r6, r2
   34204:	mov	lr, r3
   34208:	cmp	r7, #0
   3420c:	bne	33eec <__assert_fail@plt+0x22c00>
   34210:	cmp	lr, #0
   34214:	bne	34464 <__assert_fail@plt+0x23178>
   34218:	umull	r2, r3, r6, ip
   3421c:	mov	r0, r2
   34220:	mov	r2, r3
   34224:	b	34134 <__assert_fail@plt+0x22e48>
   34228:	mvn	r6, #0
   3422c:	mov	r3, #1
   34230:	mov	r7, r6
   34234:	b	33ea4 <__assert_fail@plt+0x22bb8>
   34238:	umull	sl, fp, r6, ip
   3423c:	mov	r3, lr
   34240:	mov	r2, fp
   34244:	umlal	r2, r3, r7, ip
   34248:	cmp	r3, #0
   3424c:	bne	34644 <__assert_fail@plt+0x23358>
   34250:	mov	r6, sl
   34254:	mov	r7, r2
   34258:	b	33ee4 <__assert_fail@plt+0x22bf8>
   3425c:	mov	r3, #2
   34260:	mov	ip, #1000	; 0x3e8
   34264:	str	r3, [sp, #12]
   34268:	b	33cd8 <__assert_fail@plt+0x229ec>
   3426c:	umull	r0, r1, r6, ip
   34270:	mov	r3, r7
   34274:	mov	r2, r1
   34278:	strd	r0, [sp, #16]
   3427c:	umlal	r2, r3, lr, ip
   34280:	cmp	r3, #0
   34284:	beq	33e94 <__assert_fail@plt+0x22ba8>
   34288:	ldrd	sl, [sp]
   3428c:	mov	r7, #1
   34290:	ldr	r0, [sp, #16]
   34294:	ldr	r3, [sp, #20]
   34298:	mul	r2, r6, fp
   3429c:	mla	r2, lr, sl, r2
   342a0:	add	r2, r2, r3
   342a4:	b	33e94 <__assert_fail@plt+0x22ba8>
   342a8:	umull	sl, fp, r2, ip
   342ac:	mov	r1, lr
   342b0:	mov	r0, fp
   342b4:	umlal	r0, r1, r3, ip
   342b8:	cmp	r1, #0
   342bc:	bne	3459c <__assert_fail@plt+0x232b0>
   342c0:	mov	r6, sl
   342c4:	mov	lr, r0
   342c8:	b	33e78 <__assert_fail@plt+0x22b8c>
   342cc:	umull	sl, fp, r0, ip
   342d0:	mov	r7, lr
   342d4:	mov	r6, fp
   342d8:	umlal	r6, r7, r1, ip
   342dc:	cmp	r7, #0
   342e0:	bne	34744 <__assert_fail@plt+0x23458>
   342e4:	mov	r2, sl
   342e8:	mov	r3, r6
   342ec:	b	33e58 <__assert_fail@plt+0x22b6c>
   342f0:	umull	sl, fp, r2, ip
   342f4:	mov	r7, lr
   342f8:	mov	r6, fp
   342fc:	umlal	r6, r7, r3, ip
   34300:	cmp	r7, #0
   34304:	bne	345d4 <__assert_fail@plt+0x232e8>
   34308:	mov	r0, sl
   3430c:	mov	r1, r6
   34310:	b	34000 <__assert_fail@plt+0x22d14>
   34314:	umull	sl, fp, r6, ip
   34318:	mov	r3, r1
   3431c:	mov	r2, fp
   34320:	umlal	r2, r3, r7, ip
   34324:	cmp	r3, #0
   34328:	strd	r2, [sp, #16]
   3432c:	bne	345b8 <__assert_fail@plt+0x232cc>
   34330:	mov	r2, sl
   34334:	ldr	r3, [sp, #16]
   34338:	b	33de4 <__assert_fail@plt+0x22af8>
   3433c:	umull	sl, fp, r6, ip
   34340:	mov	r3, r1
   34344:	mov	r2, fp
   34348:	umlal	r2, r3, r7, ip
   3434c:	cmp	r3, #0
   34350:	strd	r2, [sp, #16]
   34354:	bne	34698 <__assert_fail@plt+0x233ac>
   34358:	mov	r2, sl
   3435c:	ldr	r3, [sp, #16]
   34360:	b	341e8 <__assert_fail@plt+0x22efc>
   34364:	umull	sl, fp, r6, ip
   34368:	mov	r3, r1
   3436c:	mov	r2, fp
   34370:	umlal	r2, r3, r7, ip
   34374:	cmp	r3, #0
   34378:	bne	34564 <__assert_fail@plt+0x23278>
   3437c:	mov	r0, sl
   34380:	mov	fp, r2
   34384:	b	3416c <__assert_fail@plt+0x22e80>
   34388:	umull	sl, fp, r6, ip
   3438c:	mov	r3, r1
   34390:	mov	r2, fp
   34394:	umlal	r2, r3, r7, ip
   34398:	cmp	r3, #0
   3439c:	bne	34628 <__assert_fail@plt+0x2333c>
   343a0:	mov	r0, sl
   343a4:	mov	fp, r2
   343a8:	b	33f8c <__assert_fail@plt+0x22ca0>
   343ac:	umull	sl, fp, r6, ip
   343b0:	mov	r3, r1
   343b4:	mov	r2, fp
   343b8:	umlal	r2, r3, r7, ip
   343bc:	cmp	r3, #0
   343c0:	bne	346b4 <__assert_fail@plt+0x233c8>
   343c4:	mov	r0, sl
   343c8:	mov	fp, r2
   343cc:	b	34058 <__assert_fail@plt+0x22d6c>
   343d0:	umull	sl, fp, r6, ip
   343d4:	mov	r3, r1
   343d8:	mov	r2, fp
   343dc:	strd	sl, [sp, #16]
   343e0:	umlal	r2, r3, r7, ip
   343e4:	cmp	r3, #0
   343e8:	bne	3465c <__assert_fail@plt+0x23370>
   343ec:	mov	lr, r2
   343f0:	b	34114 <__assert_fail@plt+0x22e28>
   343f4:	umull	sl, fp, r6, ip
   343f8:	mov	r3, r1
   343fc:	mov	r2, fp
   34400:	umlal	r2, r3, r7, ip
   34404:	cmp	r3, #0
   34408:	strd	r2, [sp, #16]
   3440c:	bne	34760 <__assert_fail@plt+0x23474>
   34410:	mov	r2, sl
   34414:	ldr	r3, [sp, #16]
   34418:	b	340b8 <__assert_fail@plt+0x22dcc>
   3441c:	umull	sl, fp, r0, ip
   34420:	mov	r7, lr
   34424:	mov	r6, fp
   34428:	umlal	r6, r7, r1, ip
   3442c:	cmp	r7, #0
   34430:	bne	3477c <__assert_fail@plt+0x23490>
   34434:	mov	r2, sl
   34438:	mov	r3, r6
   3443c:	b	33e20 <__assert_fail@plt+0x22b34>
   34440:	umull	r6, r7, r2, ip
   34444:	mov	fp, r1
   34448:	mov	sl, r7
   3444c:	umlal	sl, fp, r3, ip
   34450:	cmp	fp, #0
   34454:	bne	345f0 <__assert_fail@plt+0x23304>
   34458:	mov	r0, r6
   3445c:	mov	r1, sl
   34460:	b	33e04 <__assert_fail@plt+0x22b18>
   34464:	umull	r0, r1, r6, ip
   34468:	mov	r3, r7
   3446c:	mov	r2, r1
   34470:	strd	r0, [sp, #16]
   34474:	umlal	r2, r3, lr, ip
   34478:	cmp	r3, #0
   3447c:	beq	34134 <__assert_fail@plt+0x22e48>
   34480:	ldrd	sl, [sp]
   34484:	mov	r7, #1
   34488:	ldr	r0, [sp, #16]
   3448c:	ldr	r3, [sp, #20]
   34490:	mul	r2, r6, fp
   34494:	mla	r2, lr, sl, r2
   34498:	add	r2, r2, r3
   3449c:	b	34134 <__assert_fail@plt+0x22e48>
   344a0:	umull	sl, fp, r2, ip
   344a4:	mov	r0, fp
   344a8:	umlal	r0, r1, r3, ip
   344ac:	cmp	r1, #0
   344b0:	bne	34798 <__assert_fail@plt+0x234ac>
   344b4:	mov	r6, sl
   344b8:	mov	lr, r0
   344bc:	b	34208 <__assert_fail@plt+0x22f1c>
   344c0:	umull	r6, r7, r0, ip
   344c4:	mov	fp, lr
   344c8:	mov	sl, r7
   344cc:	umlal	sl, fp, r1, ip
   344d0:	cmp	fp, #0
   344d4:	bne	346d0 <__assert_fail@plt+0x233e4>
   344d8:	mov	r2, r6
   344dc:	mov	r3, sl
   344e0:	b	33fe4 <__assert_fail@plt+0x22cf8>
   344e4:	umull	r0, r1, sl, ip
   344e8:	mov	r3, r7
   344ec:	mov	r2, r1
   344f0:	umlal	r2, r3, lr, ip
   344f4:	cmp	r3, #0
   344f8:	beq	34134 <__assert_fail@plt+0x22e48>
   344fc:	ldr	r3, [sp, #4]
   34500:	mov	r7, #1
   34504:	mul	r2, sl, r3
   34508:	ldr	r3, [sp]
   3450c:	mla	r2, lr, r3, r2
   34510:	add	r2, r2, r1
   34514:	b	34134 <__assert_fail@plt+0x22e48>
   34518:	umull	r6, r7, r0, ip
   3451c:	mov	r3, r1
   34520:	mov	r2, r7
   34524:	umlal	r2, r3, fp, ip
   34528:	cmp	r3, #0
   3452c:	strd	r2, [sp, #16]
   34530:	bne	347b4 <__assert_fail@plt+0x234c8>
   34534:	mov	r2, r6
   34538:	ldr	r3, [sp, #16]
   3453c:	b	33fac <__assert_fail@plt+0x22cc0>
   34540:	umull	sl, fp, r2, ip
   34544:	mov	r7, lr
   34548:	mov	r6, fp
   3454c:	umlal	r6, r7, r3, ip
   34550:	cmp	r7, #0
   34554:	bne	34580 <__assert_fail@plt+0x23294>
   34558:	mov	r0, sl
   3455c:	mov	r1, r6
   34560:	b	33fc8 <__assert_fail@plt+0x22cdc>
   34564:	ldrd	r2, [sp]
   34568:	mov	r0, sl
   3456c:	mov	r1, #1
   34570:	mul	r6, r6, r3
   34574:	mla	r7, r2, r7, r6
   34578:	add	fp, r7, fp
   3457c:	b	3416c <__assert_fail@plt+0x22e80>
   34580:	ldrd	r6, [sp]
   34584:	mov	r0, sl
   34588:	mov	lr, #1
   3458c:	mul	r2, r2, r7
   34590:	mla	r1, r3, r6, r2
   34594:	add	r1, r1, fp
   34598:	b	33fc8 <__assert_fail@plt+0x22cdc>
   3459c:	ldrd	r0, [sp]
   345a0:	mov	r6, sl
   345a4:	mov	r7, #1
   345a8:	mul	r2, r2, r1
   345ac:	mla	lr, r3, r0, r2
   345b0:	add	lr, lr, fp
   345b4:	b	33e78 <__assert_fail@plt+0x22b8c>
   345b8:	ldm	sp, {r0, r3}
   345bc:	mov	r2, sl
   345c0:	mov	r1, #1
   345c4:	mul	r3, r6, r3
   345c8:	mla	r3, r0, r7, r3
   345cc:	add	r3, r3, fp
   345d0:	b	33de4 <__assert_fail@plt+0x22af8>
   345d4:	ldrd	r6, [sp]
   345d8:	mov	r0, sl
   345dc:	mov	lr, #1
   345e0:	mul	r2, r2, r7
   345e4:	mla	r1, r3, r6, r2
   345e8:	add	r1, r1, fp
   345ec:	b	34000 <__assert_fail@plt+0x22d14>
   345f0:	ldrd	sl, [sp]
   345f4:	mov	r0, r6
   345f8:	mov	lr, #1
   345fc:	mul	r2, r2, fp
   34600:	mla	r1, r3, sl, r2
   34604:	add	r1, r1, r7
   34608:	b	33e04 <__assert_fail@plt+0x22b18>
   3460c:	ldm	sp, {r1, r3}
   34610:	mov	r2, r6
   34614:	mov	lr, #1
   34618:	mul	r3, r0, r3
   3461c:	mla	r3, fp, r1, r3
   34620:	add	r3, r3, r7
   34624:	b	33e58 <__assert_fail@plt+0x22b6c>
   34628:	ldrd	r2, [sp]
   3462c:	mov	r0, sl
   34630:	mov	r1, #1
   34634:	mul	r6, r6, r3
   34638:	mla	r7, r2, r7, r6
   3463c:	add	fp, r7, fp
   34640:	b	33f8c <__assert_fail@plt+0x22ca0>
   34644:	mul	r3, r6, r1
   34648:	mov	lr, #1
   3464c:	mov	r6, sl
   34650:	mla	r7, ip, r7, r3
   34654:	add	r7, r7, fp
   34658:	b	33ee4 <__assert_fail@plt+0x22bf8>
   3465c:	ldrd	r2, [sp]
   34660:	mov	r1, #1
   34664:	ldr	sl, [sp, #16]
   34668:	mul	lr, r6, r3
   3466c:	ldr	r3, [sp, #20]
   34670:	mla	lr, r2, r7, lr
   34674:	add	lr, lr, r3
   34678:	b	34114 <__assert_fail@plt+0x22e28>
   3467c:	ldm	sp, {r1, r3}
   34680:	mov	r2, r6
   34684:	mov	lr, #1
   34688:	mul	r3, r0, r3
   3468c:	mla	r3, fp, r1, r3
   34690:	add	r3, r3, r7
   34694:	b	33fe4 <__assert_fail@plt+0x22cf8>
   34698:	ldm	sp, {r0, r3}
   3469c:	mov	r2, sl
   346a0:	mov	r1, #1
   346a4:	mul	r3, r6, r3
   346a8:	mla	r3, r0, r7, r3
   346ac:	add	r3, r3, fp
   346b0:	b	341e8 <__assert_fail@plt+0x22efc>
   346b4:	ldrd	r2, [sp]
   346b8:	mov	r0, sl
   346bc:	mov	r1, #1
   346c0:	mul	r6, r6, r3
   346c4:	mla	r7, r2, r7, r6
   346c8:	add	fp, r7, fp
   346cc:	b	34058 <__assert_fail@plt+0x22d6c>
   346d0:	ldrd	sl, [sp]
   346d4:	mov	r2, r6
   346d8:	mov	lr, #1
   346dc:	mul	r3, r0, fp
   346e0:	mla	r3, r1, sl, r3
   346e4:	add	r3, r3, r7
   346e8:	b	33fe4 <__assert_fail@plt+0x22cf8>
   346ec:	ldrd	sl, [sp]
   346f0:	mov	r0, r6
   346f4:	mov	lr, #1
   346f8:	mul	r2, r2, fp
   346fc:	mla	r1, r3, sl, r2
   34700:	add	r1, r1, r7
   34704:	b	33e3c <__assert_fail@plt+0x22b50>
   34708:	movw	r3, #35880	; 0x8c28
   3470c:	movt	r3, #3
   34710:	movw	r1, #35892	; 0x8c34
   34714:	movt	r1, #3
   34718:	movw	r0, #35908	; 0x8c44
   3471c:	movt	r0, #3
   34720:	mov	r2, #85	; 0x55
   34724:	bl	112ec <__assert_fail@plt>
   34728:	ldrd	sl, [sp]
   3472c:	mov	r2, r6
   34730:	mov	lr, #1
   34734:	mul	r3, r0, fp
   34738:	mla	r3, r1, sl, r3
   3473c:	add	r3, r3, r7
   34740:	b	33e58 <__assert_fail@plt+0x22b6c>
   34744:	ldrd	r6, [sp]
   34748:	mov	r2, sl
   3474c:	mov	lr, #1
   34750:	mul	r3, r0, r7
   34754:	mla	r3, r1, r6, r3
   34758:	add	r3, r3, fp
   3475c:	b	33e58 <__assert_fail@plt+0x22b6c>
   34760:	ldm	sp, {r0, r3}
   34764:	mov	r2, sl
   34768:	mov	r1, #1
   3476c:	mul	r3, r6, r3
   34770:	mla	r3, r0, r7, r3
   34774:	add	r3, r3, fp
   34778:	b	340b8 <__assert_fail@plt+0x22dcc>
   3477c:	ldrd	r6, [sp]
   34780:	mov	r2, sl
   34784:	mov	lr, #1
   34788:	mul	r3, r0, r7
   3478c:	mla	r3, r1, r6, r3
   34790:	add	r3, r3, fp
   34794:	b	33e20 <__assert_fail@plt+0x22b34>
   34798:	ldrd	r0, [sp]
   3479c:	mov	r6, sl
   347a0:	mov	r7, #1
   347a4:	mul	r2, r2, r1
   347a8:	mla	lr, r3, r0, r2
   347ac:	add	lr, lr, fp
   347b0:	b	34208 <__assert_fail@plt+0x22f1c>
   347b4:	ldm	sp, {r1, r3}
   347b8:	mov	r2, r6
   347bc:	mov	lr, #1
   347c0:	mul	r3, r0, r3
   347c4:	mla	r3, fp, r1, r3
   347c8:	add	r3, r3, r7
   347cc:	b	33fac <__assert_fail@plt+0x22cc0>
   347d0:	cmp	r1, #0
   347d4:	cmpne	r0, #0
   347d8:	beq	34824 <__assert_fail@plt+0x23538>
   347dc:	strd	r4, [sp, #-16]!
   347e0:	umull	r4, r5, r0, r1
   347e4:	str	r6, [sp, #8]
   347e8:	str	lr, [sp, #12]
   347ec:	adds	r3, r5, #0
   347f0:	movne	r3, #1
   347f4:	cmp	r4, #0
   347f8:	blt	34804 <__assert_fail@plt+0x23518>
   347fc:	cmp	r3, #0
   34800:	beq	34830 <__assert_fail@plt+0x23544>
   34804:	bl	111c0 <__errno_location@plt>
   34808:	mov	r3, #12
   3480c:	ldrd	r4, [sp]
   34810:	ldr	r6, [sp, #8]
   34814:	add	sp, sp, #12
   34818:	str	r3, [r0]
   3481c:	mov	r0, #0
   34820:	pop	{pc}		; (ldr pc, [sp], #4)
   34824:	mov	r1, #1
   34828:	mov	r0, r1
   3482c:	b	10fd4 <calloc@plt>
   34830:	ldrd	r4, [sp]
   34834:	ldr	r6, [sp, #8]
   34838:	ldr	lr, [sp, #12]
   3483c:	add	sp, sp, #16
   34840:	b	10fd4 <calloc@plt>
   34844:	cmp	r0, #0
   34848:	beq	34854 <__assert_fail@plt+0x23568>
   3484c:	blt	3485c <__assert_fail@plt+0x23570>
   34850:	b	1113c <malloc@plt>
   34854:	mov	r0, #1
   34858:	b	1113c <malloc@plt>
   3485c:	str	r4, [sp, #-8]!
   34860:	str	lr, [sp, #4]
   34864:	bl	111c0 <__errno_location@plt>
   34868:	mov	r3, #12
   3486c:	ldr	r4, [sp]
   34870:	add	sp, sp, #4
   34874:	str	r3, [r0]
   34878:	mov	r0, #0
   3487c:	pop	{pc}		; (ldr pc, [sp], #4)
   34880:	cmp	r0, #0
   34884:	beq	348ac <__assert_fail@plt+0x235c0>
   34888:	cmp	r1, #0
   3488c:	str	r4, [sp, #-8]!
   34890:	str	lr, [sp, #4]
   34894:	beq	348b4 <__assert_fail@plt+0x235c8>
   34898:	blt	348c8 <__assert_fail@plt+0x235dc>
   3489c:	ldr	r4, [sp]
   348a0:	ldr	lr, [sp, #4]
   348a4:	add	sp, sp, #8
   348a8:	b	110ac <realloc@plt>
   348ac:	mov	r0, r1
   348b0:	b	34844 <__assert_fail@plt+0x23558>
   348b4:	bl	2dd14 <__assert_fail@plt+0x1ca28>
   348b8:	ldr	r4, [sp]
   348bc:	add	sp, sp, #4
   348c0:	mov	r0, #0
   348c4:	pop	{pc}		; (ldr pc, [sp], #4)
   348c8:	bl	111c0 <__errno_location@plt>
   348cc:	mov	r3, #12
   348d0:	str	r3, [r0]
   348d4:	b	348b8 <__assert_fail@plt+0x235cc>
   348d8:	strd	r4, [sp, #-16]!
   348dc:	mov	r4, r0
   348e0:	str	r6, [sp, #8]
   348e4:	str	lr, [sp, #12]
   348e8:	bl	1110c <__fpending@plt>
   348ec:	ldr	r5, [r4]
   348f0:	mov	r6, r0
   348f4:	mov	r0, r4
   348f8:	bl	2db54 <__assert_fail@plt+0x1c868>
   348fc:	mov	r4, r0
   34900:	and	r5, r5, #32
   34904:	cmp	r5, #0
   34908:	bne	34940 <__assert_fail@plt+0x23654>
   3490c:	cmp	r0, #0
   34910:	beq	3492c <__assert_fail@plt+0x23640>
   34914:	cmp	r6, #0
   34918:	bne	34958 <__assert_fail@plt+0x2366c>
   3491c:	bl	111c0 <__errno_location@plt>
   34920:	ldr	r4, [r0]
   34924:	subs	r4, r4, #9
   34928:	mvnne	r4, #0
   3492c:	mov	r0, r4
   34930:	ldrd	r4, [sp]
   34934:	ldr	r6, [sp, #8]
   34938:	add	sp, sp, #12
   3493c:	pop	{pc}		; (ldr pc, [sp], #4)
   34940:	cmp	r0, #0
   34944:	bne	34958 <__assert_fail@plt+0x2366c>
   34948:	bl	111c0 <__errno_location@plt>
   3494c:	str	r4, [r0]
   34950:	mvn	r4, #0
   34954:	b	3492c <__assert_fail@plt+0x23640>
   34958:	mvn	r4, #0
   3495c:	b	3492c <__assert_fail@plt+0x23640>
   34960:	push	{r1, r2, r3}
   34964:	strd	r4, [sp, #-20]!	; 0xffffffec
   34968:	strd	r6, [sp, #8]
   3496c:	str	lr, [sp, #16]
   34970:	sub	sp, sp, #8
   34974:	ldr	r1, [sp, #28]
   34978:	add	r2, sp, #32
   3497c:	str	r2, [sp, #4]
   34980:	cmp	r1, #0
   34984:	beq	34a60 <__assert_fail@plt+0x23774>
   34988:	movw	r3, #1030	; 0x406
   3498c:	mov	r6, r0
   34990:	cmp	r1, r3
   34994:	beq	34a70 <__assert_fail@plt+0x23784>
   34998:	cmp	r1, #11
   3499c:	beq	34a18 <__assert_fail@plt+0x2372c>
   349a0:	ble	349f8 <__assert_fail@plt+0x2370c>
   349a4:	movw	r2, #1031	; 0x407
   349a8:	cmp	r1, r2
   349ac:	bgt	34a34 <__assert_fail@plt+0x23748>
   349b0:	cmp	r1, r3
   349b4:	bge	349c4 <__assert_fail@plt+0x236d8>
   349b8:	movw	r3, #1025	; 0x401
   349bc:	cmp	r1, r3
   349c0:	beq	34a18 <__assert_fail@plt+0x2372c>
   349c4:	ldr	r3, [sp, #4]
   349c8:	mov	r0, r6
   349cc:	ldr	r2, [r3]
   349d0:	bl	11238 <fcntl64@plt>
   349d4:	mov	r4, r0
   349d8:	mov	r0, r4
   349dc:	add	sp, sp, #8
   349e0:	ldrd	r4, [sp]
   349e4:	ldrd	r6, [sp, #8]
   349e8:	ldr	lr, [sp, #16]
   349ec:	add	sp, sp, #20
   349f0:	add	sp, sp, #12
   349f4:	bx	lr
   349f8:	cmp	r1, #4
   349fc:	beq	349c4 <__assert_fail@plt+0x236d8>
   34a00:	bgt	34a28 <__assert_fail@plt+0x2373c>
   34a04:	cmp	r1, #2
   34a08:	beq	349c4 <__assert_fail@plt+0x236d8>
   34a0c:	bgt	34a18 <__assert_fail@plt+0x2372c>
   34a10:	cmp	r1, #1
   34a14:	bne	349c4 <__assert_fail@plt+0x236d8>
   34a18:	mov	r0, r6
   34a1c:	bl	11238 <fcntl64@plt>
   34a20:	mov	r4, r0
   34a24:	b	349d8 <__assert_fail@plt+0x236ec>
   34a28:	cmp	r1, #9
   34a2c:	bne	349c4 <__assert_fail@plt+0x236d8>
   34a30:	b	34a18 <__assert_fail@plt+0x2372c>
   34a34:	movw	r3, #1033	; 0x409
   34a38:	cmp	r1, r3
   34a3c:	beq	349c4 <__assert_fail@plt+0x236d8>
   34a40:	blt	34a18 <__assert_fail@plt+0x2372c>
   34a44:	movw	r3, #1034	; 0x40a
   34a48:	cmp	r1, r3
   34a4c:	bne	349c4 <__assert_fail@plt+0x236d8>
   34a50:	mov	r0, r6
   34a54:	bl	11238 <fcntl64@plt>
   34a58:	mov	r4, r0
   34a5c:	b	349d8 <__assert_fail@plt+0x236ec>
   34a60:	ldr	r2, [sp, #32]
   34a64:	bl	11238 <fcntl64@plt>
   34a68:	mov	r4, r0
   34a6c:	b	349d8 <__assert_fail@plt+0x236ec>
   34a70:	movw	r5, #37644	; 0x930c
   34a74:	movt	r5, #4
   34a78:	ldr	r7, [r2]
   34a7c:	add	r2, sp, #36	; 0x24
   34a80:	ldr	r3, [r5]
   34a84:	str	r2, [sp, #4]
   34a88:	mov	r2, r7
   34a8c:	cmp	r3, #0
   34a90:	blt	34aac <__assert_fail@plt+0x237c0>
   34a94:	bl	11238 <fcntl64@plt>
   34a98:	subs	r4, r0, #0
   34a9c:	blt	34b14 <__assert_fail@plt+0x23828>
   34aa0:	mov	r3, #1
   34aa4:	str	r3, [r5]
   34aa8:	b	349d8 <__assert_fail@plt+0x236ec>
   34aac:	mov	r1, #0
   34ab0:	bl	11238 <fcntl64@plt>
   34ab4:	subs	r4, r0, #0
   34ab8:	blt	349d8 <__assert_fail@plt+0x236ec>
   34abc:	ldr	r3, [r5]
   34ac0:	cmn	r3, #1
   34ac4:	bne	349d8 <__assert_fail@plt+0x236ec>
   34ac8:	mov	r1, #1
   34acc:	mov	r0, r4
   34ad0:	bl	11238 <fcntl64@plt>
   34ad4:	subs	r2, r0, #0
   34ad8:	blt	34af4 <__assert_fail@plt+0x23808>
   34adc:	orr	r2, r2, #1
   34ae0:	mov	r1, #2
   34ae4:	mov	r0, r4
   34ae8:	bl	11238 <fcntl64@plt>
   34aec:	cmn	r0, #1
   34af0:	bne	349d8 <__assert_fail@plt+0x236ec>
   34af4:	bl	111c0 <__errno_location@plt>
   34af8:	mov	r5, r0
   34afc:	mov	r0, r4
   34b00:	ldr	r6, [r5]
   34b04:	mvn	r4, #0
   34b08:	bl	112d4 <close@plt>
   34b0c:	str	r6, [r5]
   34b10:	b	349d8 <__assert_fail@plt+0x236ec>
   34b14:	bl	111c0 <__errno_location@plt>
   34b18:	ldr	r3, [r0]
   34b1c:	cmp	r3, #22
   34b20:	bne	34aa0 <__assert_fail@plt+0x237b4>
   34b24:	mov	r2, r7
   34b28:	mov	r0, r6
   34b2c:	mov	r1, #0
   34b30:	bl	11238 <fcntl64@plt>
   34b34:	subs	r4, r0, #0
   34b38:	mvnge	r3, #0
   34b3c:	strge	r3, [r5]
   34b40:	bge	34ac8 <__assert_fail@plt+0x237dc>
   34b44:	b	349d8 <__assert_fail@plt+0x236ec>
   34b48:	mov	r0, #14
   34b4c:	str	r4, [sp, #-8]!
   34b50:	str	lr, [sp, #4]
   34b54:	bl	11268 <nl_langinfo@plt>
   34b58:	cmp	r0, #0
   34b5c:	beq	34b80 <__assert_fail@plt+0x23894>
   34b60:	ldrb	r2, [r0]
   34b64:	movw	r3, #35948	; 0x8c6c
   34b68:	movt	r3, #3
   34b6c:	ldr	r4, [sp]
   34b70:	add	sp, sp, #4
   34b74:	cmp	r2, #0
   34b78:	moveq	r0, r3
   34b7c:	pop	{pc}		; (ldr pc, [sp], #4)
   34b80:	ldr	r4, [sp]
   34b84:	add	sp, sp, #4
   34b88:	movw	r0, #35948	; 0x8c6c
   34b8c:	movt	r0, #3
   34b90:	pop	{pc}		; (ldr pc, [sp], #4)
   34b94:	strd	r4, [sp, #-20]!	; 0xffffffec
   34b98:	mov	r5, r2
   34b9c:	strd	r6, [sp, #8]
   34ba0:	subs	r6, r0, #0
   34ba4:	mov	r7, r1
   34ba8:	str	lr, [sp, #16]
   34bac:	sub	sp, sp, #12
   34bb0:	addeq	r6, sp, #4
   34bb4:	mov	r0, r6
   34bb8:	bl	11118 <mbrtowc@plt>
   34bbc:	cmp	r5, #0
   34bc0:	cmnne	r0, #3
   34bc4:	mov	r4, r0
   34bc8:	bhi	34be4 <__assert_fail@plt+0x238f8>
   34bcc:	mov	r0, r4
   34bd0:	add	sp, sp, #12
   34bd4:	ldrd	r4, [sp]
   34bd8:	ldrd	r6, [sp, #8]
   34bdc:	add	sp, sp, #16
   34be0:	pop	{pc}		; (ldr pc, [sp], #4)
   34be4:	mov	r0, #0
   34be8:	bl	34c3c <__assert_fail@plt+0x23950>
   34bec:	cmp	r0, #0
   34bf0:	bne	34bcc <__assert_fail@plt+0x238e0>
   34bf4:	ldrb	r3, [r7]
   34bf8:	mov	r4, #1
   34bfc:	str	r3, [r6]
   34c00:	b	34bcc <__assert_fail@plt+0x238e0>
   34c04:	umull	r2, r3, r1, r2
   34c08:	cmp	r3, #0
   34c0c:	bne	34c18 <__assert_fail@plt+0x2392c>
   34c10:	mov	r1, r2
   34c14:	b	34880 <__assert_fail@plt+0x23594>
   34c18:	str	r4, [sp, #-8]!
   34c1c:	str	lr, [sp, #4]
   34c20:	bl	111c0 <__errno_location@plt>
   34c24:	mov	r3, #12
   34c28:	ldr	r4, [sp]
   34c2c:	add	sp, sp, #4
   34c30:	str	r3, [r0]
   34c34:	mov	r0, #0
   34c38:	pop	{pc}		; (ldr pc, [sp], #4)
   34c3c:	push	{lr}		; (str lr, [sp, #-4]!)
   34c40:	sub	sp, sp, #268	; 0x10c
   34c44:	movw	r2, #257	; 0x101
   34c48:	add	r1, sp, #4
   34c4c:	bl	34c94 <__assert_fail@plt+0x239a8>
   34c50:	cmp	r0, #0
   34c54:	movne	r0, #0
   34c58:	bne	34c8c <__assert_fail@plt+0x239a0>
   34c5c:	movw	r1, #35956	; 0x8c74
   34c60:	movt	r1, #3
   34c64:	add	r0, sp, #4
   34c68:	bl	11004 <strcmp@plt>
   34c6c:	cmp	r0, #0
   34c70:	beq	34c8c <__assert_fail@plt+0x239a0>
   34c74:	add	r0, sp, #4
   34c78:	movw	r1, #35960	; 0x8c78
   34c7c:	movt	r1, #3
   34c80:	bl	11004 <strcmp@plt>
   34c84:	adds	r0, r0, #0
   34c88:	movne	r0, #1
   34c8c:	add	sp, sp, #268	; 0x10c
   34c90:	pop	{pc}		; (ldr pc, [sp], #4)
   34c94:	strd	r4, [sp, #-16]!
   34c98:	mov	r5, r1
   34c9c:	mov	r1, #0
   34ca0:	mov	r4, r2
   34ca4:	str	r6, [sp, #8]
   34ca8:	str	lr, [sp, #12]
   34cac:	bl	11250 <setlocale@plt>
   34cb0:	subs	r6, r0, #0
   34cb4:	beq	34d34 <__assert_fail@plt+0x23a48>
   34cb8:	bl	111a8 <strlen@plt>
   34cbc:	cmp	r4, r0
   34cc0:	bhi	34ce0 <__assert_fail@plt+0x239f4>
   34cc4:	cmp	r4, #0
   34cc8:	moveq	r0, #34	; 0x22
   34ccc:	bne	34d04 <__assert_fail@plt+0x23a18>
   34cd0:	ldrd	r4, [sp]
   34cd4:	ldr	r6, [sp, #8]
   34cd8:	add	sp, sp, #12
   34cdc:	pop	{pc}		; (ldr pc, [sp], #4)
   34ce0:	add	r2, r0, #1
   34ce4:	mov	r1, r6
   34ce8:	mov	r0, r5
   34cec:	bl	11058 <memcpy@plt>
   34cf0:	ldrd	r4, [sp]
   34cf4:	mov	r0, #0
   34cf8:	ldr	r6, [sp, #8]
   34cfc:	add	sp, sp, #12
   34d00:	pop	{pc}		; (ldr pc, [sp], #4)
   34d04:	sub	r4, r4, #1
   34d08:	mov	r1, r6
   34d0c:	mov	r2, r4
   34d10:	mov	r0, r5
   34d14:	bl	11058 <memcpy@plt>
   34d18:	mov	r3, #0
   34d1c:	mov	r0, #34	; 0x22
   34d20:	strb	r3, [r5, r4]
   34d24:	ldrd	r4, [sp]
   34d28:	ldr	r6, [sp, #8]
   34d2c:	add	sp, sp, #12
   34d30:	pop	{pc}		; (ldr pc, [sp], #4)
   34d34:	cmp	r4, #0
   34d38:	mov	r0, #22
   34d3c:	strbne	r6, [r5]
   34d40:	ldrd	r4, [sp]
   34d44:	ldr	r6, [sp, #8]
   34d48:	add	sp, sp, #12
   34d4c:	pop	{pc}		; (ldr pc, [sp], #4)
   34d50:	mov	r1, #0
   34d54:	b	11250 <setlocale@plt>
   34d58:	eor	r1, r1, #-2147483648	; 0x80000000
   34d5c:	b	34d64 <__assert_fail@plt+0x23a78>
   34d60:	eor	r3, r3, #-2147483648	; 0x80000000
   34d64:	push	{r4, r5, lr}
   34d68:	lsl	r4, r1, #1
   34d6c:	lsl	r5, r3, #1
   34d70:	teq	r4, r5
   34d74:	teqeq	r0, r2
   34d78:	orrsne	ip, r4, r0
   34d7c:	orrsne	ip, r5, r2
   34d80:	mvnsne	ip, r4, asr #21
   34d84:	mvnsne	ip, r5, asr #21
   34d88:	beq	34f74 <__assert_fail@plt+0x23c88>
   34d8c:	lsr	r4, r4, #21
   34d90:	rsbs	r5, r4, r5, lsr #21
   34d94:	rsblt	r5, r5, #0
   34d98:	ble	34db8 <__assert_fail@plt+0x23acc>
   34d9c:	add	r4, r4, r5
   34da0:	eor	r2, r0, r2
   34da4:	eor	r3, r1, r3
   34da8:	eor	r0, r2, r0
   34dac:	eor	r1, r3, r1
   34db0:	eor	r2, r0, r2
   34db4:	eor	r3, r1, r3
   34db8:	cmp	r5, #54	; 0x36
   34dbc:	pophi	{r4, r5, pc}
   34dc0:	tst	r1, #-2147483648	; 0x80000000
   34dc4:	lsl	r1, r1, #12
   34dc8:	mov	ip, #1048576	; 0x100000
   34dcc:	orr	r1, ip, r1, lsr #12
   34dd0:	beq	34ddc <__assert_fail@plt+0x23af0>
   34dd4:	rsbs	r0, r0, #0
   34dd8:	rsc	r1, r1, #0
   34ddc:	tst	r3, #-2147483648	; 0x80000000
   34de0:	lsl	r3, r3, #12
   34de4:	orr	r3, ip, r3, lsr #12
   34de8:	beq	34df4 <__assert_fail@plt+0x23b08>
   34dec:	rsbs	r2, r2, #0
   34df0:	rsc	r3, r3, #0
   34df4:	teq	r4, r5
   34df8:	beq	34f5c <__assert_fail@plt+0x23c70>
   34dfc:	sub	r4, r4, #1
   34e00:	rsbs	lr, r5, #32
   34e04:	blt	34e20 <__assert_fail@plt+0x23b34>
   34e08:	lsl	ip, r2, lr
   34e0c:	adds	r0, r0, r2, lsr r5
   34e10:	adc	r1, r1, #0
   34e14:	adds	r0, r0, r3, lsl lr
   34e18:	adcs	r1, r1, r3, asr r5
   34e1c:	b	34e3c <__assert_fail@plt+0x23b50>
   34e20:	sub	r5, r5, #32
   34e24:	add	lr, lr, #32
   34e28:	cmp	r2, #1
   34e2c:	lsl	ip, r3, lr
   34e30:	orrcs	ip, ip, #2
   34e34:	adds	r0, r0, r3, asr r5
   34e38:	adcs	r1, r1, r3, asr #31
   34e3c:	and	r5, r1, #-2147483648	; 0x80000000
   34e40:	bpl	34e50 <__assert_fail@plt+0x23b64>
   34e44:	rsbs	ip, ip, #0
   34e48:	rscs	r0, r0, #0
   34e4c:	rsc	r1, r1, #0
   34e50:	cmp	r1, #1048576	; 0x100000
   34e54:	bcc	34e94 <__assert_fail@plt+0x23ba8>
   34e58:	cmp	r1, #2097152	; 0x200000
   34e5c:	bcc	34e7c <__assert_fail@plt+0x23b90>
   34e60:	lsrs	r1, r1, #1
   34e64:	rrxs	r0, r0
   34e68:	rrx	ip, ip
   34e6c:	add	r4, r4, #1
   34e70:	lsl	r2, r4, #21
   34e74:	cmn	r2, #4194304	; 0x400000
   34e78:	bcs	34fd4 <__assert_fail@plt+0x23ce8>
   34e7c:	cmp	ip, #-2147483648	; 0x80000000
   34e80:	lsrseq	ip, r0, #1
   34e84:	adcs	r0, r0, #0
   34e88:	adc	r1, r1, r4, lsl #20
   34e8c:	orr	r1, r1, r5
   34e90:	pop	{r4, r5, pc}
   34e94:	lsls	ip, ip, #1
   34e98:	adcs	r0, r0, r0
   34e9c:	adc	r1, r1, r1
   34ea0:	tst	r1, #1048576	; 0x100000
   34ea4:	sub	r4, r4, #1
   34ea8:	bne	34e7c <__assert_fail@plt+0x23b90>
   34eac:	teq	r1, #0
   34eb0:	moveq	r1, r0
   34eb4:	moveq	r0, #0
   34eb8:	clz	r3, r1
   34ebc:	addeq	r3, r3, #32
   34ec0:	sub	r3, r3, #11
   34ec4:	subs	r2, r3, #32
   34ec8:	bge	34eec <__assert_fail@plt+0x23c00>
   34ecc:	adds	r2, r2, #12
   34ed0:	ble	34ee8 <__assert_fail@plt+0x23bfc>
   34ed4:	add	ip, r2, #20
   34ed8:	rsb	r2, r2, #12
   34edc:	lsl	r0, r1, ip
   34ee0:	lsr	r1, r1, r2
   34ee4:	b	34efc <__assert_fail@plt+0x23c10>
   34ee8:	add	r2, r2, #20
   34eec:	rsble	ip, r2, #32
   34ef0:	lsl	r1, r1, r2
   34ef4:	orrle	r1, r1, r0, lsr ip
   34ef8:	lslle	r0, r0, r2
   34efc:	subs	r4, r4, r3
   34f00:	addge	r1, r1, r4, lsl #20
   34f04:	orrge	r1, r1, r5
   34f08:	popge	{r4, r5, pc}
   34f0c:	mvn	r4, r4
   34f10:	subs	r4, r4, #31
   34f14:	bge	34f50 <__assert_fail@plt+0x23c64>
   34f18:	adds	r4, r4, #12
   34f1c:	bgt	34f38 <__assert_fail@plt+0x23c4c>
   34f20:	add	r4, r4, #20
   34f24:	rsb	r2, r4, #32
   34f28:	lsr	r0, r0, r4
   34f2c:	orr	r0, r0, r1, lsl r2
   34f30:	orr	r1, r5, r1, lsr r4
   34f34:	pop	{r4, r5, pc}
   34f38:	rsb	r4, r4, #12
   34f3c:	rsb	r2, r4, #32
   34f40:	lsr	r0, r0, r2
   34f44:	orr	r0, r0, r1, lsl r4
   34f48:	mov	r1, r5
   34f4c:	pop	{r4, r5, pc}
   34f50:	lsr	r0, r1, r4
   34f54:	mov	r1, r5
   34f58:	pop	{r4, r5, pc}
   34f5c:	teq	r4, #0
   34f60:	eor	r3, r3, #1048576	; 0x100000
   34f64:	eoreq	r1, r1, #1048576	; 0x100000
   34f68:	addeq	r4, r4, #1
   34f6c:	subne	r5, r5, #1
   34f70:	b	34dfc <__assert_fail@plt+0x23b10>
   34f74:	mvns	ip, r4, asr #21
   34f78:	mvnsne	ip, r5, asr #21
   34f7c:	beq	34fe4 <__assert_fail@plt+0x23cf8>
   34f80:	teq	r4, r5
   34f84:	teqeq	r0, r2
   34f88:	beq	34f9c <__assert_fail@plt+0x23cb0>
   34f8c:	orrs	ip, r4, r0
   34f90:	moveq	r1, r3
   34f94:	moveq	r0, r2
   34f98:	pop	{r4, r5, pc}
   34f9c:	teq	r1, r3
   34fa0:	movne	r1, #0
   34fa4:	movne	r0, #0
   34fa8:	popne	{r4, r5, pc}
   34fac:	lsrs	ip, r4, #21
   34fb0:	bne	34fc4 <__assert_fail@plt+0x23cd8>
   34fb4:	lsls	r0, r0, #1
   34fb8:	adcs	r1, r1, r1
   34fbc:	orrcs	r1, r1, #-2147483648	; 0x80000000
   34fc0:	pop	{r4, r5, pc}
   34fc4:	adds	r4, r4, #4194304	; 0x400000
   34fc8:	addcc	r1, r1, #1048576	; 0x100000
   34fcc:	popcc	{r4, r5, pc}
   34fd0:	and	r5, r1, #-2147483648	; 0x80000000
   34fd4:	orr	r1, r5, #2130706432	; 0x7f000000
   34fd8:	orr	r1, r1, #15728640	; 0xf00000
   34fdc:	mov	r0, #0
   34fe0:	pop	{r4, r5, pc}
   34fe4:	mvns	ip, r4, asr #21
   34fe8:	movne	r1, r3
   34fec:	movne	r0, r2
   34ff0:	mvnseq	ip, r5, asr #21
   34ff4:	movne	r3, r1
   34ff8:	movne	r2, r0
   34ffc:	orrs	r4, r0, r1, lsl #12
   35000:	orrseq	r5, r2, r3, lsl #12
   35004:	teqeq	r1, r3
   35008:	orrne	r1, r1, #524288	; 0x80000
   3500c:	pop	{r4, r5, pc}
   35010:	teq	r0, #0
   35014:	moveq	r1, #0
   35018:	bxeq	lr
   3501c:	push	{r4, r5, lr}
   35020:	mov	r4, #1024	; 0x400
   35024:	add	r4, r4, #50	; 0x32
   35028:	mov	r5, #0
   3502c:	mov	r1, #0
   35030:	b	34eac <__assert_fail@plt+0x23bc0>
   35034:	teq	r0, #0
   35038:	moveq	r1, #0
   3503c:	bxeq	lr
   35040:	push	{r4, r5, lr}
   35044:	mov	r4, #1024	; 0x400
   35048:	add	r4, r4, #50	; 0x32
   3504c:	ands	r5, r0, #-2147483648	; 0x80000000
   35050:	rsbmi	r0, r0, #0
   35054:	mov	r1, #0
   35058:	b	34eac <__assert_fail@plt+0x23bc0>
   3505c:	lsls	r2, r0, #1
   35060:	asr	r1, r2, #3
   35064:	rrx	r1, r1
   35068:	lsl	r0, r2, #28
   3506c:	andsne	r3, r2, #-16777216	; 0xff000000
   35070:	teqne	r3, #-16777216	; 0xff000000
   35074:	eorne	r1, r1, #939524096	; 0x38000000
   35078:	bxne	lr
   3507c:	bics	r2, r2, #-16777216	; 0xff000000
   35080:	bxeq	lr
   35084:	teq	r3, #-16777216	; 0xff000000
   35088:	orreq	r1, r1, #524288	; 0x80000
   3508c:	bxeq	lr
   35090:	push	{r4, r5, lr}
   35094:	mov	r4, #896	; 0x380
   35098:	and	r5, r1, #-2147483648	; 0x80000000
   3509c:	bic	r1, r1, #-2147483648	; 0x80000000
   350a0:	b	34eac <__assert_fail@plt+0x23bc0>
   350a4:	orrs	r2, r0, r1
   350a8:	bxeq	lr
   350ac:	push	{r4, r5, lr}
   350b0:	mov	r5, #0
   350b4:	b	350d4 <__assert_fail@plt+0x23de8>
   350b8:	orrs	r2, r0, r1
   350bc:	bxeq	lr
   350c0:	push	{r4, r5, lr}
   350c4:	ands	r5, r1, #-2147483648	; 0x80000000
   350c8:	bpl	350d4 <__assert_fail@plt+0x23de8>
   350cc:	rsbs	r0, r0, #0
   350d0:	rsc	r1, r1, #0
   350d4:	mov	r4, #1024	; 0x400
   350d8:	add	r4, r4, #50	; 0x32
   350dc:	lsrs	ip, r1, #22
   350e0:	beq	34e50 <__assert_fail@plt+0x23b64>
   350e4:	mov	r2, #3
   350e8:	lsrs	ip, ip, #3
   350ec:	addne	r2, r2, #3
   350f0:	lsrs	ip, ip, #3
   350f4:	addne	r2, r2, #3
   350f8:	add	r2, r2, ip, lsr #3
   350fc:	rsb	r3, r2, #32
   35100:	lsl	ip, r0, r3
   35104:	lsr	r0, r0, r2
   35108:	orr	r0, r0, r1, lsl r3
   3510c:	lsr	r1, r1, r2
   35110:	add	r4, r4, r2
   35114:	b	34e50 <__assert_fail@plt+0x23b64>
   35118:	cmp	r3, #0
   3511c:	cmpeq	r2, #0
   35120:	bne	35138 <__assert_fail@plt+0x23e4c>
   35124:	cmp	r1, #0
   35128:	cmpeq	r0, #0
   3512c:	mvnne	r1, #0
   35130:	mvnne	r0, #0
   35134:	b	35154 <__assert_fail@plt+0x23e68>
   35138:	sub	sp, sp, #8
   3513c:	push	{sp, lr}
   35140:	bl	351a8 <__assert_fail@plt+0x23ebc>
   35144:	ldr	lr, [sp, #4]
   35148:	add	sp, sp, #8
   3514c:	pop	{r2, r3}
   35150:	bx	lr
   35154:	push	{r1, lr}
   35158:	mov	r0, #8
   3515c:	bl	10fec <raise@plt>
   35160:	pop	{r1, pc}
   35164:	andeq	r0, r0, r0
   35168:	vmov	d6, r0, r1
   3516c:	vldr	d7, [pc, #36]	; 35198 <__assert_fail@plt+0x23eac>
   35170:	vldr	d5, [pc, #40]	; 351a0 <__assert_fail@plt+0x23eb4>
   35174:	vmul.f64	d7, d6, d7
   35178:	vcvt.u32.f64	s14, d7
   3517c:	vcvt.f64.u32	d4, s14
   35180:	vmov	r1, s14
   35184:	vmls.f64	d6, d4, d5
   35188:	vcvt.u32.f64	s15, d6
   3518c:	vmov	r0, s15
   35190:	bx	lr
   35194:	nop			; (mov r0, r0)
   35198:	andeq	r0, r0, r0
   3519c:	ldclcc	0, cr0, [r0]
   351a0:	andeq	r0, r0, r0
   351a4:	mvnsmi	r0, r0
   351a8:	cmp	r1, r3
   351ac:	cmpeq	r0, r2
   351b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   351b4:	mov	r4, r0
   351b8:	movcc	r0, #0
   351bc:	mov	r5, r1
   351c0:	ldr	lr, [sp, #36]	; 0x24
   351c4:	movcc	r1, r0
   351c8:	bcc	352c4 <__assert_fail@plt+0x23fd8>
   351cc:	cmp	r3, #0
   351d0:	clzeq	ip, r2
   351d4:	clzne	ip, r3
   351d8:	addeq	ip, ip, #32
   351dc:	cmp	r5, #0
   351e0:	clzeq	r1, r4
   351e4:	addeq	r1, r1, #32
   351e8:	clzne	r1, r5
   351ec:	sub	ip, ip, r1
   351f0:	sub	sl, ip, #32
   351f4:	lsl	r9, r3, ip
   351f8:	rsb	fp, ip, #32
   351fc:	orr	r9, r9, r2, lsl sl
   35200:	orr	r9, r9, r2, lsr fp
   35204:	lsl	r8, r2, ip
   35208:	cmp	r5, r9
   3520c:	cmpeq	r4, r8
   35210:	movcc	r0, #0
   35214:	movcc	r1, r0
   35218:	bcc	35234 <__assert_fail@plt+0x23f48>
   3521c:	mov	r0, #1
   35220:	subs	r4, r4, r8
   35224:	lsl	r1, r0, sl
   35228:	orr	r1, r1, r0, lsr fp
   3522c:	lsl	r0, r0, ip
   35230:	sbc	r5, r5, r9
   35234:	cmp	ip, #0
   35238:	beq	352c4 <__assert_fail@plt+0x23fd8>
   3523c:	lsr	r6, r8, #1
   35240:	orr	r6, r6, r9, lsl #31
   35244:	lsr	r7, r9, #1
   35248:	mov	r2, ip
   3524c:	b	35270 <__assert_fail@plt+0x23f84>
   35250:	subs	r3, r4, r6
   35254:	sbc	r8, r5, r7
   35258:	adds	r3, r3, r3
   3525c:	adc	r8, r8, r8
   35260:	adds	r4, r3, #1
   35264:	adc	r5, r8, #0
   35268:	subs	r2, r2, #1
   3526c:	beq	3528c <__assert_fail@plt+0x23fa0>
   35270:	cmp	r5, r7
   35274:	cmpeq	r4, r6
   35278:	bcs	35250 <__assert_fail@plt+0x23f64>
   3527c:	adds	r4, r4, r4
   35280:	adc	r5, r5, r5
   35284:	subs	r2, r2, #1
   35288:	bne	35270 <__assert_fail@plt+0x23f84>
   3528c:	lsr	r3, r4, ip
   35290:	orr	r3, r3, r5, lsl fp
   35294:	lsr	r2, r5, ip
   35298:	orr	r3, r3, r5, lsr sl
   3529c:	adds	r0, r0, r4
   352a0:	mov	r4, r3
   352a4:	lsl	r3, r2, ip
   352a8:	orr	r3, r3, r4, lsl sl
   352ac:	lsl	ip, r4, ip
   352b0:	orr	r3, r3, r4, lsr fp
   352b4:	adc	r1, r1, r5
   352b8:	subs	r0, r0, ip
   352bc:	mov	r5, r2
   352c0:	sbc	r1, r1, r3
   352c4:	cmp	lr, #0
   352c8:	strdne	r4, [lr]
   352cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   352d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   352d4:	mov	r7, r0
   352d8:	ldr	r6, [pc, #72]	; 35328 <__assert_fail@plt+0x2403c>
   352dc:	ldr	r5, [pc, #72]	; 3532c <__assert_fail@plt+0x24040>
   352e0:	add	r6, pc, r6
   352e4:	add	r5, pc, r5
   352e8:	sub	r6, r6, r5
   352ec:	mov	r8, r1
   352f0:	mov	r9, r2
   352f4:	bl	10fa8 <fdopen@plt-0x20>
   352f8:	asrs	r6, r6, #2
   352fc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   35300:	mov	r4, #0
   35304:	add	r4, r4, #1
   35308:	ldr	r3, [r5], #4
   3530c:	mov	r2, r9
   35310:	mov	r1, r8
   35314:	mov	r0, r7
   35318:	blx	r3
   3531c:	cmp	r6, r4
   35320:	bne	35304 <__assert_fail@plt+0x24018>
   35324:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35328:	andeq	r3, r1, ip, lsr #24
   3532c:	andeq	r3, r1, r4, lsr #24
   35330:	bx	lr
   35334:	ldr	r3, [pc, #12]	; 35348 <__assert_fail@plt+0x2405c>
   35338:	mov	r1, #0
   3533c:	add	r3, pc, r3
   35340:	ldr	r2, [r3]
   35344:	b	111d8 <__cxa_atexit@plt>
   35348:	andeq	r3, r1, r0, ror #27

Disassembly of section .fini:

0003534c <.fini>:
   3534c:	push	{r3, lr}
   35350:	pop	{r3, pc}
