<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<raConfiguration version="9">
  <generalSettings>
    <option key="#Board#" value="board.ra8e1fpb"/>
    <option key="CPU" value="RA8E1"/>
    <option key="Core" value="CM85"/>
    <option key="#TargetName#" value="R7FA8E1AFDCFB"/>
    <option key="#TargetARCHITECTURE#" value="cortex-m85"/>
    <option key="#DeviceCommand#" value="R7FA8E1AF"/>
    <option key="#RTOS#" value="_none"/>
    <option key="#pinconfiguration#" value="R7FA8E1AFDCFB.pincfg"/>
    <option key="#FSPVersion#" value="5.6.0"/>
    <option key="#ConfigurationFragments#" value="Renesas##BSP##Board##ra8e1_fpb##"/>
    <option key="#SELECTED_TOOLCHAIN#" value="gcc-arm-embedded"/>
    <option key="#ToolchainVersion#" value="13.2.1.arm-13-7"/>
  </generalSettings>
  <raBspConfiguration/>
  <raClockConfiguration>
    <node id="board.clock.xtal.freq" mul="20000000" option="_edit"/>
    <node id="board.clock.hoco.freq" option="board.clock.hoco.freq.20m"/>
    <node id="board.clock.loco.freq" option="board.clock.loco.freq.32768"/>
    <node id="board.clock.moco.freq" option="board.clock.moco.freq.8m"/>
    <node id="board.clock.subclk.freq" option="board.clock.subclk.freq.32768"/>
    <node id="board.clock.pll.source" option="board.clock.pll.source.hoco"/>
    <node id="board.clock.pll.div" option="board.clock.pll.div.2"/>
    <node id="board.clock.pll.mul" option="board.clock.pll.mul.72_00"/>
    <node id="board.clock.pll.display" option="board.clock.pll.display.value"/>
    <node id="board.clock.pll1p.div" option="board.clock.pll1p.div.2"/>
    <node id="board.clock.pll1p.display" option="board.clock.pll1p.display.value"/>
    <node id="board.clock.pll1q.div" option="board.clock.pll1q.div.2"/>
    <node id="board.clock.pll1q.display" option="board.clock.pll1q.display.value"/>
    <node id="board.clock.pll1r.div" option="board.clock.pll1r.div.2"/>
    <node id="board.clock.pll1r.display" option="board.clock.pll1r.display.value"/>
    <node id="board.clock.pll2.source" option="board.clock.pll2.source.disabled"/>
    <node id="board.clock.pll2.div" option="board.clock.pll2.div.2"/>
    <node id="board.clock.pll2.mul" option="board.clock.pll2.mul.96_00"/>
    <node id="board.clock.pll2.display" option="board.clock.pll2.display.value"/>
    <node id="board.clock.pll2p.div" option="board.clock.pll2p.div.2"/>
    <node id="board.clock.pll2p.display" option="board.clock.pll2p.display.value"/>
    <node id="board.clock.pll2q.div" option="board.clock.pll2q.div.2"/>
    <node id="board.clock.pll2q.display" option="board.clock.pll2q.display.value"/>
    <node id="board.clock.pll2r.div" option="board.clock.pll2r.div.2"/>
    <node id="board.clock.pll2r.display" option="board.clock.pll2r.display.value"/>
    <node id="board.clock.clock.source" option="board.clock.clock.source.pll1p"/>
    <node id="board.clock.clkout.source" option="board.clock.clkout.source.disabled"/>
    <node id="board.clock.sciclk.source" option="board.clock.sciclk.source.disabled"/>
    <node id="board.clock.spiclk.source" option="board.clock.spiclk.source.disabled"/>
    <node id="board.clock.canfdclk.source" option="board.clock.canfdclk.source.disabled"/>
    <node id="board.clock.uck.source" option="board.clock.uck.source.disabled"/>
    <node id="board.clock.octaspiclk.source" option="board.clock.octaspiclk.source.disabled"/>
    <node id="board.clock.cpuclk.div" option="board.clock.cpuclk.div.1"/>
    <node id="board.clock.iclk.div" option="board.clock.iclk.div.3"/>
    <node id="board.clock.pclka.div" option="board.clock.pclka.div.3"/>
    <node id="board.clock.pclkb.div" option="board.clock.pclkb.div.6"/>
    <node id="board.clock.pclkc.div" option="board.clock.pclkc.div.6"/>
    <node id="board.clock.pclkd.div" option="board.clock.pclkd.div.3"/>
    <node id="board.clock.pclke.div" option="board.clock.pclke.div.3"/>
    <node id="board.clock.bclk.div" option="board.clock.bclk.div.12"/>
    <node id="board.clock.fclk.div" option="board.clock.fclk.div.6"/>
    <node id="board.clock.clkout.div" option="board.clock.clkout.div.1"/>
    <node id="board.clock.sciclk.div" option="board.clock.sciclk.div.4"/>
    <node id="board.clock.spiclk.div" option="board.clock.spiclk.div.4"/>
    <node id="board.clock.canfdclk.div" option="board.clock.canfdclk.div.8"/>
    <node id="board.clock.uck.div" option="board.clock.uck.div.5"/>
    <node id="board.clock.octaspiclk.div" option="board.clock.octaspiclk.div.4"/>
    <node id="board.clock.cpuclk.display" option="board.clock.cpuclk.display.value"/>
    <node id="board.clock.iclk.display" option="board.clock.iclk.display.value"/>
    <node id="board.clock.pclka.display" option="board.clock.pclka.display.value"/>
    <node id="board.clock.pclkb.display" option="board.clock.pclkb.display.value"/>
    <node id="board.clock.pclkc.display" option="board.clock.pclkc.display.value"/>
    <node id="board.clock.pclkd.display" option="board.clock.pclkd.display.value"/>
    <node id="board.clock.pclke.display" option="board.clock.pclke.display.value"/>
    <node id="board.clock.bclk.display" option="board.clock.bclk.display.value"/>
    <node id="board.clock.fclk.display" option="board.clock.fclk.display.value"/>
    <node id="board.clock.clkout.display" option="board.clock.clkout.display.value"/>
    <node id="board.clock.sciclk.display" option="board.clock.sciclk.display.value"/>
    <node id="board.clock.spiclk.display" option="board.clock.spiclk.display.value"/>
    <node id="board.clock.canfdclk.display" option="board.clock.canfdclk.display.value"/>
    <node id="board.clock.uck.display" option="board.clock.uck.display.value"/>
    <node id="board.clock.octaspiclk.display" option="board.clock.octaspiclk.display.value"/>
  </raClockConfiguration>
  <raPinConfiguration>
    <pincfg active="true" name="" symbol="">
      <configSetting altId="ceu.vio_clk.p708" configurationId="ceu.vio_clk"/>
      <configSetting altId="ceu.vio_d0.p400" configurationId="ceu.vio_d0"/>
      <configSetting altId="ceu.vio_d1.p401" configurationId="ceu.vio_d1"/>
      <configSetting altId="ceu.vio_d2.p405" configurationId="ceu.vio_d2"/>
      <configSetting altId="ceu.vio_d3.p406" configurationId="ceu.vio_d3"/>
      <configSetting altId="ceu.vio_d4.p700" configurationId="ceu.vio_d4"/>
      <configSetting altId="ceu.vio_d5.p701" configurationId="ceu.vio_d5"/>
      <configSetting altId="ceu.vio_d6.p702" configurationId="ceu.vio_d6"/>
      <configSetting altId="ceu.vio_d7.p703" configurationId="ceu.vio_d7"/>
      <configSetting altId="ceu.vio_hd.p709" configurationId="ceu.vio_hd"/>
      <configSetting altId="ceu.vio_vd.p710" configurationId="ceu.vio_vd"/>
      <configSetting altId="irq11.irq11_dash_ds.p006" configurationId="irq11.irq11_dash_ds"/>
      <configSetting altId="irq13.irq13_dash_ds.p009" configurationId="irq13.irq13_dash_ds" isUsedByDriver="true"/>
      <configSetting altId="irq14.irq14.p010" configurationId="irq14.irq14"/>
      <configSetting altId="jtag_fslash_swd.tck.p211" configurationId="jtag_fslash_swd.tck"/>
      <configSetting altId="jtag_fslash_swd.tdi.p208" configurationId="jtag_fslash_swd.tdi"/>
      <configSetting altId="jtag_fslash_swd.tdo.p209" configurationId="jtag_fslash_swd.tdo"/>
      <configSetting altId="jtag_fslash_swd.tms.p210" configurationId="jtag_fslash_swd.tms"/>
      <configSetting altId="p001.input" configurationId="p001"/>
      <configSetting altId="p003.input" configurationId="p003"/>
      <configSetting altId="p004.input" configurationId="p004"/>
      <configSetting altId="p007.input" configurationId="p007"/>
      <configSetting altId="p014.input" configurationId="p014"/>
      <configSetting altId="p015.input" configurationId="p015"/>
      <configSetting altId="p105.input" configurationId="p105"/>
      <configSetting altId="p106.input" configurationId="p106"/>
      <configSetting altId="p107.output.low" configurationId="p107"/>
      <configSetting altId="p112.input" configurationId="p112"/>
      <configSetting altId="p113.input" configurationId="p113"/>
      <configSetting altId="p114.input" configurationId="p114"/>
      <configSetting altId="p203.input" configurationId="p203"/>
      <configSetting altId="p204.input" configurationId="p204"/>
      <configSetting altId="p300.input" configurationId="p300"/>
      <configSetting altId="p302.input" configurationId="p302"/>
      <configSetting altId="p303.input" configurationId="p303"/>
      <configSetting altId="p309.input" configurationId="p309"/>
      <configSetting altId="p310.input" configurationId="p310"/>
      <configSetting altId="p311.input" configurationId="p311"/>
      <configSetting altId="p404.output.low" configurationId="p404"/>
      <configSetting altId="p408.output.low" configurationId="p408"/>
      <configSetting altId="p604.input" configurationId="p604"/>
      <configSetting altId="p605.input" configurationId="p605"/>
      <configSetting altId="p609.input" configurationId="p609"/>
      <configSetting altId="p610.input" configurationId="p610"/>
      <configSetting altId="p611.input" configurationId="p611"/>
      <configSetting altId="p612.input" configurationId="p612"/>
      <configSetting altId="p614.input" configurationId="p614"/>
      <configSetting altId="p801.input" configurationId="p801"/>
      <configSetting altId="p802.input" configurationId="p802"/>
      <configSetting altId="p803.input" configurationId="p803"/>
      <configSetting altId="p804.input" configurationId="p804"/>
      <configSetting altId="p809.input" configurationId="p809"/>
      <configSetting altId="sci9.rxd9.p101" configurationId="sci9.rxd9"/>
      <configSetting altId="sci9.txd9.p102" configurationId="sci9.txd9"/>
    </pincfg>
  </raPinConfiguration>
</raConfiguration>
