

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    19009|    19009|  95.045 us|  95.045 us|  19009|  19009|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |    19007|    19007|        27|         19|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 19, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 30 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 0, i10 %i_1" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 31 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i10 %i_1" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%icmp_ln14 = icmp_eq  i10 %i, i10 1000" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 34 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln14 = add i10 %i, i10 1" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 35 'add' 'add_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.body.i.split, void %for.inc15.preheader.exitStub" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 36 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i10 %i" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 37 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i64 %w, i64 0, i64 %zext_ln14" [benchmarks/jianyicheng/histogram/src/histogram.cpp:15->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 38 'getelementptr' 'w_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%temp = load i10 %w_addr" [benchmarks/jianyicheng/histogram/src/histogram.cpp:15->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 39 'load' 'temp' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 %add_ln14, i10 %i_1" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 40 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body.i" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 41 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%temp = load i10 %w_addr" [benchmarks/jianyicheng/histogram/src/histogram.cpp:15->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 42 'load' 'temp' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 43 [4/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 43 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.12>
ST_4 : Operation 44 [3/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 44 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.12>
ST_5 : Operation 45 [2/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 45 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.21>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %temp" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 46 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln16, i32 52, i32 62" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %bitcast_ln16" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 48 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.63ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp, i11 2047" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 49 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (3.21ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 50 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 51 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 52 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 54 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 55 'or' 'or_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 56 'and' 'and_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void %for.inc.i, void %if.then.i" [benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 57 'br' 'br_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i10 %f, i64 0, i64 %zext_ln14" [benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 58 'getelementptr' 'f_addr' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 59 'load' 'f_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 60 [1/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 60 'load' 'f_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %f_load" [benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 61 'zext' 'zext_ln17' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 62 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (3.25ns)   --->   "%x = load i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 63 'load' 'x' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 64 [1/2] (3.25ns)   --->   "%x = load i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 64 'load' 'x' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 65 [16/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 65 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 66 [15/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 66 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 67 [14/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 67 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 68 [13/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 68 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 69 [12/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 69 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 70 [11/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 70 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 71 [10/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 71 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 72 [9/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 72 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 73 [8/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 73 'dadd' 'add_i_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.64>
ST_20 : Operation 74 [7/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 74 'dadd' 'add_i_i' <Predicate = (and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.64>
ST_21 : Operation 75 [6/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 75 'dadd' 'add_i_i' <Predicate = (and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.64>
ST_22 : Operation 76 [5/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 76 'dadd' 'add_i_i' <Predicate = (and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.64>
ST_23 : Operation 77 [4/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 77 'dadd' 'add_i_i' <Predicate = (and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.64>
ST_24 : Operation 78 [3/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 78 'dadd' 'add_i_i' <Predicate = (and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.64>
ST_25 : Operation 79 [2/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 79 'dadd' 'add_i_i' <Predicate = (and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.64>
ST_26 : Operation 80 [1/16] (3.64ns)   --->   "%add_i_i = dadd i64 %x, i64 %temp" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 80 'dadd' 'add_i_i' <Predicate = (and_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln15 = store i64 %add_i_i, i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 81 'store' 'store_ln15' <Predicate = (and_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_27 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc.i" [benchmarks/jianyicheng/histogram/src/histogram.cpp:23->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23]   --->   Operation 82 'br' 'br_ln23' <Predicate = (and_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln14', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) of constant 0 on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23 [5]  (1.588 ns)
	'load' operation 10 bit ('i', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23 [8]  (0.000 ns)
	'add' operation 10 bit ('add_ln14', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [10]  (1.731 ns)
	'store' operation 0 bit ('store_ln14', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) of variable 'add_ln14', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23 on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram.cpp:14->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23 [38]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('temp', benchmarks/jianyicheng/histogram/src/histogram.cpp:15->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) on array 'w' [18]  (3.254 ns)

 <State 3>: 3.128ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_1', benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [25]  (3.128 ns)

 <State 4>: 3.128ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_1', benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [25]  (3.128 ns)

 <State 5>: 3.128ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_1', benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [25]  (3.128 ns)

 <State 6>: 3.211ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln16_1', benchmarks/jianyicheng/histogram/src/histogram.cpp:16->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [23]  (3.211 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('f_addr', benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [29]  (0.000 ns)
	'load' operation 10 bit ('f_load', benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) on array 'f' [30]  (3.254 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation 10 bit ('f_load', benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) on array 'f' [30]  (3.254 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('hist_addr', benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [32]  (0.000 ns)
	'load' operation 64 bit ('x', benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) on array 'hist' [33]  (3.254 ns)

 <State 10>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('x', benchmarks/jianyicheng/histogram/src/histogram.cpp:17->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) on array 'hist' [33]  (3.254 ns)

 <State 11>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 12>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 13>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 14>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 15>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 16>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 17>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 18>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 19>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 20>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 21>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 22>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 23>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 24>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 25>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 26>: 3.646ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) [34]  (3.646 ns)

 <State 27>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln15', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23) of variable 'add_i_i', benchmarks/jianyicheng/histogram/src/g.cpp:15->benchmarks/jianyicheng/histogram/src/histogram.cpp:21->benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:23 on array 'hist' [35]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
