<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5887165 - Dynamically reconfigurable hardware system for real-time control of processes - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Dynamically reconfigurable hardware system for real-time control of processes"><meta name="DC.contributor" content="Sylvain Martel" scheme="inventor"><meta name="DC.contributor" content="Serge R. Lafontaine" scheme="inventor"><meta name="DC.contributor" content="Ian W. Hunter" scheme="inventor"><meta name="DC.contributor" content="Mirage Technologies, Inc." scheme="assignee"><meta name="DC.date" content="1997-6-20" scheme="dateSubmitted"><meta name="DC.description" content="A dynanically reconfigurable hardware system for real-time control of ,an external device. Configuration of a dynamically reconfigurable logic module is provided on the basis of a hardware configuration established in a local configuration memory by a configuration signal received over a data bus from a host processor, thereby enabling an external device to be controlled in real-time independently of the host processor."><meta name="DC.date" content="1999-3-23" scheme="issued"><meta name="DC.relation" content="US:4831582" scheme="references"><meta name="DC.relation" content="US:5289580" scheme="references"><meta name="DC.relation" content="US:5307463" scheme="references"><meta name="DC.relation" content="US:5361373" scheme="references"><meta name="DC.relation" content="US:5386518" scheme="references"><meta name="DC.relation" content="US:5479618" scheme="references"><meta name="DC.relation" content="US:5535342" scheme="references"><meta name="DC.relation" content="US:5535406" scheme="references"><meta name="DC.relation" content="US:5646544" scheme="references"><meta name="DC.relation" content="US:5671355" scheme="references"><meta name="DC.relation" content="US:5765027" scheme="references"><meta name="citation_reference" content="Lecurieux Lafayette G., Un Seul FPGA Dope Letraitement D images, Electronique, no.55, Jan. 1, 1996, pp. 98, 101 103."><meta name="citation_reference" content="Lecurieux-Lafayette G., &quot;Un Seul FPGA Dope Letraitement D&#39;images,&quot;Electronique, no.55, Jan. 1, 1996, pp. 98, 101-103."><meta name="citation_reference" content="Lipman, J., &quot;Î¼C Chip program lets you choose Predefined or custom core,&quot;EDN Electrical Design News, vol. 40, no. 16, Aug. 3, 1995, p. 21-22."><meta name="citation_reference" content="Lipman, J., C Chip program lets you choose Predefined or custom core, EDN Electrical Design News, vol. 40, no. 16, Aug. 3, 1995, p. 21 22."><meta name="citation_reference" content="Page, I., &quot;Reconfigurable processor architectures,&quot;Microprocessors and Microsystems, vol. 20, no. 3, May 1, 1996, pp. 185-196."><meta name="citation_reference" content="Page, I., Reconfigurable processor architectures, Microprocessors and Microsystems, vol. 20, no. 3, May 1, 1996, pp. 185 196."><meta name="citation_reference" content="Woodward, D.R., et al., &quot;An FPGA based configurable 1/0 System for AC Drive Controllers,&quot;published Oct. 10, 1994, pp. 424-427."><meta name="citation_reference" content="Woodward, D.R., et al., An FPGA based configurable 1/0 System for AC Drive Controllers, published Oct. 10, 1994, pp. 424 427."><meta name="citation_patent_number" content="US:5887165"><meta name="citation_patent_application_number" content="US:08/879,923"><link rel="canonical" href="http://www.google.com/patents/US5887165"/><meta property="og:url" content="http://www.google.com/patents/US5887165"/><meta name="title" content="Patent US5887165 - Dynamically reconfigurable hardware system for real-time control of processes"/><meta name="description" content="A dynanically reconfigurable hardware system for real-time control of ,an external device. Configuration of a dynamically reconfigurable logic module is provided on the basis of a hardware configuration established in a local configuration memory by a configuration signal received over a data bus from a host processor, thereby enabling an external device to be controlled in real-time independently of the host processor."/><meta property="og:title" content="Patent US5887165 - Dynamically reconfigurable hardware system for real-time control of processes"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("U0zsU6amCMKlyASxsYG4Bg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("U0zsU6amCMKlyASxsYG4Bg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5887165?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5887165"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=fTFKBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5887165&amp;usg=AFQjCNEwEWqq5HhwGwonrFjeXy_V_ouwTQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5887165.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5887165.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5887165" style="display:none"><span itemprop="description">A dynanically reconfigurable hardware system for real-time control of ,an external device. Configuration of a dynamically reconfigurable logic module is provided on the basis of a hardware configuration established in a local configuration memory by a configuration signal received over a data bus from...</span><span itemprop="url">http://www.google.com/patents/US5887165?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5887165 - Dynamically reconfigurable hardware system for real-time control of processes</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5887165 - Dynamically reconfigurable hardware system for real-time control of processes" title="Patent US5887165 - Dynamically reconfigurable hardware system for real-time control of processes"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5887165 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/879,923</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 23, 1999</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 20, 1997</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 21, 1996</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP0978051A1">EP0978051A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1997049042A1">WO1997049042A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08879923, </span><span class="patent-bibdata-value">879923, </span><span class="patent-bibdata-value">US 5887165 A, </span><span class="patent-bibdata-value">US 5887165A, </span><span class="patent-bibdata-value">US-A-5887165, </span><span class="patent-bibdata-value">US5887165 A, </span><span class="patent-bibdata-value">US5887165A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Sylvain+Martel%22">Sylvain Martel</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Serge+R.+Lafontaine%22">Serge R. Lafontaine</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Ian+W.+Hunter%22">Ian W. Hunter</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Mirage+Technologies,+Inc.%22">Mirage Technologies, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5887165.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5887165.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5887165.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (11),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (8),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (42),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (13),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5887165&usg=AFQjCNEqt70tkHnkaTP6uTTOKNTbNJLUHg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5887165&usg=AFQjCNGEqFhJLsr40ZZWf60zl6IJt3jN4g">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5887165A%26KC%3DA%26FT%3DD&usg=AFQjCNGN6w00TuMRh0HZGxaDOqBopseeew">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54422501" lang="EN" load-source="patent-office">Dynamically reconfigurable hardware system for real-time control of processes</invention-title></span><br><span class="patent-number">US 5887165 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37891740" lang="EN" load-source="patent-office"> <div class="abstract">A dynanically reconfigurable hardware system for real-time control of ,an external device. Configuration of a dynamically reconfigurable logic module is provided on the basis of a hardware configuration established in a local configuration memory by a configuration signal received over a data bus from a host processor, thereby enabling an external device to be controlled in real-time independently of the host processor.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(1)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5887165-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5887165-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(11)</span></span></div><div class="patent-text"><div mxw-id="PCLM5368618" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A dynamically reconfigurable hardware system for real-time control of an external device comprising:<div class="claim-text">(a) a configuration memory for storing a hardware configuration;</div> <div class="claim-text">(b) a reconfigurable logic module, in communication with the configuration memory, for establishing the hardware configuration in the module on receipt of a configuration signal;</div> <div class="claim-text">(c) a controller in communication over a data bus with the reconfigurable logic module and the configuration memory for sending the configuration signal to the reconfigurable logic module independently of the real-time control of the external device and for establishing the dynamically reconfigurable hardware configuration in the configuration memory; and,</div> <div class="claim-text">(d) a communication port coupled to the reconfigurable logic module independently of signals on the data bus for controlling the external device.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. A hardware system as described in claim 1, wherein the configuration memory is dual-ported random access memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. A hardware system according to claim 1, wherein the configuration memory is electrically erasable programmable read only memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. A hardware system according to claim 1, wherein the data bus is in communication with a network.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. A hardware system according to claim 1, further comprising:<div class="claim-text">(e) a network, wherein the controller is in communication a network, and at least a portion of the hardware configuration is retrievable from a remote location on the network.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. A hardware system according to claim 1, further comprising:<div class="claim-text">(e) a computer having a central processing unit in communication with the data bus;</div> <div class="claim-text">(f) a graphics display for a user interface; and</div> <div class="claim-text">(g) a process executing on the central processing unit that sends user interface data to the display, wherein the reconfigurable logic module performs computations in parallel with the process executing on the central processing unit.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. A hardware system according to claim 6, wherein the network is the Internet, the user interface is an Internet browser, and wherein the browser retrieves at least a part of the hardware configuration through the Internet.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. A hardware system according to claim 1, wherein the system further comprises a digital signal processor that includes the controller.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. A hardware system according to claim 4, wherein the network utilizes the IEEE P1394 protocol.</div>
    </div>
    </div> <div class="claim"> <div num="10" class="claim">
      <div class="claim-text">10. A method for controlling an external device in real time, the method comprising:<div class="claim-text">(a) receiving a configuration signal over a data bus;</div> <div class="claim-text">(b) storing a hardware configuration in a configuration memory based at least on the configuration signal;</div> <div class="claim-text">(c) providing a dynamically reconfigurable logic module in communication with the configuration memory for establishing the hardware configuration in the module;</div> <div class="claim-text">(d) establishing the hardware configuration in the reconfigurable logic module; and</div> <div class="claim-text">(e) utilizing the reconfigurable logic module to control the external device in real time independently of signals on the data bus.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. A method according to claim 10, wherein step (e) includes providing at least a portion of the hardware configuration to the reconfigurable logic module over a network.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67260566" lang="EN" load-source="patent-office" class="description">
    <heading>DESCRIPTION</heading> <p>The present application claims priority from provisional application Ser. No. 60/020,249, filed Jun. 21, 1996, for an invention by the present inventors, of the same title as the present application. This related application is incorporated herein by reference.</p>
    <p>1. Technical Field</p>
    <p>This invention relates to virtual computing environments utilizing reconfigurable logic modules, such as gate arrays and the real-time control of external devices.</p>
    <p>2. Background Art</p>
    <p>Although there can be many different implementations of virtual computing devices which make use of field programmable gate arrays ("FPGAs") an example of a prior art version of such system is U.S. Pat. No. 5,497,498. FPGAs are discussed in Villasenor and Mangione-Smith "Configurable Computing", Scientific American, June, 1997, pages 67-71. These references are incorporated herein by reference.</p>
    <p>A recent trend in factory automation is to replace dedicated and proprietary computers within the factory with an open architecture control system based on general purpose personal computers (PC). Major control vendors now have business plans at least partially impacted by the PC. Some major control equipment suppliers are already pursuing strategies based entirely on PC control. Towards facilitating the transition from specialized computers to general purpose computers, the Open Modular Architecture for Control (OMAC) specification was developed and adopted by several major corporations.</p>
    <p>Maintaining compatibility with the past standards, however, is very important. Consequently, previous attempts to improve control systems while maintaining full compatibility has resulted in relatively minor improvements. Of special note are attempts to replace prior networking schemes for distributing real-time control with methods designed to operate on the general purpose PCs. With the specialized hardware, real-time control was feasible since a dedicated machine had little overhead beyond simply functioning as it was designed to do. That is, network-distributed real-time control requires fast hardware and a fast communications link in order to effectively control devices in real-time. In the prior art, such real-time control was feasible due to the dedicated nature of the equipment. So long as the dedicated system could process the data quickly enough, and perform as designed, then real-time control worked.</p>
    <p>When using generic PCs as the controlling computer, it must be assured that the system can still maintain network-distributed real-time control. Current prior art attempts have been unable to manage effective network-distributed real-time control. The reason is that the bandwidth of the physical layer on which the prior art systems rely is too slow due to their relying on communication over the host computer's internal I/O bus.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention supplies a solution to the need for allowing network-distributed real-time control and also allows the controller to be dynamically reconfigurable in real-time in response to input received from a controlled device that is linked to the controller. Configuration occurs parallel to and in a manner independent of the host computer's processor.</p>
    <p>In a preferred embodiment of the invention is provided a dynamically reconfigurable hardware system for real-time control of an external device. The system has a configuration memory, a reconfigurable logic module and a controller, and a communication port. The configuration memory is for storing a hardware configuration of the reconfigurable logic module. The reconfigurable logic module in communication with the configuration memory, establishes the hardware configuration in the module on receipt of a configuration signal. The controller is in communication over a data bus with the reconfigurable logic module, the configuration memory, and sends the configuration signal to the reconfigurable logic module and establishes the hardware configuration in the configuration memory. The communication port, coupled to the reconfigurable logic module independently of signals on the data bus, controls the external device because the communication port is coupled to the reconfigurable logic module, a device may be controlled in real-time in parallel to and in a manner independent of a processor within a host computer. The term "reconfigurable logic module", as used in this description and the following claims, means any digital processing module having a hardware configuration that is field programmable, such as a field programmable gate array (FPGA) or a system programmable gate array (SPGA).</p>
    <p>In a further embodiment of the invention the data bus is in communication with a network, such as the Internet, allowing receipt of hardware configuration data from remote networked locations. In further embodiment, the configuration memory may be dual-ported random access memory or electronically erasable programmable read-only memory. In another related embodiment, the controller is in communication with a network, and at least a portion of the hardware configuration is referable from a remote location on the network. In a still further embodiment, the system also has a computer having a central processing unit in communication with the data bus, a graphics display for a user interface, and a process executing on the central processing unit that send user interface data to the display, wherein the reconfigurable logic module performs computations in parallel with the process executing on the central processing unit. The network may be the Internet, the user interface may be an Internet browser, and the browser retrieves the hardware configuration, or a part of such configuration, through the Internet. The system may also include a digital signal processor that includes the controller. The network may utilize the IEEE P1394 protocol.</p>
    <p>In a related method according to an employment of the present invention, there are provided the steps of (a) storing hardware configuration in a configuration memory; (b) providing a reconfigurable logic-module in communication with the configuration in the module; (c) establishing the hardware configuration in the reconfigurable logic module; and (d) utilizing the reconfigurable logic module to control an external device in real time. In a further embodiment, step (c) includes providing at least a portion of the hardware configuration to the reconfigurable logic module over a network.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The foregoing invention will be more readily understood by reference to the following detailed description, taken with the accompanying drawing, in which FIG. 1 is a block diagram of a preferred embodiment of the invention.</p>
    <heading>DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS</heading> <p>A preferred embodiment of the invention embraces the Open Modular Architecture for Control specification, through installing the invention within host PC systems, with communications between the invention and the host computer performed through the computer's data bus. To overcome the bandwidth concerns of the prior art systems, the embodiment avoids using the host computer's I/O sub-system, removing from the host's I/O sub-system the strain of supporting a protocol-intensive application as demanding as real-time control. In addition, by avoiding the host computer's I/O sub-system, the embodiment is insulated from interrupts generated by other processes running on the host, interrupts that could interfere with critical real-time control operations. The embodiment utilizes a dedicated I/O port for connecting to a device to be controlled, thus preventing the unpredictable performance inherent in using the host computer's I/O sub-system.</p>
    <p>The embodiment also implements an optimized communication protocol adapted to controlling applications under critical hard real-time constraints, allowing for high-precision, high-bandwidth real-time distributed computation and control. High-precision is provided through use of 16 bit analog-to-digital (A/D) and digital-to-analog (D/A) conversion based upon 18-bit calibration, instead of the more common 12-bit to 14-bit A/D-DIA conversion. In a preferred embodiment communication protocol will preferably be implemented over a control network capable of sustaining a data transfer rate of at least 200 Megabits per second (Mbits/sec), to allow for coupling real-time control with transmission of video signals or high-density graphics images.</p>
    <p>The embodiments of the invention are designed to allow control of devices located within the host computer, as well as to control devices located upon a distributed network.</p>
    <p>FIG. 1 shows the principle components of a reconfigurable hardware system 11 in accordance with a preferred embodiment of the invention. The systems comprise a field programmable gate array (gate array) 13, a random access memory 15, a processor 17, a configuration memory 19, and a dedicated I/O port 31. The processor 17 accesses the configuration memory 19, field programmable gate array 13, the random access memory 15, and the I/O port 31, all over data bus 27. In one embodiment of the invention, the processor 17 and the random access memory 15 may be implemented as a single digital signal processor 21. Alternatively, the processor 17 may be a suitable controller. In preferred embodiments, the system 11 will be installed within a host computer system 25 having a PCI bus 31, and communication with the system will be through a data connection 29 linking the system 11 to the PCI bus. In a preferred embodiment of the invention, the components 11 will be manufactured as part of an expansion card to be plugged directly into a PCI expansion slot within the host computer 25. In the expansion card embodiment, the communication path 29 will be through the edge connectors of the expansion card within the PCI expansion slot.</p>
    <p>In practice, the embodiment of FIG. 1 is used to perform real-time control of one or more devices attached to the embodiment. In preferred embodiments, there will be a direct connection between the field programmable gate array 13 and a dedicated I/O port 31. The dedicated I/O port will allow the gate array to control devices 41 directly attached to the invention, as well as to communicate through a data network 23 to control computers 33, 35 or other devices 37 located remotely from the invention. Since in preferred embodiments the gate array has its own dedicated I/O port, the invention will be able to communicate and control devices in a manner independent of and parallel to the operation of the host computer.</p>
    <p>In order for real-time control to be feasible, preferred embodiments of the invention will require that for controlling more than a few simple devices, or if controlling devices located far from the invention, that the network 23 be a high-speed network having a data throughput of at least 200 Megabit/sec. In addition, the network should have guaranteed latencies that are sufficiently depending on the application. A suitable network, for example, may be operate din accordance with EEE standard P1394, which is marketed commercially by licensees of Apple Computer Systems of Cupertino Calif., under the FIREWIRE trademark. For a device 41 attached directly to the invention, a low-speed fiber-optic connection may be utilized for communication to the invention. For remote devices and computers, preferred embodiments will have a hub 43 at the remote site for coordinating communication with the invention over the high-speed network 23. For a device 37 or computers 33, 35 attached to the high-speed network 23 via the hub 43, lower speed fiber-optic connections 39 may be utilized. The basic issue for all methods of connecting to the embodiment and thereby to the field programmable gate array 13 is to ensure that there is sufficient bandwidth over the lower speed fiber-optic connections 39 to allow for real-time control of attached devices, as well as sufficient bandwidth over the high-speed network 23 for carrying all of the control data back to the gate array 13.</p>
    <p>A simpler preferred embodiment of the invention may be used to control remote devices over low cost plastic optical fiber. When the low cost plastic optical fiber is insufficient to meet the communication needs of the attached devices, or when the distance between the devices and the controlling host computer are too long to allow use of low cost plastic optical fiber, a more sophisticated embodiment of the invention may be used. In this embodiment, a high-speed network link is used to attach the host computer to a hub located at a remote location, from which the low cost plastic optical fiber may then be used to connect to the hub devices that use local to it. In preferred embodiments, hubs may also be daisy-chained via the high-speed communication links, so that devices very distant from the host computer may still be controlled. That is, hubs may be used to connect several distance-limited high-speed links. Embodiments of the present invention may support such topologies and embodiments are designed to allow for controlling devices in a fully distributed environment over wide area networks (WANS).</p>
    <p>In preferred embodiments, the state of the field programmable gate array remains constant as long as power is applied to the gate array's circuitry. Therefore, during power-on of the host computer, which preferably supplies power to the embodiment, the embodiment will automatically test and reset the gate array to a known start state. In a preferred embodiment, a specialized software compiler is provided to convert a computer program into instructions suitable for programming the state of the gate array. The programming language may be C, C++ or some other high-level programming language. Through the specialized software, the gate array is programmed to perform a specific hardware function that would otherwise have been executed much more slowly in software. In addition, the gate array may itself be programmed to reprogram itself (in whole or in part) without further intervention depending on conditions experience in the course of control. This self-reprogramming could be due to the gate array's 13 presently loaded hardware configuration, or in response to an action performed by a device under control.</p>
    <p>Programming the field programmable gate array 13 is achieved by sending the gate array a configuration signal. In response to this signal, the gate array's internal gates are set according to the contents of the configuration memory 19. After the contents of the configuration memory 19 have been loaded, the gate array 13 now has a new hardware configuration. In a preferred embodiment, there will be little or no interaction between the host computer 25 and the embodiment, and thereby little drain upon the host's resources, except for programming the gate array into a new hardware configuration. In a further embodiment of the invention, there is provided a digital signal processor 21 (DSP) having its own central processing unit 17 and random access memory 15 local to the DSP, so that the DSP can act as a parallel processor for the host computer 25 and coordinate and control the programming of the gate array 13.</p>
    <p>In a further embodiment, in addition to receiving hardware configuration data from the configuration memory 19, the field programmable gate array may also retrieve configuration data from remote network locations, such as from remote computers 33, 35, or from remote world wide web sites.</p>
    <p>In two preferred embodiments of remote interface modules, the first embodiment has one acquisition and one interface card. The interface card provides the configuration/control support, a digital I/O port, and a low bandwidth optical link interface. The acquisition card provides two 16-bit A/D converters and 16 channels with programmable gains. There are also two additional true differential high-impedance channels; The maximum sampling rate for each channel is 200k samples per second. A second embodiment has the same characteristics as the first model except that an additional card is provided. This additional card provides 16 18-bit D/A channels in voltage mode and two additional channels with voltage or current outputs. A Digital Signal Processing (DSP) card is also available, which provides 40 or 50 MFLOPS (million floating point operations/sec), and several DSP cards can be installed within a hub when distributed computing power is required at the remote sites.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4831582">US4831582</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 7, 1986</td><td class="patent-data-table-td patent-date-value">May 16, 1989</td><td class="patent-data-table-td ">Allen-Bradley Company, Inc.</td><td class="patent-data-table-td ">Database access machine for factory automation network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5289580">US5289580</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 10, 1991</td><td class="patent-data-table-td patent-date-value">Feb 22, 1994</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Programmable multiple I/O interface controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5307463">US5307463</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 7, 1992</td><td class="patent-data-table-td patent-date-value">Apr 26, 1994</td><td class="patent-data-table-td ">Allen-Bradley Company, Inc.</td><td class="patent-data-table-td ">Programmable controller communication module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5361373">US5361373</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 1992</td><td class="patent-data-table-td patent-date-value">Nov 1, 1994</td><td class="patent-data-table-td ">Gilson Kent L</td><td class="patent-data-table-td ">Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5386518">US5386518</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 1993</td><td class="patent-data-table-td patent-date-value">Jan 31, 1995</td><td class="patent-data-table-td ">Hughes Aircraft Company</td><td class="patent-data-table-td ">Reconfigurable computer interface and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5479618">US5479618</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 1995</td><td class="patent-data-table-td patent-date-value">Dec 26, 1995</td><td class="patent-data-table-td ">Allen-Bradley Company, Inc.</td><td class="patent-data-table-td ">I/O module with reduced isolation circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5535342">US5535342</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 1993</td><td class="patent-data-table-td patent-date-value">Jul 9, 1996</td><td class="patent-data-table-td ">Giga Operations Corporation</td><td class="patent-data-table-td ">Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication of two different bus protocols</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5535406">US5535406</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 29, 1993</td><td class="patent-data-table-td patent-date-value">Jul 9, 1996</td><td class="patent-data-table-td ">Kolchinsky; Alexander</td><td class="patent-data-table-td ">Virtual processor module including a reconfigurable programmable matrix</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5646544">US5646544</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">Jul 8, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for dynamically reconfiguring a programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5671355">US5671355</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 13, 1996</td><td class="patent-data-table-td patent-date-value">Sep 23, 1997</td><td class="patent-data-table-td ">Predacomm, Inc.</td><td class="patent-data-table-td ">Reconfigurable network interface apparatus and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5765027">US5765027</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 26, 1994</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Toshiba American Information Systems, Inc.</td><td class="patent-data-table-td ">Network controller which enables the local processor to have greater access to at least one memory device than the host computer in response to a control signal</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Lecurieux Lafayette G., Un Seul FPGA Dope Letraitement D images, Electronique, no.55, Jan. 1, 1996, pp. 98, 101 103.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lecurieux-Lafayette G., "<a href='http://scholar.google.com/scholar?q="Un+Seul+FPGA+Dope+Letraitement+D%27images%2C"'>Un Seul FPGA Dope Letraitement D'images,</a>"Electronique, no.55, Jan. 1, 1996, pp. 98, 101-103.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lipman, J., "<a href='http://scholar.google.com/scholar?q="%CE%BCC+Chip+program+lets+you+choose+Predefined+or+custom+core%2C"'>Î¼C Chip program lets you choose Predefined or custom core,</a>"EDN Electrical Design News, vol. 40, no. 16, Aug. 3, 1995, p. 21-22.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Lipman, J., C Chip program lets you choose Predefined or custom core, EDN Electrical Design News, vol. 40, no. 16, Aug. 3, 1995, p. 21 22.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Page, I., "<a href='http://scholar.google.com/scholar?q="Reconfigurable+processor+architectures%2C"'>Reconfigurable processor architectures,</a>"Microprocessors and Microsystems, vol. 20, no. 3, May 1, 1996, pp. 185-196.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Page, I., Reconfigurable processor architectures, Microprocessors and Microsystems, vol. 20, no. 3, May 1, 1996, pp. 185 196.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Woodward, D.R., et al., "<a href='http://scholar.google.com/scholar?q="An+FPGA+based+configurable+1%2F0+System+for+AC+Drive+Controllers%2C"'>An FPGA based configurable 1/0 System for AC Drive Controllers,</a>"published Oct. 10, 1994, pp. 424-427.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Woodward, D.R., et al., An FPGA based configurable 1/0 System for AC Drive Controllers, published Oct. 10, 1994, pp. 424 427.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6047219">US6047219</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 24, 1997</td><td class="patent-data-table-td patent-date-value">Apr 4, 2000</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Specification interpreting distributed system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6055633">US6055633</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 28, 1997</td><td class="patent-data-table-td patent-date-value">Apr 25, 2000</td><td class="patent-data-table-td ">Honeywell Inc.</td><td class="patent-data-table-td ">Method of reprogramming memories in field devices over a multidrop network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6096094">US6096094</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 3, 1997</td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td ">National Instruments Corporation</td><td class="patent-data-table-td ">Configuration manager for configuring a data acquisition system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6134605">US6134605</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 15, 1998</td><td class="patent-data-table-td patent-date-value">Oct 17, 2000</td><td class="patent-data-table-td ">Diamond Multimedia Systems, Inc.</td><td class="patent-data-table-td ">Redefinable signal processing subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6144327">US6144327</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 12, 1997</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">Intellectual Property Development Associates Of Connecticut, Inc.</td><td class="patent-data-table-td ">Programmably interconnected programmable devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6192416">US6192416</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1997</td><td class="patent-data-table-td patent-date-value">Feb 20, 2001</td><td class="patent-data-table-td ">Aav Australia Pty Ltd</td><td class="patent-data-table-td ">Computer system having fixed computers and mobile computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6334075">US6334075</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 22, 1996</td><td class="patent-data-table-td patent-date-value">Dec 25, 2001</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Data processor providing interactive user configuration of data acquisition device storage format</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6349274">US6349274</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 2000</td><td class="patent-data-table-td patent-date-value">Feb 19, 2002</td><td class="patent-data-table-td ">National Instruments Corporation</td><td class="patent-data-table-td ">Configuration manager for configuring a data acquistion system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6349346">US6349346</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 1999</td><td class="patent-data-table-td patent-date-value">Feb 19, 2002</td><td class="patent-data-table-td ">Chameleon Systems, Inc.</td><td class="patent-data-table-td ">Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6636169">US6636169</a></td><td class="patent-data-table-td patent-date-value">Nov 6, 2000</td><td class="patent-data-table-td patent-date-value">Oct 21, 2003</td><td class="patent-data-table-td ">Robert J Distinti</td><td class="patent-data-table-td ">Integrated circuit having circuit blocks that are selectively interconnectable using programming instructions received from a remote location, such as the internet</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6662302">US6662302</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 29, 1999</td><td class="patent-data-table-td patent-date-value">Dec 9, 2003</td><td class="patent-data-table-td ">Conexant Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus of selecting one of a plurality of predetermined configurations using only necessary bus widths based on power consumption analysis for programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6675275">US6675275</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 21, 2001</td><td class="patent-data-table-td patent-date-value">Jan 6, 2004</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Computer system controlling memory allocation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6724833">US6724833</a></td><td class="patent-data-table-td patent-date-value">Jul 21, 2000</td><td class="patent-data-table-td patent-date-value">Apr 20, 2004</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Method and apparatus for communicating information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6729432">US6729432</a></td><td class="patent-data-table-td patent-date-value">May 2, 2003</td><td class="patent-data-table-td patent-date-value">May 4, 2004</td><td class="patent-data-table-td ">Visteon Global Technologies, Inc.</td><td class="patent-data-table-td ">Re-configurable control of steer-by-wire systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6763375">US6763375</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 2000</td><td class="patent-data-table-td patent-date-value">Jul 13, 2004</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for defining and controlling the overall behavior of a network processor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6810434">US6810434</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 14, 2001</td><td class="patent-data-table-td patent-date-value">Oct 26, 2004</td><td class="patent-data-table-td ">Kawasaki Microelectronics, Inc.</td><td class="patent-data-table-td ">Multimedia interface having a processor and reconfigurable logic</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6961633">US6961633</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 2000</td><td class="patent-data-table-td patent-date-value">Nov 1, 2005</td><td class="patent-data-table-td ">Schneider Automation Inc.</td><td class="patent-data-table-td ">Remote monitoring of factory automation users</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6973508">US6973508</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 2002</td><td class="patent-data-table-td patent-date-value">Dec 6, 2005</td><td class="patent-data-table-td ">Fisher-Rosemount Systems, Inc.</td><td class="patent-data-table-td ">Highly versatile process control system controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6978435">US6978435</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 2002</td><td class="patent-data-table-td patent-date-value">Dec 20, 2005</td><td class="patent-data-table-td ">Anadigm, Inc.</td><td class="patent-data-table-td ">Apparatus for programming a programmable device, and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7003593">US7003593</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 29, 2002</td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">Src Computers, Inc.</td><td class="patent-data-table-td ">Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor interface port</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7003660">US7003660</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 13, 2001</td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Pipeline configuration unit protocols and communication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7028107">US7028107</a></td><td class="patent-data-table-td patent-date-value">Oct 7, 2002</td><td class="patent-data-table-td patent-date-value">Apr 11, 2006</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Process for automatic dynamic reloading of data flow processors (DFPS) and units with two- or three- dimensional programmable cell architectures (FPGAS, DPGAS, and the like)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7072728">US7072728</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 2003</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Dell Products L.P.</td><td class="patent-data-table-td ">Method for assembling hardware components in a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7119572">US7119572</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 2, 2003</td><td class="patent-data-table-td patent-date-value">Oct 10, 2006</td><td class="patent-data-table-td ">Daniel Industries, Inc.</td><td class="patent-data-table-td ">Programmable logic device configuration via device communication lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7158843">US7158843</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 2001</td><td class="patent-data-table-td patent-date-value">Jan 2, 2007</td><td class="patent-data-table-td ">Akya Holdings Limited</td><td class="patent-data-table-td ">Modular software definable pre-amplifier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7181550">US7181550</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2005</td><td class="patent-data-table-td patent-date-value">Feb 20, 2007</td><td class="patent-data-table-td ">Fisher-Rosemount Systems, Inc.</td><td class="patent-data-table-td ">Highly versatile process control system controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7383478">US7383478</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 20, 2005</td><td class="patent-data-table-td patent-date-value">Jun 3, 2008</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Wireless dynamic boundary-scan topologies for field</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7475164">US7475164</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 28, 2006</td><td class="patent-data-table-td patent-date-value">Jan 6, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Apparatus, system, and method for automated device configuration and testing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7503011">US7503011</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 2003</td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td ">Eastman Kodak Company</td><td class="patent-data-table-td ">Modular digital imaging system user interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7607005">US7607005</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 2005</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Rmt, Inc.</td><td class="patent-data-table-td ">Virtual hardware system with universal ports using FPGA</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7734716">US7734716</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 2002</td><td class="patent-data-table-td patent-date-value">Jun 8, 2010</td><td class="patent-data-table-td ">Ge Fanuc Automation North America, Inc.</td><td class="patent-data-table-td ">Methods and systems for management and control of an automation control module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7788416">US7788416</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 17, 2003</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Encapsulated hardware configuration/control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7793092">US7793092</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 27, 2006</td><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Information processing apparatus and method for using reconfigurable device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7904583">US7904583</a></td><td class="patent-data-table-td patent-date-value">Jul 11, 2003</td><td class="patent-data-table-td patent-date-value">Mar 8, 2011</td><td class="patent-data-table-td ">Ge Fanuc Automation North America, Inc.</td><td class="patent-data-table-td ">Methods and systems for managing and controlling an automation control module system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8191072">US8191072</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 2008</td><td class="patent-data-table-td patent-date-value">May 29, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for shifting workloads across platform in a hybrid system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8621207">US8621207</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2008</td><td class="patent-data-table-td patent-date-value">Dec 31, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for handling cross-platform system call with shared page cache in hybrid system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8627057">US8627057</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 2011</td><td class="patent-data-table-td patent-date-value">Jan 7, 2014</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Reconfigurable sensing platform for software-defined instrumentation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8745613">US8745613</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 8, 2007</td><td class="patent-data-table-td patent-date-value">Jun 3, 2014</td><td class="patent-data-table-td ">Gigaset Communications Gmbh</td><td class="patent-data-table-td ">Method and configuration/software update server for transmitting data between a customer device and the server</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100162252">US20100162252</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 2008</td><td class="patent-data-table-td patent-date-value">Jun 24, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for shifting workloads across platform in a hybrid system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120166789">US20120166789</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 2011</td><td class="patent-data-table-td patent-date-value">Jun 28, 2012</td><td class="patent-data-table-td ">Baxi Amit S</td><td class="patent-data-table-td ">Reconfigurable sensing platform for software-defined instrumentation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1168883A2?cl=en">EP1168883A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 2001</td><td class="patent-data-table-td patent-date-value">Jan 2, 2002</td><td class="patent-data-table-td ">Akya Limited</td><td class="patent-data-table-td ">Modular software definable pre-amplifier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1559021A2?cl=en">EP1559021A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 24, 2003</td><td class="patent-data-table-td patent-date-value">Aug 3, 2005</td><td class="patent-data-table-td ">Src Computers, Inc.</td><td class="patent-data-table-td ">Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor interface port</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc713/defs713.htm&usg=AFQjCNFeqk7obddJAU0rkLD-4_57iwcWXA#C713S001000">713/1</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc713/defs713.htm&usg=AFQjCNFeqk7obddJAU0rkLD-4_57iwcWXA#C713S002000">713/2</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S010000">712/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc709/defs709.htm&usg=AFQjCNFBXWYqUOVuuxerz7B8cqt9daJk7Q#C709S221000">709/221</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S010000">710/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712SE09067">712/E09.067</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc713/defs713.htm&usg=AFQjCNFeqk7obddJAU0rkLD-4_57iwcWXA#C713S100000">713/100</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0015780000">G06F15/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009380000">G06F9/38</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F15/7867">G06F15/7867</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=fTFKBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3879">G06F9/3879</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F9/38S1</span>, <span class="nested-value">G06F15/78R</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1, 5, 7 AND 10 ARE DETERMINED TO BE PATENTABLE AS AMENDED.CLAIMS 2-4, 6, 8-9 AND 11, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.NEW CLAIMS 12-30 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110225</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 28, 2011</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 11, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIRAGE TECHNOLOGIES, INC.;REEL/FRAME:24515/609</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LATROSSE TECHNOLOGIES, L.L.C.,DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100514</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIRAGE TECHNOLOGIES, INC.;REEL/FRAME:024515/0609</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 14, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 11, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 23, 2002</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 25, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MIRAGE TECHNOLOGIES, INC., MASSACHUSETTS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MARTEL, SYLVAIN;LAFONTAINE, SERGE R.;HUNTER, IAN W.;REEL/FRAME:009612/0543;SIGNING DATES FROM 19970923 TO 19970930</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3xQSmwwE1EtKxprelBG5DyAREK3Q\u0026id=fTFKBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1wpArSI59EWsOqqFRy667EJlI9PA\u0026id=fTFKBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U31TCQQx8jkbWuDZ3wetpYtnyfYyg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Dynamically_reconfigurable_hardware_syst.pdf?id=fTFKBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3_IU3WOdkpYh53ej4f5htA0NlVqA"},"sample_url":"http://www.google.com/patents/reader?id=fTFKBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>