Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/ --output-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/ --file-set=SIM_VERILOG --report-file=html:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.html --report-file=sopcinfo:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.sopcinfo --report-file=csv:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.csv --report-file=spd:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.spd --report-file=sip:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/SoC.sip --report-file=cmp:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.qsys
Progress: Loading Testing_04_SDRAM/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding new_sdram_controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module new_sdram_controller
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: SoC: Generating SoC "SoC" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 27 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 25 connections
Info: merlin_translator_transform: After transform: 15 modules, 54 connections
Info: merlin_domain_transform: After transform: 31 modules, 151 connections
Info: merlin_router_transform: After transform: 39 modules, 180 connections
Info: merlin_burst_transform: After transform: 40 modules, 184 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 221 connections
Info: merlin_width_transform: After transform: 57 modules, 229 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 60 modules, 288 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 31 connections
Info: merlin_mm_transform: After transform: 8 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 34 connections
Info: reset_adaptation_transform: After transform: 12 modules, 36 connections
Info: new_sdram_controller: Starting RTL generation for module 'SoC_new_sdram_controller'
Info: new_sdram_controller:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SoC_new_sdram_controller --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0001_new_sdram_controller_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0001_new_sdram_controller_gen//SoC_new_sdram_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0001_new_sdram_controller_gen/  ]
Info: new_sdram_controller: Done RTL generation for module 'SoC_new_sdram_controller'
Info: new_sdram_controller: "SoC" instantiated altera_avalon_new_sdram_controller "new_sdram_controller"
Info: cpu: Starting RTL generation for module 'SoC_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0002_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0002_cpu_gen/  ]
Info: cpu: # 2025.12.20 12:52:33 (*) Starting Nios II generation
Info: cpu: # 2025.12.20 12:52:33 (*)   Checking for plaintext license.
Info: cpu: # 2025.12.20 12:52:36 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2025.12.20 12:52:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.12.20 12:52:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.12.20 12:52:36 (*)   Plaintext license not found.
Info: cpu: # 2025.12.20 12:52:36 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.12.20 12:52:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.12.20 12:52:36 (*)   Creating all objects for CPU
Info: cpu: # 2025.12.20 12:52:37 (*)   Creating 'C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0002_cpu_gen//SoC_cpu_nios2_waves.do'
Info: cpu: # 2025.12.20 12:52:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.12.20 12:52:37 (*)   Creating plain-text RTL
Info: cpu: # 2025.12.20 12:52:39 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_cpu'
Info: cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0003_jtag_uart_gen//SoC_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0003_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: timer: Starting RTL generation for module 'SoC_timer'
Info: timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_timer --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0004_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0004_timer_gen//SoC_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0004_timer_gen/  ]
Info: timer: Done RTL generation for module 'SoC_timer'
Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: sysid: Generating Verilog simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sysid: Generated simulation model SoC_sysid.vo
Info: sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: led_out: Starting RTL generation for module 'SoC_led_out'
Info: led_out:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_led_out --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0008_led_out_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0008_led_out_gen//SoC_led_out_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0008_led_out_gen/  ]
Info: led_out: Done RTL generation for module 'SoC_led_out'
Info: led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info: pipeline_bridge_swap_transform: After transform: 53 modules, 172 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: mm_interconnect_0: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: SoC: Done "SoC" with 29 modules, 50 files, 1020583 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.spd --output-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.spd --output-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/ --output-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/ --report-file=bsf:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.qsys
Progress: Loading Testing_04_SDRAM/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding new_sdram_controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module new_sdram_controller
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/ --output-directory=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.html --report-file=sopcinfo:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.sopcinfo --report-file=cmp:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.cmp --report-file=qip:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/SoC.qip --report-file=svd --report-file=regmap:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/SoC.regmap --report-file=debuginfo:C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/SoC.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC.qsys --language=VERILOG
Progress: Loading Testing_04_SDRAM/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding new_sdram_controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module new_sdram_controller
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 27 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 25 connections
Info: merlin_translator_transform: After transform: 15 modules, 54 connections
Info: merlin_domain_transform: After transform: 31 modules, 151 connections
Info: merlin_router_transform: After transform: 39 modules, 180 connections
Info: merlin_burst_transform: After transform: 40 modules, 184 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 221 connections
Info: merlin_width_transform: After transform: 57 modules, 229 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 60 modules, 288 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 31 connections
Info: merlin_mm_transform: After transform: 8 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 34 connections
Info: reset_adaptation_transform: After transform: 12 modules, 36 connections
Info: new_sdram_controller: Starting RTL generation for module 'SoC_new_sdram_controller'
Info: new_sdram_controller:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SoC_new_sdram_controller --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0030_new_sdram_controller_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0030_new_sdram_controller_gen//SoC_new_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller: Done RTL generation for module 'SoC_new_sdram_controller'
Info: new_sdram_controller: "SoC" instantiated altera_avalon_new_sdram_controller "new_sdram_controller"
Info: cpu: Starting RTL generation for module 'SoC_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0031_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0031_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.12.20 12:52:54 (*) Starting Nios II generation
Info: cpu: # 2025.12.20 12:52:54 (*)   Checking for plaintext license.
Info: cpu: # 2025.12.20 12:52:55 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2025.12.20 12:52:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.12.20 12:52:55 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.12.20 12:52:55 (*)   Plaintext license not found.
Info: cpu: # 2025.12.20 12:52:55 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.12.20 12:52:55 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.12.20 12:52:55 (*)   Creating all objects for CPU
Info: cpu: # 2025.12.20 12:52:56 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.12.20 12:52:56 (*)   Creating plain-text RTL
Info: cpu: # 2025.12.20 12:52:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_cpu'
Info: cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0032_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0032_jtag_uart_gen//SoC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: timer: Starting RTL generation for module 'SoC_timer'
Info: timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_timer --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0033_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0033_timer_gen//SoC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'SoC_timer'
Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: led_out: Starting RTL generation for module 'SoC_led_out'
Info: led_out:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_led_out --dir=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0035_led_out_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0442_3324083267524170648.dir/0035_led_out_gen//SoC_led_out_component_configuration.pl  --do_build_sim=0  ]
Info: led_out: Done RTL generation for module 'SoC_led_out'
Info: led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info: pipeline_bridge_swap_transform: After transform: 53 modules, 172 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 172 connections
Info: mm_interconnect_0: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_04_SDRAM/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: SoC: Done "SoC" with 29 modules, 43 files, 1007030 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
