{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566519590028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566519590028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:19:49 2019 " "Processing started: Thu Aug 22 21:19:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566519590028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566519590028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula_220819 -c aula_220819 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula_220819 -c aula_220819" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566519590028 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566519590293 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "aula_220819-qsys.qsys " "Elaborating Qsys system entity \"aula_220819-qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566519590340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:50 Progress: Loading aula_220819/aula_220819-qsys.qsys " "2019.08.22.21:19:50 Progress: Loading aula_220819/aula_220819-qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519590994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Reading input file " "2019.08.22.21:19:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Adding clk_0 \[clock_source 13.0\] " "2019.08.22.21:19:51 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Parameterizing module clk_0 " "2019.08.22.21:19:51 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2019.08.22.21:19:51 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Parameterizing module nios2_qsys_0 " "2019.08.22.21:19:51 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2019.08.22.21:19:51 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Parameterizing module onchip_memory2_0 " "2019.08.22.21:19:51 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2019.08.22.21:19:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519591981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Parameterizing module jtag_uart_0 " "2019.08.22.21:19:52 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\] " "2019.08.22.21:19:52 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Parameterizing module pio_0 " "2019.08.22.21:19:52 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1.99.2\] " "2019.08.22.21:19:52 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Parameterizing module pio_1 " "2019.08.22.21:19:52 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Building connections " "2019.08.22.21:19:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Parameterizing connections " "2019.08.22.21:19:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Validating " "2019.08.22.21:19:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.22.21:19:52 Progress: Done reading input file " "2019.08.22.21:19:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519592811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula_220819-qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula_220819-qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519593030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula_220819-qsys: Generating aula_220819-qsys \"aula_220819-qsys\" for QUARTUS_SYNTH " "Aula_220819-qsys: Generating aula_220819-qsys \"aula_220819-qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519593445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519593577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519593583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 42 connections " "Merlin_translator_transform: After transform: 13 modules, 42 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519593903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 106 connections " "Merlin_domain_transform: After transform: 26 modules, 106 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 127 connections " "Merlin_router_transform: After transform: 33 modules, 127 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 35 modules, 135 connections " "Merlin_traffic_limiter_transform: After transform: 35 modules, 135 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 36 modules, 137 connections " "Reset_adaptation_transform: After transform: 36 modules, 137 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 49 modules, 171 connections " "Merlin_network_to_switch_transform: After transform: 49 modules, 171 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 49 modules, 173 connections " "Limiter_update_transform: After transform: 49 modules, 173 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 49 modules, 173 connections " "Merlin_mm_transform: After transform: 49 modules, 173 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 50 modules, 176 connections " "Merlin_interrupt_mapper_transform: After transform: 50 modules, 176 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519594832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_220819-qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'aula_220819-qsys_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'aula_220819-qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula_220819-qsys_nios2_qsys_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0001_nios2_qsys_0_gen//aula_220819-qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula_220819-qsys_nios2_qsys_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0001_nios2_qsys_0_gen//aula_220819-qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519595439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:55 (*) Starting Nios II generation " "Nios2_qsys_0: # 2019.08.22 21:19:55 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:55 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2019.08.22 21:19:55 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)     Testbench " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)     Instruction decoding " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)       Instruction fields " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)       Instruction decodes " "Nios2_qsys_0: # 2019.08.22 21:19:56 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)       Instruction controls " "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)     Pipeline frontend " "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)     Pipeline backend " "Nios2_qsys_0: # 2019.08.22 21:19:57 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:19:59 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2019.08.22 21:19:59 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:20:02 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2019.08.22 21:20:02 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.08.22 21:20:03 (*) Done Nios II generation " "Nios2_qsys_0: # 2019.08.22 21:20:03 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'aula_220819-qsys_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'aula_220819-qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"aula_220819-qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"aula_220819-qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'aula_220819-qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'aula_220819-qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula_220819-qsys_onchip_memory2_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0002_onchip_memory2_0_gen//aula_220819-qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula_220819-qsys_onchip_memory2_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0002_onchip_memory2_0_gen//aula_220819-qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'aula_220819-qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'aula_220819-qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"aula_220819-qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"aula_220819-qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'aula_220819-qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'aula_220819-qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula_220819-qsys_jtag_uart_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0003_jtag_uart_0_gen//aula_220819-qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula_220819-qsys_jtag_uart_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0003_jtag_uart_0_gen//aula_220819-qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519603738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'aula_220819-qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'aula_220819-qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"aula_220819-qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"aula_220819-qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'aula_220819-qsys_pio_0' " "Pio_0: Starting RTL generation for module 'aula_220819-qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_220819-qsys_pio_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0004_pio_0_gen//aula_220819-qsys_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_220819-qsys_pio_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0004_pio_0_gen//aula_220819-qsys_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'aula_220819-qsys_pio_0' " "Pio_0: Done RTL generation for module 'aula_220819-qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"aula_220819-qsys\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"aula_220819-qsys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'aula_220819-qsys_pio_1' " "Pio_1: Starting RTL generation for module 'aula_220819-qsys_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_220819-qsys_pio_1 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0005_pio_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0005_pio_1_gen//aula_220819-qsys_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_220819-qsys_pio_1 --dir=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0005_pio_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8131_401507825172081908.dir/0005_pio_1_gen//aula_220819-qsys_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'aula_220819-qsys_pio_1' " "Pio_1: Done RTL generation for module 'aula_220819-qsys_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"aula_220819-qsys\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"aula_220819-qsys\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"aula_220819-qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"aula_220819-qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"aula_220819-qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"aula_220819-qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"aula_220819-qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"aula_220819-qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula_220819-qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula_220819-qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula_220819-qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula_220819-qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"aula_220819-qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"aula_220819-qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"aula_220819-qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"aula_220819-qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"aula_220819-qsys\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"aula_220819-qsys\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"aula_220819-qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"aula_220819-qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"aula_220819-qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"aula_220819-qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"aula_220819-qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"aula_220819-qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"aula_220819-qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"aula_220819-qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"aula_220819-qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"aula_220819-qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"aula_220819-qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"aula_220819-qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula_220819-qsys: Done aula_220819-qsys\" with 20 modules, 80 files, 1837982 bytes " "Aula_220819-qsys: Done aula_220819-qsys\" with 20 modules, 80 files, 1837982 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1566519604602 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "aula_220819-qsys.qsys " "Finished elaborating Qsys system entity \"aula_220819-qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566519605337 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_rsp_xbar_mux.sv(38) " "Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_mux.sv(38) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_rsp_xbar_demux.sv(43) " "Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_demux.sv(43) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_rsp_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_pio_1.v(21) " "Verilog HDL syntax error at aula_220819-qsys_pio_1.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_1.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_1.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_1.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_pio_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_pio_0.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_onchip_memory2_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_onchip_memory2_0.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_onchip_memory2_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_onchip_memory2_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_test_bench.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_test_bench.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_oci_test_bench.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_oci_test_bench.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_mult_cell.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_mult_cell.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605384 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605400 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605400 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_jtag_uart_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_jtag_uart_0.v(21) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_jtag_uart_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_jtag_uart_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_irq_mapper.sv(31) " "Verilog HDL syntax error at aula_220819-qsys_irq_mapper.sv(31) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_irq_mapper.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_irq_mapper.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605431 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_id_router.sv(45) " "Verilog HDL syntax error at aula_220819-qsys_id_router.sv(45) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_id_router.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_id_router.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_id_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_id_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605435 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_cmd_xbar_mux.sv(38) " "Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_mux.sv(38) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605438 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_cmd_xbar_demux.sv(43) " "Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_demux.sv(43) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_cmd_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605441 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_addr_router.sv(45) " "Verilog HDL syntax error at aula_220819-qsys_addr_router.sv(45) near text \"-\";  expecting \";\"" {  } { { "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_addr_router.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/aula_220819-qsys_addr_router.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/aula_220819-qsys_addr_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/submodules/aula_220819-qsys_addr_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula_220819-qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula_220819-qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula_220819-qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605480 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula_220819-qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "aula_220819-qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_220819-qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula_220819-qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819qsys_pio_1_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_pio_1_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_220819qsys_pio_1_s1_translator-rtl " "Found design unit 1: aula_220819qsys_pio_1_s1_translator-rtl" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_pio_1_s1_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_pio_1_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605841 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_220819qsys_pio_1_s1_translator " "Found entity 1: aula_220819qsys_pio_1_s1_translator" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_pio_1_s1_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_pio_1_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819qsys_pio_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_pio_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_220819qsys_pio_0_s1_translator-rtl " "Found design unit 1: aula_220819qsys_pio_0_s1_translator-rtl" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_pio_0_s1_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_pio_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_220819qsys_pio_0_s1_translator " "Found entity 1: aula_220819qsys_pio_0_s1_translator" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_pio_0_s1_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_pio_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819qsys_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_220819qsys_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: aula_220819qsys_onchip_memory2_0_s1_translator-rtl" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_220819qsys_onchip_memory2_0_s1_translator " "Found entity 1: aula_220819qsys_onchip_memory2_0_s1_translator" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_220819qsys_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: aula_220819qsys_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_220819qsys_nios2_qsys_0_instruction_master_translator " "Found entity 1: aula_220819qsys_nios2_qsys_0_instruction_master_translator" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_220819qsys_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: aula_220819qsys_nios2_qsys_0_data_master_translator-rtl" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_220819qsys_nios2_qsys_0_data_master_translator " "Found entity 1: aula_220819qsys_nios2_qsys_0_data_master_translator" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_220819-qsys/synthesis/aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605872 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "aula_220819-qsys/synthesis/aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"is\" aula_220819-qsys.vhd(9) " "VHDL syntax error at aula_220819-qsys.vhd(9) near text \"-\";  expecting \"is\"" {  } { { "aula_220819-qsys/synthesis/aula_220819-qsys.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819-qsys.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605872 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"is\" aula_220819-qsys.vhd(18) " "VHDL syntax error at aula_220819-qsys.vhd(18) near text \"-\";  expecting \"is\"" {  } { { "aula_220819-qsys/synthesis/aula_220819-qsys.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819-qsys/synthesis/aula_220819-qsys.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819-qsys/synthesis/aula_220819-qsys.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819-qsys/synthesis/aula_220819-qsys.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605904 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"is\" aula_220819.vhd(18) " "VHDL syntax error at aula_220819.vhd(18) near text \";\";  expecting \"is\"" {  } { { "aula_220819.vhd" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/aula_220819.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_220819.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aula_220819.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys.v(6) " "Verilog HDL syntax error at aula_220819-qsys.v(6) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/aula_220819-qsys.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/aula_220819-qsys.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/aula_220819-qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/aula_220819-qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/aula_220819-qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/aula_220819-qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/aula_220819-qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/aula_220819-qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_220819-qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/aula_220819-qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_addr_router.sv(45) " "Verilog HDL syntax error at aula_220819-qsys_addr_router.sv(45) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_addr_router.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_addr_router.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_addr_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_addr_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_cmd_xbar_demux.sv(43) " "Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_demux.sv(43) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_cmd_xbar_mux.sv(38) " "Verilog HDL syntax error at aula_220819-qsys_cmd_xbar_mux.sv(38) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_cmd_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_id_router.sv(45) " "Verilog HDL syntax error at aula_220819-qsys_id_router.sv(45) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_id_router.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_id_router.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_id_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_id_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_irq_mapper.sv(31) " "Verilog HDL syntax error at aula_220819-qsys_irq_mapper.sv(31) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_irq_mapper.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_irq_mapper.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_jtag_uart_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_jtag_uart_0.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_jtag_uart_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_jtag_uart_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_mult_cell.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_mult_cell.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_oci_test_bench.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_oci_test_bench.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_nios2_qsys_0_test_bench.v(21) " "Verilog HDL syntax error at aula_220819-qsys_nios2_qsys_0_test_bench.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519605997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_onchip_memory2_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_onchip_memory2_0.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_onchip_memory2_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_onchip_memory2_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_pio_0.v(21) " "Verilog HDL syntax error at aula_220819-qsys_pio_0.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_0.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_0.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_pio_1.v(21) " "Verilog HDL syntax error at aula_220819-qsys_pio_1.v(21) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_1.v" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_1.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_pio_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_rsp_xbar_demux.sv(43) " "Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_demux.sv(43) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" aula_220819-qsys_rsp_xbar_mux.sv(38) " "Verilog HDL syntax error at aula_220819-qsys_rsp_xbar_mux.sv(38) near text \"-\";  expecting \";\"" {  } { { "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/aluno/Documents/Dispositivos/aula_220819/db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/aula_220819-qsys/submodules/aula_220819-qsys_rsp_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566519606013 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 40 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 40 errors, 48 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566519606153 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 22 21:20:06 2019 " "Processing ended: Thu Aug 22 21:20:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566519606153 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566519606153 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566519606153 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566519606153 ""}
