5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always8.vcd -o always8.cdd -v always8.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" always8.v 1 31 1
2 1 11 90009 2 1 8 0 0 a
2 2 11 90009 0 2a 20000 0 0 2 2 a
2 3 11 90009 5 29 2100a 1 2 1 2 2
2 4 13 40004 1 32 4 0 0 A
2 5 12 80008 6 1 a 0 0 a
2 6 13 0 2 2d 20106 4 5 1 2 102
2 7 14 40004 1 32 8 0 0 B
2 8 14 0 2 2d 2020e 7 5 1 2 1102
2 9 15 40004 1 32 8 0 0 C
2 10 15 0 1 2d 20206 9 5 1 2 102
2 11 16 40004 1 32 8 0 0 D
2 12 16 0 1 2d 2420a 11 5 1 2 1002
2 13 16 c0013 1 0 20008 0 0 48 48 10 5 14 10 14 10 11 11 10 11 5 11
2 14 16 80008 0 1 400 0 0 b
2 15 16 80013 1 37 600a 13 14
2 16 15 c0013 0 0 20010 0 0 48 48 5 5 14 10 14 10 11 11 10 11 5 11
2 17 15 80008 0 1 400 0 0 b
2 18 15 80013 0 37 6022 16 17
2 19 14 c0013 1 0 20008 0 0 48 48 4 5 14 10 14 10 11 11 10 11 5 11
2 20 14 80008 0 1 400 0 0 b
2 21 14 80013 1 37 600a 19 20
2 22 13 c0013 0 0 20010 0 0 48 48 1 5 14 10 14 10 11 11 10 11 5 11
2 23 13 80008 0 1 400 0 0 b
2 24 13 80013 0 37 6022 22 23
1 A 0 80000 1 0 31 0 2 33 0
1 B 0 80000 1 0 31 0 2 33 1
1 C 0 80000 1 0 31 0 2 33 4
1 D 0 80000 1 0 31 0 2 33 5
1 a 8 3000e 1 0 1 0 2 33 20a
1 b 9 83000e 1 0 49 1 49 33 24aa aa aa aa aa aa aa aa aa aa aa aa 2
4 15 3 3
4 12 15 3
4 18 3 3
4 10 18 12
4 21 3 3
4 8 21 10
4 24 3 3
4 6 24 8
4 3 6 0
3 1 main.$u0 "main.$u0" always8.v 0 29 1
