/home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab17-memarr /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab17-memarr