#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559df8e1e070 .scope module, "ramController" "ramController" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "Ain"
    .port_info 1 /INPUT 1 "OE_n"
    .port_info 2 /INPUT 1 "CASU_n"
    .port_info 3 /INPUT 1 "CASL_n"
    .port_info 4 /INPUT 1 "WE_n"
    .port_info 5 /INPUT 1 "RAS_n"
    .port_info 6 /OUTPUT 18 "Aout"
    .port_info 7 /OUTPUT 1 "CE_n"
P_0x559df8e54160 .param/l "busWidth" 0 2 21, +C4<00000000000000000000000000001001>;
L_0x559df8e81a50 .functor BUFZ 1, v0x559df8e81750_0, C4<0>, C4<0>, C4<0>;
o0x7f1ed2fb13a8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1ed2fb1378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x559df8e81b40 .functor AND 1, o0x7f1ed2fb13a8, o0x7f1ed2fb1378, C4<1>, C4<1>;
o0x7f1ed2fb1468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x559df8e81cb0 .functor NOT 1, o0x7f1ed2fb1468, C4<0>, C4<0>, C4<0>;
L_0x559df8e81e70 .functor NOT 1, L_0x559df8e81b40, C4<0>, C4<0>, C4<0>;
o0x7f1ed2fb1018 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x559df8e80fd0_0 .net "Ain", 8 0, o0x7f1ed2fb1018;  0 drivers
o0x7f1ed2fb1348 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x559df8e81100_0 .net "Aout", 17 0, o0x7f1ed2fb1348;  0 drivers
v0x559df8e811e0_0 .net "CASL_n", 0 0, o0x7f1ed2fb1378;  0 drivers
v0x559df8e81280_0 .net "CASU_n", 0 0, o0x7f1ed2fb13a8;  0 drivers
v0x559df8e81340_0 .net "CAS_n", 0 0, L_0x559df8e81b40;  1 drivers
v0x559df8e81450_0 .net "CE_n", 0 0, L_0x559df8e81a50;  1 drivers
o0x7f1ed2fb1438 .functor BUFZ 1, C4<z>; HiZ drive
v0x559df8e81510_0 .net "OE_n", 0 0, o0x7f1ed2fb1438;  0 drivers
v0x559df8e815d0_0 .net "RAS_n", 0 0, o0x7f1ed2fb1468;  0 drivers
o0x7f1ed2fb1498 .functor BUFZ 1, C4<z>; HiZ drive
v0x559df8e81690_0 .net "WE_n", 0 0, o0x7f1ed2fb1498;  0 drivers
v0x559df8e81750_0 .var "ce_n", 0 0;
v0x559df8e81810_0 .net "columnAddress", 8 0, L_0x559df8e81db0;  1 drivers
v0x559df8e818d0_0 .net "rowAddress", 8 0, L_0x559df8e81c40;  1 drivers
E_0x559df8e57fd0 .event negedge, v0x559df8e815d0_0;
S_0x559df8e56d10 .scope module, "columnLatch" "flipFlopNbit" 2 45, 3 4 0, S_0x559df8e1e070;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset_n"
    .port_info 3 /OUTPUT 9 "Q"
P_0x559df8e56ee0 .param/l "busWidth" 0 3 5, +C4<00000000000000000000000000001001>;
L_0x559df8e81db0 .functor BUFZ 9, v0x559df8e80600_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x559df8e56fa0_0 .net "D", 8 0, o0x7f1ed2fb1018;  alias, 0 drivers
v0x559df8e80480_0 .net "Q", 8 0, L_0x559df8e81db0;  alias, 1 drivers
v0x559df8e80560_0 .net "clk", 0 0, L_0x559df8e81e70;  1 drivers
v0x559df8e80600_0 .var "q", 8 0;
L_0x7f1ed2f3f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559df8e806e0_0 .net "reset_n", 0 0, L_0x7f1ed2f3f060;  1 drivers
E_0x559df8e57900/0 .event negedge, v0x559df8e806e0_0;
E_0x559df8e57900/1 .event posedge, v0x559df8e80560_0;
E_0x559df8e57900 .event/or E_0x559df8e57900/0, E_0x559df8e57900/1;
S_0x559df8e80870 .scope module, "rowLatch" "flipFlopNbit" 2 35, 3 4 0, S_0x559df8e1e070;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset_n"
    .port_info 3 /OUTPUT 9 "Q"
P_0x559df8e80a60 .param/l "busWidth" 0 3 5, +C4<00000000000000000000000000001001>;
L_0x559df8e81c40 .functor BUFZ 9, v0x559df8e80d60_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x559df8e80b20_0 .net "D", 8 0, o0x7f1ed2fb1018;  alias, 0 drivers
v0x559df8e80c00_0 .net "Q", 8 0, L_0x559df8e81c40;  alias, 1 drivers
v0x559df8e80cc0_0 .net "clk", 0 0, L_0x559df8e81cb0;  1 drivers
v0x559df8e80d60_0 .var "q", 8 0;
L_0x7f1ed2f3f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559df8e80e40_0 .net "reset_n", 0 0, L_0x7f1ed2f3f018;  1 drivers
E_0x559df8e583f0/0 .event negedge, v0x559df8e80e40_0;
E_0x559df8e583f0/1 .event posedge, v0x559df8e80cc0_0;
E_0x559df8e583f0 .event/or E_0x559df8e583f0/0, E_0x559df8e583f0/1;
    .scope S_0x559df8e80870;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x559df8e80d60_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_0x559df8e80870;
T_1 ;
    %wait E_0x559df8e583f0;
    %load/vec4 v0x559df8e80e40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x559df8e80d60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x559df8e80cc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x559df8e80b20_0;
    %assign/vec4 v0x559df8e80d60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x559df8e80d60_0;
    %assign/vec4 v0x559df8e80d60_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559df8e56d10;
T_2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x559df8e80600_0, 0, 9;
    %end;
    .thread T_2;
    .scope S_0x559df8e56d10;
T_3 ;
    %wait E_0x559df8e57900;
    %load/vec4 v0x559df8e806e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x559df8e80600_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x559df8e80560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x559df8e56fa0_0;
    %assign/vec4 v0x559df8e80600_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x559df8e80600_0;
    %assign/vec4 v0x559df8e80600_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559df8e1e070;
T_4 ;
    %wait E_0x559df8e57fd0;
    %load/vec4 v0x559df8e815d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559df8e81750_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559df8e81750_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ramController.v";
    "flipFlopNbit.v";
