<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="512"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="0"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="2"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/rst_0_1" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/IF_0_pc_out[31]"/>
        <net name="design_1_i/IF_0_pc_out[30]"/>
        <net name="design_1_i/IF_0_pc_out[29]"/>
        <net name="design_1_i/IF_0_pc_out[28]"/>
        <net name="design_1_i/IF_0_pc_out[27]"/>
        <net name="design_1_i/IF_0_pc_out[26]"/>
        <net name="design_1_i/IF_0_pc_out[25]"/>
        <net name="design_1_i/IF_0_pc_out[24]"/>
        <net name="design_1_i/IF_0_pc_out[23]"/>
        <net name="design_1_i/IF_0_pc_out[22]"/>
        <net name="design_1_i/IF_0_pc_out[21]"/>
        <net name="design_1_i/IF_0_pc_out[20]"/>
        <net name="design_1_i/IF_0_pc_out[19]"/>
        <net name="design_1_i/IF_0_pc_out[18]"/>
        <net name="design_1_i/IF_0_pc_out[17]"/>
        <net name="design_1_i/IF_0_pc_out[16]"/>
        <net name="design_1_i/IF_0_pc_out[15]"/>
        <net name="design_1_i/IF_0_pc_out[14]"/>
        <net name="design_1_i/IF_0_pc_out[13]"/>
        <net name="design_1_i/IF_0_pc_out[12]"/>
        <net name="design_1_i/IF_0_pc_out[11]"/>
        <net name="design_1_i/IF_0_pc_out[10]"/>
        <net name="design_1_i/IF_0_pc_out[9]"/>
        <net name="design_1_i/IF_0_pc_out[8]"/>
        <net name="design_1_i/IF_0_pc_out[7]"/>
        <net name="design_1_i/IF_0_pc_out[6]"/>
        <net name="design_1_i/IF_0_pc_out[5]"/>
        <net name="design_1_i/IF_0_pc_out[4]"/>
        <net name="design_1_i/IF_0_pc_out[3]"/>
        <net name="design_1_i/IF_0_pc_out[2]"/>
        <net name="design_1_i/IF_0_pc_out[1]"/>
        <net name="design_1_i/IF_0_pc_out[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ex_mem_out_1[31]"/>
        <net name="design_1_i/ex_mem_out_1[30]"/>
        <net name="design_1_i/ex_mem_out_1[29]"/>
        <net name="design_1_i/ex_mem_out_1[28]"/>
        <net name="design_1_i/ex_mem_out_1[27]"/>
        <net name="design_1_i/ex_mem_out_1[26]"/>
        <net name="design_1_i/ex_mem_out_1[25]"/>
        <net name="design_1_i/ex_mem_out_1[24]"/>
        <net name="design_1_i/ex_mem_out_1[23]"/>
        <net name="design_1_i/ex_mem_out_1[22]"/>
        <net name="design_1_i/ex_mem_out_1[21]"/>
        <net name="design_1_i/ex_mem_out_1[20]"/>
        <net name="design_1_i/ex_mem_out_1[19]"/>
        <net name="design_1_i/ex_mem_out_1[18]"/>
        <net name="design_1_i/ex_mem_out_1[17]"/>
        <net name="design_1_i/ex_mem_out_1[16]"/>
        <net name="design_1_i/ex_mem_out_1[15]"/>
        <net name="design_1_i/ex_mem_out_1[14]"/>
        <net name="design_1_i/ex_mem_out_1[13]"/>
        <net name="design_1_i/ex_mem_out_1[12]"/>
        <net name="design_1_i/ex_mem_out_1[11]"/>
        <net name="design_1_i/ex_mem_out_1[10]"/>
        <net name="design_1_i/ex_mem_out_1[9]"/>
        <net name="design_1_i/ex_mem_out_1[8]"/>
        <net name="design_1_i/ex_mem_out_1[7]"/>
        <net name="design_1_i/ex_mem_out_1[6]"/>
        <net name="design_1_i/ex_mem_out_1[5]"/>
        <net name="design_1_i/ex_mem_out_1[4]"/>
        <net name="design_1_i/ex_mem_out_1[3]"/>
        <net name="design_1_i/ex_mem_out_1[2]"/>
        <net name="design_1_i/ex_mem_out_1[1]"/>
        <net name="design_1_i/ex_mem_out_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/id_exe_out_1[31]"/>
        <net name="design_1_i/id_exe_out_1[30]"/>
        <net name="design_1_i/id_exe_out_1[29]"/>
        <net name="design_1_i/id_exe_out_1[28]"/>
        <net name="design_1_i/id_exe_out_1[27]"/>
        <net name="design_1_i/id_exe_out_1[26]"/>
        <net name="design_1_i/id_exe_out_1[25]"/>
        <net name="design_1_i/id_exe_out_1[24]"/>
        <net name="design_1_i/id_exe_out_1[23]"/>
        <net name="design_1_i/id_exe_out_1[22]"/>
        <net name="design_1_i/id_exe_out_1[21]"/>
        <net name="design_1_i/id_exe_out_1[20]"/>
        <net name="design_1_i/id_exe_out_1[19]"/>
        <net name="design_1_i/id_exe_out_1[18]"/>
        <net name="design_1_i/id_exe_out_1[17]"/>
        <net name="design_1_i/id_exe_out_1[16]"/>
        <net name="design_1_i/id_exe_out_1[15]"/>
        <net name="design_1_i/id_exe_out_1[14]"/>
        <net name="design_1_i/id_exe_out_1[13]"/>
        <net name="design_1_i/id_exe_out_1[12]"/>
        <net name="design_1_i/id_exe_out_1[11]"/>
        <net name="design_1_i/id_exe_out_1[10]"/>
        <net name="design_1_i/id_exe_out_1[9]"/>
        <net name="design_1_i/id_exe_out_1[8]"/>
        <net name="design_1_i/id_exe_out_1[7]"/>
        <net name="design_1_i/id_exe_out_1[6]"/>
        <net name="design_1_i/id_exe_out_1[5]"/>
        <net name="design_1_i/id_exe_out_1[4]"/>
        <net name="design_1_i/id_exe_out_1[3]"/>
        <net name="design_1_i/id_exe_out_1[2]"/>
        <net name="design_1_i/id_exe_out_1[1]"/>
        <net name="design_1_i/id_exe_out_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/if_id_out_1[31]"/>
        <net name="design_1_i/if_id_out_1[30]"/>
        <net name="design_1_i/if_id_out_1[29]"/>
        <net name="design_1_i/if_id_out_1[28]"/>
        <net name="design_1_i/if_id_out_1[27]"/>
        <net name="design_1_i/if_id_out_1[26]"/>
        <net name="design_1_i/if_id_out_1[25]"/>
        <net name="design_1_i/if_id_out_1[24]"/>
        <net name="design_1_i/if_id_out_1[23]"/>
        <net name="design_1_i/if_id_out_1[22]"/>
        <net name="design_1_i/if_id_out_1[21]"/>
        <net name="design_1_i/if_id_out_1[20]"/>
        <net name="design_1_i/if_id_out_1[19]"/>
        <net name="design_1_i/if_id_out_1[18]"/>
        <net name="design_1_i/if_id_out_1[17]"/>
        <net name="design_1_i/if_id_out_1[16]"/>
        <net name="design_1_i/if_id_out_1[15]"/>
        <net name="design_1_i/if_id_out_1[14]"/>
        <net name="design_1_i/if_id_out_1[13]"/>
        <net name="design_1_i/if_id_out_1[12]"/>
        <net name="design_1_i/if_id_out_1[11]"/>
        <net name="design_1_i/if_id_out_1[10]"/>
        <net name="design_1_i/if_id_out_1[9]"/>
        <net name="design_1_i/if_id_out_1[8]"/>
        <net name="design_1_i/if_id_out_1[7]"/>
        <net name="design_1_i/if_id_out_1[6]"/>
        <net name="design_1_i/if_id_out_1[5]"/>
        <net name="design_1_i/if_id_out_1[4]"/>
        <net name="design_1_i/if_id_out_1[3]"/>
        <net name="design_1_i/if_id_out_1[2]"/>
        <net name="design_1_i/if_id_out_1[1]"/>
        <net name="design_1_i/if_id_out_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/mem_wb1_out[31]"/>
        <net name="design_1_i/mem_wb1_out[30]"/>
        <net name="design_1_i/mem_wb1_out[29]"/>
        <net name="design_1_i/mem_wb1_out[28]"/>
        <net name="design_1_i/mem_wb1_out[27]"/>
        <net name="design_1_i/mem_wb1_out[26]"/>
        <net name="design_1_i/mem_wb1_out[25]"/>
        <net name="design_1_i/mem_wb1_out[24]"/>
        <net name="design_1_i/mem_wb1_out[23]"/>
        <net name="design_1_i/mem_wb1_out[22]"/>
        <net name="design_1_i/mem_wb1_out[21]"/>
        <net name="design_1_i/mem_wb1_out[20]"/>
        <net name="design_1_i/mem_wb1_out[19]"/>
        <net name="design_1_i/mem_wb1_out[18]"/>
        <net name="design_1_i/mem_wb1_out[17]"/>
        <net name="design_1_i/mem_wb1_out[16]"/>
        <net name="design_1_i/mem_wb1_out[15]"/>
        <net name="design_1_i/mem_wb1_out[14]"/>
        <net name="design_1_i/mem_wb1_out[13]"/>
        <net name="design_1_i/mem_wb1_out[12]"/>
        <net name="design_1_i/mem_wb1_out[11]"/>
        <net name="design_1_i/mem_wb1_out[10]"/>
        <net name="design_1_i/mem_wb1_out[9]"/>
        <net name="design_1_i/mem_wb1_out[8]"/>
        <net name="design_1_i/mem_wb1_out[7]"/>
        <net name="design_1_i/mem_wb1_out[6]"/>
        <net name="design_1_i/mem_wb1_out[5]"/>
        <net name="design_1_i/mem_wb1_out[4]"/>
        <net name="design_1_i/mem_wb1_out[3]"/>
        <net name="design_1_i/mem_wb1_out[2]"/>
        <net name="design_1_i/mem_wb1_out[1]"/>
        <net name="design_1_i/mem_wb1_out[0]"/>
      </nets>
    </probe>
    <probe type="ila_trigger" busType="net" source="netlist" spec="ILA_TRIGGER_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bF"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bF"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/rst_0_1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
